

================================================================
== Vitis HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Mar 10 23:51:27 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dft_hls
* Solution:       my_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   31|   31|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       28|       28|        22|          1|          1|     8|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 24 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 25 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_1"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_2"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_3"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_4"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_5"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_6"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_7"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_0"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_1"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_2"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_3"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_4"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_5"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_6"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_In_7"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_In_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V_Out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V_Out"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%V_In_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_0"   --->   Operation 60 'read' 'V_In_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %V_In_0_read"   --->   Operation 61 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%V_In_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_1"   --->   Operation 62 'read' 'V_In_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_6 = bitcast i32 %V_In_1_read"   --->   Operation 63 'bitcast' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%V_In_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_2"   --->   Operation 64 'read' 'V_In_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_7 = bitcast i32 %V_In_2_read"   --->   Operation 65 'bitcast' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%V_In_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_3"   --->   Operation 66 'read' 'V_In_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_8 = bitcast i32 %V_In_3_read"   --->   Operation 67 'bitcast' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%V_In_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_4"   --->   Operation 68 'read' 'V_In_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_9 = bitcast i32 %V_In_4_read"   --->   Operation 69 'bitcast' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%V_In_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_5"   --->   Operation 70 'read' 'V_In_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_10 = bitcast i32 %V_In_5_read"   --->   Operation 71 'bitcast' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%V_In_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_6"   --->   Operation 72 'read' 'V_In_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty_11 = bitcast i32 %V_In_6_read"   --->   Operation 73 'bitcast' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%V_In_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %V_In_7"   --->   Operation 74 'read' 'V_In_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty_12 = bitcast i32 %V_In_7_read"   --->   Operation 75 'bitcast' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln9 = br void %arrayidx228.case.0" [simple_dft.cpp:9]   --->   Operation 76 'br' 'br_ln9' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln9, void %arrayidx228.case.0.split, i4 0, void %.case.0" [simple_dft.cpp:9]   --->   Operation 77 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln9 = add i4 %i, i4 1" [simple_dft.cpp:9]   --->   Operation 78 'add' 'add_ln9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.30ns)   --->   "%icmp_ln9 = icmp_eq  i4 %i, i4 8" [simple_dft.cpp:9]   --->   Operation 79 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 80 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %arrayidx228.case.0.split, void" [simple_dft.cpp:9]   --->   Operation 81 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %i" [simple_dft.cpp:9]   --->   Operation 82 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i32 %M_0, i64 0, i64 %zext_ln9" [simple_dft.cpp:17]   --->   Operation 83 'getelementptr' 'M_0_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%M_0_load = load i3 %M_0_addr" [simple_dft.cpp:17]   --->   Operation 84 'load' 'M_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr i32 %M_1, i64 0, i64 %zext_ln9" [simple_dft.cpp:18]   --->   Operation 85 'getelementptr' 'M_1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%M_1_load = load i3 %M_1_addr" [simple_dft.cpp:18]   --->   Operation 86 'load' 'M_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%M_2_addr = getelementptr i32 %M_2, i64 0, i64 %zext_ln9" [simple_dft.cpp:19]   --->   Operation 87 'getelementptr' 'M_2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.32ns)   --->   "%M_2_load = load i3 %M_2_addr" [simple_dft.cpp:19]   --->   Operation 88 'load' 'M_2_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%M_3_addr = getelementptr i32 %M_3, i64 0, i64 %zext_ln9" [simple_dft.cpp:20]   --->   Operation 89 'getelementptr' 'M_3_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.32ns)   --->   "%M_3_load = load i3 %M_3_addr" [simple_dft.cpp:20]   --->   Operation 90 'load' 'M_3_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%M_4_addr = getelementptr i32 %M_4, i64 0, i64 %zext_ln9" [simple_dft.cpp:21]   --->   Operation 91 'getelementptr' 'M_4_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.32ns)   --->   "%M_4_load = load i3 %M_4_addr" [simple_dft.cpp:21]   --->   Operation 92 'load' 'M_4_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%M_5_addr = getelementptr i32 %M_5, i64 0, i64 %zext_ln9" [simple_dft.cpp:22]   --->   Operation 93 'getelementptr' 'M_5_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (2.32ns)   --->   "%M_5_load = load i3 %M_5_addr" [simple_dft.cpp:22]   --->   Operation 94 'load' 'M_5_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%M_6_addr = getelementptr i32 %M_6, i64 0, i64 %zext_ln9" [simple_dft.cpp:23]   --->   Operation 95 'getelementptr' 'M_6_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.32ns)   --->   "%M_6_load = load i3 %M_6_addr" [simple_dft.cpp:23]   --->   Operation 96 'load' 'M_6_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%M_7_addr = getelementptr i32 %M_7, i64 0, i64 %zext_ln9" [simple_dft.cpp:24]   --->   Operation 97 'getelementptr' 'M_7_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.32ns)   --->   "%M_7_load = load i3 %M_7_addr" [simple_dft.cpp:24]   --->   Operation 98 'load' 'M_7_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 99 [1/2] (2.32ns)   --->   "%M_0_load = load i3 %M_0_addr" [simple_dft.cpp:17]   --->   Operation 99 'load' 'M_0_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 100 [1/2] (2.32ns)   --->   "%M_1_load = load i3 %M_1_addr" [simple_dft.cpp:18]   --->   Operation 100 'load' 'M_1_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 101 [1/2] (2.32ns)   --->   "%M_2_load = load i3 %M_2_addr" [simple_dft.cpp:19]   --->   Operation 101 'load' 'M_2_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 102 [1/2] (2.32ns)   --->   "%M_3_load = load i3 %M_3_addr" [simple_dft.cpp:20]   --->   Operation 102 'load' 'M_3_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 103 [1/2] (2.32ns)   --->   "%M_4_load = load i3 %M_4_addr" [simple_dft.cpp:21]   --->   Operation 103 'load' 'M_4_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 104 [1/2] (2.32ns)   --->   "%M_5_load = load i3 %M_5_addr" [simple_dft.cpp:22]   --->   Operation 104 'load' 'M_5_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 105 [1/2] (2.32ns)   --->   "%M_6_load = load i3 %M_6_addr" [simple_dft.cpp:23]   --->   Operation 105 'load' 'M_6_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 106 [1/2] (2.32ns)   --->   "%M_7_load = load i3 %M_7_addr" [simple_dft.cpp:24]   --->   Operation 106 'load' 'M_7_load' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %M_0_load" [simple_dft.cpp:17]   --->   Operation 107 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 108 [4/4] (5.70ns)   --->   "%p0 = fmul i32 %empty, i32 %bitcast_ln17" [simple_dft.cpp:17]   --->   Operation 108 'fmul' 'p0' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %M_1_load" [simple_dft.cpp:18]   --->   Operation 109 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 110 [4/4] (5.70ns)   --->   "%p1 = fmul i32 %empty_6, i32 %bitcast_ln18" [simple_dft.cpp:18]   --->   Operation 110 'fmul' 'p1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %M_2_load" [simple_dft.cpp:19]   --->   Operation 111 'bitcast' 'bitcast_ln19' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 112 [4/4] (5.70ns)   --->   "%p2 = fmul i32 %empty_7, i32 %bitcast_ln19" [simple_dft.cpp:19]   --->   Operation 112 'fmul' 'p2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %M_3_load" [simple_dft.cpp:20]   --->   Operation 113 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 114 [4/4] (5.70ns)   --->   "%p3 = fmul i32 %empty_8, i32 %bitcast_ln20" [simple_dft.cpp:20]   --->   Operation 114 'fmul' 'p3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %M_4_load" [simple_dft.cpp:21]   --->   Operation 115 'bitcast' 'bitcast_ln21' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 116 [4/4] (5.70ns)   --->   "%p4 = fmul i32 %empty_9, i32 %bitcast_ln21" [simple_dft.cpp:21]   --->   Operation 116 'fmul' 'p4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i32 %M_5_load" [simple_dft.cpp:22]   --->   Operation 117 'bitcast' 'bitcast_ln22' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 118 [4/4] (5.70ns)   --->   "%p5 = fmul i32 %empty_10, i32 %bitcast_ln22" [simple_dft.cpp:22]   --->   Operation 118 'fmul' 'p5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %M_6_load" [simple_dft.cpp:23]   --->   Operation 119 'bitcast' 'bitcast_ln23' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 120 [4/4] (5.70ns)   --->   "%p6 = fmul i32 %empty_11, i32 %bitcast_ln23" [simple_dft.cpp:23]   --->   Operation 120 'fmul' 'p6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %M_7_load" [simple_dft.cpp:24]   --->   Operation 121 'bitcast' 'bitcast_ln24' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 122 [4/4] (5.70ns)   --->   "%p7 = fmul i32 %empty_12, i32 %bitcast_ln24" [simple_dft.cpp:24]   --->   Operation 122 'fmul' 'p7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 123 [3/4] (5.70ns)   --->   "%p0 = fmul i32 %empty, i32 %bitcast_ln17" [simple_dft.cpp:17]   --->   Operation 123 'fmul' 'p0' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [3/4] (5.70ns)   --->   "%p1 = fmul i32 %empty_6, i32 %bitcast_ln18" [simple_dft.cpp:18]   --->   Operation 124 'fmul' 'p1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [3/4] (5.70ns)   --->   "%p2 = fmul i32 %empty_7, i32 %bitcast_ln19" [simple_dft.cpp:19]   --->   Operation 125 'fmul' 'p2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [3/4] (5.70ns)   --->   "%p3 = fmul i32 %empty_8, i32 %bitcast_ln20" [simple_dft.cpp:20]   --->   Operation 126 'fmul' 'p3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [3/4] (5.70ns)   --->   "%p4 = fmul i32 %empty_9, i32 %bitcast_ln21" [simple_dft.cpp:21]   --->   Operation 127 'fmul' 'p4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [3/4] (5.70ns)   --->   "%p5 = fmul i32 %empty_10, i32 %bitcast_ln22" [simple_dft.cpp:22]   --->   Operation 128 'fmul' 'p5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [3/4] (5.70ns)   --->   "%p6 = fmul i32 %empty_11, i32 %bitcast_ln23" [simple_dft.cpp:23]   --->   Operation 129 'fmul' 'p6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [3/4] (5.70ns)   --->   "%p7 = fmul i32 %empty_12, i32 %bitcast_ln24" [simple_dft.cpp:24]   --->   Operation 130 'fmul' 'p7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 131 [2/4] (5.70ns)   --->   "%p0 = fmul i32 %empty, i32 %bitcast_ln17" [simple_dft.cpp:17]   --->   Operation 131 'fmul' 'p0' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [2/4] (5.70ns)   --->   "%p1 = fmul i32 %empty_6, i32 %bitcast_ln18" [simple_dft.cpp:18]   --->   Operation 132 'fmul' 'p1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [2/4] (5.70ns)   --->   "%p2 = fmul i32 %empty_7, i32 %bitcast_ln19" [simple_dft.cpp:19]   --->   Operation 133 'fmul' 'p2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [2/4] (5.70ns)   --->   "%p3 = fmul i32 %empty_8, i32 %bitcast_ln20" [simple_dft.cpp:20]   --->   Operation 134 'fmul' 'p3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [2/4] (5.70ns)   --->   "%p4 = fmul i32 %empty_9, i32 %bitcast_ln21" [simple_dft.cpp:21]   --->   Operation 135 'fmul' 'p4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [2/4] (5.70ns)   --->   "%p5 = fmul i32 %empty_10, i32 %bitcast_ln22" [simple_dft.cpp:22]   --->   Operation 136 'fmul' 'p5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [2/4] (5.70ns)   --->   "%p6 = fmul i32 %empty_11, i32 %bitcast_ln23" [simple_dft.cpp:23]   --->   Operation 137 'fmul' 'p6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [2/4] (5.70ns)   --->   "%p7 = fmul i32 %empty_12, i32 %bitcast_ln24" [simple_dft.cpp:24]   --->   Operation 138 'fmul' 'p7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 139 [1/4] (5.70ns)   --->   "%p0 = fmul i32 %empty, i32 %bitcast_ln17" [simple_dft.cpp:17]   --->   Operation 139 'fmul' 'p0' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/4] (5.70ns)   --->   "%p1 = fmul i32 %empty_6, i32 %bitcast_ln18" [simple_dft.cpp:18]   --->   Operation 140 'fmul' 'p1' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/4] (5.70ns)   --->   "%p2 = fmul i32 %empty_7, i32 %bitcast_ln19" [simple_dft.cpp:19]   --->   Operation 141 'fmul' 'p2' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/4] (5.70ns)   --->   "%p3 = fmul i32 %empty_8, i32 %bitcast_ln20" [simple_dft.cpp:20]   --->   Operation 142 'fmul' 'p3' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/4] (5.70ns)   --->   "%p4 = fmul i32 %empty_9, i32 %bitcast_ln21" [simple_dft.cpp:21]   --->   Operation 143 'fmul' 'p4' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/4] (5.70ns)   --->   "%p5 = fmul i32 %empty_10, i32 %bitcast_ln22" [simple_dft.cpp:22]   --->   Operation 144 'fmul' 'p5' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/4] (5.70ns)   --->   "%p6 = fmul i32 %empty_11, i32 %bitcast_ln23" [simple_dft.cpp:23]   --->   Operation 145 'fmul' 'p6' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/4] (5.70ns)   --->   "%p7 = fmul i32 %empty_12, i32 %bitcast_ln24" [simple_dft.cpp:24]   --->   Operation 146 'fmul' 'p7' <Predicate = (!icmp_ln9)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 147 [5/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 147 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [5/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 148 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [5/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 149 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [5/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 150 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 151 [4/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 151 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [4/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 152 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [4/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 153 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [4/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 154 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 155 [3/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 155 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [3/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 156 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [3/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 157 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [3/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 158 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 159 [2/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 159 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [2/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 160 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [2/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 161 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [2/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 162 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 163 [1/5] (7.25ns)   --->   "%sum0_a = fadd i32 %p0, i32 %p1" [simple_dft.cpp:26]   --->   Operation 163 'fadd' 'sum0_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/5] (7.25ns)   --->   "%sum1_a = fadd i32 %p2, i32 %p3" [simple_dft.cpp:27]   --->   Operation 164 'fadd' 'sum1_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/5] (7.25ns)   --->   "%sum2_a = fadd i32 %p4, i32 %p5" [simple_dft.cpp:28]   --->   Operation 165 'fadd' 'sum2_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/5] (7.25ns)   --->   "%sum3_a = fadd i32 %p6, i32 %p7" [simple_dft.cpp:29]   --->   Operation 166 'fadd' 'sum3_a' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 167 [5/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 167 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [5/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 168 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 169 [4/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 169 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [4/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 170 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 171 [3/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 171 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [3/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 172 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 173 [2/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 173 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 174 [2/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 174 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 175 [1/5] (7.25ns)   --->   "%sum0_b = fadd i32 %sum0_a, i32 %sum1_a" [simple_dft.cpp:31]   --->   Operation 175 'fadd' 'sum0_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/5] (7.25ns)   --->   "%sum1_b = fadd i32 %sum2_a, i32 %sum3_a" [simple_dft.cpp:32]   --->   Operation 176 'fadd' 'sum1_b' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 177 [5/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 177 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 178 [4/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 178 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 179 [3/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 179 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 180 [2/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 180 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 181 [1/5] (7.25ns)   --->   "%add = fadd i32 %sum0_b, i32 %sum1_b" [simple_dft.cpp:34]   --->   Operation 181 'fadd' 'add' <Predicate = (!icmp_ln9)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [simple_dft.cpp:11]   --->   Operation 182 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [simple_dft.cpp:11]   --->   Operation 183 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %add" [simple_dft.cpp:34]   --->   Operation 184 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr i32 %V_Out, i64 0, i64 %zext_ln9" [simple_dft.cpp:34]   --->   Operation 185 'getelementptr' 'V_Out_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (2.32ns)   --->   "%store_ln34 = store i32 %bitcast_ln34, i3 %V_Out_addr" [simple_dft.cpp:34]   --->   Operation 186 'store' 'store_ln34' <Predicate = (!icmp_ln9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx228.case.0"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln38 = ret" [simple_dft.cpp:38]   --->   Operation 188 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', simple_dft.cpp:9) with incoming values : ('add_ln9', simple_dft.cpp:9) [71]  (1.59 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i', simple_dft.cpp:9) with incoming values : ('add_ln9', simple_dft.cpp:9) [71]  (0 ns)
	'getelementptr' operation ('M_0_addr', simple_dft.cpp:17) [80]  (0 ns)
	'load' operation ('M_0_load', simple_dft.cpp:17) on array 'M_0' [81]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('M_0_load', simple_dft.cpp:17) on array 'M_0' [81]  (2.32 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('p0', simple_dft.cpp:17) [83]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('p0', simple_dft.cpp:17) [83]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('p0', simple_dft.cpp:17) [83]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('p0', simple_dft.cpp:17) [83]  (5.7 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_a', simple_dft.cpp:26) [112]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_a', simple_dft.cpp:26) [112]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_a', simple_dft.cpp:26) [112]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_a', simple_dft.cpp:26) [112]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_a', simple_dft.cpp:26) [112]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_b', simple_dft.cpp:31) [116]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_b', simple_dft.cpp:31) [116]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_b', simple_dft.cpp:31) [116]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_b', simple_dft.cpp:31) [116]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum0_b', simple_dft.cpp:31) [116]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', simple_dft.cpp:34) [118]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', simple_dft.cpp:34) [118]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', simple_dft.cpp:34) [118]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', simple_dft.cpp:34) [118]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', simple_dft.cpp:34) [118]  (7.26 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln34', simple_dft.cpp:34) of variable 'bitcast_ln34', simple_dft.cpp:34 on array 'V_Out' [121]  (2.32 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
