// Seed: 4169310068
module module_0 (
    output wand  id_0,
    output tri   id_1,
    input  wire  id_2,
    input  wand  id_3,
    input  tri1  id_4,
    output wand  id_5,
    input  tri0  id_6,
    input  tri0  id_7,
    output tri0  id_8,
    input  uwire id_9,
    output wor   id_10
);
  assign id_8 = id_9;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    output uwire id_3,
    output wand  id_4,
    output tri1  id_5,
    input  wire  id_6
);
  assign id_3 = 1'b0;
  assign id_5 = id_6;
  wire id_8;
  wire id_9;
  module_0(
      id_3, id_3, id_1, id_1, id_6, id_3, id_6, id_1, id_3, id_2, id_4
  );
endmodule
