Source Block: hdl/library/util_pmod_adc/util_pmod_adc.v@142:152@HdlIdDef

  reg             adc_convst_n      = 1'b1;
  reg             adc_clk_en        = 1'b0;
  reg             adc_cs_n          = 1'b1;
  reg             adc_sw_reset      = 1'b0;
  reg             data_rd_ready     = 1'b0;

  // Assign/Always Blocks

  assign adc_sclk   = adc_spi_clk & adc_clk_en;
  assign adc_enable = 1'b1;

Diff Content:
+ 147   reg             adc_spi_clk       = 1'b0;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_pmod_adc/util_pmod_adc.v@141:151
  reg [15:0]      sclk_clk_cnt_m1   = 16'b0;

  reg             adc_convst_n      = 1'b1;
  reg             adc_clk_en        = 1'b0;
  reg             adc_cs_n          = 1'b1;
  reg             adc_sw_reset      = 1'b0;
  reg             data_rd_ready     = 1'b0;

  // Assign/Always Blocks

  assign adc_sclk   = adc_spi_clk & adc_clk_en;

