#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct  9 15:13:05 2023
# Process ID: 1924
# Current directory: D:/xilinx/fpga_pro/Huffman_FPGA/Huffman
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent71328 D:\xilinx\fpga_pro\Huffman_FPGA\Huffman\Huffman.xpr
# Log file: D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/vivado.log
# Journal file: D:/xilinx/fpga_pro/Huffman_FPGA/Huffman\vivado.jou
# Running On: LAPTOP-RC39G4HA, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 34221 MB
#-----------------------------------------------------------
start_gui
open_project D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1472.422 ; gain = 361.012
update_compile_order -fileset sources_1
close [ open D:/xilinx/fpga_pro/Huffman_FPGA/getmin_2.v w ]
add_files D:/xilinx/fpga_pro/Huffman_FPGA/getmin_2.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_gn'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_gn_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/getnum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getnum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getnum
WARNING: [VRFC 10-3609] overwriting previous definition of module 'getnum' [D:/xilinx/fpga_pro/Huffman_FPGA/getnum.v:23]
INFO: [VRFC 10-311] analyzing module tb_gn
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gn_behav xil_defaultlib.tb_gn xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gn_behav xil_defaultlib.tb_gn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num0' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:46]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num1' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:47]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num2' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:48]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num3' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:49]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num4' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:50]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num5' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:51]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num6' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:52]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num7' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:53]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num8' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:54]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'Num9' [D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.getnum
Compiling module xil_defaultlib.tb_gn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_gn_behav -key {Behavioral:sim_1:Functional:tb_gn} -tclbatch {tb_gn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_gn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_gn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1580.414 ; gain = 33.074
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_gn'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_gn_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/getnum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getnum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getnum
WARNING: [VRFC 10-3609] overwriting previous definition of module 'getnum' [D:/xilinx/fpga_pro/Huffman_FPGA/getnum.v:23]
INFO: [VRFC 10-311] analyzing module tb_gn
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gn_behav xil_defaultlib.tb_gn xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gn_behav xil_defaultlib.tb_gn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.getnum
Compiling module xil_defaultlib.tb_gn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_gn_behav -key {Behavioral:sim_1:Functional:tb_gn} -tclbatch {tb_gn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_gn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_gn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2647.949 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/xilinx/fpga_pro/Huffman_FPGA/getmin_2.v] -no_script -reset -force -quiet
remove_files  D:/xilinx/fpga_pro/Huffman_FPGA/getmin_2.v
close [ open D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v w ]
add_files D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
close [ open D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v w ]
add_files -fileset sim_2 D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v
update_compile_order -fileset sim_2
update_compile_order -fileset sim_2
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_gn'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_gn_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/getnum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getnum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_gn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getnum
WARNING: [VRFC 10-3609] overwriting previous definition of module 'getnum' [D:/xilinx/fpga_pro/Huffman_FPGA/getnum.v:23]
INFO: [VRFC 10-311] analyzing module tb_gn
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gn_behav xil_defaultlib.tb_gn xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gn_behav xil_defaultlib.tb_gn xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.getnum
Compiling module xil_defaultlib.tb_gn
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gn_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2656.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_gn_behav -key {Behavioral:sim_1:Functional:tb_gn} -tclbatch {tb_gn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_gn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_gn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2656.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ht' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num0 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:247]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num1 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:248]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num2 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:249]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num3 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:250]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num4 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:251]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num5 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:252]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num6 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:253]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num7 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:254]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num8 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:255]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Num9 is not permitted, left-hand side should be reg/integer/time/genvar [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:256]
ERROR: [VRFC 10-8530] module 'Huffman_tree' is ignored due to previous errors [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ht' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ht_behav -key {Behavioral:sim_2:Functional:tb_ht} -tclbatch {tb_ht.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ht.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ht_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -top getnum -part xc7a35tcpg236-1 -lint 
Command: synth_design -top getnum -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ht' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ht_behav -key {Behavioral:sim_2:Functional:tb_ht} -tclbatch {tb_ht.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ht.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ht_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.934 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_ht/uut/Tr_en}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ht' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2664.934 ; gain = 0.000
run all
run all
run all
run all
run all
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ht' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ht_behav -key {Behavioral:sim_2:Functional:tb_ht} -tclbatch {tb_ht.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ht.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ht_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3029.996 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_ht/uut}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3032.652 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3032.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation  -simset sim_2
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-72] Using boost library from 'D:/xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ht' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ht_behav -key {Behavioral:sim_2:Functional:tb_ht} -tclbatch {tb_ht.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ht.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ht_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3032.973 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
HELLO
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3032.973 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3032.973 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_ht/uut}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
HELLO
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3032.973 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3034.551 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3035.742 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
ERROR: [VRFC 10-4982] syntax error near '(' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:271]
WARNING: [VRFC 10-2096] empty statement in always construct [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:271]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:275]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:276]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:277]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:278]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:279]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:280]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:281]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:282]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:283]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:284]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:285]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:286]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:287]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:288]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:289]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:290]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:291]
WARNING: [VRFC 10-9447] unexpected 'default' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:292]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:292]
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:296]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3038.223 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
ERROR: [VRFC 10-4982] syntax error near 'and' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:154]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'and' used in incorrect context [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:154]
ERROR: [VRFC 10-4982] syntax error near 'else' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:268]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:268]
ERROR: [VRFC 10-8530] module 'Huffman_tree' is ignored due to previous errors [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.984 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3044.984 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3044.984 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3044.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3044.984 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3044.984 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_ht/uut}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3045.312 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.312 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3045.312 ; gain = 0.000
run all
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj tb_ht_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/xilinx/fpga_pro/Huffman_FPGA/tb_ht.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Huffman_tree
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Huffman_tree' [D:/xilinx/fpga_pro/Huffman_FPGA/Huffman_tree.v:23]
INFO: [VRFC 10-311] analyzing module tb_ht
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3045.312 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3045.312 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_2 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_ht'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx/fpga_pro/Huffman_FPGA/Huffman/Huffman.sim/sim_2/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ht_behav xil_defaultlib.tb_ht xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Huffman_tree
Compiling module xil_defaultlib.tb_ht
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ht_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.312 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 3045.312 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 19:02:49 2023...
