/***************************************************************************************
* Copyright (c) 2014-2024 Zihao Yu, Nanjing University
*
* MEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>
#include "../../utils/local-include/itrace.h"

static vaddr_t *csr_register(word_t imm) {
  switch (imm) {
    case 0x341: return &(cpu.csr.mepc);
    case 0x342: return &(cpu.csr.mcause);
    case 0x300: return &(cpu.csr.mstatus);
    case 0x305: return &(cpu.csr.mtvec);
    default: panic("Unknown csr");
  }
}
#define CSR(i) *csr_register(i)
#define R(i) gpr(i)
#define Mr vaddr_read
#define Mw vaddr_write

enum {
  TYPE_I, TYPE_U, TYPE_S, TYPE_R, TYPE_J, TYPE_B,
  TYPE_N, // none
};

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)
#define immJ() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 20) | BITS(i, 19, 12) << 12 | BITS(i, 20, 20) << 11 | BITS(i, 30, 21) << 1; } while(0)
#define immB() do { *imm = (SEXT(BITS(i, 31, 31), 1) << 12) | BITS(i, 7, 7) << 11 | BITS(i, 30, 25) << 5 | BITS(i, 11, 8) << 1; } while(0)

static void decode_operand(Decode *s, int *rd, word_t *src1, word_t *src2, word_t *imm, int type) {
  uint32_t i = s->isa.inst;
  int rs1 = BITS(i, 19, 15);
  int rs2 = BITS(i, 24, 20);
     *rd  = BITS(i, 11, 7);
  switch (type) {
    case TYPE_I: src1R();          immI(); break;
    case TYPE_U:                   immU(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_R: src1R(); src2R();         break;
    case TYPE_J:                   immJ(); break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_N:                           break; // none
    default: panic("unsupported type = %d", type);
  }
}

static int decode_exec(Decode *s) {
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  int rd = 0; \
  word_t src1 = 0, src2 = 0, imm = 0; \
  decode_operand(s, &rd, &src1, &src2, &imm, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}

  INSTPAT_START();
  INSTPAT("??????? ????? ????? 000 ????? 0000011", lb    , I, R(rd) = SEXT(Mr(src1 + imm, 1), 8));
  INSTPAT("??????? ????? ????? 001 ????? 0000011", lh    , I, R(rd) = SEXT(Mr(src1 + imm, 2), 16));
  INSTPAT("??????? ????? ????? 010 ????? 0000011", lw    , I, R(rd) = SEXT(Mr(src1 + imm, 4), 32));
  INSTPAT("??????? ????? ????? 100 ????? 0000011", lbu   , I, R(rd) = Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 101 ????? 0000011", lhu   , I, R(rd) = Mr(src1 + imm, 2));
  INSTPAT("??????? ????? ????? 000 ????? 0010011", addi  , I, R(rd) = src1 + imm);
  INSTPAT("??????? ????? ????? 111 ????? 0010011", andi  , I, R(rd) = src1 & imm);
  INSTPAT("??????? ????? ????? 110 ????? 0010011", ori   , I, R(rd) = src1 | imm);
  INSTPAT("??????? ????? ????? 100 ????? 0010011", xori  , I, R(rd) = src1 ^ imm);
  INSTPAT("0000000 ????? ????? 101 ????? 0010011", srli  , I, R(rd) = src1 >> imm);
  INSTPAT("0000000 ????? ????? 001 ????? 0010011", slli  , I, R(rd) = src1 << imm);
  INSTPAT("??????? ????? ????? 010 ????? 0010011", slti  , I, R(rd) = ((sword_t)src1 < (sword_t)imm) ? 1 : 0);
  INSTPAT("??????? ????? ????? 011 ????? 0010011", sltiu , I, R(rd) = src1 < (uint32_t)imm);
  INSTPAT("0100000 ????? ????? 101 ????? 0010011", srai  , I, R(rd) = ((sword_t)src1 >> (imm & 0x1f)));
  INSTPAT("??????? ????? ????? 000 ????? 1100111", jalr  , I, s->dnpc = (src1 + imm) & ~(uint32_t)0x1; R(rd) = s->snpc; 
  IFDEF(CONFIG_ITRACE, {
    if (s->isa.inst == 0x00008067)
      trace_func_ret(s->pc); // ret -> jalr x0, 0(x1)
    else if (rd == 1)
      trace_func_call(s->pc, s->dnpc, false);
    else if (rd == 0 && imm == 0)
      trace_func_call(s->pc, s->dnpc, true); // jr rs1 -> jalr x0, 0(rs1), which may be other control flow e.g. 'goto','for'
  }));

  INSTPAT("??????? ????? ????? ??? ????? 0010111", auipc , U, R(rd) = s->pc + imm);
  INSTPAT("??????? ????? ????? ??? ????? 0110111", lui   , U, R(rd) = imm);

  INSTPAT("??????? ????? ????? 000 ????? 0100011", sb    , S, Mw(src1 + imm, 1, src2));
  INSTPAT("??????? ????? ????? 001 ????? 0100011", sh    , S, Mw(src1 + imm, 2, src2));
  INSTPAT("??????? ????? ????? 010 ????? 0100011", sw    , S, Mw(src1 + imm, 4, src2));

  INSTPAT("0000000 ????? ????? 000 ????? 0110011", add   , R, R(rd) = src1 + src2);
  INSTPAT("0100000 ????? ????? 000 ????? 0110011", sub   , R, R(rd) = src1 - src2);
  INSTPAT("0000000 ????? ????? 111 ????? 0110011", and   , R, R(rd) = src1 & src2);
  INSTPAT("0000000 ????? ????? 110 ????? 0110011", or    , R, R(rd) = src1 | src2);
  INSTPAT("0000000 ????? ????? 100 ????? 0110011", xor   , R, R(rd) = src1 ^ src2);
  INSTPAT("0000000 ????? ????? 101 ????? 0110011", srl   , R, R(rd) = src1 >> src2);
  INSTPAT("0000000 ????? ????? 001 ????? 0110011", sll   , R, R(rd) = src1 << src2);
  INSTPAT("0000000 ????? ????? 011 ????? 0110011", sltu  , R, R(rd) = src1 < src2);
  INSTPAT("0000000 ????? ????? 010 ????? 0110011", slt   , R, R(rd) = (sword_t)src1 < (sword_t)src2 ? 1 : 0);
  INSTPAT("0100000 ????? ????? 101 ????? 0110011", sra   , R, R(rd) = ((sword_t)src1 >> src2));
  INSTPAT("0000001 ????? ????? 000 ????? 0110011", mul   , R, R(rd) = src1 * src2);
  INSTPAT("0000001 ????? ????? 001 ????? 0110011", mulh  , R, R(rd) = (word_t)(((int64_t)(int32_t)src1 * (int64_t)(int32_t)src2) >> 32););
  INSTPAT("0000001 ????? ????? 010 ????? 0110011", mulhsu, R, R(rd) = (word_t)(((int64_t)(int32_t)src1 * (uint64_t)src2) >> 32););
  INSTPAT("0000001 ????? ????? 011 ????? 0110011", mulhu , R, R(rd) = (word_t)(((uint64_t)src1 * (uint64_t)src2) >> 32););
  INSTPAT("0000001 ????? ????? 100 ????? 0110011", div   , R,
      R(rd) = (src2 == 0) ? -1 :
              ((sword_t)src1 == INT32_MIN && (sword_t)src2 == -1) ? INT32_MIN :
              (sword_t)src1 / (sword_t)src2);
  INSTPAT("0000001 ????? ????? 101 ????? 0110011", divu  , R,
      R(rd) = (src2 == 0) ? 0xFFFFFFFF : src1 / src2);
  INSTPAT("0000001 ????? ????? 110 ????? 0110011", rem   , R,
      R(rd) = (src2 == 0) ? src1 :
              ((sword_t)src1 == INT32_MIN && (sword_t)src2 == -1) ? 0 :
              (sword_t)src1 % (sword_t)src2);
  INSTPAT("0000001 ????? ????? 111 ????? 0110011", remu  , R,
      R(rd) = (src2 == 0) ? src1 : src1 % src2);

  INSTPAT("??????? ????? ????? ??? ????? 1101111", jal   , J, R(rd) = s->pc + 4; s->dnpc = s->pc + imm; 
  IFDEF(CONFIG_ITRACE, { 
    if (rd == 1) // x1: return address for jumps
      trace_func_call(s->pc, s->dnpc, false);
  }));

  INSTPAT("??????? ????? ????? 001 ????? 1100011", bne   , B, s->dnpc = ((sword_t)src1) != ((sword_t)src2) ? s->pc + imm : s->dnpc);
  INSTPAT("??????? ????? ????? 000 ????? 1100011", beq   , B, s->dnpc = ((sword_t)src1) == ((sword_t)src2) ? s->pc + imm : s->dnpc);
  INSTPAT("??????? ????? ????? 101 ????? 1100011", bge   , B, s->dnpc = ((sword_t)src1) >= ((sword_t)src2) ? s->pc + imm : s->dnpc);
  INSTPAT("??????? ????? ????? 100 ????? 1100011", blt   , B, s->dnpc = ((sword_t)src1) <  ((sword_t)src2) ? s->pc + imm : s->dnpc);
  INSTPAT("??????? ????? ????? 111 ????? 1100011", bgeu  , B, s->dnpc = ((src1) >= (src2)) ? s->pc + imm : s->dnpc);
  INSTPAT("??????? ????? ????? 110 ????? 1100011", bltu  , B, s->dnpc = src1 < src2 ? s->pc + imm : s->dnpc);

  INSTPAT("0000000 00001 00000 000 00000 1110011", ebreak, N, MEMUTRAP(s->pc, R(10)));
  INSTPAT("0000000 00000 00000 000 00000 1110011", ecall , N, IFDEF(CONFIG_ETRACE, etrace_exec(s->pc)); s->dnpc = isa_raise_intr(17, s->pc));
  INSTPAT("0011000 00010 00000 000 00000 1110011", mret  , N, s->dnpc = cpu.csr.mepc; cpu.csr.mstatus=0x80;);
  INSTPAT("??????? ????? ????? 001 ????? 1110011", csrrw , I, R(rd) = CSR(imm); CSR(imm) = src1);
  INSTPAT("??????? ????? ????? 010 ????? 1110011", csrrs , I, R(rd) = CSR(imm); CSR(imm) |= src1);
  INSTPAT("??????? ????? ????? ??? ????0 0001111", fence , N, /* no-op */ );
  INSTPAT("??????? ????? ????? ??? ????? ???????", inv   , N, INV(s->pc));
  INSTPAT_END();

  R(0) = 0; // reset $zero to 0
  return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst = inst_fetch(&s->snpc, 4);
  IFDEF(CONFIG_ITRACE, trace_inst(s->pc, s->isa.inst));
  return decode_exec(s);
}
