LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

ENTITY time_price IS
    PORT (
        input : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
        output : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END ENTITY time_price;

ARCHITECTURE behav OF time_price IS
BEGIN
    PROCESS (input) BEGIN
        
		  
		  
		  
		  
    END PROCESS;
END ARCHITECTURE behav;
