0.7
2020.2
Jun 16 2023
19:36:26
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1733242861,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/branch.v,,clk_wiz_0,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1733242861,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/hardware_top.v,1733309360,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/video_define.v,,hardware_top,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_config.v,1732894534,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_defines.v,,i2c_config,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_bit_ctrl.v,1732970414,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_byte_ctrl.v,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_defines.v,i2c_master_bit_ctrl,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_byte_ctrl.v,1732894534,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_top.v,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/timescale.v;/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_defines.v,i2c_master_byte_ctrl,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_defines.v,1732894534,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_bit_ctrl.v,,,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_master_top.v,1732894534,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/load.v,,i2c_master_top,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/timescale.v,1732894534,verilog,,,,,,,,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/lut_hdmi.v,1732894818,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/memory_channel_arbitrator.v,,lut_hdmi,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/timescale.v,1732970449,verilog,,/home/blake/hardcaml_risc_v/rtl/uart/uart_rx.v,,timescale,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/video_define.v,1732894551,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/timescale.v,,,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/video_signal_generator.v,1733307928,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/write_back.v,,video_signal_generator,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/branch.v,1733313544,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/decode.v,,branch,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/decode.v,1733313544,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/dma_memory_to_packet.v,,decode,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/dma_memory_to_packet.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/execute.v,,dma_memory_to_packet,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/execute.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/execute_pipeline.v,,execute,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/execute_pipeline.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/fetch.v,,execute_pipeline,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/fetch.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/framebuffer_expander.v,,fetch,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/framebuffer_expander.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/hart.v,,framebuffer_expander,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/hart.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/i2c_master/i2c_config.v,,hart,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/load.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/lut_hdmi.v,,load,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/memory_channel_arbitrator.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/memory_channel_arbitrator_0.v,,memory_channel_arbitrator,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/memory_channel_arbitrator_0.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/memory_controller.v,,memory_channel_arbitrator_0,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/memory_controller.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/memory_controller_core.v,,memory_controller,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/memory_controller_core.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/op.v,,memory_controller_core,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/op.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/op_0.v,,op,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/op_0.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/packet_router.v,,op_0,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/packet_router.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/packet_to_memory.v,,packet_router,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/packet_router_0.v,1733309372,verilog,,,,packet_router_0,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/packet_to_memory.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/pulse.v,,packet_to_memory,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/pulse.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/serial_to_packet.v,,pulse,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/serial_buffer.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/packet_router_0.v,,serial_buffer,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/serial_to_packet.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/store.v,,serial_to_packet,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/store.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/system.v,,store,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/system.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/top.v,,system,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/top.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/uart_rx.v,,top,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/uart_rx.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/uart_tx.v,,,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/uart_tx.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/video_out.v,,,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/video_out.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/video_signal_generator.v,,video_out,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/cpu/write_back.v,1733309372,verilog,,/home/blake/hardcaml_risc_v/alinx_vivado_project/project_1/project_1.srcs/sources_1/new/hardware_top.v,,write_back,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/uart/uart_loopback.v,1733245600,verilog,,/home/blake/hardcaml_risc_v/rtl/uart/uart_loopback_top.v,,uart_loopback,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/uart/uart_loopback_top.v,1733245600,verilog,,/home/blake/hardcaml_risc_v/rtl/cpu/serial_buffer.v,,uart_loopback_top,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/uart/uart_rx.v,1733245600,verilog,,/home/blake/hardcaml_risc_v/rtl/uart/uart_tx.v,,uart_rx,,,../../../../project_1.ip_user_files/ipstatic,,,,,
/home/blake/hardcaml_risc_v/rtl/uart/uart_tx.v,1733245600,verilog,,/home/blake/hardcaml_risc_v/rtl/uart/uart_loopback.v,,uart_tx,,,../../../../project_1.ip_user_files/ipstatic,,,,,
