
---------- Begin Simulation Statistics ----------
final_tick                                10073859000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162116                       # Simulator instruction rate (inst/s)
host_mem_usage                                4418144                       # Number of bytes of host memory used
host_op_rate                                   313790                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.61                       # Real time elapsed on the host
host_tick_rate                              571926386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2855476                       # Number of instructions simulated
sim_ops                                       5527064                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010074                       # Number of seconds simulated
sim_ticks                                 10073859000                       # Number of ticks simulated
system.cpu.Branches                            615196                       # Number of branches fetched
system.cpu.committedInsts                     2855476                       # Number of instructions committed
system.cpu.committedOps                       5527064                       # Number of ops (including micro ops) committed
system.cpu.dcache.prefetcher.num_hwpf_issued      8945917                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        12415                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      8962475                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         24621                       # number of prefetches that crossed the page
system.cpu.dtb.rdAccesses                      707513                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            71                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      415874                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.icache.prefetcher.num_hwpf_issued     29374414                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        32259                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified     29419519                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       1217761                       # number of prefetches that crossed the page
system.cpu.idle_fraction                     0.000227                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3829660                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.not_idle_fraction                 0.999773                       # Percentage of non-idle cycles
system.cpu.numCycles                         10073859                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               10071571.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads              3247575                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1794034                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       465924                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 179733                       # Number of float alu accesses
system.cpu.num_fp_insts                        179733                       # number of float instructions
system.cpu.num_fp_register_reads               252379                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              123401                       # number of times the floating registers were written
system.cpu.num_func_calls                       87850                       # number of times a function call or return occured
system.cpu.num_idle_cycles                2287.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               5407066                       # Number of integer alu accesses
system.cpu.num_int_insts                      5407066                       # number of integer instructions
system.cpu.num_int_register_reads            10538769                       # number of times the integer registers were read
system.cpu.num_int_register_writes            4400198                       # number of times the integer registers were written
system.cpu.num_load_insts                      705450                       # Number of load instructions
system.cpu.num_mem_refs                       1121323                       # number of memory refs
system.cpu.num_store_insts                     415873                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 28274      0.51%      0.51% # Class of executed instruction
system.cpu.op_class::IntAlu                   4251468     76.92%     77.43% # Class of executed instruction
system.cpu.op_class::IntMult                     3883      0.07%     77.50% # Class of executed instruction
system.cpu.op_class::IntDiv                     21228      0.38%     77.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                    6309      0.11%     78.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     78.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     78.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     78.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     78.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     78.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     78.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     78.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                      830      0.02%     78.02% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     78.02% # Class of executed instruction
system.cpu.op_class::SimdAlu                    28551      0.52%     78.53% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     78.53% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11290      0.20%     78.74% # Class of executed instruction
system.cpu.op_class::SimdMisc                   36980      0.67%     79.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.41% # Class of executed instruction
system.cpu.op_class::SimdShift                    400      0.01%     79.41% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.41% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.41% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                6000      0.11%     79.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                3072      0.06%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               7424      0.13%     79.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.71% # Class of executed instruction
system.cpu.op_class::MemRead                   673617     12.19%     91.90% # Class of executed instruction
system.cpu.op_class::MemWrite                  384036      6.95%     98.85% # Class of executed instruction
system.cpu.op_class::FloatMemRead               31833      0.58%     99.42% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              31837      0.58%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5527064                       # Class of executed instruction
system.cpu.workload.numSyscalls                   106                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           130607                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                37013                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              183433                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4159                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12296                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.systolic_array_acc.cache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.systolic_array_acc.cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.systolic_array_acc.cache.prefetcher.pfIdentified            8                       # number of prefetch candidates identified
system.systolic_array_acc.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.systolic_array_acc.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.systolic_array_acc.cache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.systolic_array_acc.commit0.commitQueuePeakSize            1                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit1.commitQueuePeakSize            1                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit2.commitQueuePeakSize            1                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit3.commitQueuePeakSize            1                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit4.commitQueuePeakSize            1                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit5.commitQueuePeakSize            1                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit6.commitQueuePeakSize            1                       # The peak size that the commit queue can get.
system.systolic_array_acc.commit7.commitQueuePeakSize            1                       # The peak size that the commit queue can get.
system.systolic_array_acc.idleCycles           894937                       # Total number of cycles that the object has spent stopped
system.systolic_array_acc.numCycles            896372                       # Total number of cycles.
system.systolic_array_acc.tickCycles             1435                       # Number of cycles that the object actually ticked
system.tol2bus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       126341                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            223                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 200                       # Transaction distribution
system.membus.trans_dist::ReadResp              12077                       # Transaction distribution
system.membus.trans_dist::WriteReq                 64                       # Transaction distribution
system.membus.trans_dist::WriteResp                64                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11886                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            64                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        23897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.systolic_array_acc.cache.mem_side::system.mem_ctrls.port           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.systolic_array_acc.cache.mem_side::total           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.systolic_array_acc.dma::system.mem_ctrls.port          392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.systolic_array_acc.dma::total          392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       382176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       382176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.systolic_array_acc.cache.mem_side::system.mem_ctrls.port           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.systolic_array_acc.cache.mem_side::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.systolic_array_acc.dma::system.mem_ctrls.port         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.systolic_array_acc.dma::total         2048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  384256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              209                       # Total snoops (count)
system.membus.snoopTraffic                       6688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12291                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.025222                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.156804                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11981     97.48%     97.48% # Request fanout histogram
system.membus.snoop_fanout::1                     310      2.52%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               12291                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15047983                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer4.occupancy             664000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           40885512                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy              27000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                200                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             65183                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1561                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           59573                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            10690                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             179                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        64989                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       166851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        24808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                191659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1800640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       340896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2141536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11144                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            76136                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003454                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058672                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75873     99.65%     99.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    263      0.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              76136                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          146776370                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           418000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17778989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         112559980                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.systolic_array_acc.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpad.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpad.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.outputSpadBus.trans_dist::WriteReq          128                       # Transaction distribution
system.systolic_array_acc.outputSpadBus.trans_dist::WriteResp          128                       # Transaction distribution
system.systolic_array_acc.outputSpadBus.pkt_count_system.systolic_array_acc.commit0::system.systolic_array_acc.outputSpad.accel_side_port           32                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_count_system.systolic_array_acc.commit1::system.systolic_array_acc.outputSpad.accel_side_port           32                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_count_system.systolic_array_acc.commit2::system.systolic_array_acc.outputSpad.accel_side_port           32                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_count_system.systolic_array_acc.commit3::system.systolic_array_acc.outputSpad.accel_side_port           32                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_count_system.systolic_array_acc.commit4::system.systolic_array_acc.outputSpad.accel_side_port           32                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_count_system.systolic_array_acc.commit5::system.systolic_array_acc.outputSpad.accel_side_port           32                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_count_system.systolic_array_acc.commit6::system.systolic_array_acc.outputSpad.accel_side_port           32                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_count_system.systolic_array_acc.commit7::system.systolic_array_acc.outputSpad.accel_side_port           32                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_count::total          256                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_size_system.systolic_array_acc.commit0::system.systolic_array_acc.outputSpad.accel_side_port          256                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_size_system.systolic_array_acc.commit1::system.systolic_array_acc.outputSpad.accel_side_port          256                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_size_system.systolic_array_acc.commit2::system.systolic_array_acc.outputSpad.accel_side_port          256                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_size_system.systolic_array_acc.commit3::system.systolic_array_acc.outputSpad.accel_side_port          256                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_size_system.systolic_array_acc.commit4::system.systolic_array_acc.outputSpad.accel_side_port          256                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_size_system.systolic_array_acc.commit5::system.systolic_array_acc.outputSpad.accel_side_port          256                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_size_system.systolic_array_acc.commit6::system.systolic_array_acc.outputSpad.accel_side_port          256                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_size_system.systolic_array_acc.commit7::system.systolic_array_acc.outputSpad.accel_side_port          256                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.pkt_size::total         2048                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.outputSpadBus.reqLayer0.occupancy       256000                       # Layer occupancy (ticks)
system.systolic_array_acc.outputSpadBus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.outputSpadBus.respLayer5.occupancy        32000                       # Layer occupancy (ticks)
system.systolic_array_acc.outputSpadBus.respLayer5.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.outputSpadBus.respLayer4.occupancy        32000                       # Layer occupancy (ticks)
system.systolic_array_acc.outputSpadBus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.outputSpadBus.respLayer7.occupancy        32000                       # Layer occupancy (ticks)
system.systolic_array_acc.outputSpadBus.respLayer7.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.outputSpadBus.respLayer6.occupancy        32000                       # Layer occupancy (ticks)
system.systolic_array_acc.outputSpadBus.respLayer6.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.outputSpadBus.respLayer1.occupancy        32000                       # Layer occupancy (ticks)
system.systolic_array_acc.outputSpadBus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.outputSpadBus.respLayer0.occupancy        32000                       # Layer occupancy (ticks)
system.systolic_array_acc.outputSpadBus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.outputSpadBus.respLayer3.occupancy        32000                       # Layer occupancy (ticks)
system.systolic_array_acc.outputSpadBus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.outputSpadBus.respLayer2.occupancy        32000                       # Layer occupancy (ticks)
system.systolic_array_acc.outputSpadBus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.inputSpad.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.cache.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.cache.demand_misses::.systolic_array_acc.system.systolic_array_acc.cache            1                       # number of demand (read+write) misses
system.systolic_array_acc.cache.demand_misses::total            1                       # number of demand (read+write) misses
system.systolic_array_acc.cache.overall_misses::.systolic_array_acc.system.systolic_array_acc.cache            1                       # number of overall misses
system.systolic_array_acc.cache.overall_misses::total            1                       # number of overall misses
system.systolic_array_acc.cache.demand_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        34000                       # number of demand (read+write) miss cycles
system.systolic_array_acc.cache.demand_miss_latency::total        34000                       # number of demand (read+write) miss cycles
system.systolic_array_acc.cache.overall_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        34000                       # number of overall miss cycles
system.systolic_array_acc.cache.overall_miss_latency::total        34000                       # number of overall miss cycles
system.systolic_array_acc.cache.demand_accesses::.systolic_array_acc.system.systolic_array_acc.cache            1                       # number of demand (read+write) accesses
system.systolic_array_acc.cache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.systolic_array_acc.cache.overall_accesses::.systolic_array_acc.system.systolic_array_acc.cache            1                       # number of overall (read+write) accesses
system.systolic_array_acc.cache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.systolic_array_acc.cache.demand_miss_rate::.systolic_array_acc.system.systolic_array_acc.cache            1                       # miss rate for demand accesses
system.systolic_array_acc.cache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.systolic_array_acc.cache.overall_miss_rate::.systolic_array_acc.system.systolic_array_acc.cache            1                       # miss rate for overall accesses
system.systolic_array_acc.cache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.systolic_array_acc.cache.demand_avg_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        34000                       # average overall miss latency
system.systolic_array_acc.cache.demand_avg_miss_latency::total        34000                       # average overall miss latency
system.systolic_array_acc.cache.overall_avg_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        34000                       # average overall miss latency
system.systolic_array_acc.cache.overall_avg_miss_latency::total        34000                       # average overall miss latency
system.systolic_array_acc.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.systolic_array_acc.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.systolic_array_acc.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.systolic_array_acc.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.systolic_array_acc.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.systolic_array_acc.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.systolic_array_acc.cache.unused_prefetches            5                       # number of HardPF blocks evicted w/o reference
system.systolic_array_acc.cache.writebacks::.writebacks            1                       # number of writebacks
system.systolic_array_acc.cache.writebacks::total            1                       # number of writebacks
system.systolic_array_acc.cache.demand_mshr_misses::.systolic_array_acc.system.systolic_array_acc.cache            1                       # number of demand (read+write) MSHR misses
system.systolic_array_acc.cache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.systolic_array_acc.cache.overall_mshr_misses::.systolic_array_acc.system.systolic_array_acc.cache            1                       # number of overall MSHR misses
system.systolic_array_acc.cache.overall_mshr_misses::.systolic_array_acc.cache.prefetcher            8                       # number of overall MSHR misses
system.systolic_array_acc.cache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.systolic_array_acc.cache.demand_mshr_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        32000                       # number of demand (read+write) MSHR miss cycles
system.systolic_array_acc.cache.demand_mshr_miss_latency::total        32000                       # number of demand (read+write) MSHR miss cycles
system.systolic_array_acc.cache.overall_mshr_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        32000                       # number of overall MSHR miss cycles
system.systolic_array_acc.cache.overall_mshr_miss_latency::.systolic_array_acc.cache.prefetcher       274993                       # number of overall MSHR miss cycles
system.systolic_array_acc.cache.overall_mshr_miss_latency::total       306993                       # number of overall MSHR miss cycles
system.systolic_array_acc.cache.demand_mshr_miss_rate::.systolic_array_acc.system.systolic_array_acc.cache            1                       # mshr miss rate for demand accesses
system.systolic_array_acc.cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.systolic_array_acc.cache.overall_mshr_miss_rate::.systolic_array_acc.system.systolic_array_acc.cache            1                       # mshr miss rate for overall accesses
system.systolic_array_acc.cache.overall_mshr_miss_rate::.systolic_array_acc.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.systolic_array_acc.cache.overall_mshr_miss_rate::total            9                       # mshr miss rate for overall accesses
system.systolic_array_acc.cache.demand_avg_mshr_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        32000                       # average overall mshr miss latency
system.systolic_array_acc.cache.demand_avg_mshr_miss_latency::total        32000                       # average overall mshr miss latency
system.systolic_array_acc.cache.overall_avg_mshr_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        32000                       # average overall mshr miss latency
system.systolic_array_acc.cache.overall_avg_mshr_miss_latency::.systolic_array_acc.cache.prefetcher 34374.125000                       # average overall mshr miss latency
system.systolic_array_acc.cache.overall_avg_mshr_miss_latency::total 34110.333333                       # average overall mshr miss latency
system.systolic_array_acc.cache.replacements            5                       # number of replacements
system.systolic_array_acc.cache.WriteReq_misses::.systolic_array_acc.system.systolic_array_acc.cache            1                       # number of WriteReq misses
system.systolic_array_acc.cache.WriteReq_misses::total            1                       # number of WriteReq misses
system.systolic_array_acc.cache.WriteReq_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        34000                       # number of WriteReq miss cycles
system.systolic_array_acc.cache.WriteReq_miss_latency::total        34000                       # number of WriteReq miss cycles
system.systolic_array_acc.cache.WriteReq_accesses::.systolic_array_acc.system.systolic_array_acc.cache            1                       # number of WriteReq accesses(hits+misses)
system.systolic_array_acc.cache.WriteReq_accesses::total            1                       # number of WriteReq accesses(hits+misses)
system.systolic_array_acc.cache.WriteReq_miss_rate::.systolic_array_acc.system.systolic_array_acc.cache            1                       # miss rate for WriteReq accesses
system.systolic_array_acc.cache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.systolic_array_acc.cache.WriteReq_avg_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        34000                       # average WriteReq miss latency
system.systolic_array_acc.cache.WriteReq_avg_miss_latency::total        34000                       # average WriteReq miss latency
system.systolic_array_acc.cache.WriteReq_mshr_misses::.systolic_array_acc.system.systolic_array_acc.cache            1                       # number of WriteReq MSHR misses
system.systolic_array_acc.cache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.systolic_array_acc.cache.WriteReq_mshr_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        32000                       # number of WriteReq MSHR miss cycles
system.systolic_array_acc.cache.WriteReq_mshr_miss_latency::total        32000                       # number of WriteReq MSHR miss cycles
system.systolic_array_acc.cache.WriteReq_mshr_miss_rate::.systolic_array_acc.system.systolic_array_acc.cache            1                       # mshr miss rate for WriteReq accesses
system.systolic_array_acc.cache.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.systolic_array_acc.cache.WriteReq_avg_mshr_miss_latency::.systolic_array_acc.system.systolic_array_acc.cache        32000                       # average WriteReq mshr miss latency
system.systolic_array_acc.cache.WriteReq_avg_mshr_miss_latency::total        32000                       # average WriteReq mshr miss latency
system.systolic_array_acc.cache.HardPFReq_mshr_misses::.systolic_array_acc.cache.prefetcher            8                       # number of HardPFReq MSHR misses
system.systolic_array_acc.cache.HardPFReq_mshr_misses::total            8                       # number of HardPFReq MSHR misses
system.systolic_array_acc.cache.HardPFReq_mshr_miss_latency::.systolic_array_acc.cache.prefetcher       274993                       # number of HardPFReq MSHR miss cycles
system.systolic_array_acc.cache.HardPFReq_mshr_miss_latency::total       274993                       # number of HardPFReq MSHR miss cycles
system.systolic_array_acc.cache.HardPFReq_mshr_miss_rate::.systolic_array_acc.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.systolic_array_acc.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.systolic_array_acc.cache.HardPFReq_avg_mshr_miss_latency::.systolic_array_acc.cache.prefetcher 34374.125000                       # average HardPFReq mshr miss latency
system.systolic_array_acc.cache.HardPFReq_avg_mshr_miss_latency::total 34374.125000                       # average HardPFReq mshr miss latency
system.systolic_array_acc.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.cache.tags.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.cache.tags.tagsinuse     3.643172                       # Cycle average of tags in use
system.systolic_array_acc.cache.tags.total_refs            9                       # Total number of references to valid blocks.
system.systolic_array_acc.cache.tags.sampled_refs            9                       # Sample count of references to valid blocks.
system.systolic_array_acc.cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.systolic_array_acc.cache.tags.warmup_cycle    896684000                       # Cycle when the warmup percentage was hit.
system.systolic_array_acc.cache.tags.occ_blocks::.systolic_array_acc.system.systolic_array_acc.cache     0.000000                       # Average occupied blocks per requestor
system.systolic_array_acc.cache.tags.occ_blocks::.systolic_array_acc.cache.prefetcher     3.643171                       # Average occupied blocks per requestor
system.systolic_array_acc.cache.tags.occ_percent::.systolic_array_acc.system.systolic_array_acc.cache     0.000000                       # Average percentage of cache occupancy
system.systolic_array_acc.cache.tags.occ_percent::.systolic_array_acc.cache.prefetcher     0.910793                       # Average percentage of cache occupancy
system.systolic_array_acc.cache.tags.occ_percent::total     0.910793                       # Average percentage of cache occupancy
system.systolic_array_acc.cache.tags.occ_task_id_blocks::1022            3                       # Occupied blocks per task id
system.systolic_array_acc.cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.systolic_array_acc.cache.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.systolic_array_acc.cache.tags.tag_accesses           10                       # Number of tag accesses
system.systolic_array_acc.cache.tags.data_accesses           10                       # Number of data accesses
system.systolic_array_acc.inputSpadBus.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.inputSpadBus.trans_dist::ReadReq         1058                       # Transaction distribution
system.systolic_array_acc.inputSpadBus.trans_dist::ReadResp         1058                       # Transaction distribution
system.systolic_array_acc.inputSpadBus.pkt_count_system.systolic_array_acc.input_fetch0::system.systolic_array_acc.inputSpad.accel_side_port          184                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_count_system.systolic_array_acc.input_fetch1::system.systolic_array_acc.inputSpad.accel_side_port          276                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_count_system.systolic_array_acc.input_fetch2::system.systolic_array_acc.inputSpad.accel_side_port          276                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_count_system.systolic_array_acc.input_fetch3::system.systolic_array_acc.inputSpad.accel_side_port          276                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_count_system.systolic_array_acc.input_fetch4::system.systolic_array_acc.inputSpad.accel_side_port          276                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_count_system.systolic_array_acc.input_fetch5::system.systolic_array_acc.inputSpad.accel_side_port          276                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_count_system.systolic_array_acc.input_fetch6::system.systolic_array_acc.inputSpad.accel_side_port          276                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_count_system.systolic_array_acc.input_fetch7::system.systolic_array_acc.inputSpad.accel_side_port          276                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_count::total         2116                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_size_system.systolic_array_acc.input_fetch0::system.systolic_array_acc.inputSpad.accel_side_port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_size_system.systolic_array_acc.input_fetch1::system.systolic_array_acc.inputSpad.accel_side_port         2208                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_size_system.systolic_array_acc.input_fetch2::system.systolic_array_acc.inputSpad.accel_side_port         2208                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_size_system.systolic_array_acc.input_fetch3::system.systolic_array_acc.inputSpad.accel_side_port         2208                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_size_system.systolic_array_acc.input_fetch4::system.systolic_array_acc.inputSpad.accel_side_port         2208                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_size_system.systolic_array_acc.input_fetch5::system.systolic_array_acc.inputSpad.accel_side_port         2208                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_size_system.systolic_array_acc.input_fetch6::system.systolic_array_acc.inputSpad.accel_side_port         2208                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_size_system.systolic_array_acc.input_fetch7::system.systolic_array_acc.inputSpad.accel_side_port         2208                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.pkt_size::total        16928                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.inputSpadBus.reqLayer0.occupancy      1058000                       # Layer occupancy (ticks)
system.systolic_array_acc.inputSpadBus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.inputSpadBus.respLayer5.occupancy       280995                       # Layer occupancy (ticks)
system.systolic_array_acc.inputSpadBus.respLayer5.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.inputSpadBus.respLayer4.occupancy       299976                       # Layer occupancy (ticks)
system.systolic_array_acc.inputSpadBus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.inputSpadBus.respLayer7.occupancy       280995                       # Layer occupancy (ticks)
system.systolic_array_acc.inputSpadBus.respLayer7.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.inputSpadBus.respLayer6.occupancy       299976                       # Layer occupancy (ticks)
system.systolic_array_acc.inputSpadBus.respLayer6.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.inputSpadBus.respLayer1.occupancy       280995                       # Layer occupancy (ticks)
system.systolic_array_acc.inputSpadBus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.inputSpadBus.respLayer0.occupancy       202981                       # Layer occupancy (ticks)
system.systolic_array_acc.inputSpadBus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.inputSpadBus.respLayer3.occupancy       280995                       # Layer occupancy (ticks)
system.systolic_array_acc.inputSpadBus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.inputSpadBus.respLayer2.occupancy       299976                       # Layer occupancy (ticks)
system.systolic_array_acc.inputSpadBus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.weightSpadBus.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.systolic_array_acc.weightSpadBus.trans_dist::ReadReq         1152                       # Transaction distribution
system.systolic_array_acc.weightSpadBus.trans_dist::ReadResp         1152                       # Transaction distribution
system.systolic_array_acc.weightSpadBus.pkt_count_system.systolic_array_acc.weight_fetch0::system.systolic_array_acc.weightSpad.accel_side_port          288                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_count_system.systolic_array_acc.weight_fetch1::system.systolic_array_acc.weightSpad.accel_side_port          288                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_count_system.systolic_array_acc.weight_fetch2::system.systolic_array_acc.weightSpad.accel_side_port          288                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_count_system.systolic_array_acc.weight_fetch3::system.systolic_array_acc.weightSpad.accel_side_port          288                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_count_system.systolic_array_acc.weight_fetch4::system.systolic_array_acc.weightSpad.accel_side_port          288                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_count_system.systolic_array_acc.weight_fetch5::system.systolic_array_acc.weightSpad.accel_side_port          288                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_count_system.systolic_array_acc.weight_fetch6::system.systolic_array_acc.weightSpad.accel_side_port          288                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_count_system.systolic_array_acc.weight_fetch7::system.systolic_array_acc.weightSpad.accel_side_port          288                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_count::total         2304                       # Packet count per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_size_system.systolic_array_acc.weight_fetch0::system.systolic_array_acc.weightSpad.accel_side_port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_size_system.systolic_array_acc.weight_fetch1::system.systolic_array_acc.weightSpad.accel_side_port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_size_system.systolic_array_acc.weight_fetch2::system.systolic_array_acc.weightSpad.accel_side_port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_size_system.systolic_array_acc.weight_fetch3::system.systolic_array_acc.weightSpad.accel_side_port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_size_system.systolic_array_acc.weight_fetch4::system.systolic_array_acc.weightSpad.accel_side_port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_size_system.systolic_array_acc.weight_fetch5::system.systolic_array_acc.weightSpad.accel_side_port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_size_system.systolic_array_acc.weight_fetch6::system.systolic_array_acc.weightSpad.accel_side_port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_size_system.systolic_array_acc.weight_fetch7::system.systolic_array_acc.weightSpad.accel_side_port         2304                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.pkt_size::total        18432                       # Cumulative packet size per connected master and slave (bytes)
system.systolic_array_acc.weightSpadBus.reqLayer0.occupancy      1152000                       # Layer occupancy (ticks)
system.systolic_array_acc.weightSpadBus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.weightSpadBus.respLayer5.occupancy       391896                       # Layer occupancy (ticks)
system.systolic_array_acc.weightSpadBus.respLayer5.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.weightSpadBus.respLayer4.occupancy       288000                       # Layer occupancy (ticks)
system.systolic_array_acc.weightSpadBus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.weightSpadBus.respLayer7.occupancy       391896                       # Layer occupancy (ticks)
system.systolic_array_acc.weightSpadBus.respLayer7.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.weightSpadBus.respLayer6.occupancy       288000                       # Layer occupancy (ticks)
system.systolic_array_acc.weightSpadBus.respLayer6.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.weightSpadBus.respLayer1.occupancy       391896                       # Layer occupancy (ticks)
system.systolic_array_acc.weightSpadBus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.weightSpadBus.respLayer0.occupancy       288000                       # Layer occupancy (ticks)
system.systolic_array_acc.weightSpadBus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.weightSpadBus.respLayer3.occupancy       391896                       # Layer occupancy (ticks)
system.systolic_array_acc.weightSpadBus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.systolic_array_acc.weightSpadBus.respLayer2.occupancy       288000                       # Layer occupancy (ticks)
system.systolic_array_acc.weightSpadBus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2131                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  389                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher         5530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        51776                       # number of demand (read+write) hits
system.l2.demand_hits::total                    59826                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2131                       # number of overall hits
system.l2.overall_hits::.cpu.data                 389                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher         5530                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        51776                       # number of overall hits
system.l2.overall_hits::total                   59826                       # number of overall hits
system.l2.demand_misses::.cpu.inst                220                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         2701                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher         2146                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5333                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               220                       # number of overall misses
system.l2.overall_misses::.cpu.data               266                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         2701                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher         2146                       # number of overall misses
system.l2.overall_misses::total                  5333                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32074998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     36788998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    366678804                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher    322290565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        757833365                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32074998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     36788998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    366678804                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher    322290565                       # number of overall miss cycles
system.l2.overall_miss_latency::total       757833365                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher         8231                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        53922                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                65159                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher         8231                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        53922                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               65159                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.093577                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.406107                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.328150                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.039798                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.081846                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.093577                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.406107                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.328150                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.039798                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.081846                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 145795.445455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 138304.503759                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 135756.684191                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 150181.996738                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 142102.637352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 145795.445455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 138304.503759                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 135756.684191                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 150181.996738                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 142102.637352                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                692                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        64                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      10.812500                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        10                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher          118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.icache.prefetcher          161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 280                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher          118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.icache.prefetcher          161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                280                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         2583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher         1985                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5053                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         2583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher         1985                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         6899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11952                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27648998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     31468998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    306725040                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher    271164995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    637008031                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27648998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     31468998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    306725040                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher    271164995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    655980479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1292988510                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.093152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.406107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.313814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.036812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077549                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.093152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.406107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.313814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.036812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183428                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 126251.132420                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 118304.503759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 118747.595819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 136607.050378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 126065.313873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 126251.132420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 118304.503759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 118747.595819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 136607.050378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 95083.414843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108181.769578                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1561                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1561                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1561                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1561                       # number of WritebackDirty accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         6899                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           6899                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    655980479                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    655980479                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 95083.414843                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 95083.414843                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       100000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       100000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        50000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        50000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        60000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        60000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        30000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        30000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   104                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              74                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  74                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9315000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.415730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.415730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125878.378378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125878.378378                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           74                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             74                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7835000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7835000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.415730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.415730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 105878.378378                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105878.378378                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.inst          2131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.data           285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher         5530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.icache.prefetcher        51776                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             59722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.inst          220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.data          192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         2701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.icache.prefetcher         2146                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.inst     32074998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     27473998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    366678804                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.icache.prefetcher    322290565                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    748518365                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.inst         2351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher         8231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.icache.prefetcher        53922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         64981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.inst     0.093577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.402516                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.328150                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.icache.prefetcher     0.039798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.inst 145795.445455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 143093.739583                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 135756.684191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.icache.prefetcher 150181.996738                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 142330.930785                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          118                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.icache.prefetcher          161                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          280                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.inst          219                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         2583                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.icache.prefetcher         1985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4979                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.inst     27648998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     23633998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    306725040                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.icache.prefetcher    271164995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    629173031                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.093152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.402516                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.313814                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.icache.prefetcher     0.036812                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 126251.132420                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 123093.739583                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 118747.595819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 136607.050378                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 126365.340631                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11268.156604                       # Cycle average of tags in use
system.l2.tags.total_refs                      132868                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11943                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.125178                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     89000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       197.654144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       255.769450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  2511.877409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher  1809.750711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  6493.104891                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.038328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.027615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.099077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.171938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         11440                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         7905                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         3244                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.174561                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.007385                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2032071                       # Number of tag accesses
system.l2.tags.data_accesses                  2032071                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           7008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher        82848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher        63520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       220384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             382272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         7008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           32                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.systolic_array_acc         2048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            2080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         2589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher         1985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         6887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11946                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.systolic_array_acc           64                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 65                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            695662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            844959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      8224058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher      6305429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     21876820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37946928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       695662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           695662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           3177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.systolic_array_acc       203298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               206475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           3177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           695662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           844959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      8224058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher      6305429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     21876820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.systolic_array_acc       203298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38153403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      2587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples      1985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      6881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.systolic_array_acc::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022500                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000711500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            1                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            1                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 17                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11952                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         65                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       65                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    546756981                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   59685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               815339481                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45803.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                68303.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10688                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      16                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 11952                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                   65                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    612.439455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   432.160764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.046562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          131     10.51%     10.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          218     17.48%     27.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           98      7.86%     35.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           90      7.22%     43.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           87      6.98%     50.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      3.69%     53.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      3.05%     56.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           47      3.77%     60.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          492     39.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1247                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean          10299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  10299.000000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev           nan                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             1                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev           nan                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             1                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 763968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    1152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  382464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 2080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        75.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10073782001                       # Total gap between requests
system.mem_ctrls.avgGap                     838294.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         7008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         8480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher        82784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher        63520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       220192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.systolic_array_acc          576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 695661.910693806713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 841782.677323556039                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 8217704.853720903397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 6305428.733914183453                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 21857760.764767505229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.systolic_array_acc 57177.691289901915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         2589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher         1985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         6893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.systolic_array_acc           64                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16362523                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17776763                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    171571858                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher    168918596                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    440709741                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.systolic_array_acc      4882000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     74714.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     66829.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     66269.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     85097.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63935.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.systolic_array_acc     76281.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1842973.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         892953.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            31066266                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     201759206.399993                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     77951077.500001                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     773944605.000001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1087457081.899996                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        107.948412                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9215942324                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    466560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    391356676                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         1955312.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         950611.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            29587404                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy              71676                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     201759206.399993                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     99037789.950010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     755705559.600002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1089067559.949996                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        108.108279                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8995573497                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    466560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    611725503                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   3                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             1                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean          2287000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2287000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2287000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               1                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10071572000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      2287000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3825110                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3825110                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3825110                       # number of overall hits
system.cpu.icache.overall_hits::total         3825110                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4550                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4550                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4550                       # number of overall misses
system.cpu.icache.overall_misses::total          4550                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    125325000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125325000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125325000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125325000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3829660                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3829660                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3829660                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3829660                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001188                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001188                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001188                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001188                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27543.956044                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27543.956044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27543.956044                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27543.956044                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             35827                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.demand_mshr_hits::.cpu.inst         2199                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2199                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2199                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2199                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        53922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        56273                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90476000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   1627023404                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1717499404                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000614                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000614                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000614                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014694                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38484.049341                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38484.049341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38484.049341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 30173.647194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30520.843104                       # average overall mshr miss latency
system.cpu.icache.replacements                  54308                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3825110                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3825110                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4550                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4550                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125325000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125325000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3829660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3829660                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001188                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001188                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27543.956044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27543.956044                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2199                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90476000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90476000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000614                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000614                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38484.049341                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38484.049341                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        53922                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        53922                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   1627023404                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   1627023404                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 30173.647194                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 30173.647194                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1924.415295                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3881380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             56270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             68.977786                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            155000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   158.636326                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher  1765.778970                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.077459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.862197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.939656                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022         1802                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3         1229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::4          284                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.879883                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7715590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7715590                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1122718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1122718                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1122718                       # number of overall hits
system.cpu.dcache.overall_hits::total         1122718                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          669                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          669                       # number of overall misses
system.cpu.dcache.overall_misses::total           669                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     49916000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     49916000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     49916000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     49916000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1123387                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1123387                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1123387                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1123387                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000596                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000596                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000596                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000596                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74612.855007                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74612.855007                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74612.855007                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74612.855007                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2640                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         1561                       # number of writebacks
system.cpu.dcache.writebacks::total              1561                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           12                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           12                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          657                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          657                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         8231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8888                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     48054000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     48054000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     48054000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    509010173                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    557064173                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000585                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000585                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000585                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007912                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73141.552511                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73141.552511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73141.552511                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61840.623618                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62675.987061                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6826                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       707029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          707029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           484                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36942000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36942000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       707513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       707513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76326.446281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76326.446281                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          477                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     35755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     35755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74958.071279                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74958.071279                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       415689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         415689                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          185                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12974000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12974000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       415874                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       415874                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000445                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70129.729730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70129.729730                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12299000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12299000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68327.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68327.777778                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         8231                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         8231                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    509010173                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    509010173                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61840.623618                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 61840.623618                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10073859000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2033.178006                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1131603                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8883                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            127.389733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            303000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   154.727441                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher  1878.450565                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.075551                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.917212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992763                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022         1875                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3         1701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.915527                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.084473                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2255657                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2255657                       # Number of data accesses

---------- End Simulation Statistics   ----------
