 
# Yosys synthesis script for ${TOP_MODULE}
# Read source files
read_verilog -sv ../../../yosys-rs-plugin/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog ./rtl/LUT_to_IDELAY.v

# Technology mapping
hierarchy -auto-top

plugin -i design-edit
design_edit -tech genesis3 -sdc pin_constraints.pin -json ./tmp/io_config.json -w ./tmp//wrapper_LUT_to_IDELAY_post_synth.v ./tmp//wrapper_LUT_to_IDELAY_post_synth.eblif

write_verilog -noexpr -nodec -v ./tmp/fabric_LUT_to_IDELAY_post_synth.v
write_blif -param ./tmp/fabric_LUT_to_IDELAY_post_synth.eblif

  