<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: IS42VM16400K</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_IS42VM16400K'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_IS42VM16400K')">IS42VM16400K</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.39</td>
<td class="s6 cl rt"><a href="mod11.html#Line" > 63.90</a></td>
<td class="s3 cl rt"><a href="mod11.html#Cond" > 30.26</a></td>
<td class="s7 cl rt"><a href="mod11.html#Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/mnt/vol_NFS_Zener/WD_ESPEC/diegosalazar/Proyecto1_VF_M.O.S/./rtl/model/IS42VM16400K.V')">/mnt/vol_NFS_Zener/WD_ESPEC/diegosalazar/Proyecto1_VF_M.O.S/./rtl/model/IS42VM16400K.V</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod11.html#inst_tag_13"  onclick="showContent('inst_tag_13')">tbench_top.u_sdram16</a></td>
<td class="s5 cl rt"> 56.39</td>
<td class="s6 cl rt"><a href="mod11.html#Line" > 63.90</a></td>
<td class="s3 cl rt"><a href="mod11.html#Cond" > 30.26</a></td>
<td class="s7 cl rt"><a href="mod11.html#Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_IS42VM16400K'>
<hr>
<a name="inst_tag_13"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_13" >tbench_top.u_sdram16</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.39</td>
<td class="s6 cl rt"><a href="mod11.html#Line" > 63.90</a></td>
<td class="s3 cl rt"><a href="mod11.html#Cond" > 30.26</a></td>
<td class="s7 cl rt"><a href="mod11.html#Toggle" > 75.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.39</td>
<td class="s6 cl rt"> 63.90</td>
<td class="s3 cl rt"> 30.26</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td><a href="mod14.html#inst_tag_19" >tbench_top</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>ASSERT</td></tr><tr>
<td colspan=6>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_IS42VM16400K'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod11.html" >IS42VM16400K</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>748</td><td>478</td><td>63.90</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>229</td><td>60</td><td>60</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>264</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>274</td><td>19</td><td>11</td><td>57.89</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>296</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>313</td><td>613</td><td>366</td><td>59.71</td></tr>
<tr class="s8"><td class="lf">ROUTINE</td><td>1559</td><td>32</td><td>28</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>1613</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1627</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1638</td><td>2</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1647</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>1657</td><td>3</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
228                         initial begin
229        1/1          	mem_init;
230        1/1                  dq_reg = {no_of_data{1'bz}};
231        2/2                  Data_in_enable = 0; Data_out_enable = 0;
232        4/4                  Act_b0 = 1; Act_b1 = 1; Act_b2 = 1; Act_b3 = 1; 
233        4/4                  Pc_b0 = 0; Pc_b1 = 0; Pc_b2 = 0; Pc_b3 = 0; 
234        4/4                  WR_chkm0 = 0; WR_chkm1 = 0; WR_chkm2 = 0; WR_chkm3 = 0;
235        4/4                  RW_interrupt_read[0] = 0; RW_interrupt_read[1] = 0; RW_interrupt_read[2] = 0; RW_interrupt_read[3] = 0;
236        4/4                  RW_interrupt_write[0] = 0; RW_interrupt_write[1] = 0; RW_interrupt_write[2] = 0; RW_interrupt_write[3] = 0;
237        3/3                  MRD_chk = 0; RFC_chk = 0; RRD_chk = 0;
238        4/4                  RAS_chk0 = 0; RAS_chk1 = 0; RAS_chk2 = 0; RAS_chk3 = 0; 
239        4/4                  RCD_chk0 = 0; RCD_chk1 = 0; RCD_chk2 = 0; RCD_chk3 = 0; 
240        4/4                  RC_chk0 = 0; RC_chk1 = 0; RC_chk2 = 0; RC_chk3 = 0; 
241        4/4                  RP_chk0 = 0; RP_chk1 = 0; RP_chk2 = 0; RP_chk3 = 0;
242        2/2                  SELF_chk = 0; DPDN_chk = 0;
243        1/1              	Read_cmd_received=0;
244        1/1              	Read_cmd_count=0;
245        1/1              	Read_cmd_received_cke=0;
246        1/1              	Read_cmd_count_cke=0;
247        1/1              	Write_cmd_received_cke=0;
248        1/1              	Write_cmd_count_cke=0;
249        1/1              	state_act_pwrdn=0;
250        1/1              	state_pre_pwrdn=0;
251        1/1              	state_dpdn=0;
252        1/1              	state_self=0;
253        1/1              	dpdn_check_start=0;
254        1/1          	EMode_reg=0;
255        1/1          	Mode_reg=0;
256        1/1          	Count_at_Read=0;
257                     
258        1/1                  $timeformat (-9, 2, &quot; ns&quot;, 12);
259                         end
260                     
261                         // System clock generator
262                         always begin
263                             @ (posedge clk) begin
264        1/1                      Sys_clk = ckeZ;
265        1/1                      ckeZ = cke;
266                             end
267        1/1                  @ (negedge clk) begin
268        1/1                      Sys_clk = 1'b0;
269                             end
270                         end
271                     
272                         always @ (posedge clk) begin
273                             // CKE Exit
274        1/1                  if (cke === 1'b1) begin
275        1/1                    if (state_self === 1'b1) begin
276        <font color = "red">0/1     ==>              state_self = 1'b0;</font>
277        <font color = "red">0/1     ==>  	    SELF_chk=$realtime;</font>
278        <font color = "red">0/2     ==>              if (Debug) $display (&quot;Time = %t : OPERATION = SREFX : Self Refresh exit&quot;, $realtime);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
279        1/1                    end else if (state_dpdn == 1'b1) begin
280        <font color = "red">0/1     ==>              state_dpdn = 1'b0;</font>
281        <font color = "red">0/1     ==>  	    DPDN_chk=$realtime;</font>
282        <font color = "red">0/2     ==>              if (Debug) $display (&quot;Time = %t : OPERATION = DPDNX : Deep Powerdown exit&quot;, $realtime);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
283        1/1                    end else if (state_act_pwrdn == 1'b1) begin
284        1/1                      state_act_pwrdn = 1'b0;
285        2/2                      if (Debug) $display (&quot;Time = %t : OPERATION = APDNX : Active Power down exit&quot;, $realtime);
                   <font color = "red">==>  MISSING_ELSE</font>
286        1/1                    end else if (state_pre_pwrdn == 1'b1) begin
287        1/1                      state_pre_pwrdn = 1'b0;
288        2/2                      if (Debug) $display (&quot;Time = %t : OPERATION = PPDNX : Precharge Power down exit&quot;, $realtime);
                   <font color = "red">==>  MISSING_ELSE</font>
289                               end
                        MISSING_ELSE
290                             end
                        MISSING_ELSE
291                         end
292                     
293                     
294                         always @ (Dout_Drive_Flag) begin
295                     
296        1/1                  if(Cas_latency_2 ==1) begin
297                     
298        1/1                  Pre_Dout_Drive_Flag &lt;= #tHZ2 Dout_Drive_Flag;
299                     
300        1/1                  end else if(Cas_latency_3 ==1) begin
301                     
302        1/1                  Pre_Dout_Drive_Flag &lt;= #tHZ3 Dout_Drive_Flag;
303                     
304                             end
                        MISSING_ELSE
305                     
306                         end
307                     
308                     
309                     
310                     
311                         always @ (posedge Sys_clk) begin
312                             // Internal Commamd Pipelined
313        1/1                  Command[0] = Command[1];
314        1/1                  Command[1] = Command[2];
315        1/1                  Command[2] = Command[3];
316        1/1                  Command[3] = `NOP;
317                     
318        1/1                  Col_addr[0] = Col_addr[1];
319        1/1                  Col_addr[1] = Col_addr[2];
320        1/1                  Col_addr[2] = Col_addr[3];
321        1/1                  Col_addr[3] = {no_of_col{1'b0}};
322                     
323        1/1                  bank_addr[0] = bank_addr[1];
324        1/1                  bank_addr[1] = bank_addr[2];
325        1/1                  bank_addr[2] = bank_addr[3];
326        1/1                  bank_addr[3] = 2'b00;
327                     
328        1/1                  bank_precharge[0] = bank_precharge[1];
329        1/1                  bank_precharge[1] = bank_precharge[2];
330        1/1                  bank_precharge[2] = bank_precharge[3];
331        1/1                  bank_precharge[3] = 2'b00;
332                     
333        1/1                  A10_precharge[0] = A10_precharge[1];
334        1/1                  A10_precharge[1] = A10_precharge[2];
335        1/1                  A10_precharge[2] = A10_precharge[3];
336        1/1                  A10_precharge[3] = 1'b0;
337                     
338                             // dqm pipeline for Read
339        1/1                  dqm_reg0 = dqm_reg1;
340        1/1                  dqm_reg1 = dqm;
341                     
342        1/1          	dqm_save[3]=dqm_save[2];
343        1/1          	dqm_save[2]=dqm_save[1];
344        1/1          	dqm_save[1]=dqm_save[0];
345        1/1          	dqm_save[0]=dqm;
346                     
347                     
348        1/1          	if (Read_cmd_received == 1'b1) begin
349        1/1          	   Read_cmd_count = Read_cmd_count + 1;
350                     	end
351                     	else begin
352        1/1          	   Read_cmd_count = 4'b0;
353                      	end
354                     	//if (Read_cmd_count == (BL+CL+1)) begin
355        1/1          	if (Read_cmd_count == Count_at_Read+(BL+CL+1)) begin
356        1/1          	   Read_cmd_received = 1'b0;
357                     	end
                        MISSING_ELSE
358                     
359                             // Count for CKE
360        1/1                  if (Read_cmd_received_cke == 1'b1) begin
361        1/1                     Read_cmd_count_cke = Read_cmd_count_cke + 1;
362                             end
363                             else begin
364        1/1                     Read_cmd_count_cke = 4'b0;
365                             end
366        1/1                  if (Read_cmd_count_cke == (BL+CL-1)) begin
367        1/1                     Read_cmd_received_cke = 1'b0;
368                             end
                        MISSING_ELSE
369                     
370                             // Count for CKE
371        1/1                  if (Write_cmd_received_cke == 1'b1) begin
372        1/1                     Write_cmd_count_cke = Write_cmd_count_cke + 1;
373                             end
374                             else begin
375        1/1                     Write_cmd_count_cke = 4'b0;
376                             end
377        1/1                  if (Write_cmd_count_cke == BL) begin
378        1/1                     Write_cmd_received_cke = 1'b0;
379                             end
                        MISSING_ELSE
380                     
381                     
382                     
383                             // Read or Write with Auto Precharge Counter
384        1/1                  if (Auto_precharge[0] === 1'b1) begin
385        <font color = "red">0/1     ==>              Count_precharge[0] = Count_precharge[0] + 1;</font>
386                             end
                        MISSING_ELSE
387        1/1                  if (Auto_precharge[1] === 1'b1) begin
388        <font color = "red">0/1     ==>              Count_precharge[1] = Count_precharge[1] + 1;</font>
389                             end
                        MISSING_ELSE
390        1/1                  if (Auto_precharge[2] === 1'b1) begin
391        <font color = "red">0/1     ==>              Count_precharge[2] = Count_precharge[2] + 1;</font>
392                             end
                        MISSING_ELSE
393        1/1                  if (Auto_precharge[3] === 1'b1) begin
394        <font color = "red">0/1     ==>              Count_precharge[3] = Count_precharge[3] + 1;</font>
395                             end
                        MISSING_ELSE
396                     
397                             // Read or Write Interrupt Counter
398        1/1                  if (RW_interrupt_write[0] === 1'b1) begin
399        <font color = "red">0/1     ==>              RW_interrupt_counter[0] = RW_interrupt_counter[0] + 1;</font>
400                             end
                        MISSING_ELSE
401        1/1                  if (RW_interrupt_write[1] === 1'b1) begin
402        <font color = "red">0/1     ==>              RW_interrupt_counter[1] = RW_interrupt_counter[1] + 1;</font>
403                             end
                        MISSING_ELSE
404        1/1                  if (RW_interrupt_write[2] === 1'b1) begin
405        <font color = "red">0/1     ==>              RW_interrupt_counter[2] = RW_interrupt_counter[2] + 1;</font>
406                             end
                        MISSING_ELSE
407        1/1                  if (RW_interrupt_write[3] === 1'b1) begin
408        <font color = "red">0/1     ==>              RW_interrupt_counter[3] = RW_interrupt_counter[3] + 1;</font>
409                             end
                        MISSING_ELSE
410                     
411                             // tMRD Counter
412        1/1                  MRD_chk = MRD_chk + 1;
413                     
414                             // Auto Refresh
415        1/1                  if (Aref_enable === 1'b1) begin
416        1/1                      if (Debug) begin
417                                     //$display (&quot;%m : at time %t AREF : Auto Refresh&quot;, $realtime);
418        1/1                          $display (&quot;Time = %t : OPERATION = AREF  : Auto Refresh&quot;, $realtime);
419                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
420                     
421                                 // DPDXN to Auto Refresh
422        1/1                      if (($realtime - DPDN_chk &lt; tDPDX) &amp;&amp; (dpdn_check_start)) begin
423        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : Pwrup violation(DPDX to AREF)&quot;, $realtime);</font>
424                                 end
                        MISSING_ELSE
425                     
426                                 // Self exit to Auto Refresh
427        1/1                      if ($realtime - SELF_chk &lt; tXSR) begin
428        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tXSR violation(SREFX to AREF)&quot;, $realtime);</font>
429                                 end
                        MISSING_ELSE
430                     
431                                 // Auto Refresh to Auto Refresh
432        1/1                      if ($realtime - RFC_chk &lt; tRFC) begin
433                                     //$display (&quot;%m : at time %t ERROR: tRFC violation during Auto Refresh&quot;, $realtime);
434        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRFC violation(AREF to AREF)&quot;, $realtime);</font>
435                                 end
                        MISSING_ELSE
436                     
437                                 // Precharge to Auto Refresh
438        1/1                      if (($realtime - RP_chk0 &lt; tRP)) begin
439                                     //$display (&quot;%m : at time %t ERROR: tRP violation during Auto Refresh&quot;, $realtime);
440        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRP violation(PRECHARGE0 to AREF)&quot;, $realtime);</font>
441                                 end
                        MISSING_ELSE
442        1/1                      if (($realtime - RP_chk1 &lt; tRP)) begin
443                                     //$display (&quot;%m : at time %t ERROR: tRP violation during Auto Refresh&quot;, $realtime);
444        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRP violation(PRECHARGE1 to AREF)&quot;, $realtime);</font>
445                                 end
                        MISSING_ELSE
446        1/1                      if (($realtime - RP_chk2 &lt; tRP)) begin
447                                     //$display (&quot;%m : at time %t ERROR: tRP violation during Auto Refresh&quot;, $realtime);
448        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRP violation(PRECHARGE2 to AREF)&quot;, $realtime);</font>
449                                 end
                        MISSING_ELSE
450        1/1                      if (($realtime - RP_chk3 &lt; tRP)) begin
451                                     //$display (&quot;%m : at time %t ERROR: tRP violation during Auto Refresh&quot;, $realtime);
452        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRP violation(PRECHARGE3 to AREF)&quot;, $realtime);</font>
453                                 end
                        MISSING_ELSE
454                     
455                     
456                                 // Precharge to Refresh
457        1/1                      if (Pc_b0 === 1'b0 || Pc_b1 === 1'b0 || Pc_b2 === 1'b0 || Pc_b3 === 1'b0) begin
458                                     //$display (&quot;%m : at time %t ERROR: All banks must be Precharge before Auto Refresh&quot;, $realtime);
459        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : All banks must be Precharged before AREF&quot;, $realtime);</font>
460                                 end
                        MISSING_ELSE
461                     
462                                 // Load Mode Register to Auto Refresh
463        1/1                      if (MRD_chk &lt; tMRD) begin
464                                     //$display (&quot;%m : at time %t ERROR: tMRD violation during Auto Refresh&quot;, $realtime);
465        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tMRD violation(MRS to AREF)&quot;, $realtime);</font>
466                                 end
                        MISSING_ELSE
467                     
468                                 // Record Current tRFC time
469        1/1                      RFC_chk = $realtime;
470                             end
                        MISSING_ELSE
471                             
472                             // Load Mode Register
473        1/1                  if (Mode_reg_enable === 1'b1) begin
474                                 // Register Mode
475        1/1                      Mode_reg = addr;
476                     
477                                 // Decode CAS Latency, Burst Length, Burst Type, and Write Burst Mode
478        1/1                      if (Debug) begin
479                                     //$display (&quot;%m : at time %t LMR  : Load Mode Register&quot;, $realtime);
480        1/1                          $display (&quot;Time = %t : OPERATION = MRS   : Load Mode Register&quot;, $realtime);
481                                     // CAS Latency
482        1/1                          case (addr[6 : 4])
483        1/1                              3'b010  : $display (&quot;                                 CAS Latency      = 2&quot;); 
484        1/1                              3'b011  : $display (&quot;                                 CAS Latency      = 3&quot;);
485        1/1                              default : $display (&quot;                                 CAS Latency      = Reserved&quot;);
486                                     endcase
487        1/1                          case (addr[6 : 4])
488        1/1                              3'b010  : CL=2;
489        1/1                              3'b011  : CL=3;
490        1/1                              default : CL=3;
491                                     endcase
492                     
493                                     // Burst Length
494        1/1                          case (addr[2 : 0])
495        1/1                              3'b000  : $display (&quot;                                 Burst Length     = 1&quot;);
496        1/1                              3'b001  : $display (&quot;                                 Burst Length     = 2&quot;);
497        1/1                              3'b010  : $display (&quot;                                 Burst Length     = 4&quot;);
498        1/1                              3'b011  : $display (&quot;                                 Burst Length     = 8&quot;);
499        1/1                              3'b111  : $display (&quot;                                 Burst Length     = Full&quot;);
500        <font color = "red">0/1     ==>                      default : $display (&quot;                                 Burst Length     = Reserved&quot;);</font>
501                                     endcase
502                     
503        1/1                          case (addr[2 : 0])
504        1/1                              3'b000  : BL=1;
505        1/1                              3'b001  : BL=2;
506        1/1                              3'b010  : BL=4;
507        1/1                              3'b011  : BL=8;
508        1/1                              3'b111  : BL=512;
509        <font color = "red">0/1     ==>                      default : BL=4;</font>
510                                     endcase
511                     
512                     
513                                     // Burst Type
514        1/1                          if (addr[3] === 1'b0) begin
515        1/1                              $display (&quot;                                 Burst Type       = Sequential&quot;);
516        1/1                          end else if (addr[3] === 1'b1) begin
517        1/1                              $display (&quot;                                 Burst Type       = Interleaved&quot;);
518                                     end else begin
519        <font color = "red">0/1     ==>                      $display (&quot;                                 Burst Type       = Reserved&quot;);</font>
520                                     end
521                     
522                                     // Write Burst Mode
523        1/1                          if (addr[9] === 1'b0) begin
524        1/1                              $display (&quot;                                 Write Burst Mode = Programmed Burst Length&quot;);
525        1/1                          end else if (addr[9] === 1'b1) begin
526        1/1                              $display (&quot;                                 Write Burst Mode = Single Location Access&quot;);
527                                     end else begin
528        <font color = "red">0/1     ==>                      $display (&quot;                                 Write Burst Mode = Reserved&quot;);</font>
529                                     end
530                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
531                     
532                                 // Precharge to Load Mode Register
533        1/1                      if (Pc_b0 === 1'b0 &amp;&amp; Pc_b1 === 1'b0 &amp;&amp; Pc_b2 === 1'b0 &amp;&amp; Pc_b3 === 1'b0 ) begin
534                                     //$display (&quot;%m : at time %t ERROR: all banks must be Precharge before Load Mode Register&quot;, $realtime);
535        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : all banks must be Precharge before Load Mode Register&quot;, $realtime);</font>
536                                 end
                        MISSING_ELSE
537                     
538                                 // Precharge to Load Mode Register
539        1/1                      if (($realtime - RP_chk0 &lt; tRP) || ($realtime - RP_chk1 &lt; tRP) ||
540                                     ($realtime - RP_chk2 &lt; tRP) || ($realtime - RP_chk3 &lt; tRP)) begin
541                                     //$display (&quot;%m : at time %t ERROR: tRP violation during Load Mode Register&quot;, $realtime);
542        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRP violation(PRECHARGE to MRS)&quot;, $realtime);</font>
543                                 end
                        MISSING_ELSE
544                     
545                                 // Auto Refresh to Load Mode Register
546        1/1                      if ($realtime - RFC_chk &lt; tRFC) begin
547                                     //$display (&quot;%m : at time %t ERROR: tRFC violation during Load Mode Register&quot;, $realtime);
548        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRFC violation(AREF to MRS)&quot;, $realtime);</font>
549                                 end
                        MISSING_ELSE
550                     
551                                 // Load Mode Register to Load Mode Register
552        1/1                      if (MRD_chk &lt; tMRD) begin
553                                     //$display (&quot;%m : at time %t ERROR: tMRD violation during Load Mode Register&quot;, $realtime);
554        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tMRD violation(MRS to MRS)&quot;, $realtime);</font>
555                                 end
                        MISSING_ELSE
556                     
557                                 // Reset MRD Counter
558        1/1                      MRD_chk = 0;
559                             end
                        MISSING_ELSE
560                     
561                             // Load Extended Mode Register
562        1/1                  if (EMode_reg_enable === 1'b1) begin
563                                 // Register Mode
564        <font color = "red">0/1     ==>              EMode_reg = addr;</font>
565                     
566                                 // Decode Driver Strength, Maximum Case Temp, Self Refresh Coverage
567        <font color = "red">0/1     ==>              if (Debug) begin</font>
568                                     //$display (&quot;%m : at time %t LMR  : Load Mode Register&quot;, $realtime);
569        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : OPERATION = EMRS  : Load Extended Mode Register&quot;, $realtime);</font>
570                                     // Driver Strength
571        <font color = "red">0/1     ==>                  case (addr[6 : 5])</font>
572        <font color = "red">0/1     ==>                      2'b00   : $display (&quot;                                 Driver Strength        = Full&quot;);</font>
573        <font color = "red">0/1     ==>                      2'b01   : $display (&quot;                                 Driver Strength        = 1/2&quot;);</font>
574        <font color = "red">0/1     ==>                      2'b10   : $display (&quot;                                 Driver Strength        = 1/4&quot;);</font>
575        <font color = "red">0/1     ==>                      2'b11   : $display (&quot;                                 Driver Strength        = 1/8&quot;);</font>
576        <font color = "red">0/1     ==>                      default : $display (&quot;                                 Driver Strength        = Reserved&quot;);</font>
577                                     endcase
578                     
579                                     // Self Refresh Coverage
580        <font color = "red">0/1     ==>                  case (addr[2 : 0])</font>
581        <font color = "red">0/1     ==>                      3'b000   : $display (&quot;                                 Self Refresh Coverage  = All Banks&quot;);</font>
582        <font color = "red">0/1     ==>                      3'b001   : $display (&quot;                                 Self Refresh Coverage  = TWO Bank&quot;);</font>
583        <font color = "red">0/1     ==>                      3'b010   : $display (&quot;                                 Self Refresh Coverage  = One Bank&quot;);</font>
584        <font color = "red">0/1     ==>                      3'b101   : $display (&quot;                                 Self Refresh Coverage  = Half of one Banks&quot;);</font>
585        <font color = "red">0/1     ==>                      3'b110   : $display (&quot;                                 Self Refresh Coverage  = Quater of one Banks&quot;);</font>
586        <font color = "red">0/1     ==>                      default  : $display (&quot;                                 Self Refresh Coverage  = Reserved&quot;);</font>
587                                     endcase
588                     
589                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
590                     
591                                 // Precharge to Load Mode Register
592        <font color = "red">0/1     ==>              if (Pc_b0 === 1'b0 &amp;&amp; Pc_b1 === 1'b0 &amp;&amp; Pc_b2 === 1'b0 &amp;&amp; Pc_b3 === 1'b0) begin</font>
593                                     //$display (&quot;%m : at time %t ERROR: all banks must be Precharge before Load Mode Register&quot;, $realtime);
594        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : all banks must be Precharge before Load Mode Register&quot;, $realtime);</font>
595                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
596                     
597                                 // Precharge to Load Mode Register
598        <font color = "red">0/1     ==>              if (($realtime - RP_chk0 &lt; tRP) || ($realtime - RP_chk1 &lt; tRP) ||</font>
599                                     ($realtime - RP_chk2 &lt; tRP) || ($realtime - RP_chk3 &lt; tRP)) begin
600                                     //$display (&quot;%m : at time %t ERROR: tRP violation during Load Mode Register&quot;, $realtime);
601        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRP violation(PRECHARGE to EMRS)&quot;, $realtime);</font>
602                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
603                     
604                                 // Auto Refresh to Load Mode Register
605        <font color = "red">0/1     ==>              if ($realtime - RFC_chk &lt; tRFC) begin</font>
606                                     //$display (&quot;%m : at time %t ERROR: tRFC violation during Load Mode Register&quot;, $realtime);
607        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRFC violation(AREF to EMRS)&quot;, $realtime);</font>
608                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
609                     
610                                 // Load Mode Register to Load Mode Register
611        <font color = "red">0/1     ==>              if (MRD_chk &lt; tMRD) begin</font>
612                                     //$display (&quot;%m : at time %t ERROR: tMRD violation during Load Mode Register&quot;, $realtime);
613        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tMRD violation(MRS to EMRS)&quot;, $realtime);</font>
614                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
615                     
616                                 // Reset MRD Counter
617        <font color = "red">0/1     ==>              MRD_chk = 0;</font>
618                             end
                        MISSING_ELSE
619                             
620                             // Active Block (Latch bank address and Row address)
621        1/1                  if (Active_enable === 1'b1) begin
622                                 // Activate an open bank can corrupt data
623        1/1                      if ((ba === 2'b00 &amp;&amp; Act_b0 === 1'b1) || (ba === 2'b01 &amp;&amp; Act_b1 === 1'b1) || 
624                                     (ba === 2'b10 &amp;&amp; Act_b2 === 1'b1) || (ba === 2'b11 &amp;&amp; Act_b3 === 1'b1)) begin
625                                     //$display (&quot;%m : at time %t ERROR: bank already activated -- data can be corrupted&quot;, $realtime);
626        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : bank already activated -- data could be corrupted&quot;, $realtime);</font>
627                                    // $display (&quot;Time = %t : Bank = %d, Act_b0 = %d, Act_b2 = %d&quot;, $realtime, ba, Act_b0, Act_b2);
628                                 end
                        MISSING_ELSE
629                     
630                                 // Activate bank 0
631        1/1                      if (ba === 2'b00 &amp;&amp; Pc_b0 === 1'b1) begin
632                                     // Debug Message
633        1/1                          if (Debug) begin
634                                         //$display (&quot;%m : at time %t ACT  : bank = 0 Row = %d&quot;, $realtime, addr);
635        1/1                              $display (&quot;Time = %t : OPERATION = ACT   : bank = 0 Row = 'h%h&quot;, $realtime, addr);
636                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
637                     
638                                     // Self exit to ACTIVE
639        1/1                          if ($realtime - SELF_chk &lt; tXSR) begin
640        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tXSR violation(SREFX to ACT0)&quot;, $realtime);</font>
641                                     end
                        MISSING_ELSE
642                     
643                                     // DPDXN to Precharge
644        1/1                          if (($realtime - DPDN_chk &lt; tDPDX) &amp;&amp; (dpdn_check_start)) begin
645        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : Pwrup violation(DPDX to ACT0)&quot;, $realtime);</font>
646                                     end
                        MISSING_ELSE
647                     
648                                     // ACTIVE to ACTIVE command period
649        1/1                          if ($realtime - RC_chk0 &lt; tRC) begin
650                                         //$display (&quot;%m : at time %t ERROR: tRC violation during Activate bank 0&quot;, $realtime);
651        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRC violation (ACT0 to ACT0) &quot;, $realtime);</font>
652                                     end
                        MISSING_ELSE
653                     
654                                     // Precharge to Activate bank 0
655        1/1                          if ($realtime - RP_chk0 &lt; tRP) begin
656                                         //$display (&quot;%m : at time %t ERROR: tRP violation during Activate bank 0&quot;, $realtime);
657        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRP violation (PRECHARGE0 to PRECHARGE0) &quot;, $realtime);</font>
658                                     end
                        MISSING_ELSE
659                     
660                                     // Record variables
661        1/1                          Act_b0 = 1'b1;
662        1/1                          Pc_b0 = 1'b0;
663        1/1                          B0_row_addr = addr [no_of_addr - 1 : 0];
664        1/1                          RAS_chk0 = $realtime;
665        1/1                          RC_chk0 = $realtime;
666        1/1                          RCD_chk0 = $realtime;
667                                 end
                        MISSING_ELSE
668                     
669                                 // Activate bank 1
670        1/1                      if (ba === 2'b01 &amp;&amp; Pc_b1 === 1'b1) begin
671                                     // Debug Message
672        1/1                          if (Debug) begin
673                                         //$display (&quot;%m : at time %t ACT  : bank = 1 Row = %d&quot;, $realtime, addr);
674        1/1                              $display (&quot;Time = %t : OPERATION = ACT   : bank = 1 Row = 'h%h&quot;, $realtime, addr);
675                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
676                     
677                                     // DPDXN to Precharge
678        1/1                          if (($realtime - DPDN_chk &lt; tDPDX) &amp;&amp; (dpdn_check_start)) begin
679        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : Pwrup violation(DPDX to ACT1)&quot;, $realtime);</font>
680                                     end
                        MISSING_ELSE
681                     
682                                     // Self exit to ACTIVE
683        1/1                          if ($realtime - SELF_chk &lt; tXSR) begin
684        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tXSR violation(SREFX to ACT1)&quot;, $realtime);</font>
685                                     end
                        MISSING_ELSE
686                     
687                                     // ACTIVE to ACTIVE command period
688        1/1                          if ($realtime - RC_chk1 &lt; tRC) begin
689                                         //$display (&quot;%m : at time %t ERROR: tRC violation during Activate bank 1&quot;, $realtime);
690        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRC violation (ACT1 to ACT1) &quot;, $realtime);</font>
691                                     end
                        MISSING_ELSE
692                     
693                                     // Precharge to Activate bank 1
694        1/1                          if ($realtime - RP_chk1 &lt; tRP) begin
695                                         //$display (&quot;%m : at time %t ERROR: tRP violation during Activate bank 1&quot;, $realtime);
696        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRP violation (PRECHARGE1 to PRECHARGE1) &quot;, $realtime);</font>
697                                     end
                        MISSING_ELSE
698                     
699                                     // Record variables
700        1/1                          Act_b1 = 1'b1;
701        1/1                          Pc_b1 = 1'b0;
702        1/1                          B1_row_addr = addr [no_of_addr - 1 : 0];
703        1/1                          RAS_chk1 = $realtime;
704        1/1                          RC_chk1 = $realtime;
705        1/1                          RCD_chk1 = $realtime;
706                                 end
                        MISSING_ELSE
707                     
708                                 // Activate bank 2
709        1/1                      if (ba === 2'b10 &amp;&amp; Pc_b2 === 1'b1) begin
710                                     // Debug Message
711        1/1                          if (Debug) begin
712                                         //$display (&quot;%m : at time %t ACT  : bank = 2 Row = %d&quot;, $realtime, addr);
713        1/1                              $display (&quot;Time = %t : OPERATION = ACT   : bank = 2 Row = 'h%h&quot;, $realtime, addr);
714                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
715                     
716                                     // DPDXN to Precharge
717        1/1                          if (($realtime - DPDN_chk &lt; tDPDX) &amp;&amp; (dpdn_check_start)) begin
718        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : Pwrup violation(DPDX to ACT2)&quot;, $realtime);</font>
719                                     end
                        MISSING_ELSE
720                     
721                                     // Self exit to ACTIVE
722        1/1                          if ($realtime - SELF_chk &lt; tXSR) begin
723        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tXSR violation(SREFX to ACT2)&quot;, $realtime);</font>
724                                     end
                        MISSING_ELSE
725                     
726                                     // ACTIVE to ACTIVE command period
727        1/1                          if ($realtime - RC_chk2 &lt; tRC) begin
728                                         //$display (&quot;%m : at time %t ERROR: tRC violation during Activate bank 2&quot;, $realtime);
729        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRC violation (ACT2 to ACT2) &quot;, $realtime);</font>
730                                     end
                        MISSING_ELSE
731                     
732                                     // Precharge to Activate bank 2
733        1/1                          if ($realtime - RP_chk2 &lt; tRP) begin
734                                         //$display (&quot;%m : at time %t ERROR: tRP violation during Activate bank 2&quot;, $realtime);
735        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRP violation (PRECHARGE2 to PRECHARGE2) &quot;, $realtime);</font>
736                                     end
                        MISSING_ELSE
737                     
738                                     // Record variables
739        1/1                          Act_b2 = 1'b1;
740        1/1                          Pc_b2 = 1'b0;
741        1/1                          B2_row_addr = addr [no_of_addr - 1 : 0];
742        1/1                          RAS_chk2 = $realtime;
743        1/1                          RC_chk2 = $realtime;
744        1/1                          RCD_chk2 = $realtime;
745                                 end
                        MISSING_ELSE
746                     
747                                 // Activate bank 3
748        1/1                      if (ba === 2'b11 &amp;&amp; Pc_b3 === 1'b1) begin
749                                     // Debug Message
750        1/1                          if (Debug) begin
751                                         //$display (&quot;%m : at time %t ACT  : bank = 3 Row = %d&quot;, $realtime, addr);
752        1/1                              $display (&quot;Time = %t : OPERATION = ACT   : bank = 3 Row = 'h%h&quot;, $realtime, addr);
753                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
754                     
755                                     // DPDXN to Precharge
756        1/1                          if (($realtime - DPDN_chk &lt; tDPDX) &amp;&amp; (dpdn_check_start)) begin
757        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : Pwrup violation(DPDX to ACT3)&quot;, $realtime);</font>
758                                     end
                        MISSING_ELSE
759                     
760                                     // Self exit to ACTIVE
761        1/1                          if ($realtime - SELF_chk &lt; tXSR) begin
762        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tXSR violation(SREFX to ACT3)&quot;, $realtime);</font>
763                                     end
                        MISSING_ELSE
764                     
765                                     // ACTIVE to ACTIVE command period
766        1/1                          if ($realtime - RC_chk3 &lt; tRC) begin
767                                         //$display (&quot;%m : at time %t ERROR: tRC violation during Activate bank 3&quot;, $realtime);
768        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRC violation (ACT1 to ACT3) &quot;, $realtime);</font>
769                                     end
                        MISSING_ELSE
770                     
771                                     // Precharge to Activate bank 3
772        1/1                          if ($realtime - RP_chk3 &lt; tRP) begin
773                                         //$display (&quot;%m : at time %t ERROR: tRP violation during Activate bank 3&quot;, $realtime);
774        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRP violation (PRECHARGE3 to PRECHARGE3) &quot;, $realtime);</font>
775                                     end
                        MISSING_ELSE
776                     
777                                     // Record variables
778        1/1                          Act_b3 = 1'b1;
779        1/1                          Pc_b3 = 1'b0;
780        1/1                          B3_row_addr = addr [no_of_addr - 1 : 0];
781        1/1                          RAS_chk3 = $realtime;
782        1/1                          RC_chk3 = $realtime;
783        1/1                          RCD_chk3 = $realtime;
784                                 end
                        MISSING_ELSE
785                     
786                                 // Active other bank to Active bank A
787        1/1                      if ((Prev_bank != ba) &amp;&amp; ($realtime - RRD_chk &lt; tRRD) &amp;&amp; (ba === 2'b00)) begin
788                                     //$display (&quot;%m : at time %t ERROR: tRRD violation during Activate bank = %d&quot;, $realtime, ba);
789        <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR : tRRD violation(ACT Others to ACT0) &quot;, $realtime);</font>
790                                 end
                        MISSING_ELSE
791                     
792                                 // Active other bank to Active bank B
793        1/1                      if ((Prev_bank != ba) &amp;&amp; ($realtime - RRD_chk &lt; tRRD) &amp;&amp; (ba === 2'b01)) begin
794                                     //$display (&quot;%m : at time %t ERROR: tRRD violation during Activate bank = %d&quot;, $realtime, ba);
795        <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR : tRRD violation(ACT Others to ACT1) &quot;, $realtime);</font>
796                                 end
                        MISSING_ELSE
797                     
798                                 // Active other bank to Active bank C
799        1/1                      if ((Prev_bank != ba) &amp;&amp; ($realtime - RRD_chk &lt; tRRD) &amp;&amp; (ba === 2'b10)) begin
800                                     //$display (&quot;%m : at time %t ERROR: tRRD violation during Activate bank = %d&quot;, $realtime, ba);
801        <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR : tRRD violation(ACT Others to ACT2) &quot;, $realtime);</font>
802                                 end
                        MISSING_ELSE
803                     
804                                 // Active other bank to Active bank D
805        1/1                      if ((Prev_bank != ba) &amp;&amp; ($realtime - RRD_chk &lt; tRRD) &amp;&amp; (ba === 2'b11)) begin
806                                     //$display (&quot;%m : at time %t ERROR: tRRD violation during Activate bank = %d&quot;, $realtime, ba);
807        <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR : tRRD violation(ACT Others to ACT3) &quot;, $realtime);</font>
808                                 end
                        MISSING_ELSE
809                     
810                                 // Auto Refresh to Activate
811        1/1                      if ($realtime - RFC_chk &lt; tRFC) begin
812                                     //$display (&quot;%m : at time %t ERROR: tRFC violation during Activate bank = %d&quot;, $realtime, ba);
813        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRFC violation(AREF to ACT)&quot;, $realtime);</font>
814                                 end
                        MISSING_ELSE
815                     
816                                 // Load Mode Register to Active
817        1/1                      if (MRD_chk &lt; tMRD ) begin
818                                     //$display (&quot;%m : at time %t ERROR: tMRD violation during Activate bank = %d&quot;, $realtime, ba);
819        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tMRD violation(MRS to ACT)&quot;, $realtime);</font>
820                                 end
                        MISSING_ELSE
821                     
822                                 // Record variables for checking violation
823        1/1                      RRD_chk = $realtime;
824        1/1                      Prev_bank = ba;
825                             end
                        MISSING_ELSE
826                             
827                             // Precharge Block
828        1/1                  if (Prech_enable == 1'b1) begin
829                                 // Load Mode Register to Precharge
830        1/1                      if ($realtime - MRD_chk &lt; tMRD) begin
831                                     //$display (&quot;%m : at time %t ERROR: tMRD violaiton during Precharge&quot;, $realtime);
832        <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tMRD violation(MRS to PRECHARGE)&quot;, $realtime);</font>
833                                 end
                        MISSING_ELSE
834                     
835                     	    //Precharge bank 0
836                     
837        1/1                      if ((addr[10] === 1'b1 || (addr[10] === 1'b0 &amp;&amp; ba === 2'b00)) &amp;&amp; Act_b0 === 1'b1) begin
838        1/1                          Act_b0 = 1'b0;
839        1/1                          Pc_b0 = 1'b1;
840        1/1                          RP_chk0 = $realtime;
841                     
842        1/1                          if (Debug) begin
843                                         //$display (&quot;%m : at time %t ACT  : bank = 0 Row = %d&quot;, $realtime, addr);
844        1/1                              $display (&quot;Time = %t : OPERATION = PCHG  : bank = 0 &quot;, $realtime);
845                      		end
                   <font color = "red">==>  MISSING_ELSE</font>
846                     
847                                     // DPDXN to Precharge
848        1/1                          if (($realtime - DPDN_chk &lt; tDPDX) &amp;&amp; (dpdn_check_start)) begin
849        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : Pwrup violation(DPDX to PRECHARGE0)&quot;, $realtime);</font>
850                                     end
                        MISSING_ELSE
851                     
852                                     // Activate to Precharge
853        1/1                          if ($realtime - RAS_chk0 &lt; tRAS) begin
854                                         //$display (&quot;%m : at time %t ERROR: tRAS violation during Precharge&quot;, $realtime);
855        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRAS violation(ACT0 to PRECHARGE0)&quot;, $realtime);</font>
856                                     end
                        MISSING_ELSE
857                     
858                                     // tWR violation check for write
859        1/1                          if ($realtime - WR_chkm0 &lt; tDPLm) begin
860                                         //$display (&quot;%m : at time %t ERROR: tWR violation during Precharge&quot;, $realtime);
861        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tDPL violation(LAST DATA to PRECHARGE0)&quot;, $realtime);</font>
862                                     end
                        MISSING_ELSE
863                                 end
                        MISSING_ELSE
864                     
865                                 // Precharge bank 1
866                     
867        1/1                      if ((addr[10] === 1'b1 || (addr[10] === 1'b0 &amp;&amp; ba === 2'b01)) &amp;&amp; Act_b1 === 1'b1) begin
868        1/1                          Act_b1 = 1'b0;
869        1/1                          Pc_b1 = 1'b1;
870        1/1                          RP_chk1 = $realtime;
871                     
872        1/1                          if (Debug) begin
873                                         //$display (&quot;%m : at time %t ACT  : bank = 1 Row = %d&quot;, $realtime, addr);
874        1/1                              $display (&quot;Time = %t : OPERATION = PCHG  : bank = 1 &quot;, $realtime);
875                      		end
                   <font color = "red">==>  MISSING_ELSE</font>
876                     
877                                     // DPDXN to Precharge
878        1/1                          if (($realtime - DPDN_chk &lt; tDPDX) &amp;&amp; (dpdn_check_start)) begin
879        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : Pwrup violation(DPDX to PRECHARGE1)&quot;, $realtime);</font>
880                                     end
                        MISSING_ELSE
881                     
882                                     // Activate to Precharge
883        1/1                          if ($realtime - RAS_chk1 &lt; tRAS) begin
884                                         //$display (&quot;%m : at time %t ERROR: tRAS violation during Precharge&quot;, $realtime);
885        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRAS violation(ACT1 to PRECHARGE1)&quot;, $realtime);</font>
886                                     end
                        MISSING_ELSE
887                     
888                                     // tWR violation check for write
889        1/1                          if ($realtime - WR_chkm1 &lt; tDPLm) begin
890                                         //$display (&quot;%m : at time %t ERROR: tWR violation during Precharge&quot;, $realtime);
891        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tDPL violation(LAST DATA to PRECHARGE1)&quot;, $realtime);</font>
892                                     end
                        MISSING_ELSE
893                                 end
                        MISSING_ELSE
894                     
895                                 // Precharge bank 2
896                     
897        1/1                      if ((addr[10] === 1'b1 || (addr[10] === 1'b0 &amp;&amp; ba === 2'b10)) &amp;&amp; Act_b2 === 1'b1) begin
898        1/1                          Act_b2 = 1'b0;
899        1/1                          Pc_b2 = 1'b1;
900        1/1                          RP_chk2 = $realtime;
901                     
902        1/1                          if (Debug) begin
903                                         //$display (&quot;%m : at time %t ACT  : bank = 2 Row = %d&quot;, $realtime, addr);
904        1/1                              $display (&quot;Time = %t : OPERATION = PCHG  : bank = 2 &quot;, $realtime);
905                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
906                     
907                                     // DPDXN to Precharge
908        1/1                          if (($realtime - DPDN_chk &lt; tDPDX) &amp;&amp; (dpdn_check_start)) begin
909        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : Pwrup violation(DPDX to PRECHARGE2)&quot;, $realtime);</font>
910                                     end
                        MISSING_ELSE
911                     
912                                     // Activate to Precharge
913        1/1                          if ($realtime - RAS_chk2 &lt; tRAS) begin
914                                         //$display (&quot;%m : at time %t ERROR: tRAS violation during Precharge&quot;, $realtime);
915        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRAS violation(ACT2 to PRECHARGE2)&quot;, $realtime);</font>
916                                     end
                        MISSING_ELSE
917                     
918                                     // tWR violation check for write
919        1/1                          if ($realtime - WR_chkm2 &lt; tDPLm) begin
920                                         //$display (&quot;%m : at time %t ERROR: tWR violation during Precharge&quot;, $realtime);
921        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tDPL violation(LAST DATA to PRECHARGE2)&quot;, $realtime);</font>
922                                     end
                        MISSING_ELSE
923                                 end
                        MISSING_ELSE
924                     
925                                 // Precharge bank 3
926                     
927        1/1                      if ((addr[10] === 1'b1 || (addr[10] === 1'b0 &amp;&amp; ba === 2'b11)) &amp;&amp; Act_b3 === 1'b1) begin
928        1/1                          Act_b3 = 1'b0;
929        1/1                          Pc_b3 = 1'b1;
930        1/1                          RP_chk3 = $realtime;
931                     
932        1/1                          if (Debug) begin
933                                         //$display (&quot;%m : at time %t ACT  : bank = 3 Row = %d&quot;, $realtime, addr);
934        1/1                              $display (&quot;Time = %t : OPERATION = PCHG  : bank = 3 &quot;, $realtime);
935                                     end
                   <font color = "red">==>  MISSING_ELSE</font>
936                     
937                                     // DPDXN to Precharge
938        1/1                          if (($realtime - DPDN_chk &lt; tDPDX) &amp;&amp; (dpdn_check_start)) begin
939        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : Pwrup violation(DPDX to PRECHARGE3)&quot;, $realtime);</font>
940                                     end
                        MISSING_ELSE
941                     
942                                     // Activate to Precharge
943        1/1                          if ($realtime - RAS_chk3 &lt; tRAS) begin
944                                         //$display (&quot;%m : at time %t ERROR: tRAS violation during Precharge&quot;, $realtime);
945        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tRAS violation(ACT3 to PRECHARGE3)&quot;, $realtime);</font>
946                                     end
                        MISSING_ELSE
947                     
948                                     // tWR violation check for write
949        1/1                          if ($realtime - WR_chkm3 &lt; tDPLm) begin
950                                         //$display (&quot;%m : at time %t ERROR: tWR violation during Precharge&quot;, $realtime);
951        <font color = "red">0/1     ==>                      $display (&quot;Time = %t : ERROR : tDPL violation(LAST DATA to PRECHARGE3)&quot;, $realtime);</font>
952                                     end
                        MISSING_ELSE
953                                 end
                        MISSING_ELSE
954                     
955                     
956                                 // Terminate a Write Immediately (if same bank or all banks)
957        1/1                      if (Data_in_enable === 1'b1 &amp;&amp; (bank === ba || addr[10] === 1'b1)) begin
958        <font color = "red">0/1     ==>                  Data_in_enable = 1'b0;</font>
959                                 end
                        MISSING_ELSE
960                     
961                                 // Precharge Command Pipeline for Read
962        1/1                      if (Cas_latency_3 === 1'b1) begin
963        1/1                          Command[2] = `PRECH;
964        1/1                          bank_precharge[2] = ba;
965        1/1                          A10_precharge[2] = addr[10];
966        1/1                      end else if (Cas_latency_2 === 1'b1) begin
967        1/1                          Command[1] = `PRECH;
968        1/1                          bank_precharge[1] = ba;
969        1/1                          A10_precharge[1] = addr[10];
970                                 end
                        MISSING_ELSE
971                             end
                        MISSING_ELSE
972                             
973                             // Burst terminate
974        1/1                  if (Burst_term === 1'b1) begin
975                                 // Terminate a Write Immediately
976        1/1                      if (Data_in_enable == 1'b1) begin
977        1/1                          Data_in_enable = 1'b0;
978                                 end
                        MISSING_ELSE
979                     
980                                 // Terminate a Read Depend on CAS Latency
981        1/1                      if (Cas_latency_3 === 1'b1) begin
982        1/1                          Command[2] = `BST;
983        1/1                      end else if (Cas_latency_2 == 1'b1) begin
984        1/1                          Command[1] = `BST;
985                                 end
                        MISSING_ELSE
986                     
987                                 // Display debug message
988        1/1                      if (Debug) begin
989                                     //$display (&quot;%m : at time %t BST  : Burst Terminate&quot;,$realtime);
990        1/1                            $display (&quot;Time = %t : OPERATION = BST   : Burst Stop&quot;, $realtime);
991                                 end
                   <font color = "red">==>  MISSING_ELSE</font>
992                             end
                        MISSING_ELSE
993                             
994                             // Read, Write, Column Latch
995        1/1                  if (Read_enable === 1'b1) begin
996                     
997        1/1          	    Read_cmd_received = 1'b1;
998        1/1          	    Read_cmd_received_cke = 1'b1;
999                     	    //Read_cmd_count = 0;
1000       1/1          	    Count_at_Read = Read_cmd_count;
1001       1/1          	    Read_cmd_count_cke = 0;
1002       1/1          	    Write_cmd_received_cke = 1'b0;
1003                    
1004                                // Check to see if bank is open (ACT)
1005       1/1                      if ((ba == 2'b00 &amp;&amp; Pc_b0 == 1'b1) || (ba == 2'b01 &amp;&amp; Pc_b1 == 1'b1) || 
1006                                    (ba == 2'b10 &amp;&amp; Pc_b2 == 1'b1) || (ba == 2'b11 &amp;&amp; Pc_b3 == 1'b1)) begin 
1007                                    //$display(&quot;%m : at time %t ERROR: bank is not Activated for Read&quot;, $realtime);
1008       <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR : bank is not Activated for Read&quot;, $realtime);</font>
1009                                end
                        MISSING_ELSE
1010                    
1011                                // Activate to Read or Write
1012       1/1                      if ((ba == 2'b00) &amp;&amp; ($realtime - RCD_chk0 &lt; tRCD) ||
1013                                    (ba == 2'b01) &amp;&amp; ($realtime - RCD_chk1 &lt; tRCD) ||
1014                                    (ba == 2'b10) &amp;&amp; ($realtime - RCD_chk2 &lt; tRCD) ||
1015                                    (ba == 2'b11) &amp;&amp; ($realtime - RCD_chk3 &lt; tRCD)) begin 
1016                                    //$display(&quot;%m : at time %t ERROR: tRCD violation during Read&quot;, $realtime);
1017       <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR : tRCD violation(ACT to READ)&quot;, $realtime);</font>
1018                                end
                        MISSING_ELSE
1019                    
1020                                // CAS Latency pipeline
1021       1/1                      if (Cas_latency_3 == 1'b1) begin
1022       1/1                          Command[2] = `READ;
1023       1/1                          Col_addr[2] = addr;
1024       1/1                          bank_addr[2] = ba;
1025       1/1                      end else if (Cas_latency_2 == 1'b1) begin
1026       1/1                          Command[1] = `READ;
1027       1/1                          Col_addr[1] = addr;
1028       1/1                          bank_addr[1] = ba;
1029                                end
                        MISSING_ELSE
1030                    
1031                                // Read interrupt Write (terminate Write immediately)
1032       1/1                      if (Data_in_enable == 1'b1) begin
1033       <font color = "red">0/1     ==>                  Data_in_enable = 1'b0;</font>
1034                    
1035                                    // Interrupting a Write with Autoprecharge
1036       <font color = "red">0/1     ==>                  if (Auto_precharge[RW_interrupt_bank] == 1'b1 &amp;&amp; Write_precharge[RW_interrupt_bank] == 1'b1) begin</font>
1037       <font color = "red">0/1     ==>                      RW_interrupt_write[RW_interrupt_bank] = 1'b1;</font>
1038       <font color = "red">0/1     ==>                      RW_interrupt_counter[RW_interrupt_bank] = 0;</font>
1039                    
1040                                        // Display debug message
1041       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1042                                            //$display (&quot;%m : at time %t NOTE : Read interrupt Write with Autoprecharge&quot;, $realtime);
1043       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Read interrupt Write with Autoprecharge&quot;, $realtime);</font>
1044                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1045                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1046                                end
                        MISSING_ELSE
1047                    
1048                                // Read with Auto Precharge
1049       1/1                      if (addr[10] == 1'b1) begin
1050       <font color = "red">0/1     ==>                  Auto_precharge[ba] = 1'b1;</font>
1051       <font color = "red">0/1     ==>                  Count_precharge[ba] = 0;</font>
1052       <font color = "red">0/1     ==>                  RW_interrupt_bank = ba;</font>
1053       <font color = "red">0/1     ==>                  Read_precharge[ba] = 1'b1;</font>
1054                                end
                        MISSING_ELSE
1055                            end
                        MISSING_ELSE
1056                    
1057                            // Write Command
1058       1/1                  if (Write_enable == 1'b1) begin
1059                    
1060       1/1          	    RIW_violate=1'b0;	
1061       1/1          	    if ((Pre_Dout_Drive_Flag == 1'b1) || (Dout_Drive_Flag == 1'b1)) begin 
1062       <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR : Read and Write Data collision&quot;, $realtime);</font>
1063                    	    end
1064       1/1          	    else if ((Data_out_enable == 1'b1) &amp;&amp; (&amp;(dqm_save[1]) != 1'b1)) begin
1065       <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR : Read and Write Data collision&quot;, $realtime);</font>
1066                    	    end
                        MISSING_ELSE
1067                    
1068                    
1069       1/1              	    Write_cmd_received_cke=1'b1;
1070       1/1              	    Read_cmd_received=1'b0;
1071       1/1              	    Read_cmd_received_cke=1'b0;
1072       1/1          	    Write_cmd_count_cke=1'b0;
1073                    
1074                                // Activate to Write
1075       1/1                      if ((ba == 2'b00 &amp;&amp; Pc_b0 == 1'b1) || (ba == 2'b01 &amp;&amp; Pc_b1 == 1'b1) ||
1076                                    (ba == 2'b10 &amp;&amp; Pc_b2 == 1'b1) || (ba == 2'b11 &amp;&amp; Pc_b3 == 1'b1)) begin 
1077                                    //$display(&quot;%m : at time %t ERROR: bank is not Activated for Write&quot;, $realtime);
1078       <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR : bank is not Activated for Write&quot;, $realtime);</font>
1079                                end
                        MISSING_ELSE
1080                    
1081       1/1                      if ((ba == 2'b00) &amp;&amp; ($realtime - RCD_chk0 &lt; tRCD)) begin
1082       <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR = %t, %t: tRCD violation(ACT0 to WRITE)&quot;, $realtime, RCD_chk0,$realtime-RCD_chk0);</font>
1083                                end
                        MISSING_ELSE
1084       1/1                      if ((ba == 2'b01) &amp;&amp; ($realtime - RCD_chk1 &lt; tRCD)) begin
1085       <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR = %t, %t: tRCD violation(ACT1 to WRITE)&quot;, $realtime, RCD_chk1,$realtime-RCD_chk1);</font>
1086                                end
                        MISSING_ELSE
1087       1/1                      if ((ba == 2'b10) &amp;&amp; ($realtime - RCD_chk2 &lt; tRCD)) begin
1088       <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR = %t, %t: tRCD violation(ACT2 to WRITE)&quot;, $realtime, RCD_chk2,$realtime-RCD_chk2);</font>
1089                                end
                        MISSING_ELSE
1090       1/1                      if ((ba == 2'b11) &amp;&amp; ($realtime - RCD_chk3 &lt; tRCD)) begin
1091       <font color = "red">0/1     ==>                    $display (&quot;Time = %t : ERROR = %t, %t: tRCD violation(ACT3 to WRITE)&quot;, $realtime, RCD_chk3,$realtime-RCD_chk3);</font>
1092                                end
                        MISSING_ELSE
1093                    
1094                    
1095                                // Latch Write command, bank, and Column
1096       1/1                      Command[0] = `WRITE;
1097       1/1                      Command[1] = `NOP;
1098       1/1                      Col_addr[0] = addr;
1099       1/1                      bank_addr[0] = ba;
1100                    
1101                                // Write interrupt Write (terminate Write immediately)
1102       1/1                      if (Data_in_enable == 1'b1) begin
1103       <font color = "red">0/1     ==>                  Data_in_enable = 1'b0;</font>
1104                    
1105                                    // Interrupting a Write with Autoprecharge
1106       <font color = "red">0/1     ==>                  if (Auto_precharge[RW_interrupt_bank] == 1'b1 &amp;&amp; Write_precharge[RW_interrupt_bank] == 1'b1) begin</font>
1107       <font color = "red">0/1     ==>                      RW_interrupt_write[RW_interrupt_bank] = 1'b1;</font>
1108                    
1109                                        // Display debug message
1110       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1111                                            //$display (&quot;%m : at time %t NOTE : Read bank %d interrupt Write bank %d with Autoprecharge&quot;, $realtime, ba, RW_interrupt_bank);
1112       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Write bank %d interrupt Write bank %d with Autoprecharge&quot;, $realtime, ba, RW_interrupt_bank);</font>
1113                    
1114                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1115                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1116                                end
                        MISSING_ELSE
1117                    
1118                                // Write interrupt Read (terminate Read immediately)
1119       1/1                      if (Data_out_enable == 1'b1) begin
1120       <font color = "red">0/1     ==>                  Data_out_enable = 1'b0;</font>
1121                                    
1122                                    // Interrupting a Read with Autoprecharge
1123       <font color = "red">0/1     ==>                  if (Auto_precharge[RW_interrupt_bank] == 1'b1 &amp;&amp; Read_precharge[RW_interrupt_bank] == 1'b1) begin</font>
1124       <font color = "red">0/1     ==>                      RW_interrupt_read[RW_interrupt_bank] = 1'b1;</font>
1125                    
1126                                        // Display debug message
1127       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1128                                            //$display (&quot;%m : at time %t NOTE : Write bank %d interrupt Read bank %d with Autoprecharge&quot;, $realtime, ba, RW_interrupt_bank);
1129       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Write bank %d interrupt Read bank %d with Autoprecharge&quot;, $realtime, ba, RW_interrupt_bank);</font>
1130                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1131                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1132                                end
                        MISSING_ELSE
1133                    
1134                                // Write with Auto Precharge
1135       1/1                      if (addr[10] == 1'b1) begin
1136       <font color = "red">0/1     ==>                  Auto_precharge[ba] = 1'b1;</font>
1137       <font color = "red">0/1     ==>                  Count_precharge[ba] = 0;</font>
1138       <font color = "red">0/1     ==>                  RW_interrupt_bank = ba;</font>
1139       <font color = "red">0/1     ==>                  Write_precharge[ba] = 1'b1;</font>
1140                                end
                        MISSING_ELSE
1141                            end
                        MISSING_ELSE
1142                    
1143                            /*
1144                                Write with Auto Precharge Calculation
1145                                    The device start internal precharge when:
1146                                        1.  Meet minimum tRAS requirement
1147                                    and 2.  tWR cycle(s) after last valid data
1148                                     or 3.  Interrupt by a Read or Write (with or without Auto Precharge)
1149                    
1150                                Note: Model is starting the internal precharge 1 cycle after they meet all the
1151                                      requirement but tRP will be compensate for the time after the 1 cycle.
1152                            */
1153       1/1                  if ((Auto_precharge[0] == 1'b1) &amp;&amp; (Write_precharge[0] == 1'b1)) begin
1154       <font color = "red">0/1     ==>              if ((($realtime - RAS_chk0 &gt;= tRAS) &amp;&amp;                                                          // Case 1</font>
1155                                   (((Burst_length_1 == 1'b1 || Write_burst_mode == 1'b1) &amp;&amp; Count_precharge [0] &gt;= 1) ||   // Case 2
1156                                     (Burst_length_2 == 1'b1                              &amp;&amp; Count_precharge [0] &gt;= 2) ||
1157                                     (Burst_length_4 == 1'b1                              &amp;&amp; Count_precharge [0] &gt;= 4) ||
1158                                     (Burst_length_8 == 1'b1                              &amp;&amp; Count_precharge [0] &gt;= 8))) ||
1159                                     (RW_interrupt_write[0] == 1'b1 &amp;&amp; RW_interrupt_counter[0] &gt;= 1)) begin                 // Case 3
1160       <font color = "red">0/1     ==>                      Auto_precharge[0] = 1'b0;</font>
1161       <font color = "red">0/1     ==>                      Write_precharge[0] = 1'b0;</font>
1162       <font color = "red">0/1     ==>                      RW_interrupt_write[0] = 1'b0;</font>
1163       <font color = "red">0/1     ==>                      Pc_b0 = 1'b1;</font>
1164       <font color = "red">0/1     ==>                      Act_b0 = 1'b0;</font>
1165       <font color = "red">0/1     ==>                      RP_chk0 = $realtime + tDPLa;</font>
1166       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1167                                            //$display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for bank 0&quot;, $realtime);
1168       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Start Internal Auto Precharge for bank 0&quot;, $realtime+tDPLa);</font>
1169                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1170                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1171                            end
                        MISSING_ELSE
1172       1/1                  if ((Auto_precharge[1] == 1'b1) &amp;&amp; (Write_precharge[1] == 1'b1)) begin
1173       <font color = "red">0/1     ==>              if ((($realtime - RAS_chk1 &gt;= tRAS) &amp;&amp;                                                          // Case 1</font>
1174                                   (((Burst_length_1 == 1'b1 || Write_burst_mode == 1'b1) &amp;&amp; Count_precharge [1] &gt;= 1) ||   // Case 2
1175                                     (Burst_length_2 == 1'b1                              &amp;&amp; Count_precharge [1] &gt;= 2) ||
1176                                     (Burst_length_4 == 1'b1                              &amp;&amp; Count_precharge [1] &gt;= 4) ||
1177                                     (Burst_length_8 == 1'b1                              &amp;&amp; Count_precharge [1] &gt;= 8))) ||
1178                                     (RW_interrupt_write[1] == 1'b1 &amp;&amp; RW_interrupt_counter[1] &gt;= 1)) begin                 // Case 3
1179       <font color = "red">0/1     ==>                      Auto_precharge[1] = 1'b0;</font>
1180       <font color = "red">0/1     ==>                      Write_precharge[1] = 1'b0;</font>
1181       <font color = "red">0/1     ==>                      RW_interrupt_write[1] = 1'b0;</font>
1182       <font color = "red">0/1     ==>                      Pc_b1 = 1'b1;</font>
1183       <font color = "red">0/1     ==>                      Act_b1 = 1'b0;</font>
1184       <font color = "red">0/1     ==>                      RP_chk1 = $realtime + tDPLa;</font>
1185       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1186                                            //$display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for bank 1&quot;, $realtime);
1187       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Start Internal Auto Precharge for bank 1&quot;, $realtime+tDPLa);</font>
1188                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1189                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1190                            end
                        MISSING_ELSE
1191       1/1                  if ((Auto_precharge[2] == 1'b1) &amp;&amp; (Write_precharge[2] == 1'b1)) begin
1192       <font color = "red">0/1     ==>              if ((($realtime - RAS_chk2 &gt;= tRAS) &amp;&amp;                                                          // Case 1</font>
1193                                   (((Burst_length_1 == 1'b1 || Write_burst_mode == 1'b1) &amp;&amp; Count_precharge [2] &gt;= 1) ||   // Case 2
1194                                     (Burst_length_2 == 1'b1                              &amp;&amp; Count_precharge [2] &gt;= 2) ||
1195                                     (Burst_length_4 == 1'b1                              &amp;&amp; Count_precharge [2] &gt;= 4) ||
1196                                     (Burst_length_8 == 1'b1                              &amp;&amp; Count_precharge [2] &gt;= 8))) ||
1197                                     (RW_interrupt_write[2] == 1'b1 &amp;&amp; RW_interrupt_counter[2] &gt;= 1)) begin                 // Case 3
1198       <font color = "red">0/1     ==>                      Auto_precharge[2] = 1'b0;</font>
1199       <font color = "red">0/1     ==>                      Write_precharge[2] = 1'b0;</font>
1200       <font color = "red">0/1     ==>                      RW_interrupt_write[2] = 1'b0;</font>
1201       <font color = "red">0/1     ==>                      Pc_b2 = 1'b1;</font>
1202       <font color = "red">0/1     ==>                      Act_b2 = 1'b0;</font>
1203       <font color = "red">0/1     ==>                      RP_chk2 = $realtime + tDPLa;</font>
1204       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1205                                            //$display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for bank 2&quot;, $realtime);
1206       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Start Internal Auto Precharge for bank 2&quot;, $realtime+tDPLa);</font>
1207                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1208                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1209                            end
                        MISSING_ELSE
1210       1/1                  if ((Auto_precharge[3] == 1'b1) &amp;&amp; (Write_precharge[3] == 1'b1)) begin
1211       <font color = "red">0/1     ==>              if ((($realtime - RAS_chk3 &gt;= tRAS) &amp;&amp;                                                          // Case 1</font>
1212                                   (((Burst_length_1 == 1'b1 || Write_burst_mode == 1'b1) &amp;&amp; Count_precharge [3] &gt;= 1) ||   // Case 2
1213                                     (Burst_length_2 == 1'b1                              &amp;&amp; Count_precharge [3] &gt;= 2) ||
1214                                     (Burst_length_4 == 1'b1                              &amp;&amp; Count_precharge [3] &gt;= 4) ||
1215                                     (Burst_length_8 == 1'b1                              &amp;&amp; Count_precharge [3] &gt;= 8))) ||
1216                                     (RW_interrupt_write[3] == 1'b1 &amp;&amp; RW_interrupt_counter[3] &gt;= 1)) begin                 // Case 3
1217       <font color = "red">0/1     ==>                      Auto_precharge[3] = 1'b0;</font>
1218       <font color = "red">0/1     ==>                      Write_precharge[3] = 1'b0;</font>
1219       <font color = "red">0/1     ==>                      RW_interrupt_write[3] = 1'b0;</font>
1220       <font color = "red">0/1     ==>                      Pc_b3 = 1'b1;</font>
1221       <font color = "red">0/1     ==>                      Act_b3 = 1'b0;</font>
1222       <font color = "red">0/1     ==>                      RP_chk3 = $realtime + tDPLa;</font>
1223       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1224                                            //$display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for bank 3&quot;, $realtime);
1225       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Start Internal Auto Precharge for bank 3&quot;, $realtime+tDPLa);</font>
1226                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1227                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1228                            end
                        MISSING_ELSE
1229                    
1230                            //  Read with Auto Precharge Calculation
1231                            //      The device start internal precharge:
1232                            //          1.  Meet minimum tRAS requirement
1233                            //      and 2.  CAS Latency - 1 cycles before last burst
1234                            //       or 3.  Interrupt by a Read or Write (with or without AutoPrecharge)
1235       1/1                  if ((Auto_precharge[0] == 1'b1) &amp;&amp; (Read_precharge[0] == 1'b1)) begin
1236       <font color = "red">0/1     ==>              if ((($realtime - RAS_chk0 &gt;= tRAS) &amp;&amp;                                                      // Case 1</font>
1237                                    ((Burst_length_1 == 1'b1 &amp;&amp; Count_precharge[0] &gt;= 1) ||                             // Case 2
1238                                     (Burst_length_2 == 1'b1 &amp;&amp; Count_precharge[0] &gt;= 2) ||
1239                                     (Burst_length_4 == 1'b1 &amp;&amp; Count_precharge[0] &gt;= 4) ||
1240                                     (Burst_length_8 == 1'b1 &amp;&amp; Count_precharge[0] &gt;= 8))) ||
1241                                     (RW_interrupt_read[0] == 1'b1)) begin                                              // Case 3
1242       <font color = "red">0/1     ==>                      Pc_b0 = 1'b1;</font>
1243       <font color = "red">0/1     ==>                      Act_b0 = 1'b0;</font>
1244       <font color = "red">0/1     ==>                      RP_chk0 = $realtime;</font>
1245       <font color = "red">0/1     ==>                      Auto_precharge[0] = 1'b0;</font>
1246       <font color = "red">0/1     ==>                      Read_precharge[0] = 1'b0;</font>
1247       <font color = "red">0/1     ==>                      RW_interrupt_read[0] = 1'b0;</font>
1248       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1249                                            //$display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for bank 0&quot;, $realtime);
1250       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Start Internal Auto Precharge for bank 0&quot;, $realtime);</font>
1251                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1252                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1253                            end
                        MISSING_ELSE
1254       1/1                  if ((Auto_precharge[1] == 1'b1) &amp;&amp; (Read_precharge[1] == 1'b1)) begin
1255       <font color = "red">0/1     ==>              if ((($realtime - RAS_chk1 &gt;= tRAS) &amp;&amp;</font>
1256                                    ((Burst_length_1 == 1'b1 &amp;&amp; Count_precharge[1] &gt;= 1) || 
1257                                     (Burst_length_2 == 1'b1 &amp;&amp; Count_precharge[1] &gt;= 2) ||
1258                                     (Burst_length_4 == 1'b1 &amp;&amp; Count_precharge[1] &gt;= 4) ||
1259                                     (Burst_length_8 == 1'b1 &amp;&amp; Count_precharge[1] &gt;= 8))) ||
1260                                     (RW_interrupt_read[1] == 1'b1)) begin
1261       <font color = "red">0/1     ==>                      Pc_b1 = 1'b1;</font>
1262       <font color = "red">0/1     ==>                      Act_b1 = 1'b0;</font>
1263       <font color = "red">0/1     ==>                      RP_chk1 = $realtime;</font>
1264       <font color = "red">0/1     ==>                      Auto_precharge[1] = 1'b0;</font>
1265       <font color = "red">0/1     ==>                      Read_precharge[1] = 1'b0;</font>
1266       <font color = "red">0/1     ==>                      RW_interrupt_read[1] = 1'b0;</font>
1267       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1268                                            //$display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for bank 1&quot;, $realtime);
1269       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Start Internal Auto Precharge for bank 1&quot;, $realtime);</font>
1270                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1271                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1272                            end
                        MISSING_ELSE
1273       1/1                  if ((Auto_precharge[2] == 1'b1) &amp;&amp; (Read_precharge[2] == 1'b1)) begin
1274       <font color = "red">0/1     ==>              if ((($realtime - RAS_chk2 &gt;= tRAS) &amp;&amp;</font>
1275                                    ((Burst_length_1 == 1'b1 &amp;&amp; Count_precharge[2] &gt;= 1) ||
1276                                     (Burst_length_2 == 1'b1 &amp;&amp; Count_precharge[2] &gt;= 2) ||
1277                                     (Burst_length_4 == 1'b1 &amp;&amp; Count_precharge[2] &gt;= 4) ||
1278                                     (Burst_length_8 == 1'b1 &amp;&amp; Count_precharge[2] &gt;= 8))) ||
1279                                     (RW_interrupt_read[2] == 1'b1)) begin
1280       <font color = "red">0/1     ==>                      Pc_b2 = 1'b1;</font>
1281       <font color = "red">0/1     ==>                      Act_b2 = 1'b0;</font>
1282       <font color = "red">0/1     ==>                      RP_chk2 = $realtime;</font>
1283       <font color = "red">0/1     ==>                      Auto_precharge[2] = 1'b0;</font>
1284       <font color = "red">0/1     ==>                      Read_precharge[2] = 1'b0;</font>
1285       <font color = "red">0/1     ==>                      RW_interrupt_read[2] = 1'b0;</font>
1286       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1287                                            //$display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for bank 2&quot;, $realtime);
1288       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Start Internal Auto Precharge for bank 2&quot;, $realtime);</font>
1289                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1290                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1291                            end
                        MISSING_ELSE
1292       1/1                  if ((Auto_precharge[3] == 1'b1) &amp;&amp; (Read_precharge[3] == 1'b1)) begin
1293       <font color = "red">0/1     ==>              if ((($realtime - RAS_chk3 &gt;= tRAS) &amp;&amp;</font>
1294                                    ((Burst_length_1 == 1'b1 &amp;&amp; Count_precharge[3] &gt;= 1) ||
1295                                     (Burst_length_2 == 1'b1 &amp;&amp; Count_precharge[3] &gt;= 2) ||
1296                                     (Burst_length_4 == 1'b1 &amp;&amp; Count_precharge[3] &gt;= 4) ||
1297                                     (Burst_length_8 == 1'b1 &amp;&amp; Count_precharge[3] &gt;= 8))) ||
1298                                     (RW_interrupt_read[3] == 1'b1)) begin
1299       <font color = "red">0/1     ==>                      Pc_b3 = 1'b1;</font>
1300       <font color = "red">0/1     ==>                      Act_b3 = 1'b0;</font>
1301       <font color = "red">0/1     ==>                      RP_chk3 = $realtime;</font>
1302       <font color = "red">0/1     ==>                      Auto_precharge[3] = 1'b0;</font>
1303       <font color = "red">0/1     ==>                      Read_precharge[3] = 1'b0;</font>
1304       <font color = "red">0/1     ==>                      RW_interrupt_read[3] = 1'b0;</font>
1305       <font color = "red">0/1     ==>                      if (Debug) begin</font>
1306                                            //$display (&quot;%m : at time %t NOTE : Start Internal Auto Precharge for bank 3&quot;, $realtime);
1307       <font color = "red">0/1     ==>                          $display (&quot;Time = %t : OPERATION = Start Internal Auto Precharge for bank 3&quot;, $realtime);</font>
1308                                        end
                   <font color = "red">==>  MISSING_ELSE</font>
1309                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1310                            end
                        MISSING_ELSE
1311                    
1312                            // CKE Function
1313       1/1                  if (cke === 1'b0) begin
1314       1/1                    if (Sref_enable === 1'b1) begin
1315       <font color = "red">0/1     ==>  	    state_self = 1'b1;</font>
1316       <font color = "red">0/1     ==>              if (Debug) begin</font>
1317       <font color = "red">0/1     ==>  		$display (&quot;Time = %t : OPERATION = SREF  : Self Refresh&quot;, $realtime);</font>
1318       <font color = "red">0/2     ==>  		if (EMode_reg[2:0]==3'b000) $display (&quot;		Refresh Full Bank&quot;);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
1319                    
1320       <font color = "red">0/1     ==>                  if (EMode_reg[2:0]==3'b001) begin</font>
1321       <font color = "red">0/1     ==>                       $display (&quot;                Refresh Only TWO Bank&quot;);</font>
1322       <font color = "red">0/1     ==>                       abbank_init;</font>
1323                    		end
                   <font color = "red">==>  MISSING_ELSE</font>
1324                    
1325       <font color = "red">0/1     ==>  		if (EMode_reg[2:0]==3'b010) begin</font>
1326       <font color = "red">0/1     ==>  		     $display (&quot;		Refresh Only One Bank(BANK A)&quot;);</font>
1327       <font color = "red">0/1     ==>  		     bbank_init;</font>
1328                    	        end
                   <font color = "red">==>  MISSING_ELSE</font>
1329       <font color = "red">0/1     ==>  		if (EMode_reg[2:0]==3'b101) begin</font>
1330       <font color = "red">0/1     ==>  		     $display (&quot;		Refresh Only half of one Bank(BANK A, A10=0)&quot;);</font>
1331       <font color = "red">0/1     ==>  		     half_init;</font>
1332                    	        end
                   <font color = "red">==>  MISSING_ELSE</font>
1333       <font color = "red">0/1     ==>  		if (EMode_reg[2:0]==3'b110) begin</font>
1334       <font color = "red">0/1     ==>  		     $display (&quot;		Refresh Only Quarter of one Bank(BANK A, A10=0)&quot;);</font>
1335       <font color = "red">0/1     ==>  		     quat_init;</font>
1336                    	        end
                   <font color = "red">==>  MISSING_ELSE</font>
1337                    	    end
                   <font color = "red">==>  MISSING_ELSE</font>
1338                    
1339                                // Precharge to Auto Refresh
1340       <font color = "red">0/1     ==>              if (($realtime - RP_chk0 &lt; tRP) || ($realtime - RP_chk1 &lt; tRP) ||</font>
1341                                    ($realtime - RP_chk2 &lt; tRP) || ($realtime - RP_chk3 &lt; tRP))
1342       <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRP violation(PRECHARGE to SREF)&quot;, $realtime);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
1343                    
1344                                // Precharge to Refresh
1345       <font color = "red">0/1     ==>              if (Pc_b0 === 1'b0 || Pc_b1 === 1'b0 || Pc_b2 === 1'b0 || Pc_b3 === 1'b0) </font>
1346       <font color = "red">0/1     ==>  		$display (&quot;Time = %t : ERROR : All banks must be Precharged before SREF&quot;, $realtime);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
1347                    
1348                                // Load Mode Register to Self Refresh
1349       <font color = "red">0/1     ==>              if (MRD_chk &lt; tMRD) </font>
1350       <font color = "red">0/1     ==>  		$display (&quot;Time = %t : ERROR : tMRD violation(MRS to SREF)&quot;, $realtime);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
1351                    
1352       1/1          	  end else if (Deep_pwrdn == 1'b1) begin
1353       <font color = "red">0/1     ==>  	    state_dpdn = 1'b1;</font>
1354       <font color = "red">0/1     ==>  	    dpdn_check_start = 1'b1;</font>
1355       <font color = "red">0/4     ==>              Act_b0 = 0; Act_b1 = 0; Act_b2 = 0; Act_b3 = 0;</font>
1356       <font color = "red">0/4     ==>              Pc_b0 = 1; Pc_b1 = 1; Pc_b2 = 1; Pc_b3 = 1;</font>
1357       <font color = "red">0/1     ==>  	    mem_init;</font>
1358       <font color = "red">0/2     ==>              if (Debug) $display (&quot;Time = %t : OPERATION = DPDN  : Deep Powerdown&quot;, $realtime);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
1359                    
1360                                // Precharge to Auto Refresh
1361       <font color = "red">0/1     ==>              if (($realtime - RP_chk0 &lt; tRP) || ($realtime - RP_chk1 &lt; tRP) ||</font>
1362                                    ($realtime - RP_chk2 &lt; tRP) || ($realtime - RP_chk3 &lt; tRP))
1363       <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : tRP violation(PRECHARGE to DPDN)&quot;, $realtime);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
1364                    
1365                                // Precharge to Refresh
1366       <font color = "red">0/1     ==>              if (Pc_b0 === 1'b0 || Pc_b1 === 1'b0 || Pc_b2 === 1'b0 || Pc_b3 === 1'b0)</font>
1367       <font color = "red">0/1     ==>                  $display (&quot;Time = %t : ERROR : All banks must be Precharged before DPDN&quot;, $realtime);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
1368                    
1369       1/1                    end else if (act_pwrdn == 1'b1) begin
1370       1/1          	    state_act_pwrdn = 1'b1;
1371       2/2                      if (Debug) $display (&quot;Time = %t : OPERATION = APDN  : Active Power down&quot;, $realtime);
                   <font color = "red">==>  MISSING_ELSE</font>
1372       1/1                    end else if (pch_pwrdn == 1'b1) begin
1373       1/1          	    state_pre_pwrdn = 1'b1;
1374       2/2                      if (Debug) $display (&quot;Time = %t : OPERATION = PPDN  : Precharge Power down&quot;, $realtime);
                   <font color = "red">==>  MISSING_ELSE</font>
1375       1/1          	  end else if (clk_suspend_write == 1'b1) begin 
1376       <font color = "red">0/2     ==>              if (Debug) $display (&quot;Time = %t : OPERATION = CKSW   : Clock Suspend during Write&quot;, $realtime);</font>
                   <font color = "red">==>  MISSING_ELSE</font>
1377       1/1                    end else if (clk_suspend_read == 1'b1) begin
1378       2/2                      if (Debug) $display (&quot;Time = %t : OPERATION = CKSR   : Clock Suspend during Read&quot;, $realtime);
                   <font color = "red">==>  MISSING_ELSE</font>
1379                              end
                   <font color = "red">==>  MISSING_ELSE</font>
1380                            end
                        MISSING_ELSE
1381                    
1382                            // Internal Precharge or Bst
1383       1/1                  if (Command[0] == `PRECH) begin                         // Precharge terminate a read with same bank or all banks
1384       1/1                      if (bank_precharge[0] == bank || A10_precharge[0] == 1'b1) begin
1385       1/1                          if (Data_out_enable == 1'b1) begin
1386       <font color = "red">0/1     ==>                      Data_out_enable = 1'b0;</font>
1387                                    end
                        MISSING_ELSE
1388                                end
                        MISSING_ELSE
1389       1/1                  end else if (Command[0] == `BST) begin                  // BST terminate a read to current bank
1390       1/1                      if (Data_out_enable == 1'b1) begin
1391       1/1                          Data_out_enable = 1'b0;
1392                                end
                        MISSING_ELSE
1393                            end
                        MISSING_ELSE
1394                    
1395       1/1                  if (Data_out_enable == 1'b0) begin
1396       1/1                      dq_reg &lt;= #tOH {no_of_data{1'bz}};
1397       1/1          	    Dout_Drive_Flag &lt;= #tOH 1'b0;
1398                            end
                        MISSING_ELSE
1399                    
1400                            // Detect Read or Write command
1401       1/1                  if (Command[0] == `READ) begin
1402       1/1                      bank = bank_addr[0];
1403       1/1                      Col = Col_addr[0];
1404       1/1                      Col_brst = Col_addr[0];
1405       1/1                      case (bank_addr[0])
1406       1/1                          2'b00 : Row = B0_row_addr;
1407       1/1                          2'b01 : Row = B1_row_addr;
1408       1/1                          2'b10 : Row = B2_row_addr;
1409       1/1                          2'b11 : Row = B3_row_addr;
                   <font color = "red">==>  MISSING_DEFAULT</font>
1410                    
1411                                endcase
1412       1/1                      Burst_counter = 0;
1413       1/1                      Data_in_enable = 1'b0;
1414       1/1                      Data_out_enable = 1'b1;
1415       1/1                  end else if (Command[0] == `WRITE) begin
1416       1/1                      bank = bank_addr[0];
1417       1/1                      Col = Col_addr[0];
1418       1/1                      Col_brst = Col_addr[0];
1419       1/1                      case (bank_addr[0])
1420       1/1                          2'b00 : Row = B0_row_addr;
1421       1/1                          2'b01 : Row = B1_row_addr;
1422       1/1                          2'b10 : Row = B2_row_addr;
1423       1/1                          2'b11 : Row = B3_row_addr;
                   <font color = "red">==>  MISSING_DEFAULT</font>
1424                                endcase
1425       1/1                      Burst_counter = 0;
1426       1/1                      Data_in_enable = 1'b1;
1427       1/1                      Data_out_enable = 1'b0;
1428                            end
                        MISSING_ELSE
1429                    
1430                            // DQ buffer (Driver/Receiver)
1431       1/1                  if (Data_in_enable == 1'b1) begin                                   // Writing Data to Memory
1432                                // Array buffer
1433       1/1                      case (bank)
1434       1/1                          2'b00 : dq_dqm = bank0 [{Row, Col}];
1435       1/1                          2'b01 : dq_dqm = bank1 [{Row, Col}];
1436       1/1                          2'b10 : dq_dqm = bank2 [{Row, Col}];
1437       1/1                          2'b11 : dq_dqm = bank3 [{Row, Col}];
                   <font color = "red">==>  MISSING_DEFAULT</font>
1438                                endcase
1439                    
1440                                // dqm operation
1441       1/1                      if (dqm[0] == 1'b0) begin
1442       1/1                          dq_dqm [ 7 : 0] = dq [ 7 : 0 ] &amp; dq [ 7 : 0 ];
1443                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1444       1/1                      if (dqm[1] == 1'b0) begin
1445       1/1                          dq_dqm [15 : 8] = dq [15 : 8] &amp; dq [15 : 8];
1446                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1447                    
1448                    	    
1449                    	    
1450                                // Write to memory
1451       1/1                      case (bank)
1452       1/1                          2'b00 : bank0 [{Row, Col}] = dq_dqm;
1453       1/1                          2'b01 : bank1 [{Row, Col}] = dq_dqm;
1454       1/1                          2'b10 : bank2 [{Row, Col}] = dq_dqm;
1455       1/1                          2'b11 : bank3 [{Row, Col}] = dq_dqm;
                   <font color = "red">==>  MISSING_DEFAULT</font>
1456                                endcase
1457                    
1458                                // Display debug message
1459       1/1                      if (dqm !== 2'b11) begin
1460                                    // Record tWR for manual precharge
1461       2/2                          if (bank == 2'b00) WR_chkm0 = $realtime;
                        MISSING_ELSE
1462       2/2                          if (bank == 2'b01) WR_chkm1 = $realtime;
                        MISSING_ELSE
1463       2/2                          if (bank == 2'b10) WR_chkm2 = $realtime;
                        MISSING_ELSE
1464       2/2                          if (bank == 2'b11) WR_chkm3 = $realtime;
                        MISSING_ELSE
1465                    
1466       1/1                          if (Debug) begin
1467                                        //$display(&quot;%m : at time %t WRITE: bank = %d Row = %d, Col = %d, Data = %d&quot;, $realtime, bank, Row, Col, dq_dqm);
1468       1/1                              $display (&quot;Time = %t : OPERATION = WRITE : bank = %d Row = 'h%h, Col = 'h%h, Data = 'h%h&quot;, $realtime, bank, Row, Col, dq_dqm);
1469                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1470                                end else begin
1471       <font color = "red">0/1     ==>                  if (Debug) begin</font>
1472                                        //$display(&quot;%m : at time %t WRITE: bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM&quot;, $realtime, bank, Row, Col);
1473       <font color = "red">0/1     ==>                      $display (&quot;Time = %t : OPERATION = WRITE : bank = %d Row = 'h%h, Col = 'h%h, Data = Hi-Z due to DQM&quot;, $realtime, bank, Row, Col);</font>
1474                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1475                                end
1476                    
1477                                // Advance burst counter subroutine
1478                    
1479       1/1                  	if(Cas_latency_2 == 1) begin
1480                    
1481       2/2                         		 #tHZ2 Burst_decode;
1482                    
1483       1/1                  	end else if(Cas_latency_3 == 1) begin
1484                    
1485       2/2                         		 #tHZ3 Burst_decode;
1486                    
1487                            	end
                        MISSING_ELSE
1488                    
1489                    
1490       1/1                  end else if (Data_out_enable == 1'b1) begin                         // Reading Data from Memory
1491                                // Array buffer
1492       1/1                      case (bank)
1493       1/1                          2'b00 : dq_dqm = bank0[{Row, Col}];
1494       1/1                          2'b01 : dq_dqm = bank1[{Row, Col}];
1495       1/1                          2'b10 : dq_dqm = bank2[{Row, Col}];
1496       1/1                          2'b11 : dq_dqm = bank3[{Row, Col}];
                   <font color = "red">==>  MISSING_DEFAULT</font>
1497                                endcase
1498                    
1499                    
1500                                // dqm operation
1501       1/1                      if (dqm_reg0 [0] == 1'b1) begin
1502       <font color = "red">0/1     ==>                  dq_dqm [ 7 : 0] = 8'bz;</font>
1503                                end
                        MISSING_ELSE
1504       1/1                      if (dqm_reg0 [1] == 1'b1) begin
1505       <font color = "red">0/1     ==>                  dq_dqm [15 : 8] = 8'bz;</font>
1506                                end
                        MISSING_ELSE
1507                    
1508       1/1                      if(Cas_latency_2 ==1) begin
1509                    
1510                                // Display debug message
1511       1/1                      if ( &amp;(dqm_reg0) != 1'b1) begin
1512       1/1                          dq_reg = #tAC2 dq_dqm;
1513       1/1                          Dout_Drive_Flag = 1'b1;
1514       1/1                          if (Debug) begin
1515                                        //$display(&quot;%m : at time %t READ : bank = %d Row = %d, Col = %d, Data = %d&quot;, $realtime, bank, Row, Col, dq_reg);
1516       1/1                              $display (&quot;Time = %t : OPERATION = READ  : bank = %d Row = 'h%h, Col = 'h%h, Data = 'h%h&quot;, $realtime, bank, Row, Col, dq_reg);
1517                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1518                                end else begin
1519       <font color = "red">0/1     ==>                  dq_reg = #tHZ2 {no_of_data{1'bz}};</font>
1520       <font color = "red">0/1     ==>                  Dout_Drive_Flag = 1'b0;</font>
1521       <font color = "red">0/1     ==>                  if (Debug) begin</font>
1522                                        //$display(&quot;%m : at time %t READ : bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM&quot;, $realtime, bank, Row, Col);
1523       <font color = "red">0/1     ==>                      $display (&quot;Time = %t : OPERATION = READ  : bank = %d Row = 'h%h, Col = 'h%h, Data = Hi-Z due to DQM&quot;, $realtime, bank, Row, Col);</font>
1524                    
1525                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1526                                end
1527                    
1528       1/1                      end else if(Cas_latency_3 ==1) begin
1529                    
1530                                // Display debug message
1531       1/1                      if ( &amp;(dqm_reg0) != 1'b1) begin
1532       1/1                          dq_reg = #tAC3 dq_dqm;
1533       1/1                          Dout_Drive_Flag = 1'b1;
1534       1/1                          if (Debug) begin
1535                                        //$display(&quot;%m : at time %t READ : bank = %d Row = %d, Col = %d, Data = %d&quot;, $realtime, bank, Row, Col, dq_reg);
1536       1/1                              $display (&quot;Time = %t : OPERATION = READ  : bank = %d Row = 'h%h, Col = 'h%h, Data = 'h%h&quot;, $realtime, bank, Row, Col, dq_reg);
1537                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1538                                end else begin
1539       <font color = "red">0/1     ==>                  dq_reg = #tHZ3 {no_of_data{1'bz}};</font>
1540       <font color = "red">0/1     ==>                  Dout_Drive_Flag = 1'b0;</font>
1541       <font color = "red">0/1     ==>                  if (Debug) begin</font>
1542                                        //$display(&quot;%m : at time %t READ : bank = %d Row = %d, Col = %d, Data = Hi-Z due to DQM&quot;, $realtime, bank, Row, Col);
1543       <font color = "red">0/1     ==>                      $display (&quot;Time = %t : OPERATION = READ  : bank = %d Row = 'h%h, Col = 'h%h, Data = Hi-Z due to DQM&quot;, $realtime, bank, Row, Col);</font>
1544                    
1545                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1546                                end
1547                    
1548                               end
                   <font color = "red">==>  MISSING_ELSE</font>
1549                    		
1550                                // Advance burst counter subroutine
1551       1/1                      Burst_decode;
1552                            end
                        MISSING_ELSE
1553                        end
1554                    
1555                        // Burst counter decode
1556                        task Burst_decode;
1557                            begin
1558                                // Advance Burst Counter
1559       1/1                      Burst_counter = Burst_counter + 1;
1560                    
1561                                // Burst Type
1562       1/1                      if (Mode_reg[3] == 1'b0) begin                                  // Sequential Burst
1563       1/1                          Col_temp = Col + 1;
1564       1/1                      end else if (Mode_reg[3] == 1'b1) begin                         // Interleaved Burst
1565       1/1                          Col_temp[2] =  Burst_counter[2] ^  Col_brst[2];
1566       1/1                          Col_temp[1] =  Burst_counter[1] ^  Col_brst[1];
1567       1/1                          Col_temp[0] =  Burst_counter[0] ^  Col_brst[0];
1568                                end
                   <font color = "red">==>  MISSING_ELSE</font>
1569                    
1570                                // Burst Length
1571       1/1                      if (Burst_length_2) begin                                       // Burst Length = 2
1572       1/1                          Col [0] = Col_temp [0];
1573       1/1                      end else if (Burst_length_4) begin                              // Burst Length = 4
1574       1/1                          Col [1 : 0] = Col_temp [1 : 0];
1575       1/1                      end else if (Burst_length_8) begin                              // Burst Length = 8
1576       1/1                          Col [2 : 0] = Col_temp [2 : 0];
1577                                end else begin                                                  // Burst Length = FULL
1578       1/1                          Col = Col_temp;
1579                                end
1580                    
1581                                // Burst Read Single Write            
1582       1/1                      if (Write_burst_mode == 1'b1) begin
1583       1/1                          Data_in_enable = 1'b0;
1584                                end
                        MISSING_ELSE
1585                    
1586                                // Data Counter
1587       1/1                      if (Burst_length_1 == 1'b1) begin
1588       1/1                          if (Burst_counter &gt;= 1) begin
1589       1/1                              Data_in_enable = 1'b0;
1590       1/1                              Data_out_enable = 1'b0;
1591                                    end
                   <font color = "red">==>  MISSING_ELSE</font>
1592       1/1                      end else if (Burst_length_2 == 1'b1) begin
1593       1/1                          if (Burst_counter &gt;= 2) begin
1594       1/1                              Data_in_enable = 1'b0;
1595       1/1                              Data_out_enable = 1'b0;
1596                                    end
                        MISSING_ELSE
1597       1/1                      end else if (Burst_length_4 == 1'b1) begin
1598       1/1                          if (Burst_counter &gt;= 4) begin
1599       <font color = "red">0/1     ==>                      Data_in_enable = 1'b0;</font>
1600       <font color = "red">0/1     ==>                      Data_out_enable = 1'b0;</font>
1601                                    end
                        MISSING_ELSE
1602       1/1                      end else if (Burst_length_8 == 1'b1) begin
1603       1/1                          if (Burst_counter &gt;= 8) begin
1604       <font color = "red">0/1     ==>                      Data_in_enable = 1'b0;</font>
1605       <font color = "red">0/1     ==>                      Data_out_enable = 1'b0;</font>
1606                                    end
                        MISSING_ELSE
1607                                end
                        MISSING_ELSE
1608                            end
1609                        endtask
1610                    
1611                        task mem_init;
1612                    	begin
1613       1/1          	  for (ccc=0;ccc&lt;'b1000_0000_0000_0000_0000;ccc=ccc+1)
1614                    	  begin
1615       1/1          	      bank0[ccc]=32'bxxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx;
1616       1/1          	      bank1[ccc]=32'bxxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx;
1617       1/1          	      bank2[ccc]=32'bxxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx;
1618       1/1          	      bank3[ccc]=32'bxxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx;
1619                    	      //bank0[ccc]=16'b1111_1111_1111_1111;
1620                    	      //bank1[ccc]=16'b1111_1111_1111_1111;
1621                    	  end
1622                    	end
1623                        endtask
1624                    
1625                        task abbank_init;
1626                            begin
1627       <font color = "red">0/1     ==>            for (ccc=0;ccc&lt;'b1000_0000_0000_0000_0000;ccc=ccc+1)</font>
1628                              begin
1629       <font color = "red">0/1     ==>  	      bank0[ccc]=32'bxxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx;	      </font>
1630       <font color = "red">0/1     ==>                bank1[ccc]=32'bxxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx;</font>
1631                              end
1632                            end
1633                        endtask
1634                    
1635                    
1636                        task bbank_init;
1637                            begin
1638       <font color = "red">0/1     ==>            for (ccc=0;ccc&lt;'b1000_0000_0000_0000_0000;ccc=ccc+1)</font>
1639                              begin
1640       <font color = "red">0/1     ==>                bank1[ccc]=32'bxxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx;</font>
1641                              end
1642                            end
1643                        endtask
1644                    
1645                        task half_init;
1646                            begin
1647       <font color = "red">0/1     ==>  	  bbank_init;</font>
1648       <font color = "red">0/1     ==>            for (ccc='b0100_0000_0000_0000_0000;ccc&lt;'b1000_0000_0000_0000_0000;ccc=ccc+1)</font>
1649                              begin
1650       <font color = "red">0/1     ==>                bank0[ccc]=32'bxxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx;</font>
1651                              end
1652                            end
1653                        endtask
1654                    
1655                        task quat_init;
1656                            begin
1657       <font color = "red">0/1     ==>  	  bbank_init;</font>
1658       <font color = "red">0/1     ==>            for (ccc='b0010_0000_0000_0000_0000;ccc&lt;'b1000_0000_0000_0000_0000;ccc=ccc+1)</font>
1659                              begin
1660       <font color = "red">0/1     ==>                bank0[ccc]=32'bxxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx_xxxx;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod11.html" >IS42VM16400K</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>76</td><td>23</td><td>30.26</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>76</td><td>23</td><td>30.26</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1005
 EXPRESSION (((ba == 2'b0) &amp;&amp; (Pc_b0 == 1'b1)) || ((ba == 2'b1) &amp;&amp; (Pc_b1 == 1'b1)) || ((ba == 2'b10) &amp;&amp; (Pc_b2 == 1'b1)) || ((ba == 2'b11) &amp;&amp; (Pc_b3 == 1'b1)))
             ----------------1----------------    ----------------2----------------    -----------------3----------------    -----------------4----------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1005
 SUB-EXPRESSION ((ba == 2'b0) &amp;&amp; (Pc_b0 == 1'b1))
                 ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1005
 SUB-EXPRESSION ((ba == 2'b1) &amp;&amp; (Pc_b1 == 1'b1))
                 ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1005
 SUB-EXPRESSION ((ba == 2'b10) &amp;&amp; (Pc_b2 == 1'b1))
                 ------1------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1005
 SUB-EXPRESSION ((ba == 2'b11) &amp;&amp; (Pc_b3 == 1'b1))
                 ------1------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1036
 EXPRESSION ((Auto_precharge[RW_interrupt_bank] == 1'b1) &amp;&amp; (Write_precharge[RW_interrupt_bank] == 1'b1))
             ---------------------1---------------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1061
 EXPRESSION ((Pre_Dout_Drive_Flag == 1'b1) || (Dout_Drive_Flag == 1'b1))
             --------------1--------------    ------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1064
 EXPRESSION ((Data_out_enable == 1'b1) &amp;&amp; ((&amp;dqm_save[1]) != 1'b1))
             ------------1------------    ------------2-----------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1075
 EXPRESSION (((ba == 2'b0) &amp;&amp; (Pc_b0 == 1'b1)) || ((ba == 2'b1) &amp;&amp; (Pc_b1 == 1'b1)) || ((ba == 2'b10) &amp;&amp; (Pc_b2 == 1'b1)) || ((ba == 2'b11) &amp;&amp; (Pc_b3 == 1'b1)))
             ----------------1----------------    ----------------2----------------    -----------------3----------------    -----------------4----------------
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1075
 SUB-EXPRESSION ((ba == 2'b0) &amp;&amp; (Pc_b0 == 1'b1))
                 ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1075
 SUB-EXPRESSION ((ba == 2'b1) &amp;&amp; (Pc_b1 == 1'b1))
                 ------1-----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1075
 SUB-EXPRESSION ((ba == 2'b10) &amp;&amp; (Pc_b2 == 1'b1))
                 ------1------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1075
 SUB-EXPRESSION ((ba == 2'b11) &amp;&amp; (Pc_b3 == 1'b1))
                 ------1------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1106
 EXPRESSION ((Auto_precharge[RW_interrupt_bank] == 1'b1) &amp;&amp; (Write_precharge[RW_interrupt_bank] == 1'b1))
             ---------------------1---------------------    ----------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1123
 EXPRESSION ((Auto_precharge[RW_interrupt_bank] == 1'b1) &amp;&amp; (Read_precharge[RW_interrupt_bank] == 1'b1))
             ---------------------1---------------------    ---------------------2---------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1153
 EXPRESSION ((Auto_precharge[0] == 1'b1) &amp;&amp; (Write_precharge[0] == 1'b1))
             -------------1-------------    --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1172
 EXPRESSION ((Auto_precharge[1] == 1'b1) &amp;&amp; (Write_precharge[1] == 1'b1))
             -------------1-------------    --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1191
 EXPRESSION ((Auto_precharge[2] == 1'b1) &amp;&amp; (Write_precharge[2] == 1'b1))
             -------------1-------------    --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1210
 EXPRESSION ((Auto_precharge[3] == 1'b1) &amp;&amp; (Write_precharge[3] == 1'b1))
             -------------1-------------    --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1235
 EXPRESSION ((Auto_precharge[0] == 1'b1) &amp;&amp; (Read_precharge[0] == 1'b1))
             -------------1-------------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1254
 EXPRESSION ((Auto_precharge[1] == 1'b1) &amp;&amp; (Read_precharge[1] == 1'b1))
             -------------1-------------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1273
 EXPRESSION ((Auto_precharge[2] == 1'b1) &amp;&amp; (Read_precharge[2] == 1'b1))
             -------------1-------------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1292
 EXPRESSION ((Auto_precharge[3] == 1'b1) &amp;&amp; (Read_precharge[3] == 1'b1))
             -------------1-------------    -------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       1384
 EXPRESSION ((bank_precharge[0] == bank) || (A10_precharge[0] == 1'b1))
             -------------1-------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod11.html" >IS42VM16400K</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">84</td>
<td class="rt">63</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">648</td>
<td class="rt">486</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">324</td>
<td class="rt">243</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">324</td>
<td class="rt">243</td>
<td class="rt">75.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">76</td>
<td class="rt">76</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">38</td>
<td class="rt">38</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Signals</td>
<td class="rt">74</td>
<td class="rt">53</td>
<td class="rt">71.62 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">572</td>
<td class="rt">410</td>
<td class="rt">71.68 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">286</td>
<td class="rt">205</td>
<td class="rt">71.68 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">286</td>
<td class="rt">205</td>
<td class="rt">71.68 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>dq[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INOUT</td>
</tr><tr>
<td>addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ba[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>cke</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rasb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>casb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>web</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dqm[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>dqm_reg0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dqm_reg1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>B0_row_addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>B1_row_addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>B2_row_addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>B3_row_addr[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Mode_reg[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Mode_reg[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Mode_reg[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Mode_reg[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>EMode_reg[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dq_reg[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dq_dqm[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Col_temp[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_counter[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_counter[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Act_b0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Act_b1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Act_b2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Act_b3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pc_b0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pc_b1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pc_b2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pc_b3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RW_interrupt_bank[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Data_in_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Data_out_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>bank[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Prev_bank[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Row[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Col[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Col_brst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Col_brst[7:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ccc[19:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CL[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CL[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BL[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BL[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RIW_violate</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Dout_Drive_Flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Pre_Dout_Drive_Flag</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Count_at_Read[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Count_at_Read[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Read_cmd_received</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Read_cmd_received_cke</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Write_cmd_received_cke</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>state_act_pwrdn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>state_pre_pwrdn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>state_dpdn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>state_self</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dpdn_check_start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Read_cmd_count[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Read_cmd_count[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Read_cmd_count_cke[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Read_cmd_count_cke[10:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Write_cmd_count_cke[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Write_cmd_count_cke[10:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cmp_count[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ckeZ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Sys_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Active_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Aref_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Sref_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Burst_term</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Deep_pwrdn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Mode_reg_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>EMode_reg_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Prech_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Read_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Write_enable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_4</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_8</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Burst_length_f</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cas_latency_1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cas_latency_2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Cas_latency_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Write_burst_mode</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dq_chk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_suspend_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>clk_suspend_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>act_pwrdn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>pch_pwrdn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_13">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_IS42VM16400K">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
