<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p345" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_345{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_345{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_345{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_345{left:215px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.56px;}
#t5_345{left:69px;bottom:996px;letter-spacing:-0.13px;}
#t6_345{left:101px;bottom:1003px;}
#t7_345{left:116px;bottom:996px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t8_345{left:352px;bottom:1003px;}
#t9_345{left:366px;bottom:996px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#ta_345{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#tb_345{left:69px;bottom:962px;letter-spacing:-0.15px;word-spacing:-1.06px;}
#tc_345{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_345{left:69px;bottom:923px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_345{left:69px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#tf_345{left:69px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_345{left:69px;bottom:865px;letter-spacing:-0.13px;}
#th_345{left:101px;bottom:871px;}
#ti_345{left:116px;bottom:865px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tj_345{left:365px;bottom:871px;}
#tk_345{left:379px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_345{left:69px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_345{left:69px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_345{left:69px;bottom:755px;letter-spacing:0.16px;}
#to_345{left:150px;bottom:755px;letter-spacing:0.19px;word-spacing:-0.02px;}
#tp_345{left:69px;bottom:730px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_345{left:69px;bottom:704px;}
#tr_345{left:95px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_345{left:69px;bottom:681px;}
#tt_345{left:95px;bottom:684px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_345{left:95px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tv_345{left:69px;bottom:641px;}
#tw_345{left:95px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_345{left:95px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_345{left:69px;bottom:601px;}
#tz_345{left:95px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t10_345{left:95px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_345{left:69px;bottom:562px;}
#t12_345{left:95px;bottom:565px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t13_345{left:95px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t14_345{left:69px;bottom:522px;}
#t15_345{left:95px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t16_345{left:69px;bottom:501px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t17_345{left:69px;bottom:484px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t18_345{left:69px;bottom:467px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t19_345{left:69px;bottom:409px;letter-spacing:0.14px;}
#t1a_345{left:151px;bottom:409px;letter-spacing:0.16px;}
#t1b_345{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_345{left:69px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_345{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1e_345{left:69px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t1f_345{left:69px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1g_345{left:69px;bottom:296px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_345{left:69px;bottom:279px;letter-spacing:-0.36px;}

.s1_345{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_345{font-size:24px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s3_345{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_345{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_345{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_345{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s7_345{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts345" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg345Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg345" style="-webkit-user-select: none;"><object width="935" height="1210" data="345/345.svg" type="image/svg+xml" id="pdf345" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_345" class="t s1_345">Vol. 1 </span><span id="t2_345" class="t s1_345">14-1 </span>
<span id="t3_345" class="t s2_345">CHAPTER 14 </span>
<span id="t4_345" class="t s2_345">PROGRAMMING WITH INTEL® AVX, FMA, AND INTEL® AVX2 </span>
<span id="t5_345" class="t s3_345">Intel </span>
<span id="t6_345" class="t s4_345">® </span>
<span id="t7_345" class="t s3_345">Advanced Vector Extensions (Intel </span>
<span id="t8_345" class="t s4_345">® </span>
<span id="t9_345" class="t s3_345">AVX) introduces 256-bit vector processing capability. The Intel AVX </span>
<span id="ta_345" class="t s3_345">instruction set extends 128-bit SIMD instruction sets by employing a new instruction encoding scheme via a vector </span>
<span id="tb_345" class="t s3_345">extension prefix (VEX). Intel AVX also offers several enhanced features beyond those available in prior generations </span>
<span id="tc_345" class="t s3_345">of 128-bit SIMD extensions. </span>
<span id="td_345" class="t s3_345">FMA (Fused Multiply Add) extensions enhances Intel AVX further in floating-point numeric computations. FMA </span>
<span id="te_345" class="t s3_345">provides high-throughput, arithmetic operations cover fused multiply-add, fused multiply-subtract, fused multiply </span>
<span id="tf_345" class="t s3_345">add/subtract interleave, signed-reversed multiply on fused multiply-add and multiply-subtract. </span>
<span id="tg_345" class="t s3_345">Intel </span>
<span id="th_345" class="t s4_345">® </span>
<span id="ti_345" class="t s3_345">Advanced Vector Extensions 2 (Intel </span>
<span id="tj_345" class="t s4_345">® </span>
<span id="tk_345" class="t s3_345">AVX2) provides 256-bit integer SIMD extensions that accelerate </span>
<span id="tl_345" class="t s3_345">computation across integer and floating-point domains using 256-bit vector registers. </span>
<span id="tm_345" class="t s3_345">This chapter summarizes the key features of Intel AVX, FMA, and Intel AVX2. </span>
<span id="tn_345" class="t s5_345">14.1 </span><span id="to_345" class="t s5_345">INTEL® AVX OVERVIEW </span>
<span id="tp_345" class="t s3_345">Intel AVX introduces the following architectural enhancements: </span>
<span id="tq_345" class="t s6_345">• </span><span id="tr_345" class="t s3_345">Support for 256-bit wide vectors with the YMM vector register set. </span>
<span id="ts_345" class="t s6_345">• </span><span id="tt_345" class="t s3_345">256-bit floating-point instruction set enhancement with up to 2X performance gain relative to 128-bit </span>
<span id="tu_345" class="t s3_345">Streaming SIMD extensions. </span>
<span id="tv_345" class="t s6_345">• </span><span id="tw_345" class="t s3_345">Enhancement of legacy 128-bit SIMD instruction extensions to support three-operand syntax and to simplify </span>
<span id="tx_345" class="t s3_345">compiler vectorization of high-level language expressions. </span>
<span id="ty_345" class="t s6_345">• </span><span id="tz_345" class="t s3_345">VEX prefix-encoded instruction syntax support for generalized three-operand syntax to improve instruction </span>
<span id="t10_345" class="t s3_345">programming flexibility and efficient encoding of new instruction extensions. </span>
<span id="t11_345" class="t s6_345">• </span><span id="t12_345" class="t s3_345">Most VEX-encoded 128-bit and 256-bit AVX instructions (with both load and computational operation </span>
<span id="t13_345" class="t s3_345">semantics) are not restricted to 16-byte or 32-byte memory alignment. </span>
<span id="t14_345" class="t s6_345">• </span><span id="t15_345" class="t s3_345">Support flexible deployment of 256-bit AVX code, 128-bit AVX code, legacy 128-bit code and scalar code. </span>
<span id="t16_345" class="t s3_345">With the exception of SIMD instructions operating on MMX registers, almost all legacy 128-bit SIMD instructions </span>
<span id="t17_345" class="t s3_345">have AVX equivalents that support three operand syntax. 256-bit AVX instructions employ three-operand syntax </span>
<span id="t18_345" class="t s3_345">and some with 4-operand syntax. </span>
<span id="t19_345" class="t s7_345">14.1.1 </span><span id="t1a_345" class="t s7_345">256-Bit Wide SIMD Register Support </span>
<span id="t1b_345" class="t s3_345">Intel AVX introduces support for 256-bit wide SIMD registers (YMM0-YMM7 in operating modes that are 32-bit or </span>
<span id="t1c_345" class="t s3_345">less, YMM0-YMM15 in 64-bit mode). The lower 128-bits of the YMM registers are aliased to the respective 128-bit </span>
<span id="t1d_345" class="t s3_345">XMM registers. </span>
<span id="t1e_345" class="t s3_345">Legacy SSE instructions (i.e., SIMD instructions operating on XMM state but not using the VEX prefix, also referred </span>
<span id="t1f_345" class="t s3_345">to non-VEX encoded SIMD instructions) will not access the upper bits beyond bit 128 of the YMM registers. AVX </span>
<span id="t1g_345" class="t s3_345">instructions with a VEX prefix and vector length of 128-bits zeroes the upper bits (above bit 128) of the YMM </span>
<span id="t1h_345" class="t s3_345">register. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
