# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v" \
"C:/Users/ago19/OneDrive - Politecnico di Milano/PROGETTO RETI/project_tb_2324.vhd" \

# Do not sort compile order
nosort
