$date
	Thu Apr 13 23:53:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_21_tb $end
$var wire 1 ! out $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ s $end
$scope module name $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
#20
0!
0$
1#
#30
1!
1$
#40
1!
0$
0#
1"
#50
0!
1$
#60
1!
0$
1#
#70
1$
#80
0!
0$
0#
0"
#90
1$
#100
0!
0$
1#
