<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTKCTL</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">CNTKCTL, Counter-timer Kernel Control register</h1><p>The CNTKCTL characteristics are:</p><h2>Purpose</h2>
        <p>Controls the generation of an event stream from the virtual counter, and access from EL0 modes to the physical counter, virtual counter, EL1 physical timers, and the virtual timer.</p>
      <h2>Configuration</h2><p>AArch32 System register CNTKCTL bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-cntkctl_el1.html">CNTKCTL_EL1[31:0]
            </a>.
          </p><p>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to CNTKCTL are <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Attributes</h2>
            <p>CNTKCTL is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The CNTKCTL bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14"><a href="#0_31">RES0</a></td><td class="lr" colspan="1"><a href="#EVNTIS_17">EVNTIS</a></td><td class="lr" colspan="7"><a href="#0_16">RES0</a></td><td class="lr" colspan="1"><a href="#PL0PTEN_9">PL0PTEN</a></td><td class="lr" colspan="1"><a href="#PL0VTEN_8">PL0VTEN</a></td><td class="lr" colspan="4"><a href="#EVNTI_7">EVNTI</a></td><td class="lr" colspan="1"><a href="#EVNTDIR_3">EVNTDIR</a></td><td class="lr" colspan="1"><a href="#EVNTEN_2">EVNTEN</a></td><td class="lr" colspan="1"><a href="#PL0VCTEN_1">PL0VCTEN</a></td><td class="lr" colspan="1"><a href="#PL0PCTEN_0">PL0PCTEN</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:18]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="EVNTIS_17">EVNTIS, bit [17]
              <div style="font-size:smaller;"><br />When ARMv8.6-ECV is implemented:
                </div></h4>
          
  <p>Controls the scale of the generation of the event stream.</p>

          <table class="valuetable"><tr><th>EVNTIS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>The CNTKCTL.EVNTI field applies to <a href="AArch32-cntvct.html">CNTVCT</a>[15:0].</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>The CNTKCTL.EVNTI field applies to <a href="AArch32-cntvct.html">CNTVCT</a>[23:8].</p>
</td></tr></table>
            
  <p>This control applies regardless of the value of the <a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a>.ECV bit.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_17"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="0_16">
                Bits [16:10]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="PL0PTEN_9">PL0PTEN, bit [9]
              </h4>
          
  <p>Traps PL0 accesses to the physical timer registers to Undefined mode.</p>

          <table class="valuetable"><tr><th>PL0PTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>PL0 accesses to the <a href="AArch32-cntp_ctl.html">CNTP_CTL</a>, <a href="AArch32-cntp_cval.html">CNTP_CVAL</a>, and <a href="AArch32-cntp_tval.html">CNTP_TVAL</a> registers are trapped to Undefined mode.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="PL0VTEN_8">PL0VTEN, bit [8]
              </h4>
          
  <p>Traps PL0 accesses to the virtual timer registers to Undefined mode.</p>

          <table class="valuetable"><tr><th>PL0VTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>PL0 accesses to the <a href="AArch32-cntv_ctl.html">CNTV_CTL</a>, <a href="AArch32-cntv_cval.html">CNTV_CVAL</a>, and <a href="AArch32-cntv_tval.html">CNTV_TVAL</a> registers are trapped to Undefined mode.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="EVNTI_7">EVNTI, bits [7:4]
                  </h4>
          
  <p>Selects which bit (0 to 15) of the counter register <a href="AArch32-cntvct.html">CNTVCT</a> is the trigger for the event stream generated from that counter, when that stream is enabled.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="EVNTDIR_3">EVNTDIR, bit [3]
              </h4>
          
  <p>Controls which transition of the counter register <a href="AArch32-cntvct.html">CNTVCT</a> trigger bit, defined by EVNTI, generates an event when the event stream is enabled:</p>

          <table class="valuetable"><tr><th>EVNTDIR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>A 0 to 1 transition of the trigger bit triggers an event.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>A 1 to 0 transition of the trigger bit triggers an event.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="EVNTEN_2">EVNTEN, bit [2]
              </h4>
          
  <p>Enables the generation of an event stream from the counter register <a href="AArch32-cntvct.html">CNTVCT</a>:</p>

          <table class="valuetable"><tr><th>EVNTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Disables the event stream.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Enables the event stream.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="PL0VCTEN_1">PL0VCTEN, bit [1]
              </h4>
          
  <p>Traps PL0 accesses to the frequency register and virtual counter register to Undefined mode.</p>

          <table class="valuetable"><tr><th>PL0VCTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>PL0 accesses to the <a href="AArch32-cntvct.html">CNTVCT</a> are trapped to Undefined mode.</p>
<p>PL0 accesses to the <a href="AArch32-cntfrq.html">CNTFRQ</a> register are trapped to Undefined mode, if <a href="AArch32-cntkctl.html">CNTKCTL</a>.PL0PCTEN is also 0.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="PL0PCTEN_0">PL0PCTEN, bit [0]
              </h4>
          
  <p>Traps PL0 accesses to the frequency register and physical counter register to Undefined mode.</p>

          <table class="valuetable"><tr><th>PL0PCTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>PL0 accesses to the <a href="AArch32-cntpct.html">CNTPCT</a> are trapped to Undefined mode.</p>
<p>PL0 accesses to the <a href="AArch32-cntfrq.html">CNTFRQ</a> register are trapped to Undefined mode, if <a href="AArch32-cntkctl.html">CNTKCTL</a>.PL0VCTEN is also 0.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the CNTKCTL</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1110</td><td>0b0001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    return CNTKCTL;
elsif PSTATE.EL == EL2 then
    return CNTKCTL;
elsif PSTATE.EL == EL3 then
    return CNTKCTL;
              </p><h4 class="assembler">MCR{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1110</td><td>0b0001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    CNTKCTL = R[t];
elsif PSTATE.EL == EL2 then
    CNTKCTL = R[t];
elsif PSTATE.EL == EL3 then
    CNTKCTL = R[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
