<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Scheduler.h source code [llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::mca::DefaultSchedulerStrategy,llvm::mca::Scheduler,llvm::mca::SchedulerStrategy "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/MCA/HardwareUnits/Scheduler.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>MCA</a>/<a href='./'>HardwareUnits</a>/<a href='Scheduler.h.html'>Scheduler.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===--------------------- Scheduler.h ------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>///</i></td></tr>
<tr><th id="10">10</th><td><i>/// A scheduler for Processor Resource Units and Processor Resource Groups.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_MCA_SCHEDULER_H">LLVM_MCA_SCHEDULER_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_MCA_SCHEDULER_H" data-ref="_M/LLVM_MCA_SCHEDULER_H">LLVM_MCA_SCHEDULER_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../MC/MCSchedule.h.html">"llvm/MC/MCSchedule.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="HardwareUnit.h.html">"llvm/MCA/HardwareUnits/HardwareUnit.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="LSUnit.h.html">"llvm/MCA/HardwareUnits/LSUnit.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="ResourceManager.h.html">"llvm/MCA/HardwareUnits/ResourceManager.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../Support.h.html">"llvm/MCA/Support.h"</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td><b>namespace</b> <span class="namespace">mca</span> {</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="type def" id="llvm::mca::SchedulerStrategy" title='llvm::mca::SchedulerStrategy' data-ref="llvm::mca::SchedulerStrategy" data-ref-filename="llvm..mca..SchedulerStrategy">SchedulerStrategy</dfn> {</td></tr>
<tr><th id="28">28</th><td><b>public</b>:</td></tr>
<tr><th id="29">29</th><td>  <dfn class="decl def fn" id="_ZN4llvm3mca17SchedulerStrategyC1Ev" title='llvm::mca::SchedulerStrategy::SchedulerStrategy' data-ref="_ZN4llvm3mca17SchedulerStrategyC1Ev" data-ref-filename="_ZN4llvm3mca17SchedulerStrategyC1Ev">SchedulerStrategy</dfn>() = <b>default</b>;</td></tr>
<tr><th id="30">30</th><td>  <b>virtual</b> <dfn class="virtual decl fn" id="_ZN4llvm3mca17SchedulerStrategyD1Ev" title='llvm::mca::SchedulerStrategy::~SchedulerStrategy' data-ref="_ZN4llvm3mca17SchedulerStrategyD1Ev" data-ref-filename="_ZN4llvm3mca17SchedulerStrategyD1Ev">~SchedulerStrategy</dfn>();</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <i class="doc">/// Returns true if Lhs should take priority over Rhs.</i></td></tr>
<tr><th id="33">33</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">  /// This method is used by class Scheduler to select the "best" ready</i></td></tr>
<tr><th id="35">35</th><td><i class="doc">  /// instruction to issue to the underlying pipelines.</i></td></tr>
<tr><th id="36">36</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm3mca17SchedulerStrategy7compareERKNS0_7InstRefES4_" title='llvm::mca::SchedulerStrategy::compare' data-ref="_ZNK4llvm3mca17SchedulerStrategy7compareERKNS0_7InstRefES4_" data-ref-filename="_ZNK4llvm3mca17SchedulerStrategy7compareERKNS0_7InstRefES4_">compare</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col9 decl" id="239Lhs" title='Lhs' data-type='const llvm::mca::InstRef &amp;' data-ref="239Lhs" data-ref-filename="239Lhs">Lhs</dfn>, <em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col0 decl" id="240Rhs" title='Rhs' data-type='const llvm::mca::InstRef &amp;' data-ref="240Rhs" data-ref-filename="240Rhs">Rhs</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="37">37</th><td>};</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// Default instruction selection strategy used by class Scheduler.</i></td></tr>
<tr><th id="40">40</th><td><b>class</b> <dfn class="type def" id="llvm::mca::DefaultSchedulerStrategy" title='llvm::mca::DefaultSchedulerStrategy' data-ref="llvm::mca::DefaultSchedulerStrategy" data-ref-filename="llvm..mca..DefaultSchedulerStrategy">DefaultSchedulerStrategy</dfn> : <b>public</b> <a class="type" href="#llvm::mca::SchedulerStrategy" title='llvm::mca::SchedulerStrategy' data-ref="llvm::mca::SchedulerStrategy" data-ref-filename="llvm..mca..SchedulerStrategy">SchedulerStrategy</a> {</td></tr>
<tr><th id="41">41</th><td>  <i class="doc">/// This method ranks instructions based on their age, and the number of known</i></td></tr>
<tr><th id="42">42</th><td><i class="doc">  /// users. The lower the rank value, the better.</i></td></tr>
<tr><th id="43">43</th><td>  <em>int</em> <dfn class="decl def fn" id="_ZNK4llvm3mca24DefaultSchedulerStrategy11computeRankERKNS0_7InstRefE" title='llvm::mca::DefaultSchedulerStrategy::computeRank' data-ref="_ZNK4llvm3mca24DefaultSchedulerStrategy11computeRankERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca24DefaultSchedulerStrategy11computeRankERKNS0_7InstRefE">computeRank</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col1 decl" id="241Lhs" title='Lhs' data-type='const llvm::mca::InstRef &amp;' data-ref="241Lhs" data-ref-filename="241Lhs">Lhs</dfn>) <em>const</em> {</td></tr>
<tr><th id="44">44</th><td>    <b>return</b> <a class="local col1 ref" href="#241Lhs" title='Lhs' data-ref="241Lhs" data-ref-filename="241Lhs">Lhs</a>.<a class="ref fn" href="../Instruction.h.html#_ZNK4llvm3mca7InstRef14getSourceIndexEv" title='llvm::mca::InstRef::getSourceIndex' data-ref="_ZNK4llvm3mca7InstRef14getSourceIndexEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getSourceIndexEv">getSourceIndex</a>() - <a class="local col1 ref" href="#241Lhs" title='Lhs' data-ref="241Lhs" data-ref-filename="241Lhs">Lhs</a>.<a class="ref fn" href="../Instruction.h.html#_ZNK4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZNK4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getInstructionEv">getInstruction</a>()-&gt;<a class="ref fn" href="../Instruction.h.html#_ZNK4llvm3mca15InstructionBase11getNumUsersEv" title='llvm::mca::InstructionBase::getNumUsers' data-ref="_ZNK4llvm3mca15InstructionBase11getNumUsersEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase11getNumUsersEv">getNumUsers</a>();</td></tr>
<tr><th id="45">45</th><td>  }</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>public</b>:</td></tr>
<tr><th id="48">48</th><td>  <dfn class="decl def fn" id="_ZN4llvm3mca24DefaultSchedulerStrategyC1Ev" title='llvm::mca::DefaultSchedulerStrategy::DefaultSchedulerStrategy' data-ref="_ZN4llvm3mca24DefaultSchedulerStrategyC1Ev" data-ref-filename="_ZN4llvm3mca24DefaultSchedulerStrategyC1Ev">DefaultSchedulerStrategy</dfn>() = <b>default</b>;</td></tr>
<tr><th id="49">49</th><td>  <b>virtual</b> <dfn class="virtual decl fn" id="_ZN4llvm3mca24DefaultSchedulerStrategyD1Ev" title='llvm::mca::DefaultSchedulerStrategy::~DefaultSchedulerStrategy' data-ref="_ZN4llvm3mca24DefaultSchedulerStrategyD1Ev" data-ref-filename="_ZN4llvm3mca24DefaultSchedulerStrategyD1Ev">~DefaultSchedulerStrategy</dfn>();</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_" title='llvm::mca::DefaultSchedulerStrategy::compare' data-ref="_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_" data-ref-filename="_ZNK4llvm3mca24DefaultSchedulerStrategy7compareERKNS0_7InstRefES4_">compare</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col2 decl" id="242Lhs" title='Lhs' data-type='const llvm::mca::InstRef &amp;' data-ref="242Lhs" data-ref-filename="242Lhs">Lhs</dfn>, <em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col3 decl" id="243Rhs" title='Rhs' data-type='const llvm::mca::InstRef &amp;' data-ref="243Rhs" data-ref-filename="243Rhs">Rhs</dfn>) <em>const</em> override {</td></tr>
<tr><th id="52">52</th><td>    <em>int</em> <dfn class="local col4 decl" id="244LhsRank" title='LhsRank' data-type='int' data-ref="244LhsRank" data-ref-filename="244LhsRank">LhsRank</dfn> = <a class="member fn" href="#_ZNK4llvm3mca24DefaultSchedulerStrategy11computeRankERKNS0_7InstRefE" title='llvm::mca::DefaultSchedulerStrategy::computeRank' data-ref="_ZNK4llvm3mca24DefaultSchedulerStrategy11computeRankERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca24DefaultSchedulerStrategy11computeRankERKNS0_7InstRefE">computeRank</a>(<a class="local col2 ref" href="#242Lhs" title='Lhs' data-ref="242Lhs" data-ref-filename="242Lhs">Lhs</a>);</td></tr>
<tr><th id="53">53</th><td>    <em>int</em> <dfn class="local col5 decl" id="245RhsRank" title='RhsRank' data-type='int' data-ref="245RhsRank" data-ref-filename="245RhsRank">RhsRank</dfn> = <a class="member fn" href="#_ZNK4llvm3mca24DefaultSchedulerStrategy11computeRankERKNS0_7InstRefE" title='llvm::mca::DefaultSchedulerStrategy::computeRank' data-ref="_ZNK4llvm3mca24DefaultSchedulerStrategy11computeRankERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca24DefaultSchedulerStrategy11computeRankERKNS0_7InstRefE">computeRank</a>(<a class="local col3 ref" href="#243Rhs" title='Rhs' data-ref="243Rhs" data-ref-filename="243Rhs">Rhs</a>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>    <i class="doc">/// Prioritize older instructions over younger instructions to minimize the</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">    /// pressure on the reorder buffer.</i></td></tr>
<tr><th id="57">57</th><td>    <b>if</b> (<a class="local col4 ref" href="#244LhsRank" title='LhsRank' data-ref="244LhsRank" data-ref-filename="244LhsRank">LhsRank</a> == <a class="local col5 ref" href="#245RhsRank" title='RhsRank' data-ref="245RhsRank" data-ref-filename="245RhsRank">RhsRank</a>)</td></tr>
<tr><th id="58">58</th><td>      <b>return</b> <a class="local col2 ref" href="#242Lhs" title='Lhs' data-ref="242Lhs" data-ref-filename="242Lhs">Lhs</a>.<a class="ref fn" href="../Instruction.h.html#_ZNK4llvm3mca7InstRef14getSourceIndexEv" title='llvm::mca::InstRef::getSourceIndex' data-ref="_ZNK4llvm3mca7InstRef14getSourceIndexEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getSourceIndexEv">getSourceIndex</a>() &lt; <a class="local col3 ref" href="#243Rhs" title='Rhs' data-ref="243Rhs" data-ref-filename="243Rhs">Rhs</a>.<a class="ref fn" href="../Instruction.h.html#_ZNK4llvm3mca7InstRef14getSourceIndexEv" title='llvm::mca::InstRef::getSourceIndex' data-ref="_ZNK4llvm3mca7InstRef14getSourceIndexEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getSourceIndexEv">getSourceIndex</a>();</td></tr>
<tr><th id="59">59</th><td>    <b>return</b> <a class="local col4 ref" href="#244LhsRank" title='LhsRank' data-ref="244LhsRank" data-ref-filename="244LhsRank">LhsRank</a> &lt; <a class="local col5 ref" href="#245RhsRank" title='RhsRank' data-ref="245RhsRank" data-ref-filename="245RhsRank">RhsRank</a>;</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td>};</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// Class Scheduler is responsible for issuing instructions to pipeline</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// resources.</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">///</i></td></tr>
<tr><th id="66">66</th><td><i class="doc">/// Internally, it delegates to a ResourceManager the management of processor</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">/// resources. This class is also responsible for tracking the progress of</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">/// instructions from the dispatch stage, until the write-back stage.</i></td></tr>
<tr><th id="69">69</th><td><i class="doc">///</i></td></tr>
<tr><th id="70">70</th><td><b>class</b> <dfn class="type def" id="llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</dfn> : <b>public</b> <a class="type" href="HardwareUnit.h.html#llvm::mca::HardwareUnit" title='llvm::mca::HardwareUnit' data-ref="llvm::mca::HardwareUnit" data-ref-filename="llvm..mca..HardwareUnit">HardwareUnit</a> {</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="LSUnit.h.html#llvm::mca::LSUnitBase" title='llvm::mca::LSUnitBase' data-ref="llvm::mca::LSUnitBase" data-ref-filename="llvm..mca..LSUnitBase">LSUnitBase</a> &amp;<dfn class="decl field" id="llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</dfn>;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <i>// Instruction selection strategy for this Scheduler.</i></td></tr>
<tr><th id="74">74</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="#llvm::mca::SchedulerStrategy" title='llvm::mca::SchedulerStrategy' data-ref="llvm::mca::SchedulerStrategy" data-ref-filename="llvm..mca..SchedulerStrategy">SchedulerStrategy</a>&gt; <dfn class="decl field" id="llvm::mca::Scheduler::Strategy" title='llvm::mca::Scheduler::Strategy' data-ref="llvm::mca::Scheduler::Strategy" data-ref-filename="llvm..mca..Scheduler..Strategy">Strategy</dfn>;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i>// Hardware resources that are managed by this scheduler.</i></td></tr>
<tr><th id="77">77</th><td>  <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="ResourceManager.h.html#llvm::mca::ResourceManager" title='llvm::mca::ResourceManager' data-ref="llvm::mca::ResourceManager" data-ref-filename="llvm..mca..ResourceManager">ResourceManager</a>&gt; <dfn class="decl field" id="llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</dfn>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i>// Instructions dispatched to the Scheduler are internally classified based on</i></td></tr>
<tr><th id="80">80</th><td><i>  // the instruction stage (see Instruction::InstrStage).</i></td></tr>
<tr><th id="81">81</th><td><i>  //</i></td></tr>
<tr><th id="82">82</th><td><i>  // An Instruction dispatched to the Scheduler is added to the WaitSet if not</i></td></tr>
<tr><th id="83">83</th><td><i>  // all its register operands are available, and at least one latency is</i></td></tr>
<tr><th id="84">84</th><td><i>  // unknown.  By construction, the WaitSet only contains instructions that are</i></td></tr>
<tr><th id="85">85</th><td><i>  // in the IS_DISPATCHED stage.</i></td></tr>
<tr><th id="86">86</th><td><i>  //</i></td></tr>
<tr><th id="87">87</th><td><i>  // An Instruction transitions from the WaitSet to the PendingSet if the</i></td></tr>
<tr><th id="88">88</th><td><i>  // instruction is not ready yet, but the latency of every register read is</i></td></tr>
<tr><th id="89">89</th><td><i>  // known.  Instructions in the PendingSet can only be in the IS_PENDING or</i></td></tr>
<tr><th id="90">90</th><td><i>  // IS_READY stage.  Only IS_READY instructions that are waiting on memory</i></td></tr>
<tr><th id="91">91</th><td><i>  // dependencies can be added to the PendingSet.</i></td></tr>
<tr><th id="92">92</th><td><i>  //</i></td></tr>
<tr><th id="93">93</th><td><i>  // Instructions in the PendingSet are immediately dominated only by</i></td></tr>
<tr><th id="94">94</th><td><i>  // instructions that have already been issued to the underlying pipelines.  In</i></td></tr>
<tr><th id="95">95</th><td><i>  // the presence of bottlenecks caused by data dependencies, the PendingSet can</i></td></tr>
<tr><th id="96">96</th><td><i>  // be inspected to identify problematic data dependencies between</i></td></tr>
<tr><th id="97">97</th><td><i>  // instructions.</i></td></tr>
<tr><th id="98">98</th><td><i>  //</i></td></tr>
<tr><th id="99">99</th><td><i>  // An instruction is moved to the ReadySet when all register operands become</i></td></tr>
<tr><th id="100">100</th><td><i>  // available, and all memory dependencies are met.  Instructions that are</i></td></tr>
<tr><th id="101">101</th><td><i>  // moved from the PendingSet to the ReadySet must transition to the 'IS_READY'</i></td></tr>
<tr><th id="102">102</th><td><i>  // stage.</i></td></tr>
<tr><th id="103">103</th><td><i>  //</i></td></tr>
<tr><th id="104">104</th><td><i>  // On every cycle, the Scheduler checks if it can promote instructions from the</i></td></tr>
<tr><th id="105">105</th><td><i>  // PendingSet to the ReadySet.</i></td></tr>
<tr><th id="106">106</th><td><i>  //</i></td></tr>
<tr><th id="107">107</th><td><i>  // An Instruction is moved from the ReadySet to the `IssuedSet` when it starts</i></td></tr>
<tr><th id="108">108</th><td><i>  // exection. This event also causes an instruction state transition (i.e. from</i></td></tr>
<tr><th id="109">109</th><td><i>  // state IS_READY, to state IS_EXECUTING). An Instruction leaves the IssuedSet</i></td></tr>
<tr><th id="110">110</th><td><i>  // only when it reaches the write-back stage.</i></td></tr>
<tr><th id="111">111</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; <dfn class="decl field" id="llvm::mca::Scheduler::WaitSet" title='llvm::mca::Scheduler::WaitSet' data-ref="llvm::mca::Scheduler::WaitSet" data-ref-filename="llvm..mca..Scheduler..WaitSet">WaitSet</dfn>;</td></tr>
<tr><th id="112">112</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; <dfn class="decl field" id="llvm::mca::Scheduler::PendingSet" title='llvm::mca::Scheduler::PendingSet' data-ref="llvm::mca::Scheduler::PendingSet" data-ref-filename="llvm..mca..Scheduler..PendingSet">PendingSet</dfn>;</td></tr>
<tr><th id="113">113</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; <dfn class="decl field" id="llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</dfn>;</td></tr>
<tr><th id="114">114</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; <dfn class="decl field" id="llvm::mca::Scheduler::IssuedSet" title='llvm::mca::Scheduler::IssuedSet' data-ref="llvm::mca::Scheduler::IssuedSet" data-ref-filename="llvm..mca..Scheduler..IssuedSet">IssuedSet</dfn>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i>// A mask of busy resource units. It defaults to the empty set (i.e. a zero</i></td></tr>
<tr><th id="117">117</th><td><i>  // mask), and it is cleared at the beginning of every cycle.</i></td></tr>
<tr><th id="118">118</th><td><i>  // It is updated every time the scheduler fails to issue an instruction from</i></td></tr>
<tr><th id="119">119</th><td><i>  // the ready set due to unavailable pipeline resources.</i></td></tr>
<tr><th id="120">120</th><td><i>  // Each bit of the mask represents an unavailable resource.</i></td></tr>
<tr><th id="121">121</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="llvm::mca::Scheduler::BusyResourceUnits" title='llvm::mca::Scheduler::BusyResourceUnits' data-ref="llvm::mca::Scheduler::BusyResourceUnits" data-ref-filename="llvm..mca..Scheduler..BusyResourceUnits">BusyResourceUnits</dfn>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i>// Counts the number of instructions in the pending set that were dispatched</i></td></tr>
<tr><th id="124">124</th><td><i>  // during this cycle.</i></td></tr>
<tr><th id="125">125</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::mca::Scheduler::NumDispatchedToThePendingSet" title='llvm::mca::Scheduler::NumDispatchedToThePendingSet' data-ref="llvm::mca::Scheduler::NumDispatchedToThePendingSet" data-ref-filename="llvm..mca..Scheduler..NumDispatchedToThePendingSet">NumDispatchedToThePendingSet</dfn>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i>// True if the previous pipeline Stage was unable to dispatch a full group of</i></td></tr>
<tr><th id="128">128</th><td><i>  // opcodes because scheduler buffers (or LS queues) were unavailable.</i></td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::mca::Scheduler::HadTokenStall" title='llvm::mca::Scheduler::HadTokenStall' data-ref="llvm::mca::Scheduler::HadTokenStall" data-ref-filename="llvm..mca..Scheduler..HadTokenStall">HadTokenStall</dfn>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i class="doc">/// Verify the given selection strategy and set the Strategy member</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  /// accordingly.  If no strategy is provided, the DefaultSchedulerStrategy is</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">  /// used.</i></td></tr>
<tr><th id="134">134</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE" title='llvm::mca::Scheduler::initializeStrategy' data-ref="_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE" data-ref-filename="_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE">initializeStrategy</dfn>(<span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="#llvm::mca::SchedulerStrategy" title='llvm::mca::SchedulerStrategy' data-ref="llvm::mca::SchedulerStrategy" data-ref-filename="llvm..mca..SchedulerStrategy">SchedulerStrategy</a>&gt; <dfn class="local col6 decl" id="246S" title='S' data-type='std::unique_ptr&lt;SchedulerStrategy&gt;' data-ref="246S" data-ref-filename="246S">S</dfn>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <i class="doc">/// Issue an instruction without updating the ready queue.</i></td></tr>
<tr><th id="137">137</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE" title='llvm::mca::Scheduler::issueInstructionImpl' data-ref="_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE" data-ref-filename="_ZN4llvm3mca9Scheduler20issueInstructionImplERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEE">issueInstructionImpl</dfn>(</td></tr>
<tr><th id="138">138</th><td>      <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col7 decl" id="247IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="247IR" data-ref-filename="247IR">IR</dfn>,</td></tr>
<tr><th id="139">139</th><td>      <a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="ResourceManager.h.html#llvm::mca::ResourceRef" title='llvm::mca::ResourceRef' data-type='std::pair&lt;uint64_t, uint64_t&gt;' data-ref="llvm::mca::ResourceRef" data-ref-filename="llvm..mca..ResourceRef">ResourceRef</a>, <a class="type" href="../Support.h.html#llvm::mca::ResourceCycles" title='llvm::mca::ResourceCycles' data-ref="llvm::mca::ResourceCycles" data-ref-filename="llvm..mca..ResourceCycles">ResourceCycles</a>&gt;&gt; &amp;<dfn class="local col8 decl" id="248Pipes" title='Pipes' data-type='SmallVectorImpl&lt;std::pair&lt;ResourceRef, ResourceCycles&gt; &gt; &amp;' data-ref="248Pipes" data-ref-filename="248Pipes">Pipes</dfn>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <i>// Identify instructions that have finished executing, and remove them from</i></td></tr>
<tr><th id="142">142</th><td><i>  // the IssuedSet. References to executed instructions are added to input</i></td></tr>
<tr><th id="143">143</th><td><i>  // vector 'Executed'.</i></td></tr>
<tr><th id="144">144</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::updateIssuedSet' data-ref="_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler15updateIssuedSetERNS_15SmallVectorImplINS0_7InstRefEEE">updateIssuedSet</dfn>(<a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col9 decl" id="249Executed" title='Executed' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="249Executed" data-ref-filename="249Executed">Executed</dfn>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i>// Try to promote instructions from the PendingSet to the ReadySet.</i></td></tr>
<tr><th id="147">147</th><td><i>  // Add promoted instructions to the 'Ready' vector in input.</i></td></tr>
<tr><th id="148">148</th><td><i>  // Returns true if at least one instruction was promoted.</i></td></tr>
<tr><th id="149">149</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::promoteToReadySet' data-ref="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler17promoteToReadySetERNS_15SmallVectorImplINS0_7InstRefEEE">promoteToReadySet</dfn>(<a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col0 decl" id="250Ready" title='Ready' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="250Ready" data-ref-filename="250Ready">Ready</dfn>);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i>// Try to promote instructions from the WaitSet to the PendingSet.</i></td></tr>
<tr><th id="152">152</th><td><i>  // Add promoted instructions to the 'Pending' vector in input.</i></td></tr>
<tr><th id="153">153</th><td><i>  // Returns true if at least one instruction was promoted.</i></td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::promoteToPendingSet' data-ref="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler19promoteToPendingSetERNS_15SmallVectorImplINS0_7InstRefEEE">promoteToPendingSet</dfn>(<a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col1 decl" id="251Pending" title='Pending' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="251Pending" data-ref-filename="251Pending">Pending</dfn>);</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><b>public</b>:</td></tr>
<tr><th id="157">157</th><td>  <dfn class="decl def fn" id="_ZN4llvm3mca9SchedulerC1ERKNS_12MCSchedModelERNS0_10LSUnitBaseE" title='llvm::mca::Scheduler::Scheduler' data-ref="_ZN4llvm3mca9SchedulerC1ERKNS_12MCSchedModelERNS0_10LSUnitBaseE" data-ref-filename="_ZN4llvm3mca9SchedulerC1ERKNS_12MCSchedModelERNS0_10LSUnitBaseE">Scheduler</dfn>(<em>const</em> <a class="type" href="../../MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel" data-ref-filename="llvm..MCSchedModel">MCSchedModel</a> &amp;<dfn class="local col2 decl" id="252Model" title='Model' data-type='const llvm::MCSchedModel &amp;' data-ref="252Model" data-ref-filename="252Model">Model</dfn>, <a class="type" href="LSUnit.h.html#llvm::mca::LSUnitBase" title='llvm::mca::LSUnitBase' data-ref="llvm::mca::LSUnitBase" data-ref-filename="llvm..mca..LSUnitBase">LSUnitBase</a> &amp;<dfn class="local col3 decl" id="253Lsu" title='Lsu' data-type='llvm::mca::LSUnitBase &amp;' data-ref="253Lsu" data-ref-filename="253Lsu">Lsu</dfn>)</td></tr>
<tr><th id="158">158</th><td>      : <a class="type" href="#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a><a class="ref fn" href="#_ZN4llvm3mca9SchedulerC1ERKNS_12MCSchedModelERNS0_10LSUnitBaseESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS8_EE" title='llvm::mca::Scheduler::Scheduler' data-ref="_ZN4llvm3mca9SchedulerC1ERKNS_12MCSchedModelERNS0_10LSUnitBaseESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS8_EE" data-ref-filename="_ZN4llvm3mca9SchedulerC1ERKNS_12MCSchedModelERNS0_10LSUnitBaseESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS8_EE">(</a><a class="local col2 ref" href="#252Model" title='Model' data-ref="252Model" data-ref-filename="252Model">Model</a>, <a class="local col3 ref" href="#253Lsu" title='Lsu' data-ref="253Lsu" data-ref-filename="253Lsu">Lsu</a>, <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EDn" data-ref-filename="_ZNSt10unique_ptrC1EDn"></span><b>nullptr</b>) {}</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <dfn class="decl def fn" id="_ZN4llvm3mca9SchedulerC1ERKNS_12MCSchedModelERNS0_10LSUnitBaseESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS8_EE" title='llvm::mca::Scheduler::Scheduler' data-ref="_ZN4llvm3mca9SchedulerC1ERKNS_12MCSchedModelERNS0_10LSUnitBaseESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS8_EE" data-ref-filename="_ZN4llvm3mca9SchedulerC1ERKNS_12MCSchedModelERNS0_10LSUnitBaseESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS8_EE">Scheduler</dfn>(<em>const</em> <a class="type" href="../../MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel" data-ref-filename="llvm..MCSchedModel">MCSchedModel</a> &amp;<dfn class="local col4 decl" id="254Model" title='Model' data-type='const llvm::MCSchedModel &amp;' data-ref="254Model" data-ref-filename="254Model">Model</dfn>, <a class="type" href="LSUnit.h.html#llvm::mca::LSUnitBase" title='llvm::mca::LSUnitBase' data-ref="llvm::mca::LSUnitBase" data-ref-filename="llvm..mca..LSUnitBase">LSUnitBase</a> &amp;<dfn class="local col5 decl" id="255Lsu" title='Lsu' data-type='llvm::mca::LSUnitBase &amp;' data-ref="255Lsu" data-ref-filename="255Lsu">Lsu</dfn>,</td></tr>
<tr><th id="161">161</th><td>            <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="#llvm::mca::SchedulerStrategy" title='llvm::mca::SchedulerStrategy' data-ref="llvm::mca::SchedulerStrategy" data-ref-filename="llvm..mca..SchedulerStrategy">SchedulerStrategy</a>&gt; <dfn class="local col6 decl" id="256SelectStrategy" title='SelectStrategy' data-type='std::unique_ptr&lt;SchedulerStrategy&gt;' data-ref="256SelectStrategy" data-ref-filename="256SelectStrategy">SelectStrategy</dfn>)</td></tr>
<tr><th id="162">162</th><td>      : <a class="type" href="#llvm::mca::Scheduler" title='llvm::mca::Scheduler' data-ref="llvm::mca::Scheduler" data-ref-filename="llvm..mca..Scheduler">Scheduler</a><a class="ref fn" href="#_ZN4llvm3mca9SchedulerC1ESt10unique_ptrINS0_15ResourceManagerESt14default_deleteIS3_EERNS0_10LSUnitBaseES2_INS0_17SchedulerStrategyES4_IS9_EE" title='llvm::mca::Scheduler::Scheduler' data-ref="_ZN4llvm3mca9SchedulerC1ESt10unique_ptrINS0_15ResourceManagerESt14default_deleteIS3_EERNS0_10LSUnitBaseES2_INS0_17SchedulerStrategyES4_IS9_EE" data-ref-filename="_ZN4llvm3mca9SchedulerC1ESt10unique_ptrINS0_15ResourceManagerESt14default_deleteIS3_EERNS0_10LSUnitBaseES2_INS0_17SchedulerStrategyES4_IS9_EE">(</a><span class="namespace">std::</span><span class='ref fn' title='std::make_unique' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="type" href="ResourceManager.h.html#llvm::mca::ResourceManager" title='llvm::mca::ResourceManager' data-ref="llvm::mca::ResourceManager" data-ref-filename="llvm..mca..ResourceManager">ResourceManager</a>&gt;(<a class="local col4 ref" href="#254Model" title='Model' data-ref="254Model" data-ref-filename="254Model">Model</a>), <a class="local col5 ref" href="#255Lsu" title='Lsu' data-ref="255Lsu" data-ref-filename="255Lsu">Lsu</a>,</td></tr>
<tr><th id="163">163</th><td>                  <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col6 ref" href="#256SelectStrategy" title='SelectStrategy' data-ref="256SelectStrategy" data-ref-filename="256SelectStrategy">SelectStrategy</a></span>)) {}</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <dfn class="decl def fn" id="_ZN4llvm3mca9SchedulerC1ESt10unique_ptrINS0_15ResourceManagerESt14default_deleteIS3_EERNS0_10LSUnitBaseES2_INS0_17SchedulerStrategyES4_IS9_EE" title='llvm::mca::Scheduler::Scheduler' data-ref="_ZN4llvm3mca9SchedulerC1ESt10unique_ptrINS0_15ResourceManagerESt14default_deleteIS3_EERNS0_10LSUnitBaseES2_INS0_17SchedulerStrategyES4_IS9_EE" data-ref-filename="_ZN4llvm3mca9SchedulerC1ESt10unique_ptrINS0_15ResourceManagerESt14default_deleteIS3_EERNS0_10LSUnitBaseES2_INS0_17SchedulerStrategyES4_IS9_EE">Scheduler</dfn>(<span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="ResourceManager.h.html#llvm::mca::ResourceManager" title='llvm::mca::ResourceManager' data-ref="llvm::mca::ResourceManager" data-ref-filename="llvm..mca..ResourceManager">ResourceManager</a>&gt; <dfn class="local col7 decl" id="257RM" title='RM' data-type='std::unique_ptr&lt;ResourceManager&gt;' data-ref="257RM" data-ref-filename="257RM">RM</dfn>, <a class="type" href="LSUnit.h.html#llvm::mca::LSUnitBase" title='llvm::mca::LSUnitBase' data-ref="llvm::mca::LSUnitBase" data-ref-filename="llvm..mca..LSUnitBase">LSUnitBase</a> &amp;<dfn class="local col8 decl" id="258Lsu" title='Lsu' data-type='llvm::mca::LSUnitBase &amp;' data-ref="258Lsu" data-ref-filename="258Lsu">Lsu</dfn>,</td></tr>
<tr><th id="166">166</th><td>            <span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="#llvm::mca::SchedulerStrategy" title='llvm::mca::SchedulerStrategy' data-ref="llvm::mca::SchedulerStrategy" data-ref-filename="llvm..mca..SchedulerStrategy">SchedulerStrategy</a>&gt; <dfn class="local col9 decl" id="259SelectStrategy" title='SelectStrategy' data-type='std::unique_ptr&lt;SchedulerStrategy&gt;' data-ref="259SelectStrategy" data-ref-filename="259SelectStrategy">SelectStrategy</dfn>)</td></tr>
<tr><th id="167">167</th><td>      : <a class="member field" href="#llvm::mca::Scheduler::LSU" title='llvm::mca::Scheduler::LSU' data-ref="llvm::mca::Scheduler::LSU" data-ref-filename="llvm..mca..Scheduler..LSU">LSU</a>(<a class="local col8 ref" href="#258Lsu" title='Lsu' data-ref="258Lsu" data-ref-filename="258Lsu">Lsu</a>), <a class="member field" href="#llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</a><span class='ref fn' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E">(</span><span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col7 ref" href="#257RM" title='RM' data-ref="257RM" data-ref-filename="257RM">RM</a></span>)), <a class="member field" href="#llvm::mca::Scheduler::BusyResourceUnits" title='llvm::mca::Scheduler::BusyResourceUnits' data-ref="llvm::mca::Scheduler::BusyResourceUnits" data-ref-filename="llvm..mca..Scheduler..BusyResourceUnits">BusyResourceUnits</a>(<var>0</var>),</td></tr>
<tr><th id="168">168</th><td>        <a class="member field" href="#llvm::mca::Scheduler::NumDispatchedToThePendingSet" title='llvm::mca::Scheduler::NumDispatchedToThePendingSet' data-ref="llvm::mca::Scheduler::NumDispatchedToThePendingSet" data-ref-filename="llvm..mca..Scheduler..NumDispatchedToThePendingSet">NumDispatchedToThePendingSet</a>(<var>0</var>), <a class="member field" href="#llvm::mca::Scheduler::HadTokenStall" title='llvm::mca::Scheduler::HadTokenStall' data-ref="llvm::mca::Scheduler::HadTokenStall" data-ref-filename="llvm..mca..Scheduler..HadTokenStall">HadTokenStall</a>(<b>false</b>) {</td></tr>
<tr><th id="169">169</th><td>    <a class="member fn" href="#_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE" title='llvm::mca::Scheduler::initializeStrategy' data-ref="_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE" data-ref-filename="_ZN4llvm3mca9Scheduler18initializeStrategyESt10unique_ptrINS0_17SchedulerStrategyESt14default_deleteIS3_EE">initializeStrategy</a>(<span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col9 ref" href="#259SelectStrategy" title='SelectStrategy' data-ref="259SelectStrategy" data-ref-filename="259SelectStrategy">SelectStrategy</a></span>));</td></tr>
<tr><th id="170">170</th><td>  }</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <i>// Stalls generated by the scheduler.</i></td></tr>
<tr><th id="173">173</th><td>  <b>enum</b> <dfn class="type def" id="llvm::mca::Scheduler::Status" title='llvm::mca::Scheduler::Status' data-ref="llvm::mca::Scheduler::Status" data-ref-filename="llvm..mca..Scheduler..Status">Status</dfn> {</td></tr>
<tr><th id="174">174</th><td>    <dfn class="enum" id="llvm::mca::Scheduler::SC_AVAILABLE" title='llvm::mca::Scheduler::SC_AVAILABLE' data-ref="llvm::mca::Scheduler::SC_AVAILABLE" data-ref-filename="llvm..mca..Scheduler..SC_AVAILABLE">SC_AVAILABLE</dfn>,</td></tr>
<tr><th id="175">175</th><td>    <dfn class="enum" id="llvm::mca::Scheduler::SC_LOAD_QUEUE_FULL" title='llvm::mca::Scheduler::SC_LOAD_QUEUE_FULL' data-ref="llvm::mca::Scheduler::SC_LOAD_QUEUE_FULL" data-ref-filename="llvm..mca..Scheduler..SC_LOAD_QUEUE_FULL">SC_LOAD_QUEUE_FULL</dfn>,</td></tr>
<tr><th id="176">176</th><td>    <dfn class="enum" id="llvm::mca::Scheduler::SC_STORE_QUEUE_FULL" title='llvm::mca::Scheduler::SC_STORE_QUEUE_FULL' data-ref="llvm::mca::Scheduler::SC_STORE_QUEUE_FULL" data-ref-filename="llvm..mca..Scheduler..SC_STORE_QUEUE_FULL">SC_STORE_QUEUE_FULL</dfn>,</td></tr>
<tr><th id="177">177</th><td>    <dfn class="enum" id="llvm::mca::Scheduler::SC_BUFFERS_FULL" title='llvm::mca::Scheduler::SC_BUFFERS_FULL' data-ref="llvm::mca::Scheduler::SC_BUFFERS_FULL" data-ref-filename="llvm..mca..Scheduler..SC_BUFFERS_FULL">SC_BUFFERS_FULL</dfn>,</td></tr>
<tr><th id="178">178</th><td>    <dfn class="enum" id="llvm::mca::Scheduler::SC_DISPATCH_GROUP_STALL" title='llvm::mca::Scheduler::SC_DISPATCH_GROUP_STALL' data-ref="llvm::mca::Scheduler::SC_DISPATCH_GROUP_STALL" data-ref-filename="llvm..mca..Scheduler..SC_DISPATCH_GROUP_STALL">SC_DISPATCH_GROUP_STALL</dfn>,</td></tr>
<tr><th id="179">179</th><td>  };</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i class="doc">/// Check if the instruction in 'IR' can be dispatched during this cycle.</i></td></tr>
<tr><th id="182">182</th><td><i class="doc">  /// Return SC_AVAILABLE if both scheduler and LS resources are available.</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">  /// This method is also responsible for setting field HadTokenStall if</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// IR cannot be dispatched to the Scheduler due to unavailable resources.</i></td></tr>
<tr><th id="186">186</th><td>  <a class="type" href="#llvm::mca::Scheduler::Status" title='llvm::mca::Scheduler::Status' data-ref="llvm::mca::Scheduler::Status" data-ref-filename="llvm..mca..Scheduler..Status">Status</a> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE" title='llvm::mca::Scheduler::isAvailable' data-ref="_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca9Scheduler11isAvailableERKNS0_7InstRefE">isAvailable</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col0 decl" id="260IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="260IR" data-ref-filename="260IR">IR</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>  <i class="doc">/// Reserves buffer and LSUnit queue resources that are necessary to issue</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">  /// this instruction.</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">  /// Returns true if instruction IR is ready to be issued to the underlying</i></td></tr>
<tr><th id="192">192</th><td><i class="doc">  /// pipelines. Note that this operation cannot fail; it assumes that a</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">  /// previous call to method `isAvailable(IR)` returned `SC_AVAILABLE`.</i></td></tr>
<tr><th id="194">194</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="195">195</th><td><i class="doc">  /// If IR is a memory operation, then the Scheduler queries the LS unit to</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">  /// obtain a LS token. An LS token is used internally to track memory</i></td></tr>
<tr><th id="197">197</th><td><i class="doc">  /// dependencies.</i></td></tr>
<tr><th id="198">198</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE" title='llvm::mca::Scheduler::dispatch' data-ref="_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca9Scheduler8dispatchERNS0_7InstRefE">dispatch</dfn>(<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col1 decl" id="261IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="261IR" data-ref-filename="261IR">IR</dfn>);</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i class="doc">/// Issue an instruction and populates a vector of used pipeline resources,</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  /// and a vector of instructions that transitioned to the ready state as a</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">  /// result of this event.</i></td></tr>
<tr><th id="203">203</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_" title='llvm::mca::Scheduler::issueInstruction' data-ref="_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_" data-ref-filename="_ZN4llvm3mca9Scheduler16issueInstructionERNS0_7InstRefERNS_15SmallVectorImplISt4pairIS5_ImmENS0_14ResourceCyclesEEEERNS4_IS2_EESC_">issueInstruction</dfn>(</td></tr>
<tr><th id="204">204</th><td>      <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col2 decl" id="262IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="262IR" data-ref-filename="262IR">IR</dfn>,</td></tr>
<tr><th id="205">205</th><td>      <a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="ResourceManager.h.html#llvm::mca::ResourceRef" title='llvm::mca::ResourceRef' data-type='std::pair&lt;uint64_t, uint64_t&gt;' data-ref="llvm::mca::ResourceRef" data-ref-filename="llvm..mca..ResourceRef">ResourceRef</a>, <a class="type" href="../Support.h.html#llvm::mca::ResourceCycles" title='llvm::mca::ResourceCycles' data-ref="llvm::mca::ResourceCycles" data-ref-filename="llvm..mca..ResourceCycles">ResourceCycles</a>&gt;&gt; &amp;<dfn class="local col3 decl" id="263Used" title='Used' data-type='SmallVectorImpl&lt;std::pair&lt;ResourceRef, ResourceCycles&gt; &gt; &amp;' data-ref="263Used" data-ref-filename="263Used">Used</dfn>,</td></tr>
<tr><th id="206">206</th><td>      <a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col4 decl" id="264Pending" title='Pending' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="264Pending" data-ref-filename="264Pending">Pending</dfn>,</td></tr>
<tr><th id="207">207</th><td>      <a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col5 decl" id="265Ready" title='Ready' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="265Ready" data-ref-filename="265Ready">Ready</dfn>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <i class="doc">/// Returns true if IR has to be issued immediately, or if IR is a zero</i></td></tr>
<tr><th id="210">210</th><td><i class="doc">  /// latency instruction.</i></td></tr>
<tr><th id="211">211</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE" title='llvm::mca::Scheduler::mustIssueImmediately' data-ref="_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca9Scheduler20mustIssueImmediatelyERKNS0_7InstRefE">mustIssueImmediately</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col6 decl" id="266IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="266IR" data-ref-filename="266IR">IR</dfn>) <em>const</em>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i class="doc">/// This routine notifies the Scheduler that a new cycle just started.</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">  /// It notifies the underlying ResourceManager that a new cycle just started.</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">  /// Vector `Freed` is populated with resourceRef related to resources that</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">  /// have changed in state, and that are now available to new instructions.</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  /// Instructions executed are added to vector Executed, while vector Ready is</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// populated with instructions that have become ready in this new cycle.</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">  /// Vector Pending is popluated by instructions that have transitioned through</i></td></tr>
<tr><th id="221">221</th><td><i class="doc">  /// the pending stat during this cycle. The Pending and Ready sets may not be</i></td></tr>
<tr><th id="222">222</th><td><i class="doc">  /// disjoint. An instruction is allowed to transition from the WAIT state to</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">  /// the READY state (going through the PENDING state) within a single cycle.</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  /// That means, instructions may appear in both the Pending and Ready set.</i></td></tr>
<tr><th id="225">225</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_" title='llvm::mca::Scheduler::cycleEvent' data-ref="_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_" data-ref-filename="_ZN4llvm3mca9Scheduler10cycleEventERNS_15SmallVectorImplISt4pairImmEEERNS2_INS0_7InstRefEEES9_S9_">cycleEvent</dfn>(<a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="ResourceManager.h.html#llvm::mca::ResourceRef" title='llvm::mca::ResourceRef' data-type='std::pair&lt;uint64_t, uint64_t&gt;' data-ref="llvm::mca::ResourceRef" data-ref-filename="llvm..mca..ResourceRef">ResourceRef</a>&gt; &amp;<dfn class="local col7 decl" id="267Freed" title='Freed' data-type='SmallVectorImpl&lt;llvm::mca::ResourceRef&gt; &amp;' data-ref="267Freed" data-ref-filename="267Freed">Freed</dfn>,</td></tr>
<tr><th id="226">226</th><td>                  <a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col8 decl" id="268Executed" title='Executed' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="268Executed" data-ref-filename="268Executed">Executed</dfn>,</td></tr>
<tr><th id="227">227</th><td>                  <a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col9 decl" id="269Pending" title='Pending' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="269Pending" data-ref-filename="269Pending">Pending</dfn>,</td></tr>
<tr><th id="228">228</th><td>                  <a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col0 decl" id="270Ready" title='Ready' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="270Ready" data-ref-filename="270Ready">Ready</dfn>);</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>  <i class="doc">/// Convert a resource mask into a valid llvm processor resource identifier.</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">  /// Only the most significant bit of the Mask is used by this method to</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// identify the processor resource.</i></td></tr>
<tr><th id="234">234</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm3mca9Scheduler13getResourceIDEm" title='llvm::mca::Scheduler::getResourceID' data-ref="_ZNK4llvm3mca9Scheduler13getResourceIDEm" data-ref-filename="_ZNK4llvm3mca9Scheduler13getResourceIDEm">getResourceID</dfn>(<a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="271Mask" title='Mask' data-type='uint64_t' data-ref="271Mask" data-ref-filename="271Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <a class="member field" href="#llvm::mca::Scheduler::Resources" title='llvm::mca::Scheduler::Resources' data-ref="llvm::mca::Scheduler::Resources" data-ref-filename="llvm..mca..Scheduler..Resources">Resources</a><span class='ref fn' title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv" data-ref-filename="_ZNKSt10unique_ptrptEv">-&gt;</span><a class="ref fn" href="ResourceManager.h.html#_ZNK4llvm3mca15ResourceManager19resolveResourceMaskEm" title='llvm::mca::ResourceManager::resolveResourceMask' data-ref="_ZNK4llvm3mca15ResourceManager19resolveResourceMaskEm" data-ref-filename="_ZNK4llvm3mca15ResourceManager19resolveResourceMaskEm">resolveResourceMask</a>(<a class="local col1 ref" href="#271Mask" title='Mask' data-ref="271Mask" data-ref-filename="271Mask">Mask</a>);</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <i class="doc">/// Select the next instruction to issue from the ReadySet. Returns an invalid</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">  /// instruction reference if there are no ready instructions, or if processor</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">  /// resources are not available.</i></td></tr>
<tr><th id="241">241</th><td>  <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler6selectEv" title='llvm::mca::Scheduler::select' data-ref="_ZN4llvm3mca9Scheduler6selectEv" data-ref-filename="_ZN4llvm3mca9Scheduler6selectEv">select</dfn>();</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm3mca9Scheduler15isReadySetEmptyEv" title='llvm::mca::Scheduler::isReadySetEmpty' data-ref="_ZNK4llvm3mca9Scheduler15isReadySetEmptyEv" data-ref-filename="_ZNK4llvm3mca9Scheduler15isReadySetEmptyEv">isReadySetEmpty</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::mca::Scheduler::ReadySet" title='llvm::mca::Scheduler::ReadySet' data-ref="llvm::mca::Scheduler::ReadySet" data-ref-filename="llvm..mca..Scheduler..ReadySet">ReadySet</a>.<span class='ref fn' title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv" data-ref-filename="_ZNKSt6vector5emptyEv">empty</span>(); }</td></tr>
<tr><th id="244">244</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm3mca9Scheduler14isWaitSetEmptyEv" title='llvm::mca::Scheduler::isWaitSetEmpty' data-ref="_ZNK4llvm3mca9Scheduler14isWaitSetEmptyEv" data-ref-filename="_ZNK4llvm3mca9Scheduler14isWaitSetEmptyEv">isWaitSetEmpty</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::mca::Scheduler::WaitSet" title='llvm::mca::Scheduler::WaitSet' data-ref="llvm::mca::Scheduler::WaitSet" data-ref-filename="llvm..mca..Scheduler..WaitSet">WaitSet</a>.<span class='ref fn' title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv" data-ref-filename="_ZNKSt6vector5emptyEv">empty</span>(); }</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i class="doc">/// This method is called by the ExecuteStage at the end of each cycle to</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">  /// identify bottlenecks caused by data dependencies. Vector RegDeps is</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">  /// populated by instructions that were not issued because of unsolved</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// register dependencies.  Vector MemDeps is populated by instructions that</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  /// were not issued because of unsolved memory dependencies.</i></td></tr>
<tr><th id="251">251</th><td>  <em>void</em> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_" title='llvm::mca::Scheduler::analyzeDataDependencies' data-ref="_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_" data-ref-filename="_ZN4llvm3mca9Scheduler23analyzeDataDependenciesERNS_15SmallVectorImplINS0_7InstRefEEES5_">analyzeDataDependencies</dfn>(<a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col2 decl" id="272RegDeps" title='RegDeps' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="272RegDeps" data-ref-filename="272RegDeps">RegDeps</dfn>,</td></tr>
<tr><th id="252">252</th><td>                               <a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col3 decl" id="273MemDeps" title='MemDeps' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="273MemDeps" data-ref-filename="273MemDeps">MemDeps</dfn>);</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i class="doc">/// Returns a mask of busy resources, and populates vector Insts with</i></td></tr>
<tr><th id="255">255</th><td><i class="doc">  /// instructions that could not be issued to the underlying pipelines because</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">  /// not all pipeline resources were available.</i></td></tr>
<tr><th id="257">257</th><td>  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl fn" id="_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE" title='llvm::mca::Scheduler::analyzeResourcePressure' data-ref="_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE" data-ref-filename="_ZN4llvm3mca9Scheduler23analyzeResourcePressureERNS_15SmallVectorImplINS0_7InstRefEEE">analyzeResourcePressure</dfn>(<a class="type" href="../../ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>&gt; &amp;<dfn class="local col4 decl" id="274Insts" title='Insts' data-type='SmallVectorImpl&lt;llvm::mca::InstRef&gt; &amp;' data-ref="274Insts" data-ref-filename="274Insts">Insts</dfn>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <i>// Returns true if the dispatch logic couldn't dispatch a full group due to</i></td></tr>
<tr><th id="260">260</th><td><i>  // unavailable scheduler and/or LS resources.</i></td></tr>
<tr><th id="261">261</th><td>  <em>bool</em> <dfn class="decl def fn" id="_ZNK4llvm3mca9Scheduler13hadTokenStallEv" title='llvm::mca::Scheduler::hadTokenStall' data-ref="_ZNK4llvm3mca9Scheduler13hadTokenStallEv" data-ref-filename="_ZNK4llvm3mca9Scheduler13hadTokenStallEv">hadTokenStall</dfn>() <em>const</em> { <b>return</b> <a class="member field" href="#llvm::mca::Scheduler::HadTokenStall" title='llvm::mca::Scheduler::HadTokenStall' data-ref="llvm::mca::Scheduler::HadTokenStall" data-ref-filename="llvm..mca..Scheduler..HadTokenStall">HadTokenStall</a>; }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><u>#<span data-ppcond="263">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="264">264</th><td>  <i>// Update the ready queues.</i></td></tr>
<tr><th id="265">265</th><td>  <em>void</em> dump() <em>const</em>;</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i>// This routine performs a sanity check.  This routine should only be called</i></td></tr>
<tr><th id="268">268</th><td><i>  // when we know that 'IR' is not in the scheduler's instruction queues.</i></td></tr>
<tr><th id="269">269</th><td>  <em>void</em> sanityCheck(<em>const</em> InstRef &amp;IR) <em>const</em> {</td></tr>
<tr><th id="270">270</th><td>    assert(!is_contained(WaitSet, IR) &amp;&amp; <q>"Already in the wait set!"</q>);</td></tr>
<tr><th id="271">271</th><td>    assert(!is_contained(ReadySet, IR) &amp;&amp; <q>"Already in the ready set!"</q>);</td></tr>
<tr><th id="272">272</th><td>    assert(!is_contained(IssuedSet, IR) &amp;&amp; <q>"Already executing!"</q>);</td></tr>
<tr><th id="273">273</th><td>  }</td></tr>
<tr><th id="274">274</th><td><u>#<span data-ppcond="263">endif</span> // !NDEBUG</u></td></tr>
<tr><th id="275">275</th><td>};</td></tr>
<tr><th id="276">276</th><td>} <i>// namespace mca</i></td></tr>
<tr><th id="277">277</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_MCA_SCHEDULER_H</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/MCA/Context.cpp.html'>llvm/llvm/lib/MCA/Context.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>