Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Nov 06 15:44:06 2018
| Host         : IFI-WESTPORT running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file lab4_top_methodology_drc_routed.rpt -rpx lab4_top_methodology_drc_routed.rpx
| Design       : lab4_top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 87
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 14         |
| TIMING-6  | Warning  | No common primary clock between related clocks  | 2          |
| TIMING-7  | Warning  | No common node between related clocks           | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell                     | 45         |
| TIMING-18 | Warning  | Missing input or output delay                   | 24         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X48Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X47Y105 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X46Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X47Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X49Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X48Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X48Y105 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X40Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X40Y102 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X40Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X52Y97 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X52Y98 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X51Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X51Y105 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and mclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks mclk]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks mclk and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mclk] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_0 and mclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks mclk]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks mclk and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks mclk] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_div_s1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_div_s2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_div_s2_reg_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/err_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/err_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/err_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/err_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/err_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/err_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/err_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/err_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/motor_ccw_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/motor_cw_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_br_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_br_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_br_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_br_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_br_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_br_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_br_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_br_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_int_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_int_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_int_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_int_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_int_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_int_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_int_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pos_int_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pres_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/pres_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_br_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_br_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_br_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_br_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_br_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_br_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_br_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_int_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_int_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_int_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_int_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_int_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_int_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin pos_seq7_ctrl_0/POSCTRL_0/PCTRL/sp_int_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a relative to clock(s) mclk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on arst relative to clock(s) mclk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on b relative to clock(s) mclk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sync_rst relative to clock(s) mclk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on a_n[0] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on a_n[1] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on a_n[2] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on a_n[3] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on abcdefgdec_n[0] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on abcdefgdec_n[1] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on abcdefgdec_n[2] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on abcdefgdec_n[3] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on abcdefgdec_n[4] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on abcdefgdec_n[5] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on abcdefgdec_n[6] relative to clock(s) mclk 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on abcdefgdec_n[7] relative to clock(s) mclk 
Related violations: <none>


