# MT7927 WiFi 7 Linux Driver Development - Session Bootstrap

## Critical Discoveries

1. **MT7927 = MT6639 variant** (NOT MT7925 as initially assumed). MediaTek kernel modules prove this. MT7925 firmware is compatible (CONNAC3X shared firmware).

2. **ROOT CAUSE FOUND (Phase 17)**: MT7927 ROM bootloader does **NOT support mailbox protocol**! DMA hardware works fine - we're using the wrong communication protocol.

3. **WIRING GAP (Phase 18)**: Zouyonghao reference driver has correct polling-based FW loader functions, but they are **never called** - firmware loading is not wired into MCU init!

4. **REGISTER MAPPING CLARIFIED (Phase 19)**: MediaTek vendor code confirms WFDMA0 is at BAR0 offset **0xd4000** (NOT 0x2000). Previous documentation had wrong base address. Also discovered mandatory CB_INFRA PCIe remap initialization.

5. **CB_INFRA VALUES CONFIRMED (Phase 20)**: Deep analysis of both `reference_mtk_modules/` and `reference_gen4m/` confirmed exact register values:
   - PCIe Remap WF: **0x74037001** (from mt6639.c:2727-2737)
   - PCIe Remap WF_BT: **0x70007000**
   - Crypto MCU ownership uses **SET register** at 0x70025034 (not status at 0x70025030)
   - Firmware loading confirmed to use **polling mode** (`fgCheckStatus=FALSE` in fw_dl.c)

6. **âš ï¸ CRITICAL BUG FOUND (Phase 21)**: Driver was writing to WRONG DMA engine!
   - BAR0+0x2000 = **MCU DMA** (for chip's internal MCU, NOT for host)
   - BAR0+0xd4000 = **HOST DMA** (what firmware loading actually needs!)
   - All previous ring configuration went to wrong address space
   - Ring 15 should be at **0xd43f0** (not 0x23f0)
   - Ring 16 should be at **0xd4400** (not 0x2400)
   - From MT6639 bus2chip: `{0x7c020000, 0xd0000, 0x10000}` â†’ chip 0x7c024000 = BAR0+0xd4000

## Current Status

**Status**: âš ï¸ CRITICAL BUG FOUND (Phase 21) - Wrong WFDMA base address used (0x2000 vs 0xd4000)
**Last Updated**: January 2026

### What's Working âœ…
- Driver successfully binds to MT7927 hardware (PCI ID: 14c3:7927)
- Power management handshake completes (LPCTL: 0x04 â†’ 0x00)
- WiFi subsystem reset completes (INIT_DONE achieved)
- DMA descriptor rings allocate and configure correctly
- Ring assignments validated (Ring 15: MCU, Ring 16: FWDL)
- L0S power saving disabled
- Firmware files load into kernel memory (1.4MB RAM code + patch)
- Interrupts registered and enabled
- **Root cause identified** - mailbox protocol not supported by ROM

### Next Step ðŸ”§

**Implement polling-based firmware loading:**

The zouyonghao driver has correct patterns but broken wiring. The fix requires:

```c
// In mt7927e_mcu_init() - ADD this call (currently missing!):
err = mt792x_load_firmware(dev);  // This calls mt7927_load_patch/ram
if (err)
    return err;

// Then set MCU running (skip mailbox post-init):
set_bit(MT76_STATE_MCU_RUNNING, &dev->mphy.state);
```

Key polling protocol patterns (from mt7927_fw_load.c):
- `mt76_mcu_send_msg(dev, cmd, data, len, false)` - **false = no mailbox wait**
- Force TX cleanup before AND after each chunk
- 5-50ms delays between operations
- Skip PATCH_SEM_CONTROL and FW_START commands
- Manually set SW_INIT_DONE (0x7C000140 bit 4)

See **docs/ZOUYONGHAO_ANALYSIS.md** for complete probe sequence and implementation details.

---

## Project Structure

```
mt7927/
â”œâ”€â”€ README.md                          # Project overview
â”œâ”€â”€ AGENTS.md                          # This file - session bootstrap
â”œâ”€â”€ DEVELOPMENT_LOG.md                 # Detailed chronological development history
â”œâ”€â”€ Makefile                           # Main build system
â”‚
â”œâ”€â”€ src/                               # Production driver source
â”‚   â”œâ”€â”€ mt7927.h                       # Main header: device structures, register access
â”‚   â”œâ”€â”€ mt7927_regs.h                  # Register definitions, queue IDs, address mapping
â”‚   â”œâ”€â”€ mt7927_mcu.h                   # MCU protocol definitions
â”‚   â”œâ”€â”€ mt7927_pci.c                   # PCI probe/remove, power management, reset
â”‚   â”œâ”€â”€ mt7927_dma.c                   # DMA queue management, ring configuration
â”‚   â””â”€â”€ mt7927_mcu.c                   # MCU communication, firmware loading
â”‚
â”œâ”€â”€ tests/                             # Test modules
â”‚   â”œâ”€â”€ Kbuild                         # Kernel build configuration
â”‚   â””â”€â”€ 05_dma_impl/                   # DMA implementation tests
â”‚       â”œâ”€â”€ test_power_ctrl.c          # Power management handshake test
â”‚       â”œâ”€â”€ test_wfsys_reset.c         # WiFi subsystem reset test
â”‚       â”œâ”€â”€ test_dma_queues.c          # DMA ring configuration test
â”‚       â””â”€â”€ test_fw_load.c             # Complete firmware loading sequence
â”‚
â”œâ”€â”€ diag/                              # Diagnostic modules
â”‚   â”œâ”€â”€ mt7927_diag.c                  # Safe read-only diagnostic
â”‚   â”œâ”€â”€ mt7927_minimal_scan.c          # Minimal BAR0 scan
â”‚   â”œâ”€â”€ mt7927_power_unlock.c          # Power handshake testing
â”‚   â”œâ”€â”€ mt7927_ring_test.c             # Ring writability testing
â”‚   â””â”€â”€ ... (more diagnostic modules)
â”‚
â”œâ”€â”€ docs/                              # Documentation
â”‚   â”œâ”€â”€ README.md                      # Documentation index
â”‚   â”œâ”€â”€ dma_transfer_implementation.plan.md  # Implementation plan with task status
â”‚   â”œâ”€â”€ headers_documentation.md       # Header file documentation
â”‚   â”œâ”€â”€ mt7927_pci_documentation.md    # PCI driver documentation
â”‚   â”œâ”€â”€ dma_mcu_documentation.md       # DMA and MCU documentation
â”‚   â”œâ”€â”€ diagnostic_modules_documentation.md
â”‚   â”œâ”€â”€ test_modules_documentation.md
â”‚   â””â”€â”€ TEST_RESULTS_SUMMARY.md
â”‚
â””â”€â”€ reference/                         # Reference driver source (not committed)
    â””â”€â”€ linux/drivers/net/wireless/mediatek/mt76/
```

---

## Key Technical Context

### Hardware Architecture

| Property | Value |
|----------|-------|
| Chip | MediaTek MT7927 WiFi 7 (802.11be) |
| PCI ID | 14c3:7927 |
| BAR0 | 2MB memory region (main registers) |
| BAR2 | 32KB window (read-only shadow at BAR0+0x10000) |
| TX Rings | Sparse layout: 0-3, 8-11, 14-16 (same as MT6639) |
| RX Rings | 4-11 (data/event rings) |
| WFDMA1 | Does NOT exist on MT7927 |

### Critical Register Locations

| Register | Chip Address | BAR0 Offset | Value/Purpose |
|----------|--------------|-------------|---------------|
| **WFDMA Registers** | | | |
| WFDMA0_BASE | 0x7c024000 | **0xd4000** | WFDMA Host DMA0 registers |
| WFDMA0_RST | 0x7c024100 | 0xd4100 | DMA reset control (bits 4,5) |
| WFDMA0_GLO_CFG | 0x7c024208 | 0xd4208 | DMA global config (TX/RX enable) |
| TX_RING_BASE(n) | - | 0xd4300 + n*0x10 | TX ring configuration |
| TX_RING15_CTRL0 | - | 0xd43F0 | Ring 15 (MCU_WM) base address |
| TX_RING16_CTRL0 | - | 0xd4400 | Ring 16 (FWDL) base address |
| **Power/Reset Registers** | | | |
| LPCTL | 0x7c060010 | 0xe0010 | Power management handshake |
| WFSYS_SW_RST_B | 0x7c000140 | 0xf0140 | WiFi subsystem reset (AP2WF) |
| MCU_ROMCODE_INDEX | 0x81021604 | 0xc1604 | MCU state (expect **0x1D1E** for IDLE) |
| **CB_INFRA Registers (0x70xxxxxx - require L1 remap)** | | | |
| CB_INFRA_PCIE_REMAP_WF | 0x70026554 | via L1 | **Set 0x74037001** - CRITICAL, run FIRST! |
| CB_INFRA_PCIE_REMAP_WF_BT | 0x70026558 | via L1 | Set 0x70007000 |
| CB_INFRA_WF_SUBSYS_RST | 0x70028600 | via L1 | Bit 4 for WF reset (assert=0x10351, deassert=0x10340) |
| CB_INFRA_BT_SUBSYS_RST | 0x70028610 | via L1 | Bit 4 for BT reset |
| CB_INFRA_CRYPTO_MCU_OWN_SET | 0x70025034 | via L1 | Set BIT(0) to grant MCU ownership |
| CBTOP_GPIO_MODE5 | 0x7000535c | via L1 | Set 0x80000000 during init |
| CBTOP_GPIO_MODE6 | 0x7000536c | via L1 | Set 0x80 during init |

**Address Translation Notes**:
- Addresses 0x7cXXXXXX use fixed bus2chip mapping (see `reference_mtk_modules/.../mt6639.c`)
- Addresses 0x70XXXXXX require L1 remap via MT_HIF_REMAP_L1 register (BAR0+0x155024)
- Addresses 0x81XXXXXX use fixed mapping (0x81020000 â†’ BAR0+0xc0000)

### Queue Assignments (MT6639/MT7927 - CONNAC3X Standard)

```c
// From MediaTek vendor code mt6639_wfmda_host_tx_group[]:
// MT7927 uses SPARSE ring layout like MT6639, NOT dense like MT7925
Ring 0-3:   AP DATA0-3      // Application data
Ring 8-11:  MD DATA0-3      // Modem data (mobile segment)
Ring 14:    MD CMD          // Modem commands
Ring 15:    AP CMD (MCU_WM) // **MCU commands** â† Use this
Ring 16:    FWDL            // **Firmware download** â† Use this
```

**IMPORTANT**: Previous documentation incorrectly stated rings 4/5 for MCU/FWDL. This was WRONG. Always use rings 15/16.

---

## Confirmed Values (From Reference Code Analysis)

| Register | Value | Source |
|----------|-------|--------|
| CB_INFRA_PCIE_REMAP_WF | 0x74037001 | reference_gen4m/chips/mt6639/mt6639.c:2727 |
| CB_INFRA_PCIE_REMAP_WF_BT | 0x70007000 | reference_gen4m/chips/mt6639/mt6639.c:2728 |
| CBTOP_GPIO_MODE5 | 0x80000000 | reference_gen4m/chips/mt6639/mt6639.c:2651 |
| CBTOP_GPIO_MODE6 | 0x80 | reference_gen4m/chips/mt6639/mt6639.c:2653 |
| WF_SUBSYS_RST assert | 0x10351 | reference_gen4m/chips/mt6639/mt6639.c:2660 |
| WF_SUBSYS_RST deassert | 0x10340 | reference_gen4m/chips/mt6639/mt6639.c:2665 |
| Ring 16 prefetch count | 0x4 | reference_gen4m/chips/mt6639/mt6639.c:1395 |
| Crypto MCU ownership | 0x70025034 (SET reg) | cb_infra_slp_ctrl.h |
| WFDMA HOST DMA0 base | BAR0+0xd4000 | bus2chip mapping in mt6639.c |
| Ring 15 (MCU_WM) | BAR0+0xd43f0 | wf_wfdma_host_dma0.h |
| Ring 16 (FWDL) | BAR0+0xd4400 | wf_wfdma_host_dma0.h |

**Firmware Loading**: Uses polling mode (`fgCheckStatus=FALSE` in fw_dl.c) - NO mailbox response expected.

## Next Steps

1. **Update test_fw_load.c** with CB_INFRA initialization:
   ```c
   // MANDATORY: Set PCIe remap BEFORE any WFDMA access
   writel(0x74037001, bar0 + 0x1f6554);  // PCIE_REMAP_WF
   writel(0x70007000, bar0 + 0x1f6558);  // PCIE_REMAP_WF_BT

   // WF Subsystem reset via CB_INFRA_RGU (not WFSYS_SW_RST_B)
   val = readl(bar0 + 0x1f8600);
   val |= BIT(4);   // Assert
   writel(val, bar0 + 0x1f8600);
   mdelay(1);
   val &= ~BIT(4);  // Deassert
   writel(val, bar0 + 0x1f8600);

   // Set crypto MCU ownership
   writel(BIT(0), bar0 + 0x1f5034);

   // Poll for MCU IDLE (0x1D1E)
   // Then proceed with DMA setup at correct 0xd4000 base
   ```

2. **Verify WFDMA registers** are now accessible after CB_INFRA init

3. **Implement polling-based firmware loading** (per ZOUYONGHAO_ANALYSIS.md)

---

## Working Commands

```bash
# Check MT7927 detection
lspci -nn | grep 14c3:7927

# Build drivers/tests
cd ~/development/github/mt7927
make clean && make tests

# Load production driver
sudo rmmod mt7927 2>/dev/null
sudo insmod src/mt7927.ko
sudo dmesg | tail -50

# Check binding status
lspci -k | grep -A 3 "14c3:7927"

# If chip enters error state (registers read 0xffffffff)
DEVICE=$(lspci -nn | grep 14c3:7927 | cut -d' ' -f1)
echo 1 | sudo tee /sys/bus/pci/devices/0000:$DEVICE/remove
sleep 2
echo 1 | sudo tee /sys/bus/pci/rescan

# View specific diagnostic
sudo insmod diag/mt7927_minimal_scan.ko
sudo dmesg | tail -30
sudo rmmod mt7927_minimal_scan
```

---

## How to Assist

### When User Asks About Status
1. Driver binds, power/reset work via standard paths
2. **ROOT CAUSES IDENTIFIED**:
   - Mailbox protocol not supported by ROM (use polling)
   - WFDMA registers were at wrong base (0x2000 â†’ **0xd4000**)
   - Missing CB_INFRA PCIe remap initialization
3. **NEXT**: Implement CB_INFRA init + correct WFDMA addresses + polling FW load

### When User Wants to Debug
1. Read `DEVELOPMENT_LOG.md` for full history and all attempts
2. Check `docs/` for detailed code documentation
3. Current driver is in `src/` directory
4. Test modules are in `tests/05_dma_impl/`
5. Safe diagnostics are in `diag/`

### When User Wants to Test New Theory
1. Create focused test module for specific hypothesis
2. Always check register states before/after changes
3. Use `dmesg | tail -50` to see kernel output
4. Keep tests small and incremental
5. Document findings in DEVELOPMENT_LOG.md

---

## Key Documentation to Read

| Document | Purpose |
|----------|---------|
| `DEVELOPMENT_LOG.md` | Complete chronological history, all attempts, all findings |
| `docs/dma_transfer_implementation.plan.md` | Implementation plan with task statuses |
| `docs/dma_mcu_documentation.md` | DMA and MCU subsystem technical details |
| `docs/mt7927_pci_documentation.md` | PCI initialization and power management |
| `docs/headers_documentation.md` | Register definitions and data structures |

---

## Reference Driver Locations

### Priority 1: MediaTek Vendor Code (Most Authoritative)

**reference_mtk_modules/** - Official MediaTek BSP from Xiaomi device kernel
```
connectivity/wlan/core/gen4m/
â”œâ”€â”€ chips/mt6639/
â”‚   â”œâ”€â”€ mt6639.c                    # Main chip driver (3600+ lines)
â”‚   â”œâ”€â”€ hal_wfsys_reset_mt6639.c    # WiFi subsystem reset logic
â”‚   â””â”€â”€ hal_dmashdl_mt6639.c        # DMASHDL configuration
â”œâ”€â”€ chips/common/
â”‚   â””â”€â”€ fw_dl.c                     # Firmware download (2995 lines) - POLLING MODE!
â”œâ”€â”€ include/chips/coda/mt6639/
â”‚   â”œâ”€â”€ cb_infra_misc0.h            # PCIe remap registers
â”‚   â”œâ”€â”€ cb_infra_rgu.h              # WF/BT subsystem reset
â”‚   â”œâ”€â”€ cb_infra_slp_ctrl.h         # Crypto MCU ownership
â”‚   â””â”€â”€ wf_wfdma_host_dma0.h        # WFDMA registers
â””â”€â”€ os/linux/hif/pcie/pcie.c        # PCI device table (MT7927â†’MT6639 mapping!)
```

**reference_gen4m/** - Gen4M WLAN driver with detailed init sequences
```
chips/mt6639/
â”œâ”€â”€ mt6639.c                        # Init sequences, CB_INFRA values
â””â”€â”€ (same structure as above)
```

### Priority 2: Linux Kernel MT7925 (CONNAC3X Patterns)

```
drivers/net/wireless/mediatek/mt76/mt7925/
â”œâ”€â”€ pci.c         # PCI probe and initialization sequence
â”œâ”€â”€ mcu.c         # MCU communication (RUNTIME only, NOT firmware loading)
â”œâ”€â”€ init.c        # Hardware initialization
â””â”€â”€ dma.c         # DMA setup and transfer
```

### Priority 3: Zouyonghao MT7927 (Polling Protocol Reference)

**reference_zouyonghao_mt7927/** - Has correct polling-based FW loader but incomplete wiring

---

## Project Mission

**Goal**: Implement correct initialization sequence for MT7927 firmware loading.

**What we now know**:
1. WFDMA registers are at BAR0 + **0xd4000** (not 0x2000)
2. CB_INFRA PCIe remap (0x74037001) must be set FIRST
3. WF reset via CB_INFRA_RGU, not just WFSYS_SW_RST_B
4. Crypto MCU ownership must be set before MCU reaches IDLE
5. Firmware loading uses **polling** (no mailbox waits)

**Implementation sequence**:
1. Set CB_INFRA PCIe remap registers
2. WF subsystem reset via CB_INFRA_RGU
3. Set crypto MCU ownership
4. Poll for MCU IDLE (0x1D1E)
5. Configure WFDMA rings at correct 0xd4000 base
6. Load firmware with polling (no mailbox waits)
7. Set SW_INIT_DONE manually

The hardware works. The firmware is compatible. We now have the complete initialization sequence from MediaTek vendor code.

---

## Quick Checklist for New Session

- [ ] Read this AGENTS.md for context
- [ ] Check `DEVELOPMENT_LOG.md` for detailed history
- [ ] Look at `docs/dma_transfer_implementation.plan.md` for task status
- [ ] Review last `dmesg` output if available
- [ ] Check if any new theories emerged from previous session
- [ ] Reference MT7925 source in kernel or `reference/` directory
