# Verilog

## What is verilog

Verilog is a programming hardware description language for creating and simulating physical processes.

## Installation

Download Icarus verilog 

    Windows: https://bleyer.org/icarus
    Linux:

You may install VS Code extentions for syntax hilight

## 2. File Extensions

| Extension | Purpose |
|-----------|---------|
| `.v`      | Verilog source code (modules/testbenches) |
| `.vvp`    | Compiled Verilog executable for `vvp` simulator |
| `.vcd`    | Value Change Dump â€“ waveform log for GTKWave |


## First program

Create and_gate.v with following code:
```verilog
module and_gate(
    input  wire a,
    input  wire b,
    output wire y
);
    assign y = a & b;
endmodule
```

Then create test bench file and_gate_tb.v with:
```verilog
`timescale 1ns/1ps


module and_gate_tb;
    reg a, b;
    wire y;

    and_gate uut (.a(a), .b(b), .y(y));

    initial begin
        $dumpfile("wave.vcd");
        $dumpvars(0, and_gate_tb);
    end

    initial begin
        $monitor("t=%0dns a=%b b=%b y=%b", $time, a, b, y);
    end

    initial begin
        a = 0; b = 0;
        #10 a = 1;
        #10 b = 1;
        #10 a = 0;
        #10 $finish;
    end
endmodule
```

Run:
```bash
iverilog -o out.vvp and_gate.v and_gate_tb.v
vvp out.vvp
```

You can see the following output:
```bash
VCD info: dumpfile wave.vcd opened for output.
t=0ns a=0 b=0 y=0
t=10ns a=1 b=0 y=0
t=20ns a=1 b=1 y=1
t=30ns a=0 b=1 y=0
tbs/and_gate_tb.v:24: $finish called at 40000 (1ps)
```

Run ```gtkwave wave.vcd``` to open graphical view

### Congratulations! You have created your first program!