#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__DR EQU CYREG_GPIO_PRT2_DR
LED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED__0__INTR EQU CYREG_GPIO_PRT2_INTR
LED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED__0__PC EQU CYREG_GPIO_PRT2_PC
LED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LED__0__PORT EQU 2
LED__0__PS EQU CYREG_GPIO_PRT2_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_GPIO_PRT2_DR
LED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED__INTR EQU CYREG_GPIO_PRT2_INTR
LED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LED__PC EQU CYREG_GPIO_PRT2_PC
LED__PC2 EQU CYREG_GPIO_PRT2_PC2
LED__PORT EQU 2
LED__PS EQU CYREG_GPIO_PRT2_PS
LED__SHIFT EQU 6

/* Pin_1 */
Pin_1__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_1__0__HSIOM_MASK EQU 0x0000000F
Pin_1__0__HSIOM_SHIFT EQU 0
Pin_1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_1__0__MASK EQU 0x01
Pin_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_1__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_1__0__PORT EQU 3
Pin_1__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_1__0__SHIFT EQU 0
Pin_1__DR EQU CYREG_GPIO_PRT3_DR
Pin_1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_1__MASK EQU 0x01
Pin_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_1__PC EQU CYREG_GPIO_PRT3_PC
Pin_1__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_1__PORT EQU 3
Pin_1__PS EQU CYREG_GPIO_PRT3_PS
Pin_1__SHIFT EQU 0

/* UART_1_BUART */
UART_1_BUART_sCR_SyncCtl_CtrlReg__0__MASK EQU 0x01
UART_1_BUART_sCR_SyncCtl_CtrlReg__0__POS EQU 0
UART_1_BUART_sCR_SyncCtl_CtrlReg__1__MASK EQU 0x02
UART_1_BUART_sCR_SyncCtl_CtrlReg__1__POS EQU 1
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x03
UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_02
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_02
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_02
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
UART_1_BUART_sRX_RxShifter_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
UART_1_BUART_sRX_RxShifter_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
UART_1_BUART_sRX_RxShifter_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
UART_1_BUART_sRX_RxShifter_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
UART_1_BUART_sRX_RxShifter_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UART_1_BUART_sRX_RxShifter_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
UART_1_BUART_sRX_RxShifter_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_00
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_00
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_00
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_00
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_00
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_00
UART_1_BUART_sRX_RxSts__0__MASK EQU 0x01
UART_1_BUART_sRX_RxSts__0__POS EQU 0
UART_1_BUART_sRX_RxSts__1__MASK EQU 0x02
UART_1_BUART_sRX_RxSts__1__POS EQU 1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
UART_1_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UART_1_BUART_sRX_RxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x3B
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK_00
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST_00

/* UART_1_IntClock */
UART_1_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
UART_1_IntClock__DIV_ID EQU 0x00000040
UART_1_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL00
UART_1_IntClock__PA_DIV_ID EQU 0x000000FF

/* isr_UART_1 */
isr_UART_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_UART_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_UART_1__INTC_MASK EQU 0x02
isr_UART_1__INTC_NUMBER EQU 1
isr_UART_1__INTC_PRIOR_MASK EQU 0xC000
isr_UART_1__INTC_PRIOR_NUM EQU 3
isr_UART_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_UART_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_UART_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
