#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Oct 24 10:53:20 2023
# Process ID: 21427
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/bitonic_sort_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top bitonic_sort -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context 
Command: synth_design -top bitonic_sort -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21434 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1978.250 ; gain = 201.684 ; free physical = 14066 ; free virtual = 21388
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bitonic_sort' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'ashr_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:381]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ashr_op' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:381]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'xor_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:234]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xor_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:234]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'buffer_bx_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:370]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'buffer_bx_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:370]
INFO: [Synth 8-638] synthesizing module 'source' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1135]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1127]
INFO: [Synth 8-256] done synthesizing module 'source' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized4' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'and_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:154]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_op' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:154]
INFO: [Synth 8-638] synthesizing module 'icmp_eq_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:573]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_eq_op' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:573]
INFO: [Synth 8-638] synthesizing module 'icmp_slt_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:911]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_slt_op' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:911]
INFO: [Synth 8-638] synthesizing module 'select_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:519]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'antitokens' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'antitokens' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'select_op' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:519]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized8' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized8' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl_op' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48408' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:5171]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48408]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:13462]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:13462]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48008]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48008]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48217]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48217]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48317]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48317]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48408]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net A_we1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:28]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:29]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity bitonic_sort does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'bitonic_sort' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/bitonic_sort_optimized.vhd:33]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_slt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_slt_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port clk
WARNING: [Synth 8-3331] design buffer_bx_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_eq_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_eq_op has unconnected port rst
WARNING: [Synth 8-3331] design and_op has unconnected port clk
WARNING: [Synth 8-3331] design and_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design xor_op has unconnected port clk
WARNING: [Synth 8-3331] design xor_op has unconnected port rst
WARNING: [Synth 8-3331] design ashr_op has unconnected port clk
WARNING: [Synth 8-3331] design ashr_op has unconnected port rst
WARNING: [Synth 8-3331] design ashr_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_we1
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design bitonic_sort has unconnected port A_dout1[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2307.984 ; gain = 531.418 ; free physical = 13861 ; free virtual = 21192
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2313.922 ; gain = 537.355 ; free physical = 13916 ; free virtual = 21247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2313.922 ; gain = 537.355 ; free physical = 13916 ; free virtual = 21247
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2313.922 ; gain = 0.000 ; free physical = 13873 ; free virtual = 21203
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.738 ; gain = 0.000 ; free physical = 13723 ; free virtual = 21054
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2403.738 ; gain = 0.000 ; free physical = 13723 ; free virtual = 21054
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2403.738 ; gain = 627.172 ; free physical = 13905 ; free virtual = 21236
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2411.742 ; gain = 635.176 ; free physical = 13905 ; free virtual = 21236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2415.660 ; gain = 639.094 ; free physical = 13905 ; free virtual = 21235
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "p_60_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_58_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_56_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_54_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_52_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_50_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_48_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_46_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_44_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_42_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_40_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_38_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_36_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_34_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_32_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_62_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_60_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_58_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_56_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_54_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_52_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_50_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_48_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_46_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_44_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_42_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_40_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_38_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_36_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_34_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_32_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_62_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_141_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_139_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_137_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_135_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_133_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_131_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_129_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_127_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_125_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_123_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_121_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_119_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_117_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_115_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_113_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_143_in" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48307]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/sim/VHDL_SRC/LSQ_A.v:48398]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 2415.660 ; gain = 639.094 ; free physical = 11906 ; free virtual = 19244
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     29598|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     39450|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|     26771|
|4     |LSQ_A__GC0            |           1|     19799|
|5     |bitonic_sort__GC0     |           1|      6882|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 68    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 104   
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 38    
	                1 Bit    Registers := 972   
+---RAMs : 
	              160 Bit         RAMs := 4     
	               96 Bit         RAMs := 2     
	                6 Bit         RAMs := 1     
	                5 Bit         RAMs := 2     
	                3 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 114   
	   2 Input     16 Bit        Muxes := 672   
	  17 Input     16 Bit        Muxes := 144   
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 666   
	  15 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 35    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	  15 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 400   
	  15 Input      1 Bit        Muxes := 16    
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  17 Input     16 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 127   
	  15 Input      1 Bit        Muxes := 16    
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xor_op 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                6 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                3 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                5 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                5 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module antitokens 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module select_op 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_Ai_4/storeQ/\tail_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/phi_1/\tehb1/data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/phi_n3/tehb1/data_reg_reg[4]' (FDCE) to 'i_0/phi_n3/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n3/tehb1/data_reg_reg[5]' (FDCE) to 'i_0/phi_n3/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n3/tehb1/data_reg_reg[2]' (FDCE) to 'i_0/phi_n3/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n3/tehb1/data_reg_reg[3]' (FDCE) to 'i_0/phi_n3/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ret_0/\tehb/data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/ret_0/tehb/data_reg_reg[0]' (FDCE) to 'i_0/ret_0/tehb/data_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/ret_0/\tehb/data_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_13_reg[0]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_12_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_9_reg[0]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_5_reg[0]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_1_reg[0]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_13_reg[1]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_12_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_9_reg[1]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_8_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_5_reg[1]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_1_reg[1]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_13_reg[2]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_12_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_9_reg[2]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_8_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_5_reg[2]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_1_reg[2]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_13_reg[3]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_12_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_9_reg[3]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_8_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_5_reg[3]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_4_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_1_reg[3]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_0_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_15_reg[0]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_14_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_11_reg[0]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_10_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_7_reg[0]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_3_reg[0]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_15_reg[1]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_14_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_11_reg[1]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_10_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_7_reg[1]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_6_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_3_reg[1]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_15_reg[2]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_14_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_11_reg[2]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_10_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_7_reg[2]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_6_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_3_reg[2]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_15_reg[3]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_14_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_11_reg[3]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_10_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_7_reg[3]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_Ai_4/storeQ/offsetQ_3_reg[3]' (FDRE) to 'c_LSQ_Ai_4/storeQ/offsetQ_2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (loadQi_2/\tail_reg[0] )
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[0]' (FDRE) to 'loadQi_2/offsetQ_1_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[1]' (FDRE) to 'loadQi_2/offsetQ_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[2]' (FDRE) to 'loadQi_2/offsetQ_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_0_reg[3]' (FDRE) to 'loadQi_2/offsetQ_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[0]' (FDRE) to 'loadQi_2/offsetQ_14_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[1]' (FDRE) to 'loadQi_2/offsetQ_14_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[2]' (FDRE) to 'loadQi_2/offsetQ_14_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_15_reg[3]' (FDRE) to 'loadQi_2/offsetQ_14_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[0]' (FDRE) to 'loadQi_2/offsetQ_10_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[1]' (FDRE) to 'loadQi_2/offsetQ_10_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[2]' (FDRE) to 'loadQi_2/offsetQ_10_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_11_reg[3]' (FDRE) to 'loadQi_2/offsetQ_10_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[0]' (FDRE) to 'loadQi_2/offsetQ_8_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[1]' (FDRE) to 'loadQi_2/offsetQ_8_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[2]' (FDRE) to 'loadQi_2/offsetQ_8_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_9_reg[3]' (FDRE) to 'loadQi_2/offsetQ_8_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[0]' (FDRE) to 'loadQi_2/offsetQ_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[1]' (FDRE) to 'loadQi_2/offsetQ_6_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[2]' (FDRE) to 'loadQi_2/offsetQ_6_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_7_reg[3]' (FDRE) to 'loadQi_2/offsetQ_6_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[0]' (FDRE) to 'loadQi_2/offsetQ_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[1]' (FDRE) to 'loadQi_2/offsetQ_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[2]' (FDRE) to 'loadQi_2/offsetQ_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_5_reg[3]' (FDRE) to 'loadQi_2/offsetQ_4_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[0]' (FDRE) to 'loadQi_2/offsetQ_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[1]' (FDRE) to 'loadQi_2/offsetQ_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[2]' (FDRE) to 'loadQi_2/offsetQ_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_3_reg[3]' (FDRE) to 'loadQi_2/offsetQ_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[0]' (FDRE) to 'loadQi_2/offsetQ_13_reg[0]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[1]' (FDRE) to 'loadQi_2/offsetQ_13_reg[1]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[2]' (FDRE) to 'loadQi_2/offsetQ_13_reg[2]'
INFO: [Synth 8-3886] merging instance 'loadQi_2/offsetQ_12_reg[3]' (FDRE) to 'loadQi_2/offsetQ_13_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:46 . Memory (MB): peak = 2534.746 ; gain = 758.180 ; free physical = 10802 ; free virtual = 18173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------+-----------------+-----------+----------------------+---------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives    | 
+--------------+-----------------+-----------+----------------------+---------------+
|i_0/Buffer_7  | fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|i_0/Buffer_14 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_0/Buffer_15 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_0/Buffer_16 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_0/Buffer_17 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|i_0/Buffer_18 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_0/Buffer_22 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
+--------------+-----------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     19573|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     20750|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|     28030|
|4     |LSQ_A__GC0            |           1|      6062|
|5     |bitonic_sort__GC0     |           1|      5373|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:52 . Memory (MB): peak = 2534.746 ; gain = 758.180 ; free physical = 10705 ; free virtual = 18076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:36 ; elapsed = 00:03:55 . Memory (MB): peak = 2833.160 ; gain = 1056.594 ; free physical = 10336 ; free virtual = 17709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------+-----------------+-----------+----------------------+---------------+
|Module Name   | RTL Object      | Inference | Size (Depth x Width) | Primitives    | 
+--------------+-----------------+-----------+----------------------+---------------+
|i_0/Buffer_17 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|i_0/Buffer_22 | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|i_0/Buffer_7  | fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|i_0/Buffer_14 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_0/Buffer_15 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_0/Buffer_16 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
|i_0/Buffer_18 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
+--------------+-----------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |bitonic_sort_GT0               |           1|      2294|
|2     |bitonic_sort_GT1               |           1|     11693|
|3     |partition__61_bitonic_sort__GD |           1|     16896|
|4     |bitonic_sort_GT3               |           1|     48545|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:45 ; elapsed = 00:04:05 . Memory (MB): peak = 2919.160 ; gain = 1142.594 ; free physical = 10688 ; free virtual = 18059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:04:09 . Memory (MB): peak = 2919.160 ; gain = 1142.594 ; free physical = 10694 ; free virtual = 18065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:04:09 . Memory (MB): peak = 2919.160 ; gain = 1142.594 ; free physical = 10694 ; free virtual = 18065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:04:11 . Memory (MB): peak = 2919.160 ; gain = 1142.594 ; free physical = 10693 ; free virtual = 18064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:04:11 . Memory (MB): peak = 2919.160 ; gain = 1142.594 ; free physical = 10693 ; free virtual = 18064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:04:12 . Memory (MB): peak = 2919.160 ; gain = 1142.594 ; free physical = 10693 ; free virtual = 18064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:51 ; elapsed = 00:04:12 . Memory (MB): peak = 2919.160 ; gain = 1142.594 ; free physical = 10693 ; free virtual = 18064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   887|
|2     |LUT1     |    46|
|3     |LUT2     |   713|
|4     |LUT3     |  1025|
|5     |LUT4     |  5466|
|6     |LUT5     |  4692|
|7     |LUT6     |  8781|
|8     |MUXF7    |  1150|
|9     |MUXF8    |    33|
|10    |RAM16X1D |     1|
|11    |RAM32M   |    26|
|12    |FDCE     |   653|
|13    |FDPE     |   102|
|14    |FDRE     |  3524|
|15    |FDSE     |     9|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------------------+------+
|      |Instance                         |Module                               |Cells |
+------+---------------------------------+-------------------------------------+------+
|1     |top                              |                                     | 27108|
|2     |  Buffer_1                       |elasticBuffer__parameterized0        |   138|
|3     |    oehb1                        |OEHB__parameterized0_199             |    74|
|4     |    tehb1                        |TEHB__parameterized0_200             |    64|
|5     |  Buffer_10                      |elasticBuffer__parameterized0_0      |   100|
|6     |    oehb1                        |OEHB__parameterized0_197             |    33|
|7     |    tehb1                        |TEHB__parameterized0_198             |    67|
|8     |  Buffer_11                      |elasticBuffer__parameterized0_1      |   391|
|9     |    oehb1                        |OEHB__parameterized0_195             |   326|
|10    |    tehb1                        |TEHB__parameterized0_196             |    65|
|11    |  Buffer_12                      |elasticBuffer__parameterized1        |     4|
|12    |    oehb1                        |OEHB_193                             |     3|
|13    |    tehb1                        |TEHB_194                             |     1|
|14    |  Buffer_13                      |elasticBuffer__parameterized1_2      |     5|
|15    |    oehb1                        |OEHB_191                             |     2|
|16    |    tehb1                        |TEHB_192                             |     3|
|17    |  Buffer_14                      |transpFIFO__parameterized1           |    37|
|18    |    fifo                         |elasticFifoInner__parameterized2_190 |    37|
|19    |  Buffer_15                      |transpFIFO__parameterized1_3         |    58|
|20    |    fifo                         |elasticFifoInner__parameterized2_189 |    58|
|21    |  Buffer_16                      |transpFIFO__parameterized1_4         |   282|
|22    |    fifo                         |elasticFifoInner__parameterized2_188 |   282|
|23    |  Buffer_17                      |transpFIFO__parameterized2           |    29|
|24    |    fifo                         |elasticFifoInner__parameterized3_187 |    29|
|25    |  Buffer_18                      |transpFIFO__parameterized1_5         |    26|
|26    |    fifo                         |elasticFifoInner__parameterized2     |    26|
|27    |  Buffer_19                      |transpFIFO__parameterized3           |    19|
|28    |    fifo                         |elasticFifoInner__parameterized4_186 |    19|
|29    |  Buffer_2                       |elasticBuffer__parameterized1_6      |     2|
|30    |    oehb1                        |OEHB_184                             |     1|
|31    |    tehb1                        |TEHB_185                             |     1|
|32    |  Buffer_20                      |transpFIFO__parameterized3_7         |    19|
|33    |    fifo                         |elasticFifoInner__parameterized4     |    19|
|34    |  Buffer_21                      |elasticBuffer__parameterized1_8      |     4|
|35    |    oehb1                        |OEHB_182                             |     1|
|36    |    tehb1                        |TEHB_183                             |     3|
|37    |  Buffer_22                      |transpFIFO__parameterized2_9         |    20|
|38    |    fifo                         |elasticFifoInner__parameterized3     |    20|
|39    |  Buffer_3                       |elasticBuffer__parameterized0_10     |   175|
|40    |    oehb1                        |OEHB__parameterized0_180             |   111|
|41    |    tehb1                        |TEHB__parameterized0_181             |    64|
|42    |  Buffer_4                       |elasticBuffer__parameterized0_11     |   166|
|43    |    oehb1                        |OEHB__parameterized0_178             |    99|
|44    |    tehb1                        |TEHB__parameterized0_179             |    67|
|45    |  Buffer_5                       |elasticBuffer__parameterized1_12     |     2|
|46    |    oehb1                        |OEHB_176                             |     1|
|47    |    tehb1                        |TEHB_177                             |     1|
|48    |  Buffer_6                       |elasticBuffer__parameterized0_13     |   106|
|49    |    oehb1                        |OEHB__parameterized0                 |    40|
|50    |    tehb1                        |TEHB__parameterized0_175             |    66|
|51    |  Buffer_7                       |nontranspFifo                        |    65|
|52    |    fifo                         |elasticFifoInner                     |    62|
|53    |    tehb                         |TEHB_174                             |     3|
|54    |  Buffer_8                       |transpFIFO                           |    13|
|55    |    fifo                         |elasticFifoInner__parameterized0     |    13|
|56    |  Buffer_9                       |transpFIFO__parameterized0           |    14|
|57    |    fifo                         |elasticFifoInner__parameterized1     |    14|
|58    |  add_28                         |add_op                               |    22|
|59    |  and_18                         |and_op                               |    32|
|60    |  c_LSQ_A                        |LSQ_A                                | 24251|
|61    |    LOAD_PORT_LSQ_A              |LOAD_PORT_LSQ_A                      |    16|
|62    |    LOAD_PORT_LSQ_A_1            |LOAD_PORT_LSQ_A_170                  |    16|
|63    |    STORE_ADDR_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A                |    16|
|64    |    STORE_ADDR_PORT_LSQ_A_1      |STORE_DATA_PORT_LSQ_A_171            |    18|
|65    |    STORE_DATA_PORT_LSQ_A        |STORE_DATA_PORT_LSQ_A_172            |    19|
|66    |    STORE_DATA_PORT_LSQ_A_1      |STORE_DATA_PORT_LSQ_A_173            |    19|
|67    |    loadQ                        |LOAD_QUEUE_LSQ_A                     | 13345|
|68    |    storeQ                       |STORE_QUEUE_LSQ_A                    | 10802|
|69    |  forkC_0                        |fork__parameterized4                 |     2|
|70    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_168          |     1|
|71    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_169          |     1|
|72    |  forkC_1                        |fork__parameterized4_14              |     8|
|73    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_166          |     3|
|74    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_167          |     5|
|75    |  forkC_13                       |\fork                                |     5|
|76    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_163          |     1|
|77    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_164          |     2|
|78    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_165          |     2|
|79    |  forkC_19                       |fork__parameterized2                 |    36|
|80    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_158          |     2|
|81    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_159          |     1|
|82    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_160          |     1|
|83    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_161          |    29|
|84    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_162          |     3|
|85    |  forkC_20                       |fork__parameterized3                 |    26|
|86    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_152          |     3|
|87    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_153          |     1|
|88    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_154          |     4|
|89    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_155          |     3|
|90    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_156          |     3|
|91    |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_157          |    12|
|92    |  forkC_21                       |fork__parameterized2_15              |    36|
|93    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_147          |     2|
|94    |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_148          |     6|
|95    |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_149          |    18|
|96    |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_150          |     8|
|97    |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_151          |     2|
|98    |  fork_0                         |fork__parameterized0                 |    19|
|99    |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_144          |     9|
|100   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_145          |     5|
|101   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_146          |     5|
|102   |  fork_1                         |fork__parameterized1                 |     7|
|103   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_142          |     2|
|104   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_143          |     5|
|105   |  fork_10                        |fork__parameterized8                 |    14|
|106   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_138          |     1|
|107   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_139          |     3|
|108   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_140          |     7|
|109   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_141          |     3|
|110   |  fork_11                        |fork__parameterized1_16              |     5|
|111   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_136          |     3|
|112   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_137          |     2|
|113   |  fork_12                        |fork__parameterized0_17              |     6|
|114   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_133          |     4|
|115   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_134          |     1|
|116   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_135          |     1|
|117   |  fork_14                        |fork__parameterized7                 |    23|
|118   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_128          |     3|
|119   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_129          |     4|
|120   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_130          |     7|
|121   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_131          |     3|
|122   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_132          |     6|
|123   |  fork_15                        |fork__parameterized0_18              |    10|
|124   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_125          |     3|
|125   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_126          |     4|
|126   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_127          |     3|
|127   |  fork_16                        |fork__parameterized1_19              |     4|
|128   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_123          |     2|
|129   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_124          |     2|
|130   |  fork_17                        |fork__parameterized1_20              |     2|
|131   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_121          |     1|
|132   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_122          |     1|
|133   |  fork_18                        |fork__parameterized1_21              |     5|
|134   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_119          |     3|
|135   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_120          |     2|
|136   |  fork_2                         |fork__parameterized1_22              |     7|
|137   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_117          |     5|
|138   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_118          |     2|
|139   |  fork_22                        |fork__parameterized1_23              |     5|
|140   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_115          |     3|
|141   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_116          |     2|
|142   |  fork_23                        |fork__parameterized1_24              |     5|
|143   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_113          |     2|
|144   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_114          |     3|
|145   |  fork_24                        |fork__parameterized0_25              |     4|
|146   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_110          |     1|
|147   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_111          |     2|
|148   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_112          |     1|
|149   |  fork_25                        |fork__parameterized1_26              |     7|
|150   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_108          |     2|
|151   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_109          |     5|
|152   |  fork_26                        |fork__parameterized1_27              |     5|
|153   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_106          |     2|
|154   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_107          |     3|
|155   |  fork_27                        |fork__parameterized5                 |    14|
|156   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_100          |     1|
|157   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_101          |     3|
|158   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_102          |     1|
|159   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_103          |     2|
|160   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_104          |     3|
|161   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_105          |     4|
|162   |  fork_28                        |fork__parameterized1_28              |     2|
|163   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_98           |     1|
|164   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_99           |     1|
|165   |  fork_29                        |fork__parameterized1_29              |     2|
|166   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_96           |     1|
|167   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_97           |     1|
|168   |  fork_3                         |fork__parameterized1_30              |     3|
|169   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_94           |     2|
|170   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_95           |     1|
|171   |  fork_4                         |fork__parameterized5_31              |    24|
|172   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_88           |     4|
|173   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_89           |     3|
|174   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_90           |     6|
|175   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_91           |     3|
|176   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_92           |     1|
|177   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_93           |     7|
|178   |  fork_5                         |fork__parameterized0_32              |     6|
|179   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_85           |     2|
|180   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_86           |     1|
|181   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_87           |     3|
|182   |  fork_6                         |fork__parameterized6                 |    14|
|183   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_78           |     2|
|184   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_79           |     2|
|185   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_80           |     1|
|186   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_81           |     3|
|187   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_82           |     3|
|188   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_83           |     2|
|189   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_84           |     1|
|190   |  fork_7                         |fork__parameterized1_33              |     6|
|191   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_76           |     3|
|192   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_77           |     3|
|193   |  fork_8                         |fork__parameterized1_34              |     4|
|194   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_74           |     2|
|195   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_75           |     2|
|196   |  fork_9                         |fork__parameterized5_35              |    13|
|197   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock              |     1|
|198   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_69           |     3|
|199   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_70           |     2|
|200   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_71           |     3|
|201   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_72           |     3|
|202   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_73           |     1|
|203   |  icmp_16                        |icmp_sgt_op                          |    36|
|204   |  icmp_19                        |icmp_eq_op                           |     3|
|205   |  icmp_2                         |icmp_sgt_op_36                       |    18|
|206   |  icmp_20                        |icmp_sgt_op_37                       |    36|
|207   |  icmp_21                        |icmp_slt_op                          |    36|
|208   |  icmp_29                        |icmp_ult_op                          |    12|
|209   |  icmp_31                        |icmp_sgt_op_38                       |    18|
|210   |  icmp_34                        |icmp_slt_op_39                       |     4|
|211   |  phiC_1                         |mux__parameterized0                  |     3|
|212   |    tehb1                        |TEHB_68                              |     3|
|213   |  phiC_12                        |mux__parameterized0_40               |     3|
|214   |    tehb1                        |TEHB_67                              |     3|
|215   |  phiC_2                         |mux__parameterized0_41               |     3|
|216   |    tehb1                        |TEHB_66                              |     3|
|217   |  phiC_7                         |mux__parameterized0_42               |     6|
|218   |    tehb1                        |TEHB_65                              |     6|
|219   |  phiC_8                         |mux__parameterized0_43               |     3|
|220   |    tehb1                        |TEHB_64                              |     3|
|221   |  phi_1                          |mux                                  |    63|
|222   |    tehb1                        |TEHB__parameterized0_63              |    63|
|223   |  phi_5                          |mux_44                               |    63|
|224   |    tehb1                        |TEHB__parameterized0_62              |    63|
|225   |  phi_8                          |mux_45                               |    70|
|226   |    tehb1                        |TEHB__parameterized0_61              |    70|
|227   |  phi_n0                         |mux_46                               |     4|
|228   |    tehb1                        |TEHB__parameterized0_60              |     4|
|229   |  phi_n3                         |merge                                |    51|
|230   |    tehb1                        |TEHB__parameterized0_59              |    51|
|231   |  phi_n30                        |merge_47                             |    36|
|232   |    tehb1                        |TEHB__parameterized0_58              |    36|
|233   |  phi_n31                        |merge_48                             |    12|
|234   |    tehb1                        |TEHB__parameterized0_57              |    12|
|235   |  phi_n32                        |mux_49                               |     8|
|236   |    tehb1                        |TEHB__parameterized0_56              |     8|
|237   |  phi_n4                         |mux_50                               |    66|
|238   |    tehb1                        |TEHB__parameterized0_55              |    66|
|239   |  phi_n5                         |mux_51                               |    65|
|240   |    tehb1                        |TEHB__parameterized0_54              |    65|
|241   |  phi_n6                         |mux_52                               |    65|
|242   |    tehb1                        |TEHB__parameterized0_53              |    65|
|243   |  ret_0                          |ret_op                               |    61|
|244   |    tehb                         |TEHB__parameterized0                 |    61|
|245   |  select_0                       |select_op                            |     8|
|246   |    Antitokens                   |antitokens                           |     8|
|247   |  start_0                        |start_node                           |    14|
|248   |    startBuff                    |elasticBuffer                        |    10|
|249   |      oehb1                      |OEHB                                 |     8|
|250   |      tehb1                      |TEHB                                 |     2|
|251   |  xor_9                          |xor_op                               |    32|
+------+---------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:51 ; elapsed = 00:04:12 . Memory (MB): peak = 2919.160 ; gain = 1142.594 ; free physical = 10693 ; free virtual = 18064
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:49 ; elapsed = 00:04:10 . Memory (MB): peak = 2923.070 ; gain = 1056.688 ; free physical = 13806 ; free virtual = 21177
Synthesis Optimization Complete : Time (s): cpu = 00:02:53 ; elapsed = 00:04:14 . Memory (MB): peak = 2923.070 ; gain = 1146.504 ; free physical = 13806 ; free virtual = 21177
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2923.070 ; gain = 0.000 ; free physical = 13796 ; free virtual = 21167
INFO: [Netlist 29-17] Analyzing 2097 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/bitonic_sort/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.070 ; gain = 0.000 ; free physical = 13757 ; free virtual = 21128
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 26 instances

INFO: [Common 17-83] Releasing license: Synthesis
303 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:00 ; elapsed = 00:04:26 . Memory (MB): peak = 2923.070 ; gain = 1422.227 ; free physical = 13918 ; free virtual = 21289
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Oct 24 10:57:52 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : bitonic_sort
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 19037 |     0 |    101400 | 18.77 |
|   LUT as Logic             | 18931 |     0 |    101400 | 18.67 |
|   LUT as Memory            |   106 |     0 |     35000 |  0.30 |
|     LUT as Distributed RAM |   106 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4288 |     0 |    202800 |  2.11 |
|   Register as Flip Flop    |  4288 |     0 |    202800 |  2.11 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1150 |     0 |     50700 |  2.27 |
| F8 Muxes                   |    33 |     0 |     25350 |  0.13 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 102   |          Yes |           - |          Set |
| 653   |          Yes |           - |        Reset |
| 9     |          Yes |         Set |            - |
| 3524  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8781 |                 LUT |
| LUT4     | 5466 |                 LUT |
| LUT5     | 4692 |                 LUT |
| FDRE     | 3524 |        Flop & Latch |
| MUXF7    | 1150 |               MuxFx |
| LUT3     | 1025 |                 LUT |
| CARRY4   |  887 |          CarryLogic |
| LUT2     |  713 |                 LUT |
| FDCE     |  653 |        Flop & Latch |
| RAMD32   |  158 |  Distributed Memory |
| FDPE     |  102 |        Flop & Latch |
| RAMS32   |   52 |  Distributed Memory |
| LUT1     |   46 |                 LUT |
| MUXF8    |   33 |               MuxFx |
| FDSE     |    9 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Oct 24 10:57:57 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : bitonic_sort
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_6/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.645ns  (logic 1.755ns (18.196%)  route 7.890ns (81.804%))
  Logic Levels:           21  (CARRY4=4 LUT3=3 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4497, unset)         0.672     0.672    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 f  c_LSQ_A/loadQ/head_reg[1]/Q
                         net (fo=182, unplaced)       0.647     1.528    c_LSQ_A/loadQ/Q[1]
                         LUT5 (Prop_lut5_I2_O)        0.153     1.681 r  c_LSQ_A/loadQ/loadCompleted_9_i_5/O
                         net (fo=2, unplaced)         0.676     2.357    c_LSQ_A/loadQ/loadCompleted_9_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     2.410 f  c_LSQ_A/loadQ/loadCompleted_9_i_4/O
                         net (fo=4, unplaced)         0.545     2.955    c_LSQ_A/loadQ/loadCompleted_9_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     3.008 f  c_LSQ_A/loadQ/dataQ_0[31]_i_6/O
                         net (fo=37, unplaced)        0.415     3.423    c_LSQ_A/loadQ/dataQ_0[31]_i_6_n_0
                         LUT3 (Prop_lut3_I2_O)        0.053     3.476 r  c_LSQ_A/loadQ/dataQ_0[31]_i_26/O
                         net (fo=64, unplaced)        0.428     3.904    c_LSQ_A/loadQ/_T_102156[1]
                         LUT6 (Prop_lut6_I4_O)        0.053     3.957 r  c_LSQ_A/loadQ/dataQ_0[1]_i_3/O
                         net (fo=9, unplaced)         0.381     4.338    c_LSQ_A/loadQ/dataQ_0[1]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     4.391 r  c_LSQ_A/loadQ/dataQ_0[1]_i_1__0/O
                         net (fo=12, unplaced)        0.569     4.960    icmp_21/loadQ_io_loadPorts_1_bits[1]
                         LUT4 (Prop_lut4_I3_O)        0.065     5.025 r  icmp_21/dataOutArray[0]__1_i_107/O
                         net (fo=1, unplaced)         0.000     5.025    icmp_21/dataOutArray[0]__1_i_107_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     5.378 r  icmp_21/dataOutArray[0]__1_i_71/CO[3]
                         net (fo=1, unplaced)         0.008     5.386    icmp_21/dataOutArray[0]__1_i_71_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.446 r  icmp_21/dataOutArray[0]__1_i_40/CO[3]
                         net (fo=1, unplaced)         0.000     5.446    icmp_21/dataOutArray[0]__1_i_40_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.506 r  icmp_21/dataOutArray[0]__1_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     5.506    icmp_21/dataOutArray[0]__1_i_17_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.566 f  icmp_21/dataOutArray[0]__1_i_5/CO[3]
                         net (fo=3, unplaced)         0.536     6.102    c_LSQ_A/loadQ/data_reg_reg[0][0]
                         LUT3 (Prop_lut3_I1_O)        0.053     6.155 f  c_LSQ_A/loadQ/dataOutArray[0]__1_i_1/O
                         net (fo=2, unplaced)         0.351     6.506    phi_n0/tehb1/select_0_dataOutArray_0[0]
                         LUT6 (Prop_lut6_I1_O)        0.053     6.559 r  phi_n0/tehb1/dataOutArray[0]__2/O
                         net (fo=6, unplaced)         0.372     6.931    Buffer_7/fifo/phi_n0_dataOutArray_0
                         LUT5 (Prop_lut5_I2_O)        0.053     6.984 r  Buffer_7/fifo/full_reg_i_6__1/O
                         net (fo=5, unplaced)         0.368     7.352    Buffer_22/fifo/branchC_0_pValidArray_0
                         LUT6 (Prop_lut6_I1_O)        0.053     7.405 r  Buffer_22/fifo/reg_value_i_2__50/O
                         net (fo=11, unplaced)        0.386     7.791    Buffer_22/fifo/Buffer_22_nReadyArray_0
                         LUT5 (Prop_lut5_I0_O)        0.053     7.844 f  Buffer_22/fifo/i___1_i_6/O
                         net (fo=1, unplaced)         0.340     8.184    forkC_21/generateBlocks[1].regblock/reg_value_i_5__6_2
                         LUT5 (Prop_lut5_I4_O)        0.053     8.237 f  forkC_21/generateBlocks[1].regblock/i___1_i_1/O
                         net (fo=6, unplaced)         0.372     8.609    forkC_21/generateBlocks[1].regblock/forkStop
                         LUT4 (Prop_lut4_I0_O)        0.053     8.662 r  forkC_21/generateBlocks[1].regblock/i___0_i_1/O
                         net (fo=3, unplaced)         0.358     9.020    forkC_21/generateBlocks[2].regblock/reg_value_reg_6
                         LUT5 (Prop_lut5_I2_O)        0.053     9.073 f  forkC_21/generateBlocks[2].regblock/join_write_temp//i___0/O
                         net (fo=3, unplaced)         0.358     9.431    fork_4/generateBlocks[0].regblock/full_reg_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.053     9.484 r  fork_4/generateBlocks[0].regblock/full_reg_i_3__12/O
                         net (fo=4, unplaced)         0.364     9.848    Buffer_6/oehb1/fork_4_readyArray_0
                         LUT3 (Prop_lut3_I1_O)        0.053     9.901 r  Buffer_6/oehb1/data_reg[31]_i_1__10/O
                         net (fo=32, unplaced)        0.416    10.317    Buffer_6/oehb1/reg_en
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4497, unset)         0.638     4.638    Buffer_6/oehb1/clk
                         FDCE                                         r  Buffer_6/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_6/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                 -6.013    




report_timing: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2935.168 ; gain = 12.098 ; free physical = 13603 ; free virtual = 20974
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2943.172 ; gain = 8.004 ; free physical = 13601 ; free virtual = 20972

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 4e631d69

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13601 ; free virtual = 20972

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1cb71fcd6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13521 ; free virtual = 20892
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1cb71fcd6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13522 ; free virtual = 20892
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 182825711

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 182825711

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 182825711

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 182825711

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              32  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889
Ending Logic Optimization Task | Checksum: 18450fb79

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18450fb79

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18450fb79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889
Ending Netlist Obfuscation Task | Checksum: 18450fb79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b7025e72

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13518 ; free virtual = 20889

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e7e0acc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13493 ; free virtual = 20864

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ab4889ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13455 ; free virtual = 20826

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ab4889ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13455 ; free virtual = 20826
Phase 1 Placer Initialization | Checksum: ab4889ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13455 ; free virtual = 20826

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13b933755

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13436 ; free virtual = 20807

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 29 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1009 nets or cells. Created 1000 new cells, deleted 9 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13412 ; free virtual = 20783

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |              9  |                  1009  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |              9  |                  1009  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 6cdd6026

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13410 ; free virtual = 20781
Phase 2.2 Global Placement Core | Checksum: 86464781

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13408 ; free virtual = 20779
Phase 2 Global Placement | Checksum: 86464781

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13418 ; free virtual = 20789

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11dce30e7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13418 ; free virtual = 20789

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a9b4d6cc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13307 ; free virtual = 20682

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20b264b88

Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13291 ; free virtual = 20666

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c69f721b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13290 ; free virtual = 20665

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 25ccf5c81

Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13124 ; free virtual = 20507

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 180ffe2bd

Time (s): cpu = 00:00:47 ; elapsed = 00:01:09 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 12991 ; free virtual = 20376

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16a23406a

Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 12995 ; free virtual = 20379

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: d5dec7a9

Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 12995 ; free virtual = 20379

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 19f103151

Time (s): cpu = 00:00:56 ; elapsed = 00:01:25 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13066 ; free virtual = 20451
Phase 3 Detail Placement | Checksum: 19f103151

Time (s): cpu = 00:00:56 ; elapsed = 00:01:25 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13066 ; free virtual = 20451

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a466d533

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a466d533

Time (s): cpu = 00:00:59 ; elapsed = 00:01:30 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13072 ; free virtual = 20456
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.318. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19348098c

Time (s): cpu = 00:01:19 ; elapsed = 00:02:06 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13075 ; free virtual = 20482
Phase 4.1 Post Commit Optimization | Checksum: 19348098c

Time (s): cpu = 00:01:19 ; elapsed = 00:02:06 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13075 ; free virtual = 20482

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19348098c

Time (s): cpu = 00:01:19 ; elapsed = 00:02:06 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13080 ; free virtual = 20487

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19348098c

Time (s): cpu = 00:01:20 ; elapsed = 00:02:06 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13081 ; free virtual = 20488

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13081 ; free virtual = 20488
Phase 4.4 Final Placement Cleanup | Checksum: 18cdcd6dc

Time (s): cpu = 00:01:20 ; elapsed = 00:02:06 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13081 ; free virtual = 20488
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18cdcd6dc

Time (s): cpu = 00:01:20 ; elapsed = 00:02:06 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13081 ; free virtual = 20488
Ending Placer Task | Checksum: dd15d284

Time (s): cpu = 00:01:20 ; elapsed = 00:02:06 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13081 ; free virtual = 20488
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:21 ; elapsed = 00:02:08 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 13105 ; free virtual = 20512
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: d9871fcf ConstDB: 0 ShapeSum: 38eb2b5 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 143082e45

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2943.172 ; gain = 0.000 ; free physical = 12889 ; free virtual = 20300
Post Restoration Checksum: NetGraph: dd92a01f NumContArr: 65758e26 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 143082e45

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2977.984 ; gain = 34.812 ; free physical = 12856 ; free virtual = 20267

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 143082e45

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2977.984 ; gain = 34.812 ; free physical = 12851 ; free virtual = 20262

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 143082e45

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2977.984 ; gain = 34.812 ; free physical = 12851 ; free virtual = 20262
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12259752a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2977.984 ; gain = 34.812 ; free physical = 12852 ; free virtual = 20260
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.745 | TNS=-20996.871| WHS=-0.175 | THS=-72.290|

Phase 2 Router Initialization | Checksum: 1c3f61c88

Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2977.984 ; gain = 34.812 ; free physical = 12840 ; free virtual = 20247

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18264
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18264
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1544eba06

Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2994.121 ; gain = 50.949 ; free physical = 12752 ; free virtual = 20167
INFO: [Route 35-580] Design has 599 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                     c_LSQ_A/storeQ/storeCompleted_1_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_A/storeQ/storeCompleted_9_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_A/storeQ/storeCompleted_7_reg/D|
|                      clk |                      clk |                                                                     c_LSQ_A/storeQ/storeCompleted_3_reg/D|
|                      clk |                      clk |                                                                    c_LSQ_A/storeQ/storeCompleted_14_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 12270
 Number of Nodes with overlaps = 2651
 Number of Nodes with overlaps = 784
 Number of Nodes with overlaps = 357
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.428 | TNS=-28359.065| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f889ae96

Time (s): cpu = 00:01:54 ; elapsed = 00:02:18 . Memory (MB): peak = 2994.121 ; gain = 50.949 ; free physical = 12843 ; free virtual = 20251

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 942
 Number of Nodes with overlaps = 483
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.370 | TNS=-28210.578| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12ae767d9

Time (s): cpu = 00:02:18 ; elapsed = 00:02:43 . Memory (MB): peak = 2994.121 ; gain = 50.949 ; free physical = 12827 ; free virtual = 20235

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 818
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.534 | TNS=-28778.926| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13fed267a

Time (s): cpu = 00:02:37 ; elapsed = 00:03:04 . Memory (MB): peak = 2994.121 ; gain = 50.949 ; free physical = 12821 ; free virtual = 20229
Phase 4 Rip-up And Reroute | Checksum: 13fed267a

Time (s): cpu = 00:02:37 ; elapsed = 00:03:04 . Memory (MB): peak = 2994.121 ; gain = 50.949 ; free physical = 12821 ; free virtual = 20229

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 132e06056

Time (s): cpu = 00:02:39 ; elapsed = 00:03:06 . Memory (MB): peak = 2994.121 ; gain = 50.949 ; free physical = 12820 ; free virtual = 20228
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.288 | TNS=-27864.811| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f7184aad

Time (s): cpu = 00:02:39 ; elapsed = 00:03:06 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12812 ; free virtual = 20220

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f7184aad

Time (s): cpu = 00:02:39 ; elapsed = 00:03:06 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12812 ; free virtual = 20220
Phase 5 Delay and Skew Optimization | Checksum: f7184aad

Time (s): cpu = 00:02:39 ; elapsed = 00:03:06 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12812 ; free virtual = 20220

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e756a2e

Time (s): cpu = 00:02:40 ; elapsed = 00:03:08 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12811 ; free virtual = 20219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.285 | TNS=-27858.901| WHS=0.088  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13e756a2e

Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12811 ; free virtual = 20219
Phase 6 Post Hold Fix | Checksum: 13e756a2e

Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12811 ; free virtual = 20219

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.72284 %
  Global Horizontal Routing Utilization  = 8.24305 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 87.8941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y106 -> INT_R_X43Y109
   INT_L_X44Y102 -> INT_R_X47Y105
South Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X47Y124 -> INT_R_X47Y124
   INT_R_X47Y123 -> INT_R_X47Y123
   INT_R_X51Y113 -> INT_R_X51Y113
   INT_L_X48Y107 -> INT_L_X48Y107
   INT_L_X36Y93 -> INT_L_X36Y93
East Dir 4x4 Area, Max Cong = 86.489%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y102 -> INT_R_X47Y105
   INT_L_X44Y98 -> INT_R_X47Y101
West Dir 8x8 Area, Max Cong = 88.0745%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y98 -> INT_R_X47Y105
   INT_L_X48Y98 -> INT_R_X55Y105
   INT_L_X48Y90 -> INT_R_X55Y97

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 0.875
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.8 Sparse Ratio: 1.0625

Phase 7 Route finalize | Checksum: 166849a37

Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12810 ; free virtual = 20218

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 166849a37

Time (s): cpu = 00:02:41 ; elapsed = 00:03:08 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12809 ; free virtual = 20217

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f8be88b3

Time (s): cpu = 00:02:42 ; elapsed = 00:03:10 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12808 ; free virtual = 20216

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-6.285 | TNS=-27858.901| WHS=0.088  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f8be88b3

Time (s): cpu = 00:02:42 ; elapsed = 00:03:10 . Memory (MB): peak = 2999.121 ; gain = 55.949 ; free physical = 12809 ; free virtual = 20217
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:42 ; elapsed = 00:03:10 . Memory (MB): peak = 3002.090 ; gain = 58.918 ; free physical = 12830 ; free virtual = 20238

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:12 . Memory (MB): peak = 3002.090 ; gain = 58.918 ; free physical = 12830 ; free virtual = 20238
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Oct 24 11:03:21 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : bitonic_sort
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 19941 |     0 |    101400 | 19.67 |
|   LUT as Logic             | 19835 |     0 |    101400 | 19.56 |
|   LUT as Memory            |   106 |     0 |     35000 |  0.30 |
|     LUT as Distributed RAM |   106 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  4288 |     0 |    202800 |  2.11 |
|   Register as Flip Flop    |  4288 |     0 |    202800 |  2.11 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1150 |     0 |     50700 |  2.27 |
| F8 Muxes                   |    33 |     0 |     25350 |  0.13 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 102   |          Yes |           - |          Set |
| 653   |          Yes |           - |        Reset |
| 9     |          Yes |         Set |            - |
| 3524  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  5683 |     0 |     25350 | 22.42 |
|   SLICEL                                   |  3657 |     0 |           |       |
|   SLICEM                                   |  2026 |     0 |           |       |
| LUT as Logic                               | 19835 |     0 |    101400 | 19.56 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 18979 |       |           |       |
|   using O5 and O6                          |   856 |       |           |       |
| LUT as Memory                              |   106 |     0 |     35000 |  0.30 |
|   LUT as Distributed RAM                   |   106 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     2 |       |           |       |
|     using O5 and O6                        |   104 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  4288 |     0 |    202800 |  2.11 |
|   Register driven from within the Slice    |  3089 |       |           |       |
|   Register driven from outside the Slice   |  1199 |       |           |       |
|     LUT in front of the register is unused |   648 |       |           |       |
|     LUT in front of the register is used   |   551 |       |           |       |
| Unique Control Sets                        |   133 |       |     25350 |  0.52 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8781 |                 LUT |
| LUT4     | 5466 |                 LUT |
| LUT5     | 4692 |                 LUT |
| FDRE     | 3524 |        Flop & Latch |
| MUXF7    | 1150 |               MuxFx |
| LUT3     | 1025 |                 LUT |
| CARRY4   |  887 |          CarryLogic |
| LUT2     |  713 |                 LUT |
| FDCE     |  653 |        Flop & Latch |
| RAMD32   |  158 |  Distributed Memory |
| FDPE     |  102 |        Flop & Latch |
| RAMS32   |   52 |  Distributed Memory |
| MUXF8    |   33 |               MuxFx |
| LUT1     |   14 |                 LUT |
| FDSE     |    9 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Oct 24 11:03:26 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : bitonic_sort
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.285ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_6/tehb1/data_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.907ns  (logic 1.710ns (17.261%)  route 8.197ns (82.739%))
  Logic Levels:           19  (CARRY4=1 LUT3=1 LUT4=4 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 5.283 - 4.000 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4497, unset)         1.392     1.392    c_LSQ_A/loadQ/clk
    SLICE_X71Y113        FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDRE (Prop_fdre_C_Q)         0.269     1.661 f  c_LSQ_A/loadQ/head_reg[0]/Q
                         net (fo=159, routed)         0.584     2.245    c_LSQ_A/loadQ/Q[0]
    SLICE_X68Y112        LUT4 (Prop_lut4_I0_O)        0.053     2.298 f  c_LSQ_A/loadQ/loadCompleted_10_i_2/O
                         net (fo=11, routed)          0.614     2.912    c_LSQ_A/loadQ/loadCompleted_10_i_2_n_0
    SLICE_X69Y110        LUT6 (Prop_lut6_I1_O)        0.053     2.965 f  c_LSQ_A/loadQ/reg_value_i_9__2/O
                         net (fo=1, routed)           0.411     3.375    c_LSQ_A/loadQ/reg_value_i_9__2_n_0
    SLICE_X69Y112        LUT6 (Prop_lut6_I0_O)        0.053     3.428 f  c_LSQ_A/loadQ/reg_value_i_8__2/O
                         net (fo=4, routed)           0.554     3.982    c_LSQ_A/loadQ/reg_value_i_8__2_n_0
    SLICE_X75Y114        LUT5 (Prop_lut5_I2_O)        0.053     4.035 r  c_LSQ_A/loadQ/dataQ_1[31]_i_17/O
                         net (fo=128, routed)         0.828     4.863    c_LSQ_A/loadQ/_T_102016[1]
    SLICE_X77Y118        LUT6 (Prop_lut6_I2_O)        0.053     4.916 r  c_LSQ_A/loadQ/dataQ_1[24]_i_6/O
                         net (fo=1, routed)           0.000     4.916    c_LSQ_A/loadQ/dataQ_1[24]_i_6_n_0
    SLICE_X77Y118        MUXF7 (Prop_muxf7_I0_O)      0.127     5.043 r  c_LSQ_A/loadQ/dataQ_1_reg[24]_i_3__0/O
                         net (fo=1, routed)           0.661     5.703    c_LSQ_A/loadQ/dataQ_1_reg[24]_i_3__0_n_0
    SLICE_X76Y116        LUT6 (Prop_lut6_I0_O)        0.153     5.856 r  c_LSQ_A/loadQ/dataQ_1[24]_i_2/O
                         net (fo=12, routed)          0.720     6.577    icmp_21/loadQ_io_loadPorts_0_bits[24]
    SLICE_X71Y115        LUT4 (Prop_lut4_I1_O)        0.053     6.630 r  icmp_21/dataOutArray[0]__1_i_25/O
                         net (fo=1, routed)           0.000     6.630    icmp_21/dataOutArray[0]__1_i_25_n_0
    SLICE_X71Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.943 f  icmp_21/dataOutArray[0]__1_i_5/CO[3]
                         net (fo=3, routed)           0.583     7.526    c_LSQ_A/loadQ/data_reg_reg[0][0]
    SLICE_X67Y115        LUT3 (Prop_lut3_I1_O)        0.053     7.579 f  c_LSQ_A/loadQ/dataOutArray[0]__1_i_1/O
                         net (fo=2, routed)           0.353     7.932    phi_n0/tehb1/select_0_dataOutArray_0[0]
    SLICE_X66Y117        LUT6 (Prop_lut6_I1_O)        0.053     7.985 r  phi_n0/tehb1/dataOutArray[0]__2/O
                         net (fo=6, routed)           0.167     8.152    Buffer_7/fifo/phi_n0_dataOutArray_0
    SLICE_X66Y117        LUT5 (Prop_lut5_I2_O)        0.053     8.205 f  Buffer_7/fifo/full_reg_i_6__1/O
                         net (fo=5, routed)           0.383     8.588    Buffer_22/fifo/branchC_0_pValidArray_0
    SLICE_X65Y116        LUT6 (Prop_lut6_I1_O)        0.053     8.641 f  Buffer_22/fifo/reg_value_i_2__50/O
                         net (fo=11, routed)          0.577     9.218    Buffer_22/fifo/Buffer_22_nReadyArray_0
    SLICE_X51Y116        LUT5 (Prop_lut5_I0_O)        0.053     9.271 r  Buffer_22/fifo/i___1_i_6/O
                         net (fo=1, routed)           0.240     9.512    forkC_21/generateBlocks[1].regblock/reg_value_i_5__6_2
    SLICE_X51Y114        LUT5 (Prop_lut5_I4_O)        0.053     9.565 r  forkC_21/generateBlocks[1].regblock/i___1_i_1/O
                         net (fo=6, routed)           0.163     9.728    forkC_21/generateBlocks[1].regblock/forkStop
    SLICE_X51Y114        LUT4 (Prop_lut4_I0_O)        0.053     9.781 f  forkC_21/generateBlocks[1].regblock/i___0_i_1/O
                         net (fo=3, routed)           0.215     9.996    forkC_21/generateBlocks[2].regblock/reg_value_reg_6
    SLICE_X51Y114        LUT5 (Prop_lut5_I2_O)        0.053    10.049 r  forkC_21/generateBlocks[2].regblock/join_write_temp//i___0/O
                         net (fo=3, routed)           0.471    10.520    fork_4/generateBlocks[0].regblock/full_reg_reg_0
    SLICE_X51Y112        LUT6 (Prop_lut6_I2_O)        0.053    10.573 f  fork_4/generateBlocks[0].regblock/full_reg_i_3__12/O
                         net (fo=4, routed)           0.258    10.831    Buffer_6/oehb1/fork_4_readyArray_0
    SLICE_X51Y111        LUT4 (Prop_lut4_I0_O)        0.053    10.884 r  Buffer_6/oehb1/data_reg[31]_i_1__11/O
                         net (fo=32, routed)          0.415    11.299    Buffer_6/tehb1/data_reg_reg[0]_0[0]
    SLICE_X51Y110        FDCE                                         r  Buffer_6/tehb1/data_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4497, unset)         1.283     5.283    Buffer_6/tehb1/clk
    SLICE_X51Y110        FDCE                                         r  Buffer_6/tehb1/data_reg_reg[25]/C
                         clock pessimism              0.010     5.293    
                         clock uncertainty           -0.035     5.258    
    SLICE_X51Y110        FDCE (Setup_fdce_C_CE)      -0.244     5.014    Buffer_6/tehb1/data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          5.014    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                 -6.285    




INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 11:03:26 2023...
