
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Fri Sep 22 15:44:34 2023
| Design       : ip_1port_ram
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 ip_1port_ram|sys_clk     1000.0000    {0.0000 500.0000}   Declared         17           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               ip_1port_ram|sys_clk                      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ip_1port_ram|sys_clk        1.0000 MHz    321.6468 MHz      1000.0000         3.1090        996.891
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ip_1port_ram|sys_clk   ip_1port_ram|sys_clk       996.891       0.000              0             78
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ip_1port_ram|sys_clk   ip_1port_ram|sys_clk         0.140       0.000              0             78
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ip_1port_ram|sys_clk                              499.102       0.000              0             17
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ip_1port_ram|sys_clk   ip_1port_ram|sys_clk       997.767       0.000              0             78
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ip_1port_ram|sys_clk   ip_1port_ram|sys_clk         0.120       0.000              0             78
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ip_1port_ram|sys_clk                              499.282       0.000              0             17
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/Cin
Path Group  : ip_1port_ram|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.648
  Launch Clock Delay      :  4.514
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       2.108       4.514         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_138_141/Q1                   tco                   0.291       4.805 r       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.395       5.200         u_ram_rw/rw_cnt [2]
 CLMS_138_145/Y2                   td                    0.210       5.410 r       u_ram_rw/N9_mux4_4/gateop_perm/Z
                                   net (fanout=2)        0.268       5.678         u_ram_rw/_N89    
 CLMS_138_149/Y1                   td                    0.468       6.146 r       u_ram_rw/N28/gateop_perm/Z
                                   net (fanout=8)        0.554       6.700         u_ram_rw/N28     
                                   td                    0.474       7.174 f       u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.174         u_ram_rw/_N64    
 CLMA_130_145/COUT                 td                    0.058       7.232 r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.232         u_ram_rw/_N66    
                                   td                    0.058       7.290 r       u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.290         u_ram_rw/_N68    
                                                                           r       u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.290         Logic Levels: 3  
                                                                                   Logic: 1.559ns(56.160%), Route: 1.217ns(43.840%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048    1001.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878    1001.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000    1001.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.765    1003.648         ntclkbufg_0      
 CLMA_130_149/CLK                                                          r       u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.750    1004.398                          
 clock uncertainty                                      -0.050    1004.348                          

 Setup time                                             -0.167    1004.181                          

 Data required time                                               1004.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.181                          
 Data arrival time                                                   7.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cin
Path Group  : ip_1port_ram|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.648
  Launch Clock Delay      :  4.514
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       2.108       4.514         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_138_141/Q1                   tco                   0.291       4.805 r       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.395       5.200         u_ram_rw/rw_cnt [2]
 CLMS_138_145/Y2                   td                    0.210       5.410 r       u_ram_rw/N9_mux4_4/gateop_perm/Z
                                   net (fanout=2)        0.268       5.678         u_ram_rw/_N89    
 CLMS_138_149/Y1                   td                    0.468       6.146 r       u_ram_rw/N28/gateop_perm/Z
                                   net (fanout=8)        0.554       6.700         u_ram_rw/N28     
                                   td                    0.474       7.174 f       u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.174         u_ram_rw/_N64    
 CLMA_130_145/COUT                 td                    0.058       7.232 r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.232         u_ram_rw/_N66    
 CLMA_130_149/CIN                                                          r       u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.232         Logic Levels: 3  
                                                                                   Logic: 1.501ns(55.224%), Route: 1.217ns(44.776%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048    1001.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878    1001.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000    1001.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.765    1003.648         ntclkbufg_0      
 CLMA_130_149/CLK                                                          r       u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.750    1004.398                          
 clock uncertainty                                      -0.050    1004.348                          

 Setup time                                             -0.170    1004.178                          

 Data required time                                               1004.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.178                          
 Data arrival time                                                   7.232                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.946                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cin
Path Group  : ip_1port_ram|sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.111  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.653
  Launch Clock Delay      :  4.514
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       2.108       4.514         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_138_141/Q1                   tco                   0.291       4.805 r       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.395       5.200         u_ram_rw/rw_cnt [2]
 CLMS_138_145/Y2                   td                    0.210       5.410 r       u_ram_rw/N9_mux4_4/gateop_perm/Z
                                   net (fanout=2)        0.268       5.678         u_ram_rw/_N89    
 CLMS_138_149/Y1                   td                    0.468       6.146 r       u_ram_rw/N28/gateop_perm/Z
                                   net (fanout=8)        0.554       6.700         u_ram_rw/N28     
                                   td                    0.458       7.158 r       u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.158         u_ram_rw/_N64    
                                                                           r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.158         Logic Levels: 2  
                                                                                   Logic: 1.427ns(53.971%), Route: 1.217ns(46.029%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913    1000.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048    1001.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878    1001.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000    1001.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.770    1003.653         ntclkbufg_0      
 CLMA_130_145/CLK                                                          r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.750    1004.403                          
 clock uncertainty                                      -0.050    1004.353                          

 Setup time                                             -0.167    1004.186                          

 Data required time                                               1004.186                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.186                          
 Data arrival time                                                   7.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.028                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]
Path Group  : ip_1port_ram|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.511
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.768       3.651         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_137/Q1                   tco                   0.224       3.875 f       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.236       4.111         nt_ram_addr[4]   
 DRM_142_128/ADA0[9]                                                       f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]

 Data arrival time                                                   4.111         Logic Levels: 0  
                                                                                   Logic: 0.224ns(48.696%), Route: 0.236ns(51.304%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       2.105       4.511         ntclkbufg_0      
 DRM_142_128/CLKA[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.750       3.761                          
 clock uncertainty                                       0.000       3.761                          

 Hold time                                               0.210       3.971                          

 Data required time                                                  3.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.971                          
 Data arrival time                                                   4.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.140                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[9]
Path Group  : ip_1port_ram|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.528
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.768       3.651         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_137/Q1                   tco                   0.229       3.880 r       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.355       4.235         nt_ram_addr[4]   
 DRM_142_128/ADB0[9]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[9]

 Data arrival time                                                   4.235         Logic Levels: 0  
                                                                                   Logic: 0.229ns(39.212%), Route: 0.355ns(60.788%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       2.122       4.528         ntclkbufg_0      
 DRM_142_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                        -0.750       3.778                          
 clock uncertainty                                       0.000       3.778                          

 Hold time                                               0.140       3.918                          

 Data required time                                                  3.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.918                          
 Data arrival time                                                   4.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[8]
Path Group  : ip_1port_ram|sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.511
  Launch Clock Delay      :  3.642
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.759       3.642         ntclkbufg_0      
 CLMA_150_140/CLK                                                          r       u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_150_140/Q1                   tco                   0.224       3.866 f       u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.461       4.327         nt_ram_addr[3]   
 DRM_142_128/ADA0[8]                                                       f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[8]

 Data arrival time                                                   4.327         Logic Levels: 0  
                                                                                   Logic: 0.224ns(32.701%), Route: 0.461ns(67.299%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       2.105       4.511         ntclkbufg_0      
 DRM_142_128/CLKA[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.750       3.761                          
 clock uncertainty                                       0.000       3.761                          

 Hold time                                               0.210       3.971                          

 Data required time                                                  3.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.971                          
 Data arrival time                                                   4.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       2.122       4.528         ntclkbufg_0      
 DRM_142_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_128/QA0[4]                tco                   2.351       6.879 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]
                                   net (fanout=1)        1.753       8.632         nt_ram_rd_data[4]
 IOL_135_250/DO                    td                    0.139       8.771 f       ram_rd_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       8.771         ram_rd_data_obuf[4]/ntO
 IOBD_132_252/PAD                  td                    3.056      11.827 f       ram_rd_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.056      11.883         ram_rd_data[4]   
 G9                                                                        f       ram_rd_data[4] (port)

 Data arrival time                                                  11.883         Logic Levels: 2  
                                                                                   Logic: 5.546ns(75.404%), Route: 1.809ns(24.596%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       2.122       4.528         ntclkbufg_0      
 DRM_142_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_128/QA0[3]                tco                   2.351       6.879 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=1)        1.707       8.586         nt_ram_rd_data[3]
 IOL_131_249/DO                    td                    0.139       8.725 f       ram_rd_data_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.725         ram_rd_data_obuf[3]/ntO
 IOBS_129_252/PAD                  td                    3.056      11.781 f       ram_rd_data_obuf[3]/opit_0/O
                                   net (fanout=1)        0.059      11.840         ram_rd_data[3]   
 A10                                                                       f       ram_rd_data[3] (port)

 Data arrival time                                                  11.840         Logic Levels: 2  
                                                                                   Logic: 5.546ns(75.848%), Route: 1.766ns(24.152%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       2.122       4.528         ntclkbufg_0      
 DRM_142_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_128/QA0[0]                tco                   2.351       6.879 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[0]
                                   net (fanout=1)        1.688       8.567         nt_ram_rd_data[0]
 IOL_135_249/DO                    td                    0.139       8.706 f       ram_rd_data_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       8.706         ram_rd_data_obuf[0]/ntO
 IOBR_133_252/PAD                  td                    3.056      11.762 f       ram_rd_data_obuf[0]/opit_0/O
                                   net (fanout=1)        0.052      11.814         ram_rd_data[0]   
 F9                                                                        f       ram_rd_data[0] (port)

 Data arrival time                                                  11.814         Logic Levels: 2  
                                                                                   Logic: 5.546ns(76.119%), Route: 1.740ns(23.881%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       2.051       3.583         nt_sys_rst_n     
 CLMA_130_145/RS                                                           r       u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.583         Logic Levels: 2  
                                                                                   Logic: 1.480ns(41.306%), Route: 2.103ns(58.694%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       2.051       3.583         nt_sys_rst_n     
 CLMA_130_145/RS                                                           r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.583         Logic Levels: 2  
                                                                                   Logic: 1.480ns(41.306%), Route: 2.103ns(58.694%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       2.143       3.675         nt_sys_rst_n     
 CLMA_134_144/RS                                                           r       u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.675         Logic Levels: 2  
                                                                                   Logic: 1.480ns(40.272%), Route: 2.195ns(59.728%)
====================================================================================================

{ip_1port_ram|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width  DRM_142_128/CLKA[0]     u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 499.102     500.000         0.898           Low Pulse Width   DRM_142_128/CLKA[0]     u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_142_128/CLKB[0]     u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/Cin
Path Group  : ip_1port_ram|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  2.709
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.129       2.709         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_138_141/Q0                   tco                   0.221       2.930 f       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.169       3.099         u_ram_rw/rw_cnt [1]
 CLMS_138_145/Y2                   td                    0.264       3.363 f       u_ram_rw/N9_mux4_4/gateop_perm/Z
                                   net (fanout=2)        0.173       3.536         u_ram_rw/_N89    
 CLMS_138_149/Y1                   td                    0.360       3.896 f       u_ram_rw/N28/gateop_perm/Z
                                   net (fanout=8)        0.357       4.253         u_ram_rw/N28     
                                   td                    0.365       4.618 f       u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.618         u_ram_rw/_N64    
 CLMA_130_145/COUT                 td                    0.044       4.662 r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.662         u_ram_rw/_N66    
                                   td                    0.044       4.706 r       u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.706         u_ram_rw/_N68    
                                                                           r       u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   4.706         Logic Levels: 3  
                                                                                   Logic: 1.298ns(64.997%), Route: 0.699ns(35.003%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038    1000.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470    1001.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000    1001.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.007    1002.293         ntclkbufg_0      
 CLMA_130_149/CLK                                                          r       u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.358    1002.651                          
 clock uncertainty                                      -0.050    1002.601                          

 Setup time                                             -0.128    1002.473                          

 Data required time                                               1002.473                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.473                          
 Data arrival time                                                   4.706                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.767                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cin
Path Group  : ip_1port_ram|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  2.709
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.129       2.709         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_138_141/Q0                   tco                   0.221       2.930 f       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.169       3.099         u_ram_rw/rw_cnt [1]
 CLMS_138_145/Y2                   td                    0.264       3.363 f       u_ram_rw/N9_mux4_4/gateop_perm/Z
                                   net (fanout=2)        0.173       3.536         u_ram_rw/_N89    
 CLMS_138_149/Y1                   td                    0.360       3.896 f       u_ram_rw/N28/gateop_perm/Z
                                   net (fanout=8)        0.357       4.253         u_ram_rw/N28     
                                   td                    0.365       4.618 f       u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.618         u_ram_rw/_N64    
 CLMA_130_145/COUT                 td                    0.044       4.662 r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.662         u_ram_rw/_N66    
 CLMA_130_149/CIN                                                          r       u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.662         Logic Levels: 3  
                                                                                   Logic: 1.254ns(64.209%), Route: 0.699ns(35.791%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038    1000.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470    1001.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000    1001.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.007    1002.293         ntclkbufg_0      
 CLMA_130_149/CLK                                                          r       u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.358    1002.651                          
 clock uncertainty                                      -0.050    1002.601                          

 Setup time                                             -0.132    1002.469                          

 Data required time                                               1002.469                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.469                          
 Data arrival time                                                   4.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.807                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cin
Path Group  : ip_1port_ram|sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.297
  Launch Clock Delay      :  2.709
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.129       2.709         ntclkbufg_0      
 CLMS_138_141/CLK                                                          r       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_138_141/Q0                   tco                   0.221       2.930 f       u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.169       3.099         u_ram_rw/rw_cnt [1]
 CLMS_138_145/Y2                   td                    0.264       3.363 f       u_ram_rw/N9_mux4_4/gateop_perm/Z
                                   net (fanout=2)        0.173       3.536         u_ram_rw/_N89    
 CLMS_138_149/Y1                   td                    0.360       3.896 f       u_ram_rw/N28/gateop_perm/Z
                                   net (fanout=8)        0.357       4.253         u_ram_rw/N28     
                                   td                    0.353       4.606 r       u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.606         u_ram_rw/_N64    
                                                                           r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   4.606         Logic Levels: 2  
                                                                                   Logic: 1.198ns(63.152%), Route: 0.699ns(36.848%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                      1000.000    1000.000 r                        
 V9                                                      0.000    1000.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044    1000.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734    1000.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038    1000.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470    1001.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000    1001.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.011    1002.297         ntclkbufg_0      
 CLMA_130_145/CLK                                                          r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.358    1002.655                          
 clock uncertainty                                      -0.050    1002.605                          

 Setup time                                             -0.128    1002.477                          

 Data required time                                               1002.477                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.477                          
 Data arrival time                                                   4.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.871                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]
Path Group  : ip_1port_ram|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.706
  Launch Clock Delay      :  2.293
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.007       2.293         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_137/Q1                   tco                   0.184       2.477 r       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.157       2.634         nt_ram_addr[4]   
 DRM_142_128/ADA0[9]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]

 Data arrival time                                                   2.634         Logic Levels: 0  
                                                                                   Logic: 0.184ns(53.959%), Route: 0.157ns(46.041%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.126       2.706         ntclkbufg_0      
 DRM_142_128/CLKA[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.358       2.348                          
 clock uncertainty                                       0.000       2.348                          

 Hold time                                               0.166       2.514                          

 Data required time                                                  2.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.514                          
 Data arrival time                                                   2.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[9]
Path Group  : ip_1port_ram|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.719
  Launch Clock Delay      :  2.293
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.007       2.293         ntclkbufg_0      
 CLMA_146_137/CLK                                                          r       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_137/Q1                   tco                   0.184       2.477 r       u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.223       2.700         nt_ram_addr[4]   
 DRM_142_128/ADB0[9]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[9]

 Data arrival time                                                   2.700         Logic Levels: 0  
                                                                                   Logic: 0.184ns(45.209%), Route: 0.223ns(54.791%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.139       2.719         ntclkbufg_0      
 DRM_142_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                        -0.358       2.361                          
 clock uncertainty                                       0.000       2.361                          

 Hold time                                               0.107       2.468                          

 Data required time                                                  2.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.468                          
 Data arrival time                                                   2.700                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]
Path Group  : ip_1port_ram|sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.063  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.706
  Launch Clock Delay      :  2.285
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       0.999       2.285         ntclkbufg_0      
 CLMA_146_145/CLK                                                          r       u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_145/Q0                   tco                   0.182       2.467 r       u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.293       2.760         nt_ram_addr[2]   
 DRM_142_128/ADA0[7]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]

 Data arrival time                                                   2.760         Logic Levels: 0  
                                                                                   Logic: 0.182ns(38.316%), Route: 0.293ns(61.684%)
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.126       2.706         ntclkbufg_0      
 DRM_142_128/CLKA[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 clock pessimism                                        -0.358       2.348                          
 clock uncertainty                                       0.000       2.348                          

 Hold time                                               0.166       2.514                          

 Data required time                                                  2.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.514                          
 Data arrival time                                                   2.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.139       2.719         ntclkbufg_0      
 DRM_142_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_128/QA0[4]                tco                   1.815       4.534 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]
                                   net (fanout=1)        1.185       5.719         nt_ram_rd_data[4]
 IOL_135_250/DO                    td                    0.106       5.825 f       ram_rd_data_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       5.825         ram_rd_data_obuf[4]/ntO
 IOBD_132_252/PAD                  td                    2.358       8.183 f       ram_rd_data_obuf[4]/opit_0/O
                                   net (fanout=1)        0.056       8.239         ram_rd_data[4]   
 G9                                                                        f       ram_rd_data[4] (port)

 Data arrival time                                                   8.239         Logic Levels: 2  
                                                                                   Logic: 4.279ns(77.518%), Route: 1.241ns(22.482%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.139       2.719         ntclkbufg_0      
 DRM_142_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_128/QA0[3]                tco                   1.815       4.534 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[3]
                                   net (fanout=1)        1.168       5.702         nt_ram_rd_data[3]
 IOL_131_249/DO                    td                    0.106       5.808 f       ram_rd_data_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       5.808         ram_rd_data_obuf[3]/ntO
 IOBS_129_252/PAD                  td                    2.358       8.166 f       ram_rd_data_obuf[3]/opit_0/O
                                   net (fanout=1)        0.059       8.225         ram_rd_data[3]   
 A10                                                                       f       ram_rd_data[3] (port)

 Data arrival time                                                   8.225         Logic Levels: 2  
                                                                                   Logic: 4.279ns(77.715%), Route: 1.227ns(22.285%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[7] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ip_1port_ram|sys_clk (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=17)       1.139       2.719         ntclkbufg_0      
 DRM_142_128/CLKB[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_128/QA0[7]                tco                   1.815       4.534 f       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[7]
                                   net (fanout=1)        1.180       5.714         nt_ram_rd_data[7]
 IOL_243_145/DO                    td                    0.106       5.820 f       ram_rd_data_obuf[7]/opit_1/O
                                   net (fanout=1)        0.000       5.820         ram_rd_data_obuf[7]/ntO
 IOBS_244_144/PAD                  td                    2.358       8.178 f       ram_rd_data_obuf[7]/opit_0/O
                                   net (fanout=1)        0.044       8.222         ram_rd_data[7]   
 G18                                                                       f       ram_rd_data[7] (port)

 Data arrival time                                                   8.222         Logic Levels: 2  
                                                                                   Logic: 4.279ns(77.758%), Route: 1.224ns(22.242%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       1.335       2.702         nt_sys_rst_n     
 CLMA_130_145/RS                                                           r       u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.702         Logic Levels: 2  
                                                                                   Logic: 1.315ns(48.668%), Route: 1.387ns(51.332%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       1.335       2.702         nt_sys_rst_n     
 CLMA_130_145/RS                                                           r       u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.702         Logic Levels: 2  
                                                                                   Logic: 1.315ns(48.668%), Route: 1.387ns(51.332%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       1.391       2.758         nt_sys_rst_n     
 DRM_142_128/RSTA[0]                                                       r       u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA

 Data arrival time                                                   2.758         Logic Levels: 2  
                                                                                   Logic: 1.315ns(47.679%), Route: 1.443ns(52.321%)
====================================================================================================

{ip_1port_ram|sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.282     500.000         0.718           High Pulse Width  DRM_142_128/CLKA[0]     u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 499.282     500.000         0.718           Low Pulse Width   DRM_142_128/CLKA[0]     u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA
 499.282     500.000         0.718           High Pulse Width  DRM_142_128/CLKB[0]     u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------+
| Type       | File Name                                                      
+------------------------------------------------------------------------------+
| Input      | E:/PDS/ip_1port_ram/prj/place_route/ip_1port_ram_pnr.adf       
| Output     | E:/PDS/ip_1port_ram/prj/report_timing/ip_1port_ram_rtp.adf     
|            | E:/PDS/ip_1port_ram/prj/report_timing/ip_1port_ram.rtr         
|            | E:/PDS/ip_1port_ram/prj/report_timing/rtr.db                   
+------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 819 MB
Total CPU time to report_timing completion : 0h:0m:4s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:6s
