<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>cc2538_uart_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.svg"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcc2538__uart__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cc2538_uart_t Struct Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc2538.html">Texas Instruments CC2538</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>UART component registers.  
 <a href="structcc2538__uart__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cc2538-uart_8h_source.html">cc2538-uart.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a35256c199b607ee1b1a5948411603971"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35256c199b607ee1b1a5948411603971"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a35256c199b607ee1b1a5948411603971">DR</a></td></tr>
<tr class="memdesc:a35256c199b607ee1b1a5948411603971"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Data Register. <br /></td></tr>
<tr class="separator:a35256c199b607ee1b1a5948411603971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6f9c1a3fe659110bd7f431a723cef3"><td class="memItemLeft" ><a class="anchor" id="abf6f9c1a3fe659110bd7f431a723cef3"></a>
union {</td></tr>
<tr class="memitem:a6302ca903a0a9ee33fa5bfd0ffb85dab"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a81b31f346375040719fbcbc0230d478e">RSR</a></td></tr>
<tr class="memdesc:a6302ca903a0a9ee33fa5bfd0ffb85dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive status and error clear. <br /></td></tr>
<tr class="separator:a6302ca903a0a9ee33fa5bfd0ffb85dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ebbbedbf86c367be4ce8a4d4a4de08"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a9f78f0408488395f1df7a46a32417a4d">ECR</a></td></tr>
<tr class="memdesc:a01ebbbedbf86c367be4ce8a4d4a4de08"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive status and error clear. <br /></td></tr>
<tr class="separator:a01ebbbedbf86c367be4ce8a4d4a4de08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6f9c1a3fe659110bd7f431a723cef3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abf6f9c1a3fe659110bd7f431a723cef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b581f8424477e44a90d38de65378ec8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a6b581f8424477e44a90d38de65378ec8">RESERVED1</a> [4]</td></tr>
<tr class="memdesc:a6b581f8424477e44a90d38de65378ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses.  <a href="#a6b581f8424477e44a90d38de65378ec8">More...</a><br /></td></tr>
<tr class="separator:a6b581f8424477e44a90d38de65378ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fa3a3083fc20e129a6e353b0bf38da"><td class="memItemLeft" ><a class="anchor" id="ad4fa3a3083fc20e129a6e353b0bf38da"></a>
union {</td></tr>
<tr class="memitem:ad5c587c907ecd5e6876d96d8a322bce4"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa3c58b4e3c5a04529fb4fce66417522c">FR</a></td></tr>
<tr class="memdesc:ad5c587c907ecd5e6876d96d8a322bce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Flag Register. <br /></td></tr>
<tr class="separator:ad5c587c907ecd5e6876d96d8a322bce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa489d45f207ee5b8c5c61aef906aaec5"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a9cb1d3a2c410d923e27e3d3e29a5eb08"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aecceb55beb00f85f0f449ae78d22d998">CTS</a>: 1</td></tr>
<tr class="memdesc:a9cb1d3a2c410d923e27e3d3e29a5eb08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear to send (UART1 only) <br /></td></tr>
<tr class="separator:a9cb1d3a2c410d923e27e3d3e29a5eb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53a699b7337b4d38f250096fb5e5038"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a79bc37cad070e46159975d3e3c1c5471">RESERVED2</a>: 2</td></tr>
<tr class="memdesc:ab53a699b7337b4d38f250096fb5e5038"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ab53a699b7337b4d38f250096fb5e5038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab734e6ea07dd69b65effbb7d15acd041"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ac8afe61f859271e1c0b983b12bef5c14">BUSY</a>: 1</td></tr>
<tr class="memdesc:ab734e6ea07dd69b65effbb7d15acd041"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART busy. <br /></td></tr>
<tr class="separator:ab734e6ea07dd69b65effbb7d15acd041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37dc44fd7a562bb022c1cbb1fc94cd7a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7fb98187980cd7329e28635c2e3fe86f">RXFE</a>: 1</td></tr>
<tr class="memdesc:a37dc44fd7a562bb022c1cbb1fc94cd7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive FIFO empty. <br /></td></tr>
<tr class="separator:a37dc44fd7a562bb022c1cbb1fc94cd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae417070ec65efaa102ac45555355c528"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa48e571b9645fc2fc25b26b434ac0f46">TXFF</a>: 1</td></tr>
<tr class="memdesc:ae417070ec65efaa102ac45555355c528"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit FIFO full. <br /></td></tr>
<tr class="separator:ae417070ec65efaa102ac45555355c528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4df7d12c2c743709cafdbf34d387bf3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a1832523a38dc6b1496adaf36e45093c0">RXFF</a>: 1</td></tr>
<tr class="memdesc:ae4df7d12c2c743709cafdbf34d387bf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive FIFO full. <br /></td></tr>
<tr class="separator:ae4df7d12c2c743709cafdbf34d387bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97444820461f56f52d2c3413c91ac259"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa7fb1a3442407f5669faec44380a19c3">TXFE</a>: 1</td></tr>
<tr class="memdesc:a97444820461f56f52d2c3413c91ac259"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit FIFO empty. <br /></td></tr>
<tr class="separator:a97444820461f56f52d2c3413c91ac259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fd77f5120790aba1dbe9902c24a5c0a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a6b581f8424477e44a90d38de65378ec8">RESERVED1</a>: 24</td></tr>
<tr class="memdesc:a5fd77f5120790aba1dbe9902c24a5c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a5fd77f5120790aba1dbe9902c24a5c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa489d45f207ee5b8c5c61aef906aaec5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>FRbits</b></td></tr>
<tr class="separator:aa489d45f207ee5b8c5c61aef906aaec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4fa3a3083fc20e129a6e353b0bf38da"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad4fa3a3083fc20e129a6e353b0bf38da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5793b1b913d5ad0bc052bec811d14ebd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5793b1b913d5ad0bc052bec811d14ebd"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a5793b1b913d5ad0bc052bec811d14ebd">ILPR</a></td></tr>
<tr class="memdesc:a5793b1b913d5ad0bc052bec811d14ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART IrDA Low-Power Register. <br /></td></tr>
<tr class="separator:a5793b1b913d5ad0bc052bec811d14ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d848ebc095b2d197e3ea2193d0a566"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24d848ebc095b2d197e3ea2193d0a566"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a24d848ebc095b2d197e3ea2193d0a566">IBRD</a></td></tr>
<tr class="memdesc:a24d848ebc095b2d197e3ea2193d0a566"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Integer Baud-Rate Divisor. <br /></td></tr>
<tr class="separator:a24d848ebc095b2d197e3ea2193d0a566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae424e15310e74001f41868db30baad39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae424e15310e74001f41868db30baad39"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#ae424e15310e74001f41868db30baad39">FBRD</a></td></tr>
<tr class="memdesc:ae424e15310e74001f41868db30baad39"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Fractional Baud-Rate Divisor. <br /></td></tr>
<tr class="separator:ae424e15310e74001f41868db30baad39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed328f36ea95486ca3adb95b78c9ca29"><td class="memItemLeft" ><a class="anchor" id="aed328f36ea95486ca3adb95b78c9ca29"></a>
union {</td></tr>
<tr class="memitem:aedd235bff61605fb5f5039ff2399b798"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a8d001810d35c952598b5a7093176fd65">LCRH</a></td></tr>
<tr class="memdesc:aedd235bff61605fb5f5039ff2399b798"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Line Control Register. <br /></td></tr>
<tr class="separator:aedd235bff61605fb5f5039ff2399b798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434ee5306d05f164b85b5e80322f8210"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7040ec276101b59c95b23a85a614d5e3"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#acff366cc2ebf1e74faf0973f342622aa">BRK</a>: 1</td></tr>
<tr class="memdesc:a7040ec276101b59c95b23a85a614d5e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART send break. <br /></td></tr>
<tr class="separator:a7040ec276101b59c95b23a85a614d5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed342ec7fac0523161a347ee8c3d4497"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a1f1f7bb9c4b67b40c2ed32e23f51f24f">PEN</a>: 1</td></tr>
<tr class="memdesc:aed342ec7fac0523161a347ee8c3d4497"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART parity enable. <br /></td></tr>
<tr class="separator:aed342ec7fac0523161a347ee8c3d4497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac317b120e4fe32a420f4735bb1d680f8"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a342b53eb754439cbcfb95a0b22e53f39">EPS</a>: 1</td></tr>
<tr class="memdesc:ac317b120e4fe32a420f4735bb1d680f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART even parity select. <br /></td></tr>
<tr class="separator:ac317b120e4fe32a420f4735bb1d680f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60048725804f8bb83bde7ba160a8cc25"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa21b68a630b47dc0529d29bcfbcaee44">STP2</a>: 1</td></tr>
<tr class="memdesc:a60048725804f8bb83bde7ba160a8cc25"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART two stop bits select. <br /></td></tr>
<tr class="separator:a60048725804f8bb83bde7ba160a8cc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5caff3734b6e89fd4de78ea82d9f23"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ad8763df5df5f7c6e3dffe236d5319d22">FEN</a>: 1</td></tr>
<tr class="memdesc:aca5caff3734b6e89fd4de78ea82d9f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART enable FIFOs. <br /></td></tr>
<tr class="separator:aca5caff3734b6e89fd4de78ea82d9f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda7ad6d092bfde00f3541b5100cbb0c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ad8d7e7e222df88a73a2d0ec1b04fcf0d">WLEN</a>: 2</td></tr>
<tr class="memdesc:adda7ad6d092bfde00f3541b5100cbb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART word length. <br /></td></tr>
<tr class="separator:adda7ad6d092bfde00f3541b5100cbb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd5648eb8827061a9c53ad8f8f4959a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab8b4cee0de76506ea5325d2bd80398fd">SPS</a>: 1</td></tr>
<tr class="memdesc:a9fd5648eb8827061a9c53ad8f8f4959a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART stick parity select. <br /></td></tr>
<tr class="separator:a9fd5648eb8827061a9c53ad8f8f4959a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d87cf342577f76eac6900a8012fe52"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a65c2db2127d6bb1721feebd2c08b442a">RESERVED</a>: 24</td></tr>
<tr class="memdesc:ad6d87cf342577f76eac6900a8012fe52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ad6d87cf342577f76eac6900a8012fe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434ee5306d05f164b85b5e80322f8210"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>LCRHbits</b></td></tr>
<tr class="separator:a434ee5306d05f164b85b5e80322f8210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed328f36ea95486ca3adb95b78c9ca29"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aed328f36ea95486ca3adb95b78c9ca29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063e225126c133ac70bbf44cae161ca4"><td class="memItemLeft" ><a class="anchor" id="a063e225126c133ac70bbf44cae161ca4"></a>
union {</td></tr>
<tr class="memitem:abe5f8f70c9a7ff76a9ee9285d628d9c5"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a2defa477a27f62af2180537ca660095d">CTL</a></td></tr>
<tr class="memdesc:abe5f8f70c9a7ff76a9ee9285d628d9c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control. <br /></td></tr>
<tr class="separator:abe5f8f70c9a7ff76a9ee9285d628d9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d10eeb37a4770bd9c8446ca874b47fe"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a105bdc3dae1b65951641c26578085429"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a4936e099ddb1abfcca3e9e382f59ca86">UARTEN</a>: 1</td></tr>
<tr class="memdesc:a105bdc3dae1b65951641c26578085429"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART enable. <br /></td></tr>
<tr class="separator:a105bdc3dae1b65951641c26578085429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe75d1209de8192f5d551fd165d0fb1f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a08305e62dbe9cc994b534189ee4cd66d">SIREN</a>: 1</td></tr>
<tr class="memdesc:afe75d1209de8192f5d551fd165d0fb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART SIR enable. <br /></td></tr>
<tr class="separator:afe75d1209de8192f5d551fd165d0fb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d0f0736157c669a04882cfe6ac8cab"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a3e74cfca0ff392a6e6885bc0aea534b4">SIRLP</a>: 1</td></tr>
<tr class="memdesc:aa0d0f0736157c669a04882cfe6ac8cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART SIR low-power mode. <br /></td></tr>
<tr class="separator:aa0d0f0736157c669a04882cfe6ac8cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c15c66e48f07e9f71a58623ac5eb282"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab8d0474e15d53357e1e435e0a0d5cb74">RESERVED11</a>: 1</td></tr>
<tr class="memdesc:a6c15c66e48f07e9f71a58623ac5eb282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a6c15c66e48f07e9f71a58623ac5eb282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad525d7dbc55244f6592f1e4f3c6bb378"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a07bd83de6604fb007afb6174a64b7b5f">EOT</a>: 1</td></tr>
<tr class="memdesc:ad525d7dbc55244f6592f1e4f3c6bb378"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of transmission. <br /></td></tr>
<tr class="separator:ad525d7dbc55244f6592f1e4f3c6bb378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3f205b6edfe629091cce62efcb674f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#aa44e09c684c0812a5dc8721ce13f6583">HSE</a>: 1</td></tr>
<tr class="memdesc:a7c3f205b6edfe629091cce62efcb674f"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-speed enable. <br /></td></tr>
<tr class="separator:a7c3f205b6edfe629091cce62efcb674f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771e62c8d8e61a8d91942bfd640235f4"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab6aefe691711954c0aa4067d53d7c052">LIN</a>: 1</td></tr>
<tr class="memdesc:a771e62c8d8e61a8d91942bfd640235f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode enable. <br /></td></tr>
<tr class="separator:a771e62c8d8e61a8d91942bfd640235f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f7f4209f6c745c2fec2bd4b69a0d4a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a97c0088d2ebe5150ba6d3d98eaefb7ab">LBE</a>: 1</td></tr>
<tr class="memdesc:ad3f7f4209f6c745c2fec2bd4b69a0d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART loop back enable. <br /></td></tr>
<tr class="separator:ad3f7f4209f6c745c2fec2bd4b69a0d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56b0beed7d3d5d8243f7ba662b79a43"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a26f275d1e9627b1c46de35bb65d0c46f">TXE</a>: 1</td></tr>
<tr class="memdesc:aa56b0beed7d3d5d8243f7ba662b79a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit enable. <br /></td></tr>
<tr class="separator:aa56b0beed7d3d5d8243f7ba662b79a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb2bc8a1a493a3b3bf3b3b4be2b629e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a80747bb006541b8f0be508a24d5a8f5c">RXE</a>: 1</td></tr>
<tr class="memdesc:abeb2bc8a1a493a3b3bf3b3b4be2b629e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive enable. <br /></td></tr>
<tr class="separator:abeb2bc8a1a493a3b3bf3b3b4be2b629e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565445a281e1b3dea3ed34fdf5a3222f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a90bdd30feab0e663fef8e1100fb4f218">RESERVED12</a>: 4</td></tr>
<tr class="memdesc:a565445a281e1b3dea3ed34fdf5a3222f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a565445a281e1b3dea3ed34fdf5a3222f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9f86ffa8b61c36a835980d6cd2640e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7272f02977656d574d9bdf47313b452c">RTSEN</a>: 1</td></tr>
<tr class="memdesc:a3e9f86ffa8b61c36a835980d6cd2640e"><td class="mdescLeft">&#160;</td><td class="mdescRight">U1RTS Hardware flow control enable. <br /></td></tr>
<tr class="separator:a3e9f86ffa8b61c36a835980d6cd2640e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4979f3c46301f31f3fca9cbd5e956a4f"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a023aa70e7727d97730971e2dfbb1bc8c">CTSEN</a>: 1</td></tr>
<tr class="memdesc:a4979f3c46301f31f3fca9cbd5e956a4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">U1CTS Hardware flow control enable. <br /></td></tr>
<tr class="separator:a4979f3c46301f31f3fca9cbd5e956a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ed05df15761d740fff17f8c3293bf9"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a87d852537e8fe1724599680d2ff47a77">RESERVED13</a>: 16</td></tr>
<tr class="memdesc:ac6ed05df15761d740fff17f8c3293bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ac6ed05df15761d740fff17f8c3293bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d10eeb37a4770bd9c8446ca874b47fe"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CTLbits</b></td></tr>
<tr class="separator:a9d10eeb37a4770bd9c8446ca874b47fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063e225126c133ac70bbf44cae161ca4"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a063e225126c133ac70bbf44cae161ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d75fd03288af372a764b377f290f49"><td class="memItemLeft" ><a class="anchor" id="a18d75fd03288af372a764b377f290f49"></a>
union {</td></tr>
<tr class="memitem:a8386735bd400901a4c2e287568f1fc14"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a70e73b26147b1a886a7ff4371c7305be">IFLS</a></td></tr>
<tr class="memdesc:a8386735bd400901a4c2e287568f1fc14"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART interrupt FIFO Level Select. <br /></td></tr>
<tr class="separator:a8386735bd400901a4c2e287568f1fc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564f47233ae0a95f0ffef0baaf3ec16d"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa45f184d5a5b8355f7299b7361fffb1a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab3ad423e019e1e6c50600df8464e4e15">TXIFLSEL</a>: 3</td></tr>
<tr class="memdesc:aa45f184d5a5b8355f7299b7361fffb1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit interrupt FIFO level select. <br /></td></tr>
<tr class="separator:aa45f184d5a5b8355f7299b7361fffb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51351baad34e783aedd78b65dcb75992"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ac335b92a85f374604499019843be3121">RXIFLSEL</a>: 3</td></tr>
<tr class="memdesc:a51351baad34e783aedd78b65dcb75992"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive interrupt FIFO level select. <br /></td></tr>
<tr class="separator:a51351baad34e783aedd78b65dcb75992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b90df1360d068a42440a94106b67f5d"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a65c2db2127d6bb1721feebd2c08b442a">RESERVED</a>: 26</td></tr>
<tr class="memdesc:a7b90df1360d068a42440a94106b67f5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a7b90df1360d068a42440a94106b67f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564f47233ae0a95f0ffef0baaf3ec16d"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>IFLSbits</b></td></tr>
<tr class="separator:a564f47233ae0a95f0ffef0baaf3ec16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18d75fd03288af372a764b377f290f49"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a18d75fd03288af372a764b377f290f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99dec7e21ef86fb159c2e851cc09e5a1"><td class="memItemLeft" ><a class="anchor" id="a99dec7e21ef86fb159c2e851cc09e5a1"></a>
union {</td></tr>
<tr class="memitem:a3193e11cb4faf017e6a964bdd1620fdf"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ab816da4cf438268c4df77b3d184dd7b1">IM</a></td></tr>
<tr class="memdesc:a3193e11cb4faf017e6a964bdd1620fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Mask. <br /></td></tr>
<tr class="separator:a3193e11cb4faf017e6a964bdd1620fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d372d899a87306a974f2695f3e6817"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a963769e5cf8b4b19c152ac030c0d2ea1"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#abe539a027e24354ccece50e088894f2a">RESERVED3</a>: 4</td></tr>
<tr class="memdesc:a963769e5cf8b4b19c152ac030c0d2ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a963769e5cf8b4b19c152ac030c0d2ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaac97b4a4218f36c703c076027c39d75"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a476fbb8bc12bcd7256983656c765862c">RXIM</a>: 1</td></tr>
<tr class="memdesc:aaac97b4a4218f36c703c076027c39d75"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive interrupt mask. <br /></td></tr>
<tr class="separator:aaac97b4a4218f36c703c076027c39d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacea5c2644d7d2fb2e348dc0d3551c01"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a2a08486318b1244fd41acc061c767371">TXIM</a>: 1</td></tr>
<tr class="memdesc:aacea5c2644d7d2fb2e348dc0d3551c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit interrupt mask. <br /></td></tr>
<tr class="separator:aacea5c2644d7d2fb2e348dc0d3551c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffe85bb19c13b3683788b6a86b6f9a7"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a843cd4f13254a05554620256effd0746">RTIM</a>: 1</td></tr>
<tr class="memdesc:afffe85bb19c13b3683788b6a86b6f9a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive time-out interrupt mask. <br /></td></tr>
<tr class="separator:afffe85bb19c13b3683788b6a86b6f9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cdf98c5433ead82525af37cc7dc6cfe"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a99fd32c1be901edcec20afaa1d8c1aa6">FEIM</a>: 1</td></tr>
<tr class="memdesc:a9cdf98c5433ead82525af37cc7dc6cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART framing error interrupt mask. <br /></td></tr>
<tr class="separator:a9cdf98c5433ead82525af37cc7dc6cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fef440fae03b494030fa584b4eb4492"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a28b9460887d3d94d58f3f857597e06e1">PEIM</a>: 1</td></tr>
<tr class="memdesc:a7fef440fae03b494030fa584b4eb4492"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART parity error interrupt mask. <br /></td></tr>
<tr class="separator:a7fef440fae03b494030fa584b4eb4492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb6e481228be1ae8e8d58ec400fe5b5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a6d15f8e05337b53219d75338c2415954">BEIM</a>: 1</td></tr>
<tr class="memdesc:afcb6e481228be1ae8e8d58ec400fe5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART break error interrupt mask. <br /></td></tr>
<tr class="separator:afcb6e481228be1ae8e8d58ec400fe5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627bea8d5d8b7fa9a49bb4d6fdd4b3fc"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a4d8e4068f2ea152a5c43001fd128b78d">OEIM</a>: 1</td></tr>
<tr class="memdesc:a627bea8d5d8b7fa9a49bb4d6fdd4b3fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART overrun error interrupt mask. <br /></td></tr>
<tr class="separator:a627bea8d5d8b7fa9a49bb4d6fdd4b3fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7074a6919a832ec3293d976619586ecc"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a79bc37cad070e46159975d3e3c1c5471">RESERVED2</a>: 1</td></tr>
<tr class="memdesc:a7074a6919a832ec3293d976619586ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a7074a6919a832ec3293d976619586ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80dc5c259760b5c3e5acae9760e14447"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7d17fbc0cc6190f188e203483fd66a8e">NINEBITM</a>: 1</td></tr>
<tr class="memdesc:a80dc5c259760b5c3e5acae9760e14447"><td class="mdescLeft">&#160;</td><td class="mdescRight">9-bit mode interrupt mask <br /></td></tr>
<tr class="separator:a80dc5c259760b5c3e5acae9760e14447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a941165c6d44c4e212247d8a621568e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a519ca86fe5deaf095b3b516ace449d69">LMSBIM</a>: 1</td></tr>
<tr class="memdesc:a4a941165c6d44c4e212247d8a621568e"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode sync break interrupt mask. <br /></td></tr>
<tr class="separator:a4a941165c6d44c4e212247d8a621568e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3792f47ccc19ed97995f89d2479af61c"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a5929f38f84623f0841a765648384eff9">LME1IM</a>: 1</td></tr>
<tr class="memdesc:a3792f47ccc19ed97995f89d2479af61c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 1 interrupt mask. <br /></td></tr>
<tr class="separator:a3792f47ccc19ed97995f89d2479af61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c7b3e23c43cd727f514009131cbce7"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a862c03f1ff965091b629c624a2fe1aea">LME5IM</a>: 1</td></tr>
<tr class="memdesc:a07c7b3e23c43cd727f514009131cbce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 5 interrupt mask. <br /></td></tr>
<tr class="separator:a07c7b3e23c43cd727f514009131cbce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70090466241a4e5a51d5b7c21ace200d"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a6b581f8424477e44a90d38de65378ec8">RESERVED1</a>: 16</td></tr>
<tr class="memdesc:a70090466241a4e5a51d5b7c21ace200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a70090466241a4e5a51d5b7c21ace200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d372d899a87306a974f2695f3e6817"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>IMbits</b></td></tr>
<tr class="separator:a80d372d899a87306a974f2695f3e6817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99dec7e21ef86fb159c2e851cc09e5a1"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a99dec7e21ef86fb159c2e851cc09e5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3bad31a166a372531b82e022fc48036"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3bad31a166a372531b82e022fc48036"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#aa3bad31a166a372531b82e022fc48036">RIS</a></td></tr>
<tr class="memdesc:aa3bad31a166a372531b82e022fc48036"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Raw Interrupt Status. <br /></td></tr>
<tr class="separator:aa3bad31a166a372531b82e022fc48036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999149755fa22fcc00719f3dabcc754d"><td class="memItemLeft" ><a class="anchor" id="a999149755fa22fcc00719f3dabcc754d"></a>
union {</td></tr>
<tr class="memitem:a0175065ef25978854befec9ca789080d"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7b6ea68d21ad1460d60aba0f642bc73c">MIS</a></td></tr>
<tr class="memdesc:a0175065ef25978854befec9ca789080d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Masked Interrupt Status. <br /></td></tr>
<tr class="separator:a0175065ef25978854befec9ca789080d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fb793b4aa06ed489322a1fb6dcaa14"><td class="memItemLeft" >
&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a56b5940edf3d55f8f2c849ba88123156"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a5dc5766da53b41a1cfcc25efbdd6d51a">RESERVED8</a>: 4</td></tr>
<tr class="memdesc:a56b5940edf3d55f8f2c849ba88123156"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a56b5940edf3d55f8f2c849ba88123156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68517f35ba5ab2adc52f8dac9505df93"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#af181fba0b745828796045b15f40546e0">RXMIS</a>: 1</td></tr>
<tr class="memdesc:a68517f35ba5ab2adc52f8dac9505df93"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive masked interrupt status. <br /></td></tr>
<tr class="separator:a68517f35ba5ab2adc52f8dac9505df93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fcaff4ebf43a0d3f4910ad1d2126f95"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#af1f2e9cb3ea3bef34671a84fe2507ac5">TXMIS</a>: 1</td></tr>
<tr class="memdesc:a4fcaff4ebf43a0d3f4910ad1d2126f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmit masked interrupt status. <br /></td></tr>
<tr class="separator:a4fcaff4ebf43a0d3f4910ad1d2126f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec3aa308552cdd455a633bc9c805516"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a8ac1563c8f39bfb4505fbd174b4fb00e">RTMIS</a>: 1</td></tr>
<tr class="memdesc:adec3aa308552cdd455a633bc9c805516"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receive time-out masked interrupt status. <br /></td></tr>
<tr class="separator:adec3aa308552cdd455a633bc9c805516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b25af71d149cb8a5c8757bfa216033"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a63bcfbd894ab25da3b41cebe3921be56">FEMIS</a>: 1</td></tr>
<tr class="memdesc:aa0b25af71d149cb8a5c8757bfa216033"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART framing error masked interrupt status. <br /></td></tr>
<tr class="separator:aa0b25af71d149cb8a5c8757bfa216033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc0f54c948bffe0add348f6ffb7cf95"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a2b648d51f91e4d762ba236a6ac551548">PEMIS</a>: 1</td></tr>
<tr class="memdesc:a8dc0f54c948bffe0add348f6ffb7cf95"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART parity error masked interrupt status. <br /></td></tr>
<tr class="separator:a8dc0f54c948bffe0add348f6ffb7cf95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07739975d23f720173cbfc3743454741"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#afa12c157887540ec5b3bf92d5dcf8211">BEMIS</a>: 1</td></tr>
<tr class="memdesc:a07739975d23f720173cbfc3743454741"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART break error masked interrupt status. <br /></td></tr>
<tr class="separator:a07739975d23f720173cbfc3743454741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac871b840adb9ff20f77bc29da7d0c5a6"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ae9b959412c27d72cd6b772d2d2c5fb07">OEMIS</a>: 1</td></tr>
<tr class="memdesc:ac871b840adb9ff20f77bc29da7d0c5a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART overrun error masked interrupt status. <br /></td></tr>
<tr class="separator:ac871b840adb9ff20f77bc29da7d0c5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b50e6a5c44e703db0c2e9fc48d50f32"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a7e150bf6b00f989d7640eee5e5ccf5ab">RESERVED9</a>: 1</td></tr>
<tr class="memdesc:a5b50e6a5c44e703db0c2e9fc48d50f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a5b50e6a5c44e703db0c2e9fc48d50f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c669786f688aed1484736f15a78c36"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ae2ba5b5f87b218b3bba73006b2797b61">NINEBITMIS</a>: 1</td></tr>
<tr class="memdesc:ae9c669786f688aed1484736f15a78c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">9-bit mode masked interrupt status <br /></td></tr>
<tr class="separator:ae9c669786f688aed1484736f15a78c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03b6c130881760709facedb4477d4e8"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a55ca7374f13e3be111bc0ece79ad0f39">LMSBMIS</a>: 1</td></tr>
<tr class="memdesc:ab03b6c130881760709facedb4477d4e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode sync break masked interrupt status. <br /></td></tr>
<tr class="separator:ab03b6c130881760709facedb4477d4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a13081e7cee07d0c40c5f4f296ad2b"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a118dda294c9b8433c0bf188f8d587cd8">LME1MIS</a>: 1</td></tr>
<tr class="memdesc:ac7a13081e7cee07d0c40c5f4f296ad2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 1 masked interrupt status. <br /></td></tr>
<tr class="separator:ac7a13081e7cee07d0c40c5f4f296ad2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74532ac7d6750042e9f2d7229b7faad5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#a8719c0053f08051e0ce124986ed7c7ac">LME5MIS</a>: 1</td></tr>
<tr class="memdesc:a74532ac7d6750042e9f2d7229b7faad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode edge 5 masked interrupt status. <br /></td></tr>
<tr class="separator:a74532ac7d6750042e9f2d7229b7faad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3980dcf57077f070e077b7d2c59afe6"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<a class="el" href="structcc2538__uart__t.html#ad507451c3628317fc67111da191911ee">RESERVED10</a>: 16</td></tr>
<tr class="memdesc:af3980dcf57077f070e077b7d2c59afe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:af3980dcf57077f070e077b7d2c59afe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38fb793b4aa06ed489322a1fb6dcaa14"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>MISbits</b></td></tr>
<tr class="separator:a38fb793b4aa06ed489322a1fb6dcaa14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a999149755fa22fcc00719f3dabcc754d"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a999149755fa22fcc00719f3dabcc754d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d52bce58e477354b88c272471197976"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d52bce58e477354b88c272471197976"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a5d52bce58e477354b88c272471197976">ICR</a></td></tr>
<tr class="memdesc:a5d52bce58e477354b88c272471197976"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Interrupt Clear Register. <br /></td></tr>
<tr class="separator:a5d52bce58e477354b88c272471197976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b3d2d043dc6456df906ee89b644bd56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b3d2d043dc6456df906ee89b644bd56"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a2b3d2d043dc6456df906ee89b644bd56">DMACTL</a></td></tr>
<tr class="memdesc:a2b3d2d043dc6456df906ee89b644bd56"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA Control. <br /></td></tr>
<tr class="separator:a2b3d2d043dc6456df906ee89b644bd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685425c8e5776f92857b3d0de312cc82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a685425c8e5776f92857b3d0de312cc82"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a685425c8e5776f92857b3d0de312cc82">LCTL</a></td></tr>
<tr class="memdesc:a685425c8e5776f92857b3d0de312cc82"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART LIN Control. <br /></td></tr>
<tr class="separator:a685425c8e5776f92857b3d0de312cc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2af887d19b89f7680d39fd0c1484115"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2af887d19b89f7680d39fd0c1484115"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#ae2af887d19b89f7680d39fd0c1484115">LSS</a></td></tr>
<tr class="memdesc:ae2af887d19b89f7680d39fd0c1484115"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART LIN Snap Shot. <br /></td></tr>
<tr class="separator:ae2af887d19b89f7680d39fd0c1484115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5229064027c1a883021349ea6ae84c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb5229064027c1a883021349ea6ae84c"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#aeb5229064027c1a883021349ea6ae84c">LTIM</a></td></tr>
<tr class="memdesc:aeb5229064027c1a883021349ea6ae84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART LIN Timer. <br /></td></tr>
<tr class="separator:aeb5229064027c1a883021349ea6ae84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbbfd2906249a8982712a589c2821857"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbbfd2906249a8982712a589c2821857"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#afbbfd2906249a8982712a589c2821857">RESERVED4</a> [2]</td></tr>
<tr class="memdesc:afbbfd2906249a8982712a589c2821857"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:afbbfd2906249a8982712a589c2821857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ea79c69ebf4d79055545955ecb9387"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01ea79c69ebf4d79055545955ecb9387"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a01ea79c69ebf4d79055545955ecb9387">NINEBITADDR</a></td></tr>
<tr class="memdesc:a01ea79c69ebf4d79055545955ecb9387"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 9-bit self Address. <br /></td></tr>
<tr class="separator:a01ea79c69ebf4d79055545955ecb9387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334e173275f78e03d05263bad034d191"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a334e173275f78e03d05263bad034d191"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a334e173275f78e03d05263bad034d191">NINEBITAMASK</a></td></tr>
<tr class="memdesc:a334e173275f78e03d05263bad034d191"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART 9-bit self Address Mask. <br /></td></tr>
<tr class="separator:a334e173275f78e03d05263bad034d191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf214c417a0542cba2055d23639be7c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf214c417a0542cba2055d23639be7c5"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#abf214c417a0542cba2055d23639be7c5">RESERVED5</a> [965]</td></tr>
<tr class="memdesc:abf214c417a0542cba2055d23639be7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:abf214c417a0542cba2055d23639be7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe778c335f2cfcf7a1159b9b7c080425"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe778c335f2cfcf7a1159b9b7c080425"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#abe778c335f2cfcf7a1159b9b7c080425">PP</a></td></tr>
<tr class="memdesc:abe778c335f2cfcf7a1159b9b7c080425"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Peripheral Properties. <br /></td></tr>
<tr class="separator:abe778c335f2cfcf7a1159b9b7c080425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7abfe91484da48370d84e73d3a01a198"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7abfe91484da48370d84e73d3a01a198"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a7abfe91484da48370d84e73d3a01a198">RESERVED6</a></td></tr>
<tr class="memdesc:a7abfe91484da48370d84e73d3a01a198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:a7abfe91484da48370d84e73d3a01a198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891532c7f9e1cf36a892e9ee7bbbac6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a891532c7f9e1cf36a892e9ee7bbbac6d"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#a891532c7f9e1cf36a892e9ee7bbbac6d">CC</a></td></tr>
<tr class="memdesc:a891532c7f9e1cf36a892e9ee7bbbac6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Clock Configuration. <br /></td></tr>
<tr class="separator:a891532c7f9e1cf36a892e9ee7bbbac6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbdae1a5881b22df6c3a185710bde00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecbdae1a5881b22df6c3a185710bde00"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcc2538__uart__t.html#aecbdae1a5881b22df6c3a185710bde00">RESERVED7</a> [13]</td></tr>
<tr class="memdesc:aecbdae1a5881b22df6c3a185710bde00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved addresses. <br /></td></tr>
<tr class="separator:aecbdae1a5881b22df6c3a185710bde00"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART component registers. </p>

<p>Definition at line <a class="el" href="cc2538-uart_8h_source.html#l00031">31</a> of file <a class="el" href="cc2538-uart_8h_source.html">cc2538-uart.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a6b581f8424477e44a90d38de65378ec8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_uart_t::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved addresses. </p>
<p>Reserved bits. </p>

<p>Definition at line <a class="el" href="cc2538-uart_8h_source.html#l00039">39</a> of file <a class="el" href="cc2538-uart_8h_source.html">cc2538-uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79bc37cad070e46159975d3e3c1c5471"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_uart_t::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved bits. </p>
<p>Reserved byte. </p>

<p>Definition at line <a class="el" href="cc2538-uart_8h_source.html#l00045">45</a> of file <a class="el" href="cc2538-uart_8h_source.html">cc2538-uart.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe539a027e24354ccece50e088894f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_uart_t::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved bits. </p>
<p>Reserved addresses. </p>

<p>Definition at line <a class="el" href="cc2538-uart_8h_source.html#l00106">106</a> of file <a class="el" href="cc2538-uart_8h_source.html">cc2538-uart.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cc2538-uart_8h_source.html">cc2538-uart.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structcc2538__uart__t.html">cc2538_uart_t</a></li>
    <li class="footer">Generated on Mon Jan 12 2015 15:45:19 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
