#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jun 18 14:27:42 2023
# Process ID: 14360
# Current directory: C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.runs/synth_1
# Command line: vivado.exe -log imageProcessTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source imageProcessTop.tcl
# Log file: C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.runs/synth_1/imageProcessTop.vds
# Journal file: C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.runs/synth_1\vivado.jou
# Running On: PORTATIL-JAVIER, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 2, Host memory: 8457 MB
#-----------------------------------------------------------
source imageProcessTop.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 429.426 ; gain = 108.145
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/escar/onedrive/documentos/github/tfg/vivado/imageprocessingvhdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.cache/ip 
Command: synth_design -top imageProcessTop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8112
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1264.219 ; gain = 407.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'imageProcessTop' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageProcessorTop.vhd:40]
INFO: [Synth 8-3491] module 'imageControl' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageControl.vhd:26' bound to instance 'IC' of component 'imageControl' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageProcessorTop.vhd:101]
INFO: [Synth 8-638] synthesizing module 'imageControl' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageControl.vhd:38]
INFO: [Synth 8-638] synthesizing module 'lineBuffer' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/lineBuffer.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'lineBuffer' (0#1) [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/lineBuffer.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'imageControl' (0#1) [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageControl.vhd:38]
INFO: [Synth 8-3491] module 'conv' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:26' bound to instance 'C' of component 'conv' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageProcessorTop.vhd:113]
INFO: [Synth 8-638] synthesizing module 'conv' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'conv' (0#1) [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:36]
INFO: [Synth 8-3491] module 'outputBuffer' declared at 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.runs/synth_1/.Xil/Vivado-14360-PORTATIL-JAVIER/realtime/outputBuffer_stub.vhdl:5' bound to instance 'OB' of component 'outputBuffer' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageProcessorTop.vhd:123]
INFO: [Synth 8-638] synthesizing module 'outputBuffer' [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.runs/synth_1/.Xil/Vivado-14360-PORTATIL-JAVIER/realtime/outputBuffer_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'imageProcessTop' (0#1) [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageProcessorTop.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element pixelCounter_reg was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageControl.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element currentWrLineBuffer_reg was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageControl.vhd:133]
WARNING: [Synth 8-3848] Net lineBuffDataValid in module/entity imageControl does not have driver. [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/imageControl.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element multData_reg[7] was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element multData_reg[6] was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element multData_reg[5] was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element multData_reg[4] was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element multData_reg[3] was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element multData_reg[2] was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element multData_reg[1] was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element multData_reg[0] was removed.  [C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.srcs/sources_1/imports/new/conv.vhd:75]
WARNING: [Synth 8-7129] Port i_pixel_data[63] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[62] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[61] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[60] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[59] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[58] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[57] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[56] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[55] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[54] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[53] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[52] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[51] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[50] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[49] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[48] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[47] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[46] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[45] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[44] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[43] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[42] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[41] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[40] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[39] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[38] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[37] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[36] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[35] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[34] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[33] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[32] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[31] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[30] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[29] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[28] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[27] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[26] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[25] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[24] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[23] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[22] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[21] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[20] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[19] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[18] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[17] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[16] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[15] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[14] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[13] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[12] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[11] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[10] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[9] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[8] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[7] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[6] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[5] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[4] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[3] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[2] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[1] in module conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pixel_data[0] in module conv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.773 ; gain = 503.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.773 ; gain = 503.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1359.773 ; gain = 503.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1359.773 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.gen/sources_1/ip/outputBuffer/outputBuffer/outputBuffer_in_context.xdc] for cell 'OB'
Finished Parsing XDC File [c:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.gen/sources_1/ip/outputBuffer/outputBuffer/outputBuffer_in_context.xdc] for cell 'OB'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1444.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1444.797 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for OB. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 17    
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   72 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |outputBuffer  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |outputBuffer_bbox |     1|
|2     |BUFG              |     1|
|3     |CARRY4            |     3|
|4     |LUT1              |     2|
|5     |LUT2              |    13|
|6     |LUT3              |    15|
|7     |LUT4              |     5|
|8     |LUT5              |     4|
|9     |LUT6              |     4|
|10    |FDRE              |    23|
|11    |IBUF              |     4|
|12    |OBUF              |    11|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1444.797 ; gain = 588.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 1444.797 ; gain = 503.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1444.797 ; gain = 588.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1444.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: da106746
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1444.797 ; gain = 980.148
INFO: [Common 17-1381] The checkpoint 'C:/Users/escar/OneDrive/Documentos/GitHub/TFG/Vivado/imageProcessingVHDL/imageProcessingVHDL.runs/synth_1/imageProcessTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file imageProcessTop_utilization_synth.rpt -pb imageProcessTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 14:29:10 2023...
