// Seed: 804297370
module module_0;
  initial begin : LABEL_0
    begin : LABEL_0
      if (-1) begin : LABEL_0
        id_1 += -1;
      end
    end
  end
  wire id_3, id_4;
  assign module_1.type_20 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    input uwire id_6,
    input wand id_7,
    output tri1 id_8,
    input wire id_9,
    input supply0 id_10,
    output tri0 id_11,
    input supply1 id_12
);
  always_ff
    if (-1) id_4 = id_1;
    else if (id_3) id_11 = id_9;
  module_0 modCall_1 ();
  tri0 id_14 = -1'b0;
  id_15(
      .id_0(id_11), .id_1(), .id_2(-1), .id_3(id_5 - id_3), .id_4(-1), .id_5(-1 - id_2 && 1)
  );
  assign id_14 = 1;
endmodule
