#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:48:31 MST 2014
# IP Build 1071914 on Wed Nov 19 05:30:59 MST 2014
# Start of session at: Mon Oct 31 19:50:41 2016
# Process ID: 32421
# Log file: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/vivado.log
# Journal file: /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/vivado.jou
#-----------------------------------------------------------
source /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/top.ipi.tcl
# puts "Running ipi tcl"
Running ipi tcl
# open_project /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/zed.xpr
INFO: [Project 1-313] Project file moved from '/wrk/hdstaff/jece/work1/XIDANE_DEV/src/products/xidane/platforms/zed/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
# set_param cg.skipHiddenCheck true
# set_property ip_repo_paths {/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/iprepo/repo /opt/Xilinx/SDSoC/2014.4/data/ip/xilinx} [current_fileset]
# set_param bd.skipSupportedIPCheck true
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
# close_project
# open_project /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/zed.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/iprepo/repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/SDSoC/2014.4/data/ip/xilinx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip'.
# set_param bd.get_bd_obj.warning_on_empty_result true
# set_param bd.propagate.allow_set_readonly_param true
# source top.bd.tcl
## set diagram_name top
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_2
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_3
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - ps7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Successfully read diagram <zed> from BD file </home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd>
## set diagram_handle [open_bd_design [get_files *.bd]]
## current_bd_design $diagram_name
## set ps7 [get_bd_cell /ps7]
## set_property -dict [ list \
##   CONFIG.PCW_USE_M_AXI_GP0 1 \
##   CONFIG.PCW_USE_S_AXI_HP0 1 \
##   CONFIG.PCW_USE_FABRIC_INTERRUPT 1 \
##   CONFIG.PCW_IRQ_F2P_INTR 1 \
##   ] $ps7
## set xlconcat [get_bd_cell /xlconcat]
## set_property -dict [ list \
##   CONFIG.NUM_PORTS 1 \
##   ] $xlconcat
## set correlation_accel_v1_0 [create_bd_cell -type ip -vlnv xilinx.com:hls:correlation_accel_v1:1.0 correlation_accel_v1_0]
## set correlation_accel_v1_0_if [create_bd_cell -type ip -vlnv xilinx.com:ip:axis_accelerator_adapter:2.1 correlation_accel_v1_0_if]
## set_property -dict [ list \
##   CONFIG.C_OUTPUT_SCALAR_0_WIDTH {32} \
##   CONFIG.C_INPUT_SCALAR_0_WIDTH {32} \
##   CONFIG.C_INPUT_SCALAR_1_WIDTH {32} \
##   CONFIG.C_INPUT_SCALAR_2_WIDTH {32} \
##   CONFIG.C_INPUT_SCALAR_3_WIDTH {32} \
##   CONFIG.C_N_OUTPUT_ARGS {0} \
##   CONFIG.C_N_INPUT_ARGS {0} \
##   CONFIG.C_N_INPUT_SCALARS {4} \
##   CONFIG.C_N_OUTPUT_SCALARS {1} \
##   ] $correlation_accel_v1_0_if
## set axi_interconnect_M_AXI_GP0 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_M_AXI_GP0]
## set_property -dict [ list \
##   CONFIG.NUM_MI {1} \
##   CONFIG.NUM_SI {1} \
##   CONFIG.STRATEGY {2} \
##   CONFIG.M00_HAS_REGSLICE {1} \
##   CONFIG.S00_HAS_REGSLICE {1} \
##   ] $axi_interconnect_M_AXI_GP0
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'STRATEGY' from '0' to '2' has been ignored for IP '/axi_interconnect_M_AXI_GP0'
## set axi_interconnect_S_AXI_HP0 [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_S_AXI_HP0]
## set_property -dict [ list \
##   CONFIG.NUM_MI {1} \
##   CONFIG.NUM_SI {1} \
##   CONFIG.STRATEGY {2} \
##   CONFIG.M00_HAS_REGSLICE {1} \
##   CONFIG.M00_HAS_DATA_FIFO {2} \
##   CONFIG.S00_HAS_REGSLICE {1} \
##   CONFIG.S00_HAS_DATA_FIFO {2} \
##   ] $axi_interconnect_S_AXI_HP0
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'STRATEGY' from '0' to '2' has been ignored for IP '/axi_interconnect_S_AXI_HP0'
## set ps7_irq_const [create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 ps7_irq_const]
## set_property -dict [ list \
##   CONFIG.CONST_WIDTH {1} \
##   CONFIG.CONST_VAL {0} \
##   ] $ps7_irq_const
## connect_bd_net  \
##   [get_bd_pins /correlation_accel_v1_0_if/aresetn] \
##   [get_bd_pins /correlation_accel_v1_0/ap_rst_n] \
## 
## connect_bd_net  \
##   [get_bd_pins /correlation_accel_v1_0/ap_return] \
##   [get_bd_pins /correlation_accel_v1_0_if/ap_oscalar_0_din] \
## 
## connect_bd_net  \
##   [get_bd_pins /correlation_accel_v1_0_if/ap_iscalar_0_dout] \
##   [get_bd_pins /correlation_accel_v1_0/number_of_days] \
## 
## connect_bd_net  \
##   [get_bd_pins /correlation_accel_v1_0_if/ap_iscalar_1_dout] \
##   [get_bd_pins /correlation_accel_v1_0/number_of_indices] \
## 
## connect_bd_net  \
##   [get_bd_pins /correlation_accel_v1_0_if/ap_iscalar_2_dout] \
##   [get_bd_pins /correlation_accel_v1_0/in_indices] \
## 
## connect_bd_net  \
##   [get_bd_pins /correlation_accel_v1_0_if/ap_iscalar_3_dout] \
##   [get_bd_pins /correlation_accel_v1_0/out_correlation] \
## 
## connect_bd_net  \
##   [get_bd_pins /ps7/FCLK_CLK2] \
##   [get_bd_pins /ps7/M_AXI_GP0_ACLK] \
##   [get_bd_pins /ps7/S_AXI_HP0_ACLK] \
##   [get_bd_pins /correlation_accel_v1_0/ap_clk] \
##   [get_bd_pins /correlation_accel_v1_0_if/s_axi_aclk] \
##   [get_bd_pins /correlation_accel_v1_0_if/aclk] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP0/ACLK] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP0/S00_ACLK] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP0/M00_ACLK] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP0/ACLK] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP0/M00_ACLK] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP0/S00_ACLK] \
## 
## connect_bd_net  \
##   [get_bd_pins /proc_sys_reset_2/interconnect_aresetn] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP0/ARESETN] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP0/S00_ARESETN] \
##   [get_bd_pins /axi_interconnect_M_AXI_GP0/M00_ARESETN] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP0/ARESETN] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP0/M00_ARESETN] \
##   [get_bd_pins /axi_interconnect_S_AXI_HP0/S00_ARESETN] \
## 
## connect_bd_net  \
##   [get_bd_pins /proc_sys_reset_2/peripheral_aresetn] \
##   [get_bd_pins /correlation_accel_v1_0_if/s_axi_aresetn] \
## 
## connect_bd_net  \
##   [get_bd_pins /ps7_irq_const/dout] \
##   [get_bd_pins /xlconcat/In0] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /correlation_accel_v1_0_if/ap_ctrl] \
##   [get_bd_intf_pins /correlation_accel_v1_0/ap_ctrl] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /ps7/M_AXI_GP0] \
##   [get_bd_intf_pins /axi_interconnect_M_AXI_GP0/S00_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_interconnect_S_AXI_HP0/M00_AXI] \
##   [get_bd_intf_pins /ps7/S_AXI_HP0] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /correlation_accel_v1_0/m_axi_gmem32] \
##   [get_bd_intf_pins /axi_interconnect_S_AXI_HP0/S00_AXI] \
## 
## connect_bd_intf_net \
##   [get_bd_intf_pins /axi_interconnect_M_AXI_GP0/M00_AXI] \
##   [get_bd_intf_pins /correlation_accel_v1_0_if/S_AXI] \
## 
## assign_bd_address
</ps7/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </correlation_accel_v1_0/Data_m_axi_gmem32> at <0x00000000[ 512M ]>
</correlation_accel_v1_0_if/S_AXI/Reg> is being mapped into </ps7/Data> at <0x43C00000[ 64K ]>
## delete_bd_objs [get_bd_addr_segs */Data/SEG_ps7_ACP_IOP]
## set xml_file address_map.xml
## set fp [open ${xml_file} w]
## set addr_segs [get_bd_addr_segs -hier]
## puts $fp "<?xml version=\"1.0\" encoding=\"UTF-8\"?>"
## puts $fp "<xd:addressMap xmlns:xd=\"http://www.xilinx.com/xd\">"
## foreach addr_seg $addr_segs {
##   set path [get_property PATH $addr_seg]
##   set offset [get_property OFFSET $addr_seg]
##   if {$offset != ""} {
##     set range [format 0x%X [get_property RANGE $addr_seg]]
##     set high_addr [format 0x%X [expr $offset + $range - 1]]
##     set slave [get_bd_addr_segs -of_object $addr_seg]
##     regexp {([^/]+)/([^/]+)/([^/]+)$} $path match componentRef addressSpace segment
##     regexp {([^/]+)/([^/]+)/([^/]+)$} $slave match slaveRef slaveMemoryMap slaveSegment  
##     set slaveIntfPin [get_bd_intf_pins -of_objects $slave]
##     regexp {([^/]+)$} $slaveIntfPin match slaveInterface
##     puts $fp "  <xd:addressRange xd:componentRef=\"${componentRef}\" xd:addressSpace=\"${addressSpace}\" xd:segment=\"${segment}\" xd:slaveRef=\"${slaveRef}\" xd:slaveInterface=\"${slaveInterface}\" xd:slaveSegment=\"${slaveSegment}\" xd:baseAddr=\"${offset}\" xd:range=\"${range}\"/>"
##   }
## }
## puts $fp "</xd:addressMap>"
## close $fp
# regenerate_bd_layout
# write_bd_tcl -force top_flat.bd.tcl
INFO: [BD 5-148] Tcl file written out </home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/top_flat.bd.tcl>.
# save_bd_design
Wrote  : </home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd> 
# report_ip_status
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date         : Mon Oct 31 19:50:54 2016
| Host         : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command      : report_ip_status
------------------------------------------------------------------------------------

IP Status Summary

1. Project IP Status
--------------------
Your project uses 11 IP. Some of these IP may have undergone changes in this release of the software. Please review the recommended actions.

More information on the Xilinx versioning policy is available at www.xilinx.com.

Project IP Instances
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| Instance Name                    | Status     | Recommendation      | Change    | IP Name            | IP      | New Version           | New        | Original Part        |
|                                  |            |                     | Log       |                    | Version |                       | License    |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_axi_interconnect_M_AXI_GP0_0 | Up-to-date | No changes required |  *(1)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 5)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 5)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_axi_interconnect_S_AXI_HP0_0 | Up-to-date | No changes required |  *(2)     | AXI Interconnect   | 2.1     | 2.1 (Rev. 5)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 5)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_correlation_accel_v1_0_0     | Up-to-date | No changes required | Change    | Correlation_accel_ | 1.0     | 1.0 (Rev. 1610311950) | Included   | xc7z020clg484-1      |
|                                  |            |                     | Log not   |                    | (Rev.   |                       |            |                      |
|                                  |            |                     | available |                    | 1610311 |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_correlation_accel_v1_0_if_0  | Up-to-date | No changes required |  *(3)     | AXI4-Stream        | 2.1     | 2.1 (Rev. 2)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Accelerator        | (Rev.   |                       |            |                      |
|                                  |            |                     |           | Adapter            | 2)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_proc_sys_reset_0_3           | Up-to-date | No changes required |  *(4)     | Processor System   | 5.0     | 5.0 (Rev. 6)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_proc_sys_reset_1_0           | Up-to-date | No changes required |  *(5)     | Processor System   | 5.0     | 5.0 (Rev. 6)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_proc_sys_reset_2_1           | Up-to-date | No changes required |  *(6)     | Processor System   | 5.0     | 5.0 (Rev. 6)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_proc_sys_reset_3_2           | Up-to-date | No changes required |  *(7)     | Processor System   | 5.0     | 5.0 (Rev. 6)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | Reset              | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 6)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_ps7_0                        | Up-to-date | No changes required |  *(8)     | ZYNQ7 Processing   | 5.5     | 5.5                   | Included   | xc7z020clg484-1      |
|                                  |            |                     |           | System             |         |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_ps7_irq_const_0              | Up-to-date | No changes required |  *(9)     | Constant           | 1.1     | 1.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
| zed_xlconcat_0                   | Up-to-date | No changes required |  *(10)    | Concat             | 2.1     | 2.1 (Rev. 1)          | Included   | xc7z020clg484-1      |
|                                  |            |                     |           |                    | (Rev.   |                       |            |                      |
|                                  |            |                     |           |                    | 1)      |                       |            |                      |
+----------------------------------+------------+---------------------+-----------+--------------------+---------+-----------------------+------------+----------------------+
*(1) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(2) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip/xilinx/axi_interconnect_v2_1/doc/axi_interconnect_v2_1_changelog.txt
*(3) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip/xilinx/axis_accelerator_adapter_v2_1/doc/axis_accelerator_adapter_v2_1_changelog.txt
*(4) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(5) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(6) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(7) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip/xilinx/proc_sys_reset_v5_0/doc/proc_sys_reset_v5_0_changelog.txt
*(8) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/ip/xilinx/processing_system7_v5_5/doc/processing_system7_v5_5_changelog.txt
*(9) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/rsb/iprepos/xilinx.com_ip_xlconstant_1.1/doc/xlconstant_v1_1_changelog.txt
*(10) /opt/Xilinx/SDSoC/2014.4/Vivado/2014.4/data/rsb/iprepos/xilinx.com_ip_xlconcat_2.1/doc/xlconcat_v2_1_changelog.txt


# validate_bd_design
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
# update_compile_order -fileset sim_1
# update_compile_order -fileset sources_1
# generate_target all [get_files -of_objects [get_fileset {sources_1}] *.bd]
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor ps7
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor ps7
INFO: [BD 41-1378] This design does not contain any "MEMORY" mapped segment for processor ps7
Generated Block Design Tcl file /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hw_handoff/zed_bd.tcl
Exporting to file /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/hw_handoff/zed.hwh
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_S_AXI_HP0/S00_AXI_awlock'(1) to net 'correlation_accel_v1_0_m_axi_gmem32_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_S_AXI_HP0/S00_AXI_arlock'(1) to net 'correlation_accel_v1_0_m_axi_gmem32_ARLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : zed.v
Verilog Output written to : zed_wrapper.v
Wrote  : </home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/zed.srcs/sources_1/bd/zed/zed.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_ps7_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_ps7_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_ps7_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] zed_ps7_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'zed_ps7_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_ps7_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_xlconcat_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_xlconcat_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_xlconcat_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_xlconcat_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_proc_sys_reset_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_proc_sys_reset_1_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_proc_sys_reset_1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_proc_sys_reset_1_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zed_proc_sys_reset_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_proc_sys_reset_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_proc_sys_reset_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_proc_sys_reset_2_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_proc_sys_reset_2_1' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_proc_sys_reset_2_1'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_proc_sys_reset_2_1' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zed_proc_sys_reset_2_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_proc_sys_reset_2_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_2 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_proc_sys_reset_3_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_proc_sys_reset_3_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_proc_sys_reset_3_2' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_proc_sys_reset_3_2'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_proc_sys_reset_3_2' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zed_proc_sys_reset_3_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_proc_sys_reset_3_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_3 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_proc_sys_reset_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_proc_sys_reset_0_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_proc_sys_reset_0_3' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_proc_sys_reset_0_3'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_proc_sys_reset_0_3' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'zed_proc_sys_reset_0_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_proc_sys_reset_0_3'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_correlation_accel_v1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_correlation_accel_v1_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_correlation_accel_v1_0_0'...
WARNING: [IP_Flow 19-519] IP 'zed_correlation_accel_v1_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'zed_correlation_accel_v1_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block correlation_accel_v1_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_correlation_accel_v1_0_if_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_correlation_accel_v1_0_if_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_correlation_accel_v1_0_if_0' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_correlation_accel_v1_0_if_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'zed_correlation_accel_v1_0_if_0' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_correlation_accel_v1_0_if_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block correlation_accel_v1_0_if .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_ps7_irq_const_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_ps7_irq_const_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_ps7_irq_const_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_ps7_irq_const_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_irq_const .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_s00_regslice_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_s00_regslice_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_M_AXI_GP0/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_s00_regslice_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_s00_regslice_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_s00_regslice_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_s00_regslice_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP0/s00_couplers/s00_regslice .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_M_AXI_GP0/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP0/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zed_auto_us_df_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zed_auto_us_df_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zed_auto_us_df_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zed_auto_us_df_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_S_AXI_HP0/s00_couplers/auto_us_df .
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1192.484 ; gain = 83.879 ; free physical = 11089 ; free virtual = 22285
# file mkdir /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/zed.sdk
# write_hwdef -force -file /home/trungnguyen/SDSoC/workspace/correlation_ver1/correlation_ver1_linux/SDRelease/_sds/p0/ipi/zed.sdk/zed.hdf
# close_project
INFO: [Common 17-206] Exiting Vivado at Mon Oct 31 19:51:14 2016...
