-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bnn_bnn_Pipeline_VITIS_LOOP_66_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer1_quantized_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_quantized_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_quantized_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_quantized_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_output_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    layer1_output_ce0 : OUT STD_LOGIC;
    layer1_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    layer1_quantized_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quantized_7_out_ap_vld : OUT STD_LOGIC;
    layer1_quantized_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quantized_6_out_ap_vld : OUT STD_LOGIC;
    layer1_quantized_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quantized_5_out_ap_vld : OUT STD_LOGIC;
    layer1_quantized_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer1_quantized_4_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of bnn_bnn_Pipeline_VITIS_LOOP_66_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln66_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_reg_444 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_reg_444_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln66_reg_450 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_fu_205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln70_reg_459 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln66_fu_195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_1_fu_70 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal add_ln66_fu_189_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i : STD_LOGIC_VECTOR (7 downto 0);
    signal layer1_quantized_4_fu_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal or_i10_fu_361_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal layer1_quantized_5_fu_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal or_i13_fu_348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_quantized_6_fu_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal or_i16_fu_335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal layer1_quantized_7_fu_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal or_i20_fu_322_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal layer1_output_ce0_local : STD_LOGIC;
    signal trunc_ln67_fu_223_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal bit_pos_fu_235_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln68_fu_241_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_251_p9 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_251_p10 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln67_3_fu_226_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_251_p11 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln71_fu_245_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln71_1_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_2_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_1_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln71_fu_281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_2_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln70_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_3_fu_316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln71_fu_275_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln71_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_1_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln71_2_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_fu_251_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_251_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_251_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_251_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component bnn_sparsemux_9_2_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bnn_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_9_2_32_1_1_U11 : component bnn_sparsemux_9_2_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 32,
        CASE1 => "01",
        din1_WIDTH => 32,
        CASE2 => "10",
        din2_WIDTH => 32,
        CASE3 => "11",
        din3_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => layer1_quantized_4_fu_74,
        din1 => layer1_quantized_5_fu_78,
        din2 => layer1_quantized_6_fu_82,
        din3 => layer1_quantized_7_fu_86,
        def => tmp_fu_251_p9,
        sel => tmp_fu_251_p10,
        dout => tmp_fu_251_p11);

    flow_control_loop_pipe_sequential_init_U : component bnn_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_1_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln66_fu_183_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_1_fu_70 <= add_ln66_fu_189_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_1_fu_70 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    layer1_quantized_4_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    layer1_quantized_4_fu_74 <= layer1_quantized_1_reload;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    layer1_quantized_4_fu_74 <= or_i10_fu_361_p3;
                end if;
            end if; 
        end if;
    end process;

    layer1_quantized_5_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    layer1_quantized_5_fu_78 <= layer1_quantized_2_reload;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    layer1_quantized_5_fu_78 <= or_i13_fu_348_p3;
                end if;
            end if; 
        end if;
    end process;

    layer1_quantized_6_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    layer1_quantized_6_fu_82 <= layer1_quantized_3_reload;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    layer1_quantized_6_fu_82 <= or_i16_fu_335_p3;
                end if;
            end if; 
        end if;
    end process;

    layer1_quantized_7_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    layer1_quantized_7_fu_86 <= layer1_quantized_reload;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    layer1_quantized_7_fu_86 <= or_i20_fu_322_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                i_reg_444 <= ap_sig_allocacmp_i;
                i_reg_444_pp0_iter1_reg <= i_reg_444;
                icmp_ln66_reg_450 <= icmp_ln66_fu_183_p2;
                icmp_ln70_reg_459 <= icmp_ln70_fu_205_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln66_fu_189_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i) + unsigned(ap_const_lv8_1));
    and_ln71_1_fu_343_p2 <= (icmp_ln71_1_fu_287_p2 and icmp_ln70_reg_459);
    and_ln71_2_fu_356_p2 <= (icmp_ln71_fu_281_p2 and icmp_ln70_reg_459);
    and_ln71_fu_330_p2 <= (icmp_ln71_2_fu_293_p2 and icmp_ln70_reg_459);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln66_fu_183_p2)
    begin
        if (((icmp_ln66_fu_183_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_1_fu_70, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_i <= i_1_fu_70;
        end if; 
    end process;

    bit_pos_fu_235_p2 <= (trunc_ln67_fu_223_p1 xor ap_const_lv5_1F);
    icmp_ln66_fu_183_p2 <= "1" when (ap_sig_allocacmp_i = ap_const_lv8_80) else "0";
    icmp_ln70_fu_205_p2 <= "1" when (signed(layer1_output_q0) < signed(ap_const_lv32_1)) else "0";
    icmp_ln71_1_fu_287_p2 <= "1" when (trunc_ln67_3_fu_226_p4 = ap_const_lv2_1) else "0";
    icmp_ln71_2_fu_293_p2 <= "1" when (trunc_ln67_3_fu_226_p4 = ap_const_lv2_2) else "0";
    icmp_ln71_fu_281_p2 <= "1" when (trunc_ln67_3_fu_226_p4 = ap_const_lv2_0) else "0";
    layer1_output_address0 <= zext_ln66_fu_195_p1(7 - 1 downto 0);
    layer1_output_ce0 <= layer1_output_ce0_local;

    layer1_output_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer1_output_ce0_local <= ap_const_logic_1;
        else 
            layer1_output_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quantized_4_out <= layer1_quantized_4_fu_74;

    layer1_quantized_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln66_reg_450, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln66_reg_450 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            layer1_quantized_4_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quantized_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quantized_5_out <= layer1_quantized_5_fu_78;

    layer1_quantized_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln66_reg_450, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln66_reg_450 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            layer1_quantized_5_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quantized_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quantized_6_out <= layer1_quantized_6_fu_82;

    layer1_quantized_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln66_reg_450, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln66_reg_450 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            layer1_quantized_6_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quantized_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    layer1_quantized_7_out <= layer1_quantized_7_fu_86;

    layer1_quantized_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, icmp_ln66_reg_450, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((icmp_ln66_reg_450 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            layer1_quantized_7_out_ap_vld <= ap_const_logic_1;
        else 
            layer1_quantized_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_i10_fu_361_p3 <= 
        or_ln71_fu_275_p2 when (and_ln71_2_fu_356_p2(0) = '1') else 
        layer1_quantized_4_fu_74;
    or_i13_fu_348_p3 <= 
        or_ln71_fu_275_p2 when (and_ln71_1_fu_343_p2(0) = '1') else 
        layer1_quantized_5_fu_78;
    or_i16_fu_335_p3 <= 
        or_ln71_fu_275_p2 when (and_ln71_fu_330_p2(0) = '1') else 
        layer1_quantized_6_fu_82;
    or_i20_fu_322_p3 <= 
        layer1_quantized_7_fu_86 when (or_ln71_3_fu_316_p2(0) = '1') else 
        or_ln71_fu_275_p2;
    or_ln71_1_fu_304_p2 <= (icmp_ln71_2_fu_293_p2 or icmp_ln71_1_fu_287_p2);
    or_ln71_2_fu_310_p2 <= (or_ln71_1_fu_304_p2 or icmp_ln71_fu_281_p2);
    or_ln71_3_fu_316_p2 <= (xor_ln70_fu_299_p2 or or_ln71_2_fu_310_p2);
    or_ln71_fu_275_p2 <= (tmp_fu_251_p11 or shl_ln71_fu_245_p2);
    shl_ln71_fu_245_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & zext_ln68_fu_241_p1(31-1 downto 0)))));
    tmp_fu_251_p10 <= i_reg_444_pp0_iter1_reg(6 downto 5);
    tmp_fu_251_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln67_3_fu_226_p4 <= i_reg_444_pp0_iter1_reg(6 downto 5);
    trunc_ln67_fu_223_p1 <= i_reg_444_pp0_iter1_reg(5 - 1 downto 0);
    xor_ln70_fu_299_p2 <= (icmp_ln70_reg_459 xor ap_const_lv1_1);
    zext_ln66_fu_195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i),64));
    zext_ln68_fu_241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bit_pos_fu_235_p2),32));
end behav;
