INFO: [VRFC 10-163] Analyzing VHDL file "/home/acg/Desktop/Xilinx Projects/firstProject/firstProject.sim/sim_1/synth/func/xsim/logic_ex_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'logic_ex'
