<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/tests/generated/ivtest
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v</a>
time_elapsed: 0.088s
ram usage: 11132 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:12</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;expect&#39;
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:12</a>: syntax error, unexpected &#39;;&#39;, expecting IDENTIFIER or &#39;=&#39; or do or final
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:19</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:24</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;expect&#39;
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:24</a>: syntax error, unexpected &#39;[&#39;
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:25</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;expect&#39;
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:29</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;expect&#39;
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:29</a>: syntax error, unexpected &#39;[&#39;
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:30</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;expect&#39;
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:32</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;expect&#39;
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:32</a>: syntax error, unexpected &#39;,&#39;, expecting TYPE-IDENTIFIER
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:33</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;expect&#39;
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/signed_net_display.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/signed_net_display.v:33</a>: syntax error, unexpected &#39;)&#39;, expecting TYPE-IDENTIFIER
%Error: Exiting due to 12 error(s)
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>