// Seed: 2053544225
module module_0 (
    input wor id_0,
    output wand id_1,
    input supply1 id_2,
    output tri1 id_3
    , id_9,
    input tri id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri1 id_7
);
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2
);
  assign id_2 = id_0 == -1'b0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire id_4;
  notif1 primCall (id_2, id_0, id_1);
  assign id_2 = -1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  ;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output supply1 id_6;
  output tri id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  parameter id_7 = -1;
  assign id_6 = 1'b0;
  module_2 modCall_1 (
      id_7,
      id_7
  );
  assign id_6 = -1;
  assign id_5 = 1'b0;
endmodule
