{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606400438191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606400438204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 17:20:37 2020 " "Processing started: Thu Nov 26 17:20:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606400438204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400438204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex -c ex " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex -c ex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400438204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606400439475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606400439475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606400468940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400468940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "control_unit.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606400468949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400468949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606400468960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400468960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606400468968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400468968 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex " "Elaborating entity \"ex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606400469065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder main_decoder:md " "Elaborating entity \"main_decoder\" for hierarchy \"main_decoder:md\"" {  } { { "control_unit.v" "md" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606400469082 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main_decoder.v(25) " "Verilog HDL Case Statement warning at main_decoder.v(25): incomplete case statement has no default case item" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606400469084 "|ex|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite_1 main_decoder.v(25) " "Verilog HDL Always Construct warning at main_decoder.v(25): inferring latch(es) for variable \"RegWrite_1\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606400469085 "|ex|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc_1 main_decoder.v(25) " "Verilog HDL Always Construct warning at main_decoder.v(25): inferring latch(es) for variable \"ALUSrc_1\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606400469086 "|ex|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch_1 main_decoder.v(25) " "Verilog HDL Always Construct warning at main_decoder.v(25): inferring latch(es) for variable \"Branch_1\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606400469086 "|ex|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite_1 main_decoder.v(25) " "Verilog HDL Always Construct warning at main_decoder.v(25): inferring latch(es) for variable \"MemWrite_1\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606400469086 "|ex|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp_1 main_decoder.v(25) " "Verilog HDL Always Construct warning at main_decoder.v(25): inferring latch(es) for variable \"ALUOp_1\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606400469086 "|ex|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDst_1 main_decoder.v(25) " "Verilog HDL Always Construct warning at main_decoder.v(25): inferring latch(es) for variable \"RegDst_1\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606400469086 "|ex|main_decoder:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg_1 main_decoder.v(25) " "Verilog HDL Always Construct warning at main_decoder.v(25): inferring latch(es) for variable \"MemToReg_1\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606400469087 "|ex|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg_1 main_decoder.v(25) " "Inferred latch for \"MemToReg_1\" at main_decoder.v(25)" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469089 "|ex|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst_1 main_decoder.v(25) " "Inferred latch for \"RegDst_1\" at main_decoder.v(25)" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469090 "|ex|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp_1\[0\] main_decoder.v(25) " "Inferred latch for \"ALUOp_1\[0\]\" at main_decoder.v(25)" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469090 "|ex|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp_1\[1\] main_decoder.v(25) " "Inferred latch for \"ALUOp_1\[1\]\" at main_decoder.v(25)" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469091 "|ex|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite_1 main_decoder.v(25) " "Inferred latch for \"MemWrite_1\" at main_decoder.v(25)" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469091 "|ex|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_1 main_decoder.v(25) " "Inferred latch for \"Branch_1\" at main_decoder.v(25)" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469091 "|ex|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc_1 main_decoder.v(25) " "Inferred latch for \"ALUSrc_1\" at main_decoder.v(25)" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469091 "|ex|main_decoder:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite_1 main_decoder.v(25) " "Inferred latch for \"RegWrite_1\" at main_decoder.v(25)" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469092 "|ex|main_decoder:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder alu_decoder:ad " "Elaborating entity \"alu_decoder\" for hierarchy \"alu_decoder:ad\"" {  } { { "control_unit.v" "ad" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606400469150 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_decoder.v(12) " "Verilog HDL Case Statement warning at alu_decoder.v(12): incomplete case statement has no default case item" {  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606400469151 "|ex|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_decoder.v(9) " "Verilog HDL Case Statement warning at alu_decoder.v(9): incomplete case statement has no default case item" {  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1606400469151 "|ex|alu_decoder:ad"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl alu_decoder.v(7) " "Verilog HDL Always Construct warning at alu_decoder.v(7): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1606400469152 "|ex|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] alu_decoder.v(7) " "Inferred latch for \"ALUControl\[0\]\" at alu_decoder.v(7)" {  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469152 "|ex|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] alu_decoder.v(7) " "Inferred latch for \"ALUControl\[1\]\" at alu_decoder.v(7)" {  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469153 "|ex|alu_decoder:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] alu_decoder.v(7) " "Inferred latch for \"ALUControl\[2\]\" at alu_decoder.v(7)" {  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400469153 "|ex|alu_decoder:ad"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main_decoder:md\|ALUOp_1\[0\] main_decoder:md\|Branch_1 " "Duplicate LATCH primitive \"main_decoder:md\|ALUOp_1\[0\]\" merged with LATCH primitive \"main_decoder:md\|Branch_1\"" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1606400470238 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1606400470238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|MemToReg_1 " "Latch main_decoder:md\|MemToReg_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470238 ""}  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|MemWrite_1 " "Latch main_decoder:md\|MemWrite_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470239 ""}  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|Branch_1 " "Latch main_decoder:md\|Branch_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470239 ""}  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|ALUSrc_1 " "Latch main_decoder:md\|ALUSrc_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470239 ""}  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|RegDst_1 " "Latch main_decoder:md\|RegDst_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470239 ""}  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|RegWrite_1 " "Latch main_decoder:md\|RegWrite_1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "control_unit.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470239 ""}  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470239 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_decoder:ad\|ALUControl\[0\] " "Latch alu_decoder:ad\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_decoder:md\|ALUOp_1\[1\] " "Ports D and ENA on the latch are fed by the same signal main_decoder:md\|ALUOp_1\[1\]" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470240 ""}  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_decoder:ad\|ALUControl\[1\] " "Latch alu_decoder:ad\|ALUControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funct\[1\] " "Ports D and ENA on the latch are fed by the same signal funct\[1\]" {  } { { "control_unit.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470240 ""}  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_decoder:ad\|ALUControl\[2\] " "Latch alu_decoder:ad\|ALUControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main_decoder:md\|Branch_1 " "Ports D and ENA on the latch are fed by the same signal main_decoder:md\|Branch_1" {  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470240 ""}  } { { "alu_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/alu_decoder.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470240 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main_decoder:md\|ALUOp_1\[1\] " "Latch main_decoder:md\|ALUOp_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "control_unit.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/control_unit.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606400470240 ""}  } { { "main_decoder.v" "" { Text "C:/Users/bovvlet/Desktop/CA_Lab/CA_LAB/week 13/ex/main_decoder.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606400470240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606400470547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606400471782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606400471782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606400472018 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606400472018 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606400472018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606400472018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606400472113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 17:21:12 2020 " "Processing ended: Thu Nov 26 17:21:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606400472113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606400472113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606400472113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606400472113 ""}
