{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681233932804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681233932804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 14:25:32 2023 " "Processing started: Tue Apr 11 14:25:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681233932804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233932804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calc -c calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off calc -c calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233932804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681233933184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681233933184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProjetoSD " "Found entity 1: ProjetoSD" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681233940533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "C:/projetoSD/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681233940535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoSD " "Elaborating entity \"ProjetoSD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681233940882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(35) " "Verilog HDL assignment warning at ProjetoSD.v(35): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940962 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(37) " "Verilog HDL assignment warning at ProjetoSD.v(37): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940962 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(39) " "Verilog HDL assignment warning at ProjetoSD.v(39): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940962 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(41) " "Verilog HDL assignment warning at ProjetoSD.v(41): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940962 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(43) " "Verilog HDL assignment warning at ProjetoSD.v(43): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940962 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(45) " "Verilog HDL assignment warning at ProjetoSD.v(45): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940963 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(47) " "Verilog HDL assignment warning at ProjetoSD.v(47): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940963 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(49) " "Verilog HDL assignment warning at ProjetoSD.v(49): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940963 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(51) " "Verilog HDL assignment warning at ProjetoSD.v(51): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940963 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(53) " "Verilog HDL assignment warning at ProjetoSD.v(53): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940963 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(57) " "Verilog HDL assignment warning at ProjetoSD.v(57): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940963 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(59) " "Verilog HDL assignment warning at ProjetoSD.v(59): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940963 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(61) " "Verilog HDL assignment warning at ProjetoSD.v(61): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940963 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(63) " "Verilog HDL assignment warning at ProjetoSD.v(63): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940963 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(65) " "Verilog HDL assignment warning at ProjetoSD.v(65): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940964 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(67) " "Verilog HDL assignment warning at ProjetoSD.v(67): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940964 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(69) " "Verilog HDL assignment warning at ProjetoSD.v(69): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940964 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(71) " "Verilog HDL assignment warning at ProjetoSD.v(71): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940964 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(73) " "Verilog HDL assignment warning at ProjetoSD.v(73): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940964 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ProjetoSD.v(75) " "Verilog HDL assignment warning at ProjetoSD.v(75): truncated value with size 32 to match size of target (7)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1681233940964 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numero1 ProjetoSD.v(32) " "Verilog HDL Always Construct warning at ProjetoSD.v(32): inferring latch(es) for variable \"numero1\", which holds its previous value in one or more paths through the always construct" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681233940965 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numero2 ProjetoSD.v(32) " "Verilog HDL Always Construct warning at ProjetoSD.v(32): inferring latch(es) for variable \"numero2\", which holds its previous value in one or more paths through the always construct" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681233940965 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado ProjetoSD.v(32) " "Verilog HDL Always Construct warning at ProjetoSD.v(32): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681233940965 "|ProjetoSD"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sinal ProjetoSD.v(32) " "Verilog HDL Always Construct warning at ProjetoSD.v(32): inferring latch(es) for variable \"sinal\", which holds its previous value in one or more paths through the always construct" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1681233940965 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sinal ProjetoSD.v(32) " "Inferred latch for \"sinal\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940967 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[0\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940967 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[1\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940967 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[2\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940967 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[3\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940967 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[4\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940967 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[5\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940967 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[6\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[7\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[8\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[9\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[10\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[11\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[12\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] ProjetoSD.v(32) " "Inferred latch for \"resultado\[13\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[0\] ProjetoSD.v(32) " "Inferred latch for \"numero2\[0\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[1\] ProjetoSD.v(32) " "Inferred latch for \"numero2\[1\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[2\] ProjetoSD.v(32) " "Inferred latch for \"numero2\[2\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[3\] ProjetoSD.v(32) " "Inferred latch for \"numero2\[3\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940968 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[4\] ProjetoSD.v(32) " "Inferred latch for \"numero2\[4\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[5\] ProjetoSD.v(32) " "Inferred latch for \"numero2\[5\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero2\[6\] ProjetoSD.v(32) " "Inferred latch for \"numero2\[6\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero1\[0\] ProjetoSD.v(32) " "Inferred latch for \"numero1\[0\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero1\[1\] ProjetoSD.v(32) " "Inferred latch for \"numero1\[1\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero1\[2\] ProjetoSD.v(32) " "Inferred latch for \"numero1\[2\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero1\[3\] ProjetoSD.v(32) " "Inferred latch for \"numero1\[3\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero1\[4\] ProjetoSD.v(32) " "Inferred latch for \"numero1\[4\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero1\[5\] ProjetoSD.v(32) " "Inferred latch for \"numero1\[5\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numero1\[6\] ProjetoSD.v(32) " "Inferred latch for \"numero1\[6\]\" at ProjetoSD.v(32)" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233940969 "|ProjetoSD"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ProjetoSD.v" "Mult0" { Text "C:/projetoSD/ProjetoSD.v" 92 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681233942549 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ProjetoSD.v" "Mod0" { Text "C:/projetoSD/ProjetoSD.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681233942549 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "ProjetoSD.v" "Mod1" { Text "C:/projetoSD/ProjetoSD.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1681233942549 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1681233942549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681233943087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943099 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681233943099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "C:/projetoSD/db/mult_6at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681233943298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233943298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681233943620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681233943620 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681233943620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/projetoSD/db/lpm_divide_l9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681233943690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233943690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/projetoSD/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681233943708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233943708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/projetoSD/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681233943728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233943728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/projetoSD/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681233943819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233943819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/projetoSD/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681233943864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233943864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero2\[0\] " "Latch numero2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero1\[0\] " "Latch numero1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero2\[1\] " "Latch numero2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_2 " "Ports D and ENA on the latch are fed by the same signal tecla_2" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero1\[1\] " "Latch numero1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_2 " "Ports D and ENA on the latch are fed by the same signal tecla_2" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero2\[2\] " "Latch numero2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_2 " "Ports D and ENA on the latch are fed by the same signal tecla_2" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero1\[2\] " "Latch numero1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_4 " "Ports D and ENA on the latch are fed by the same signal tecla_4" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero2\[3\] " "Latch numero2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero1\[3\] " "Latch numero1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero2\[4\] " "Latch numero2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero1\[4\] " "Latch numero1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero2\[5\] " "Latch numero2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero1\[5\] " "Latch numero1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero2\[6\] " "Latch numero2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numero1\[6\] " "Latch numero1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tecla_0 " "Ports D and ENA on the latch are fed by the same signal tecla_0" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1681233944624 ""}  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1681233944624 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681233944981 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681233945721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681233946613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681233946613 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tecla_D " "No output dependent on input pin \"tecla_D\"" {  } { { "ProjetoSD.v" "" { Text "C:/projetoSD/ProjetoSD.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681233947769 "|ProjetoSD|tecla_D"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681233947769 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "323 " "Implemented 323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681233947770 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681233947770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "290 " "Implemented 290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681233947770 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1681233947770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681233947770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681233947789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 14:25:47 2023 " "Processing ended: Tue Apr 11 14:25:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681233947789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681233947789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681233947789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681233947789 ""}
