// Generated by CIRCT unknown git version
module mux2(	// file.cleaned.mlir:2:3
  input  din_0,	// file.cleaned.mlir:2:30
         din_1,	// file.cleaned.mlir:2:46
         sel,	// file.cleaned.mlir:2:62
  output mux_out	// file.cleaned.mlir:2:77
);

  assign mux_out = sel ? din_1 : din_0;	// file.cleaned.mlir:3:10, :4:5
endmodule

module mux4(	// file.cleaned.mlir:6:3
  input        din_0,	// file.cleaned.mlir:6:22
               din_1,	// file.cleaned.mlir:6:38
               din_2,	// file.cleaned.mlir:6:54
               din_3,	// file.cleaned.mlir:6:70
  input  [1:0] sel,	// file.cleaned.mlir:6:86
  output       mux_out	// file.cleaned.mlir:6:101
);

  wire _mux2_mux_out;	// file.cleaned.mlir:9:21
  wire _mux1_mux_out;	// file.cleaned.mlir:8:21
  mux2 mux1 (	// file.cleaned.mlir:8:21
    .din_0   (din_0),
    .din_1   (din_1),
    .sel     (sel[0]),	// file.cleaned.mlir:7:10
    .mux_out (_mux1_mux_out)
  );	// file.cleaned.mlir:8:21
  mux2 mux2 (	// file.cleaned.mlir:9:21
    .din_0   (din_3),
    .din_1   (din_2),
    .sel     (sel[0]),	// file.cleaned.mlir:7:10
    .mux_out (_mux2_mux_out)
  );	// file.cleaned.mlir:9:21
  mux2 mux12 (	// file.cleaned.mlir:11:22
    .din_0   (_mux1_mux_out),	// file.cleaned.mlir:8:21
    .din_1   (_mux2_mux_out),	// file.cleaned.mlir:9:21
    .sel     (sel[1]),	// file.cleaned.mlir:10:10
    .mux_out (mux_out)
  );	// file.cleaned.mlir:11:22
endmodule

