Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: Ultrasonic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Ultrasonic.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Ultrasonic"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Ultrasonic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Surface Pro\Documents\TEC\SisDigAva\RICK\Prueba\Pruebaa.vhd" into library work
Parsing entity <Ultrasonic>.
Parsing architecture <Behavioral> of entity <ultrasonic>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Ultrasonic> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Surface Pro\Documents\TEC\SisDigAva\RICK\Prueba\Pruebaa.vhd" Line 154. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Surface Pro\Documents\TEC\SisDigAva\RICK\Prueba\Pruebaa.vhd" Line 167. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Ultrasonic>.
    Related source file is "C:\Users\Surface Pro\Documents\TEC\SisDigAva\RICK\Prueba\Pruebaa.vhd".
    Found 2-bit register for signal <pres_state>.
    Found 19-bit register for signal <SecondCount>.
    Found 7-bit register for signal <Cont>.
    Found 1-bit register for signal <TimeBase>.
    Found 15-bit register for signal <tIN>.
    Found 1-bit register for signal <Motor1_B>.
    Found 1-bit register for signal <Motor2_A>.
    Found 1-bit register for signal <Motor2_B>.
    Found finite state machine <FSM_0> for signal <pres_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | startpulse                                     |
    | Power Up State     | startpulse                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit subtractor for signal <GND_6_o_GND_6_o_sub_17_OUT> created at line 118.
    Found 7-bit adder for signal <Cont[6]_GND_6_o_add_1_OUT> created at line 79.
    Found 15-bit adder for signal <tIN[14]_GND_6_o_add_8_OUT> created at line 93.
    Found 19-bit adder for signal <SecondCount[18]_GND_6_o_add_18_OUT> created at line 122.
    Found 15x9-bit multiplier for signal <tIN[14]_PWR_6_o_MuLt_4_OUT> created at line 85.
    Found 9-bit comparator lessequal for signal <n0011> created at line 95
    Found 9-bit comparator lessequal for signal <n0013> created at line 95
    Found 20-bit comparator equal for signal <GND_6_o_GND_6_o_equal_18_o> created at line 118
    Summary:
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Ultrasonic> synthesized.

Synthesizing Unit <div_24u_15u>.
    Related source file is "".
    Found 39-bit adder for signal <GND_8_o_b[14]_add_1_OUT> created at line 0.
    Found 38-bit adder for signal <GND_8_o_b[14]_add_3_OUT> created at line 0.
    Found 37-bit adder for signal <GND_8_o_b[14]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_8_o_b[14]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_8_o_b[14]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_8_o_b[14]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_8_o_b[14]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <GND_8_o_b[14]_add_15_OUT> created at line 0.
    Found 31-bit adder for signal <GND_8_o_b[14]_add_17_OUT> created at line 0.
    Found 30-bit adder for signal <GND_8_o_b[14]_add_19_OUT> created at line 0.
    Found 29-bit adder for signal <GND_8_o_b[14]_add_21_OUT> created at line 0.
    Found 28-bit adder for signal <GND_8_o_b[14]_add_23_OUT> created at line 0.
    Found 27-bit adder for signal <GND_8_o_b[14]_add_25_OUT> created at line 0.
    Found 26-bit adder for signal <GND_8_o_b[14]_add_27_OUT> created at line 0.
    Found 25-bit adder for signal <GND_8_o_b[14]_add_29_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_b[14]_add_31_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_8_o_add_33_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_8_o_add_35_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_8_o_add_37_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_8_o_add_39_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_8_o_add_41_OUT> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_8_o_add_43_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_8_o_add_45_OUT[23:0]> created at line 0.
    Found 24-bit adder for signal <a[23]_GND_8_o_add_47_OUT[23:0]> created at line 0.
    Found 39-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0025> created at line 0
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred  25 Comparator(s).
	inferred 507 Multiplexer(s).
Unit <div_24u_15u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 15x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 28
 15-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit subtractor                                     : 1
 24-bit adder                                          : 9
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 27-bit adder                                          : 1
 28-bit adder                                          : 1
 29-bit adder                                          : 1
 30-bit adder                                          : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 1
 33-bit adder                                          : 1
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 39-bit adder                                          : 1
 7-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 3
 15-bit register                                       : 1
 19-bit register                                       : 1
 7-bit register                                        : 1
# Comparators                                          : 28
 20-bit comparator equal                               : 1
 24-bit comparator lessequal                           : 10
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 510
 1-bit 2-to-1 multiplexer                              : 504
 15-bit 2-to-1 multiplexer                             : 1
 19-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Ultrasonic>.
The following registers are absorbed into counter <Cont>: 1 register on signal <Cont>.
The following registers are absorbed into counter <SecondCount>: 1 register on signal <SecondCount>.
The following registers are absorbed into counter <tIN>: 1 register on signal <tIN>.
Unit <Ultrasonic> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 15x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 25
 20-bit subtractor                                     : 1
 24-bit adder                                          : 24
# Counters                                             : 3
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 7-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 28
 20-bit comparator equal                               : 1
 24-bit comparator lessequal                           : 10
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 39-bit comparator lessequal                           : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 507
 1-bit 2-to-1 multiplexer                              : 504
 24-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pres_state[1:2]> with gray encoding.
--------------------------------
 State              | Encoding
--------------------------------
 startpulse         | 00
 waitforresponse    | 01
 ultrasonicresponse | 11
 waitfornewstart    | 10
--------------------------------

Optimizing unit <Ultrasonic> ...

Optimizing unit <div_24u_15u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Ultrasonic, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Ultrasonic.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 962
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 3
#      LUT2                        : 42
#      LUT3                        : 61
#      LUT4                        : 33
#      LUT5                        : 109
#      LUT6                        : 304
#      MUXCY                       : 195
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 187
# FlipFlops/Latches                : 46
#      FDC                         : 9
#      FDCE                        : 19
#      FDE                         : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 3
#      OBUF                        : 6
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  18224     0%  
 Number of Slice LUTs:                  572  out of   9112     6%  
    Number used as Logic:               572  out of   9112     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    588
   Number with an unused Flip Flop:     542  out of    588    92%  
   Number with an unused LUT:            16  out of    588     2%  
   Number of fully used LUT-FF pairs:    30  out of    588     5%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 30.065ns (Maximum Frequency: 33.261MHz)
   Minimum input arrival time before clock: 3.577ns
   Maximum output required time after clock: 4.995ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 30.065ns (frequency: 33.261MHz)
  Total number of paths / destination ports: 1292681778647297 / 82
-------------------------------------------------------------------------
Delay:               30.065ns (Levels of Logic = 32)
  Source:            tIN_14 (FF)
  Destination:       Motor2_A (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: tIN_14 to Motor2_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  tIN_14 (tIN_14)
     DSP48A1:B14->M23     55   3.364   1.581  Mmult_tIN[14]_PWR_6_o_MuLt_4_OUT (tIN[14]_PWR_6_o_MuLt_4_OUT<23>)
     LUT3:I2->O           11   0.205   0.987  tIN[14]_PWR_6_o_div_5/o<9>13_SW0 (N172)
     LUT6:I4->O           10   0.203   0.857  tIN[14]_PWR_6_o_div_5/Mmux_a[0]_a[23]_MUX_1016_o151 (tIN[14]_PWR_6_o_div_5/a[14]_a[23]_MUX_1002_o)
     LUT6:I5->O           15   0.205   0.982  tIN[14]_PWR_6_o_div_5/o<8>23 (tIN[14]_PWR_6_o_div_5/o<8>22)
     LUT6:I5->O            3   0.205   0.651  tIN[14]_PWR_6_o_div_5/o<8>24_1 (tIN[14]_PWR_6_o_div_5/o<8>24)
     LUT6:I5->O            4   0.205   0.912  tIN[14]_PWR_6_o_div_5/o<7>24 (tIN[14]_PWR_6_o_div_5/o<7>23)
     LUT6:I3->O            6   0.205   0.745  tIN[14]_PWR_6_o_div_5/o<7>25_1 (tIN[14]_PWR_6_o_div_5/o<7>25)
     LUT5:I4->O            9   0.205   1.058  tIN[14]_PWR_6_o_div_5/o<6>22 (tIN[14]_PWR_6_o_div_5/o<6>21)
     LUT5:I2->O           14   0.205   0.958  tIN[14]_PWR_6_o_div_5/Mmux_a[0]_a[23]_MUX_1088_o171_SW0 (N62)
     LUT6:I5->O           11   0.205   0.987  tIN[14]_PWR_6_o_div_5/Mmux_a[0]_a[23]_MUX_1088_o171 (tIN[14]_PWR_6_o_div_5/a[16]_a[23]_MUX_1072_o)
     LUT5:I3->O           15   0.203   0.982  tIN[14]_PWR_6_o_div_5/Mmux_a[0]_a[23]_MUX_1112_o1111_SW0 (N52)
     LUT6:I5->O           12   0.205   1.013  tIN[14]_PWR_6_o_div_5/Mmux_a[0]_a[23]_MUX_1112_o161 (tIN[14]_PWR_6_o_div_5/a[15]_a[23]_MUX_1097_o)
     LUT5:I3->O           20   0.203   1.093  tIN[14]_PWR_6_o_div_5/Mmux_a[0]_a[23]_MUX_1136_o151_SW0 (N46)
     LUT6:I5->O           17   0.205   1.028  tIN[14]_PWR_6_o_div_5/Mmux_a[0]_a[23]_MUX_1136_o151 (tIN[14]_PWR_6_o_div_5/a[14]_a[23]_MUX_1122_o)
     LUT6:I5->O           14   0.205   0.958  tIN[14]_PWR_6_o_div_5/o<3>35 (n0063<3>)
     LUT6:I5->O            2   0.205   0.961  tIN[14]_PWR_6_o_div_5/o<2>32 (tIN[14]_PWR_6_o_div_5/o<2>31)
     LUT6:I1->O           19   0.203   1.072  tIN[14]_PWR_6_o_div_5/o<2>33_1 (tIN[14]_PWR_6_o_div_5/o<2>331)
     LUT6:I5->O            3   0.205   0.995  tIN[14]_PWR_6_o_div_5/Mmux_n1735221 (tIN[14]_PWR_6_o_div_5/n1735<7>)
     LUT5:I0->O            1   0.203   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_lut<0> (tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_cy<0> (tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_cy<1> (tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_cy<2> (tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_cy<3> (tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O          23   0.213   1.154  tIN[14]_PWR_6_o_div_5/Mcompar_o<1>_cy<4> (n0063<1>)
     LUT5:I4->O            2   0.205   0.961  tIN[14]_PWR_6_o_div_5/Mmux_n1638211 (tIN[14]_PWR_6_o_div_5/n1638<6>)
     LUT5:I0->O            1   0.203   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_lut<0> (tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_lut<0>)
     MUXCY:S->O            1   0.172   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_cy<0> (tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_cy<1> (tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_cy<2> (tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_cy<3> (tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           2   0.019   0.617  tIN[14]_PWR_6_o_div_5/Mcompar_o<0>_cy<4> (n0063<0>)
     LUT6:I5->O            1   0.205   0.000  GND_6_o_INV_752_o (GND_6_o_INV_752_o)
     FDE:D                     0.102          Motor2_A
    ----------------------------------------
    Total                     30.065ns (8.896ns logic, 21.169ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 31 / 31
-------------------------------------------------------------------------
Offset:              3.577ns (Levels of Logic = 2)
  Source:            Rst (PAD)
  Destination:       TimeBase (FF)
  Destination Clock: Clk rising

  Data Path: Rst to TimeBase
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.249  Rst_IBUF (Rst_IBUF)
     INV:I->O              1   0.206   0.579  Rst_inv1_INV_0 (Rst_inv)
     FDE:CE                    0.322          TimeBase
    ----------------------------------------
    Total                      3.577ns (1.750ns logic, 1.827ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              4.995ns (Levels of Logic = 2)
  Source:            pres_state_FSM_FFd1 (FF)
  Destination:       Tx (PAD)
  Source Clock:      Clk rising

  Data Path: pres_state_FSM_FFd1 to Tx
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             25   0.447   1.193  pres_state_FSM_FFd1 (pres_state_FSM_FFd1)
     LUT2:I1->O            1   0.205   0.579  Tx1 (Tx_OBUF)
     OBUF:I->O                 2.571          Tx_OBUF (Tx)
    ----------------------------------------
    Total                      4.995ns (3.223ns logic, 1.772ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            Switch (PAD)
  Destination:       motor_aspira (PAD)

  Data Path: Switch to motor_aspira
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Switch_IBUF (motor_aspira_OBUF)
     OBUF:I->O                 2.571          motor_aspira_OBUF (motor_aspira)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   30.065|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.25 secs
 
--> 

Total memory usage is 251220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

