Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Wed Nov 17 20:15:24 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ModuloAlarmaTP2_impl_1.tws ModuloAlarmaTP2_impl_1_syn.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i358_4_lut/A	->	i358_4_lut/Z

++++ Loop2
i1_4_lut/Z	->	i1_4_lut_adj_47/Z

++++ Loop3
i360_4_lut/A	->	i360_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 59.332%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i31/D           |99971.021 ns 
STATE_OUT/serial/counter_i30/D           |99971.579 ns 
STATE_OUT/serial/counter_i29/D           |99972.137 ns 
STATE_OUT/serial/counter_i28/D           |99972.695 ns 
STATE_OUT/serial/counter_i27/D           |99973.253 ns 
STATE_OUT/serial/counter_i26/D           |99973.811 ns 
STATE_OUT/serial/counter_i25/D           |99974.369 ns 
STATE_OUT/serial/counter_i24/D           |99974.927 ns 
STATE_OUT/serial/counter_i23/D           |99975.485 ns 
STATE_OUT/serial/counter_i22/D           |99976.043 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/status_send/D           |    3.746 ns 
mainTimer/clkCont_i11/D                  |    4.196 ns 
mainTimer/clkCont_i12/D                  |    4.196 ns 
mainTimer/clkCont_i13/D                  |    4.196 ns 
mainTimer/clkCont_i14/D                  |    4.196 ns 
mainTimer/clkCont_i15/D                  |    4.196 ns 
mainTimer/clkCont_i16/D                  |    4.196 ns 
mainTimer/clkCont_i17/D                  |    4.196 ns 
mainTimer/clkCont_i0/D                   |    4.196 ns 
Sreg_i1/D                                |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
Keyboard/counter_136__i31/D             |    No arrival or required
Keyboard/counter_136__i31/SR            |    No arrival or required
Keyboard/counter_136__i30/D             |    No arrival or required
Keyboard/counter_136__i30/SR            |    No arrival or required
Keyboard/counter_136__i29/D             |    No arrival or required
Keyboard/counter_136__i29/SR            |    No arrival or required
Keyboard/counter_136__i28/D             |    No arrival or required
Keyboard/counter_136__i28/SR            |    No arrival or required
Keyboard/counter_136__i27/D             |    No arrival or required
Keyboard/counter_136__i27/SR            |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        84
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
CTRL_IN                                 |                     input
CTRL_RECV                               |                     input
CTRL_CLK                                |                     input
SIREN_OUT                               |                    output
STATUS_OUT                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i31/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 60.0% (route), 40.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.021 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n860                                     NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n2351                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n862                                     NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n2354                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n864                                     NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.872  2       
STATE_OUT/serial/n2357                                    NET DELAY         0.280        26.152  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        26.430  2       
STATE_OUT/serial/n866                                     NET DELAY         0.280        26.710  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.988  2       
STATE_OUT/serial/n2360                                    NET DELAY         0.280        27.268  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI1->STATE_OUT/serial/sub_11_add_2_add_5_31/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        27.546  2       
STATE_OUT/serial/n868                                     NET DELAY         0.280        27.826  2       
STATE_OUT/serial/sub_11_add_2_add_5_33/D0->STATE_OUT/serial/sub_11_add_2_add_5_33/S0
                                          FA2             D0_TO_S0_DELAY    0.477        28.303  1       
STATE_OUT/serial/counter_31__N_153[31]                    NET DELAY         2.075        30.378  1       
STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.855  1       
STATE_OUT/serial/counter_31__N_84[31] ( D )
                                                          NET DELAY         2.075        32.930  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -32.930  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99971.021  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i30/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 34
Delay Ratio      : 60.2% (route), 39.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99971.579 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n860                                     NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n2351                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n862                                     NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n2354                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n864                                     NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.872  2       
STATE_OUT/serial/n2357                                    NET DELAY         0.280        26.152  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        26.430  2       
STATE_OUT/serial/n866                                     NET DELAY         0.280        26.710  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        26.988  2       
STATE_OUT/serial/n2360                                    NET DELAY         0.280        27.268  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D1->STATE_OUT/serial/sub_11_add_2_add_5_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        27.745  1       
STATE_OUT/serial/counter_31__N_153[30]                    NET DELAY         2.075        29.820  1       
STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        30.297  1       
STATE_OUT/serial/counter_31__N_84[30] ( D )
                                                          NET DELAY         2.075        32.372  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -32.372  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99971.579  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i29/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 33
Delay Ratio      : 60.4% (route), 39.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99972.137 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n860                                     NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n2351                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n862                                     NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n2354                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n864                                     NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.872  2       
STATE_OUT/serial/n2357                                    NET DELAY         0.280        26.152  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        26.430  2       
STATE_OUT/serial/n866                                     NET DELAY         0.280        26.710  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D0->STATE_OUT/serial/sub_11_add_2_add_5_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        27.187  1       
STATE_OUT/serial/counter_31__N_153[29]                    NET DELAY         2.075        29.262  1       
STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        29.739  1       
STATE_OUT/serial/counter_31__N_84[29] ( D )
                                                          NET DELAY         2.075        31.814  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -31.814  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99972.137  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i28/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 32
Delay Ratio      : 60.6% (route), 39.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99972.695 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n860                                     NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n2351                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n862                                     NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n2354                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n864                                     NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.872  2       
STATE_OUT/serial/n2357                                    NET DELAY         0.280        26.152  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D1->STATE_OUT/serial/sub_11_add_2_add_5_29/S1
                                          FA2             D1_TO_S1_DELAY    0.477        26.629  1       
STATE_OUT/serial/counter_31__N_153[28]                    NET DELAY         2.075        28.704  1       
STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        29.181  1       
STATE_OUT/serial/counter_31__N_84[28] ( D )
                                                          NET DELAY         2.075        31.256  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -31.256  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99972.695  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i27/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 31
Delay Ratio      : 60.8% (route), 39.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99973.253 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n860                                     NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n2351                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n862                                     NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n2354                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        25.314  2       
STATE_OUT/serial/n864                                     NET DELAY         0.280        25.594  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D0->STATE_OUT/serial/sub_11_add_2_add_5_29/S0
                                          FA2             D0_TO_S0_DELAY    0.477        26.071  1       
STATE_OUT/serial/counter_31__N_153[27]                    NET DELAY         2.075        28.146  1       
STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        28.623  1       
STATE_OUT/serial/counter_31__N_84[27] ( D )
                                                          NET DELAY         2.075        30.698  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -30.698  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99973.253  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i26/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 30
Delay Ratio      : 61.0% (route), 39.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99973.811 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n860                                     NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n2351                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n862                                     NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        24.756  2       
STATE_OUT/serial/n2354                                    NET DELAY         0.280        25.036  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D1->STATE_OUT/serial/sub_11_add_2_add_5_27/S1
                                          FA2             D1_TO_S1_DELAY    0.477        25.513  1       
STATE_OUT/serial/counter_31__N_153[26]                    NET DELAY         2.075        27.588  1       
STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        28.065  1       
STATE_OUT/serial/counter_31__N_84[26] ( D )
                                                          NET DELAY         2.075        30.140  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -30.140  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99973.811  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i25/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 29
Delay Ratio      : 61.3% (route), 38.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99974.369 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n860                                     NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n2351                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        24.198  2       
STATE_OUT/serial/n862                                     NET DELAY         0.280        24.478  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D0->STATE_OUT/serial/sub_11_add_2_add_5_27/S0
                                          FA2             D0_TO_S0_DELAY    0.477        24.955  1       
STATE_OUT/serial/counter_31__N_153[25]                    NET DELAY         2.075        27.030  1       
STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        27.507  1       
STATE_OUT/serial/counter_31__N_84[25] ( D )
                                                          NET DELAY         2.075        29.582  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -29.582  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99974.369  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i24/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 28
Delay Ratio      : 61.5% (route), 38.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99974.927 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n860                                     NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        23.640  2       
STATE_OUT/serial/n2351                                    NET DELAY         0.280        23.920  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D1->STATE_OUT/serial/sub_11_add_2_add_5_25/S1
                                          FA2             D1_TO_S1_DELAY    0.477        24.397  1       
STATE_OUT/serial/counter_31__N_153[24]                    NET DELAY         2.075        26.472  1       
STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        26.949  1       
STATE_OUT/serial/counter_31__N_84[24] ( D )
                                                          NET DELAY         2.075        29.024  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -29.024  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99974.927  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i23/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 27
Delay Ratio      : 61.8% (route), 38.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99975.485 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.082  2       
STATE_OUT/serial/n860                                     NET DELAY         0.280        23.362  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D0->STATE_OUT/serial/sub_11_add_2_add_5_25/S0
                                          FA2             D0_TO_S0_DELAY    0.477        23.839  1       
STATE_OUT/serial/counter_31__N_153[23]                    NET DELAY         2.075        25.914  1       
STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        26.391  1       
STATE_OUT/serial/counter_31__N_84[23] ( D )
                                                          NET DELAY         2.075        28.466  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -28.466  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99975.485  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/counter_i22/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 26
Delay Ratio      : 62.0% (route), 38.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99976.043 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY     1.391         5.541  68      
STATE_OUT/init                                            NET DELAY         2.355         7.896  68      
STATE_OUT/i1_2_lut_adj_41/A->STATE_OUT/i1_2_lut_adj_41/Z
                                          LUT4            A_TO_Z_DELAY      0.477         8.373  1       
STATE_OUT/counter_31__N_121[0]                            NET DELAY         2.075        10.448  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358        10.806  2       
STATE_OUT/serial/n838                                     NET DELAY         0.280        11.086  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        11.364  2       
STATE_OUT/serial/n2318                                    NET DELAY         0.280        11.644  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.922  2       
STATE_OUT/serial/n840                                     NET DELAY         0.280        12.202  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.480  2       
STATE_OUT/serial/n2321                                    NET DELAY         0.280        12.760  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.038  2       
STATE_OUT/serial/n842                                     NET DELAY         0.280        13.318  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        13.596  2       
STATE_OUT/serial/n2324                                    NET DELAY         0.280        13.876  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        14.154  2       
STATE_OUT/serial/n844                                     NET DELAY         0.280        14.434  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.712  2       
STATE_OUT/serial/n2327                                    NET DELAY         0.280        14.992  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.270  2       
STATE_OUT/serial/n846                                     NET DELAY         0.280        15.550  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        15.828  2       
STATE_OUT/serial/n2330                                    NET DELAY         0.280        16.108  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        16.386  2       
STATE_OUT/serial/n848                                     NET DELAY         0.280        16.666  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.944  2       
STATE_OUT/serial/n2333                                    NET DELAY         0.280        17.224  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.502  2       
STATE_OUT/serial/n850                                     NET DELAY         0.280        17.782  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.060  2       
STATE_OUT/serial/n2336                                    NET DELAY         0.280        18.340  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        18.618  2       
STATE_OUT/serial/n852                                     NET DELAY         0.280        18.898  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        19.176  2       
STATE_OUT/serial/n2339                                    NET DELAY         0.280        19.456  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.734  2       
STATE_OUT/serial/n854                                     NET DELAY         0.280        20.014  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.292  2       
STATE_OUT/serial/n2342                                    NET DELAY         0.280        20.572  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        20.850  2       
STATE_OUT/serial/n856                                     NET DELAY         0.280        21.130  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        21.408  2       
STATE_OUT/serial/n2345                                    NET DELAY         0.280        21.688  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
STATE_OUT/serial/n858                                     NET DELAY         0.280        22.246  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.524  2       
STATE_OUT/serial/n2348                                    NET DELAY         0.280        22.804  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/D1->STATE_OUT/serial/sub_11_add_2_add_5_23/S1
                                          FA2             D1_TO_S1_DELAY    0.477        23.281  1       
STATE_OUT/serial/counter_31__N_153[22]                    NET DELAY         2.075        25.356  1       
STATE_OUT/serial/counter_31__I_36_i23_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i23_3_lut_4_lut/Z
                                          LUT4            C_TO_Z_DELAY      0.477        25.833  1       
STATE_OUT/serial/counter_31__N_84[22] ( D )
                                                          NET DELAY         2.075        27.908  1       


                                                          CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000    100000.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150    100004.150  67      
                                                          Uncertainty    0.000    100004.150  
                                                          Setup time     0.199    100003.951  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                     100003.951  
Arrival Time                                                                         -27.908  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                               99976.043  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (FD1P3XZ)
Path End         : STATE_OUT/serial/status_send/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 1
Delay Ratio      : 62.9% (route), 37.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.746 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  68      
STATE_OUT/init ( D )                                      NET DELAY      2.355         7.896  68      


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           7.896  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   3.746  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i11/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i457_2_lut/B->mainTimer/i457_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_20[11] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i12/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i456_2_lut/B->mainTimer/i456_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_20[12] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i13/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i446_2_lut/B->mainTimer/i446_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_20[13] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i14/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i443_2_lut/B->mainTimer/i443_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_20[14] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i15/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i467_2_lut/B->mainTimer/i467_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_20[15] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i16/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i468_2_lut/B->mainTimer/i468_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_20[16] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i17/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i469_2_lut/B->mainTimer/i469_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_20[17] ( D )                      NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : mainTimer/clkCont_i0/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
mainTimer/i439_2_lut/B->mainTimer/i439_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.450         6.271  1       
mainTimer/clkCont_17__N_20[0] ( D )                       NET DELAY      2.075         8.346  1       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : mainTimer/state/Q  (FD1P3XZ)
Path End         : Sreg_i1/D  (FD1P3XZ)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c                                              NET DELAY      4.150         4.150  67      



mainTimer/state/CK->mainTimer/state/Q     FD1P3XZ         CK_TO_Q_DELAY  1.391         5.541  24      
TIME_OUT                                                  NET DELAY      0.280         5.821  24      
i1_4_lut/A->i1_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450         6.271  2       
Snext[1] ( D )                                            NET DELAY      2.075         8.346  2       


                                                          CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LSOSC_CORE      CLOCK LATENCY  0.000         0.000  67      
SERCLK_OUT_c ( CK )                                       NET DELAY      4.150         4.150  67      
                                                          Uncertainty    0.000         4.150  
                                                          Hold time      0.000         4.150  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Required Time                                                                         -4.150  
Arrival Time                                                                           8.346  
----------------------------------------  --------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   4.196  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

