top: aes128_random

include_all_verilog_files: yes

clocks:
  - name: clk
    period:  5.000
