#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Nov 26 12:10:40 2025
# Process ID         : 15968
# Current directory  : C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1
# Command line       : vivado.exe -log top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level.tcl -notrace
# Log file           : C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1/top_level.vdi
# Journal file       : C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1\vivado.jou
# Running On         : geo
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : AMD Ryzen AI 9 HX 375 w/ Radeon 890M           
# CPU Frequency      : 1996 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 33620 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35768 MB
# Available Virtual  : 12889 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/ip_repo/ROPUF_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_level -part xc7s25csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 531.512 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 576 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-69] Command failed: 'J2' is not a valid site or package pin name. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:48]
CRITICAL WARNING: [Common 17-69] Command failed: 'J1' is not a valid site or package pin name. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:49]
CRITICAL WARNING: [Common 17-69] Command failed: 'G2' is not a valid site or package pin name. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:50]
CRITICAL WARNING: [Common 17-69] Command failed: 'H2' is not a valid site or package pin name. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'RGB0[0]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[1]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB0[2]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[0]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[1]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RGB1[2]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_AN[0]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:62]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[1]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:63]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[2]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:64]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[3]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:65]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[0]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[1]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[2]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[3]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[4]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[5]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[6]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[7]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_AN[0]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:76]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[1]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:77]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[2]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:78]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[3]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:79]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[0]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[1]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[2]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[3]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[4]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[5]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[6]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[7]'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_DO_P'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D0_N'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_P'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_N'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_P'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_N'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_P'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_N'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CEC_IN'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_HPD'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C_SCL'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C-SDA'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MISO'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MOSI'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_CCLK'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_SS_B'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_RESET_B'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'USB_INT'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ0'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ1'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ2'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_DQ3'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CLK'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SD_CD_N'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPKL'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SPKR'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_CLK'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_DATA'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD1_P'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD1_N'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD15_P'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AD15_N'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEL_JOYSTICK'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_TXD'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RXD'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RTS'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_CTS'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_TXD'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RXD'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ0'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ1'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ2'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_DQ3'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_CS_B'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'QSPI_RESET_B'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO0'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO1'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO2'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SERVO3'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1_P'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA1_N'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2_P'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA2_N'. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:161]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:171]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc:463]
Finished Parsing XDC File [C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.srcs/constrs_1/imports/Downloads/Urbana.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 656.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 100 Warnings, 113 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 661.492 ; gain = 309.027
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.720 . Memory (MB): peak = 694.836 ; gain = 33.344

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2197f757b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1142.070 ; gain = 447.234

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2197f757b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2197f757b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 1 Initialization | Checksum: 2197f757b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2197f757b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2197f757b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2197f757b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2197f757b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1544.246 ; gain = 0.000
Retarget | Checksum: 2197f757b
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 640 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2197f757b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1544.246 ; gain = 0.000
Constant propagation | Checksum: 2197f757b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 640 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 5 Sweep | Checksum: 28594dc51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1544.246 ; gain = 0.000
Sweep | Checksum: 28594dc51
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 640 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 28594dc51

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1544.246 ; gain = 0.000
BUFG optimization | Checksum: 28594dc51
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 28594dc51

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1544.246 ; gain = 0.000
Shift Register Optimization | Checksum: 28594dc51
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 28594dc51

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1544.246 ; gain = 0.000
Post Processing Netlist | Checksum: 28594dc51
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 640 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1db191cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1db191cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 9 Finalization | Checksum: 1db191cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1544.246 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                            640  |
|  Constant propagation         |               0  |               0  |                                            640  |
|  Sweep                        |               0  |               0  |                                            640  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            640  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1db191cec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.385 . Memory (MB): peak = 1544.246 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1db191cec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1544.246 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1db191cec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.246 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.246 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1db191cec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.246 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 100 Warnings, 113 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1544.246 ; gain = 882.754
INFO: [Vivado 12-24828] Executing command : report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
Command: report_drc -file top_level_drc_opted.rpt -pb top_level_drc_opted.pb -rpx top_level_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1/top_level_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.246 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.246 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1544.246 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1544.246 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.246 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1544.246 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1544.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1/top_level_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[0].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[0].ro_i/node_inferred_i_1, inst/l_ro_inst[0].ro_i/node_inferred_i_2, inst/l_ro_inst[0].ro_i/node_inferred_i_3, inst/l_ro_inst[0].ro_i/node_inferred_i_4, and inst/l_ro_inst[0].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[100].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[100].ro_i/node_inferred_i_1, inst/l_ro_inst[100].ro_i/node_inferred_i_2, inst/l_ro_inst[100].ro_i/node_inferred_i_3, inst/l_ro_inst[100].ro_i/node_inferred_i_4, and inst/l_ro_inst[100].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[101].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[101].ro_i/node_inferred_i_1, inst/l_ro_inst[101].ro_i/node_inferred_i_2, inst/l_ro_inst[101].ro_i/node_inferred_i_3, inst/l_ro_inst[101].ro_i/node_inferred_i_4, and inst/l_ro_inst[101].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[102].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[102].ro_i/node_inferred_i_1, inst/l_ro_inst[102].ro_i/node_inferred_i_2, inst/l_ro_inst[102].ro_i/node_inferred_i_3, inst/l_ro_inst[102].ro_i/node_inferred_i_4, and inst/l_ro_inst[102].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[103].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[103].ro_i/node_inferred_i_1, inst/l_ro_inst[103].ro_i/node_inferred_i_2, inst/l_ro_inst[103].ro_i/node_inferred_i_3, inst/l_ro_inst[103].ro_i/node_inferred_i_4, and inst/l_ro_inst[103].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[104].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[104].ro_i/node_inferred_i_1, inst/l_ro_inst[104].ro_i/node_inferred_i_2, inst/l_ro_inst[104].ro_i/node_inferred_i_3, inst/l_ro_inst[104].ro_i/node_inferred_i_4, and inst/l_ro_inst[104].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[105].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[105].ro_i/node_inferred_i_1, inst/l_ro_inst[105].ro_i/node_inferred_i_2, inst/l_ro_inst[105].ro_i/node_inferred_i_3, inst/l_ro_inst[105].ro_i/node_inferred_i_4, and inst/l_ro_inst[105].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[106].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[106].ro_i/node_inferred_i_1, inst/l_ro_inst[106].ro_i/node_inferred_i_2, inst/l_ro_inst[106].ro_i/node_inferred_i_3, inst/l_ro_inst[106].ro_i/node_inferred_i_4, and inst/l_ro_inst[106].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[107].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[107].ro_i/node_inferred_i_1, inst/l_ro_inst[107].ro_i/node_inferred_i_2, inst/l_ro_inst[107].ro_i/node_inferred_i_3, inst/l_ro_inst[107].ro_i/node_inferred_i_4, and inst/l_ro_inst[107].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[108].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[108].ro_i/node_inferred_i_1, inst/l_ro_inst[108].ro_i/node_inferred_i_2, inst/l_ro_inst[108].ro_i/node_inferred_i_3, inst/l_ro_inst[108].ro_i/node_inferred_i_4, and inst/l_ro_inst[108].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[109].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[109].ro_i/node_inferred_i_1, inst/l_ro_inst[109].ro_i/node_inferred_i_2, inst/l_ro_inst[109].ro_i/node_inferred_i_3, inst/l_ro_inst[109].ro_i/node_inferred_i_4, and inst/l_ro_inst[109].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[10].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[10].ro_i/node_inferred_i_1, inst/l_ro_inst[10].ro_i/node_inferred_i_2, inst/l_ro_inst[10].ro_i/node_inferred_i_3, inst/l_ro_inst[10].ro_i/node_inferred_i_4, and inst/l_ro_inst[10].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[110].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[110].ro_i/node_inferred_i_1, inst/l_ro_inst[110].ro_i/node_inferred_i_2, inst/l_ro_inst[110].ro_i/node_inferred_i_3, inst/l_ro_inst[110].ro_i/node_inferred_i_4, and inst/l_ro_inst[110].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[111].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[111].ro_i/node_inferred_i_1, inst/l_ro_inst[111].ro_i/node_inferred_i_2, inst/l_ro_inst[111].ro_i/node_inferred_i_3, inst/l_ro_inst[111].ro_i/node_inferred_i_4, and inst/l_ro_inst[111].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[112].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[112].ro_i/node_inferred_i_1, inst/l_ro_inst[112].ro_i/node_inferred_i_2, inst/l_ro_inst[112].ro_i/node_inferred_i_3, inst/l_ro_inst[112].ro_i/node_inferred_i_4, and inst/l_ro_inst[112].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[113].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[113].ro_i/node_inferred_i_1, inst/l_ro_inst[113].ro_i/node_inferred_i_2, inst/l_ro_inst[113].ro_i/node_inferred_i_3, inst/l_ro_inst[113].ro_i/node_inferred_i_4, and inst/l_ro_inst[113].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[114].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[114].ro_i/node_inferred_i_1, inst/l_ro_inst[114].ro_i/node_inferred_i_2, inst/l_ro_inst[114].ro_i/node_inferred_i_3, inst/l_ro_inst[114].ro_i/node_inferred_i_4, and inst/l_ro_inst[114].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[115].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[115].ro_i/node_inferred_i_1, inst/l_ro_inst[115].ro_i/node_inferred_i_2, inst/l_ro_inst[115].ro_i/node_inferred_i_3, inst/l_ro_inst[115].ro_i/node_inferred_i_4, and inst/l_ro_inst[115].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[116].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[116].ro_i/node_inferred_i_1, inst/l_ro_inst[116].ro_i/node_inferred_i_2, inst/l_ro_inst[116].ro_i/node_inferred_i_3, inst/l_ro_inst[116].ro_i/node_inferred_i_4, and inst/l_ro_inst[116].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[117].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[117].ro_i/node_inferred_i_1, inst/l_ro_inst[117].ro_i/node_inferred_i_2, inst/l_ro_inst[117].ro_i/node_inferred_i_3, inst/l_ro_inst[117].ro_i/node_inferred_i_4, and inst/l_ro_inst[117].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[118].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[118].ro_i/node_inferred_i_1, inst/l_ro_inst[118].ro_i/node_inferred_i_2, inst/l_ro_inst[118].ro_i/node_inferred_i_3, inst/l_ro_inst[118].ro_i/node_inferred_i_4, and inst/l_ro_inst[118].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[119].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[119].ro_i/node_inferred_i_1, inst/l_ro_inst[119].ro_i/node_inferred_i_2, inst/l_ro_inst[119].ro_i/node_inferred_i_3, inst/l_ro_inst[119].ro_i/node_inferred_i_4, and inst/l_ro_inst[119].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[11].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[11].ro_i/node_inferred_i_1, inst/l_ro_inst[11].ro_i/node_inferred_i_2, inst/l_ro_inst[11].ro_i/node_inferred_i_3, inst/l_ro_inst[11].ro_i/node_inferred_i_4, and inst/l_ro_inst[11].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[120].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[120].ro_i/node_inferred_i_1, inst/l_ro_inst[120].ro_i/node_inferred_i_2, inst/l_ro_inst[120].ro_i/node_inferred_i_3, inst/l_ro_inst[120].ro_i/node_inferred_i_4, and inst/l_ro_inst[120].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[121].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[121].ro_i/node_inferred_i_1, inst/l_ro_inst[121].ro_i/node_inferred_i_2, inst/l_ro_inst[121].ro_i/node_inferred_i_3, inst/l_ro_inst[121].ro_i/node_inferred_i_4, and inst/l_ro_inst[121].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[122].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[122].ro_i/node_inferred_i_1, inst/l_ro_inst[122].ro_i/node_inferred_i_2, inst/l_ro_inst[122].ro_i/node_inferred_i_3, inst/l_ro_inst[122].ro_i/node_inferred_i_4, and inst/l_ro_inst[122].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[123].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[123].ro_i/node_inferred_i_1, inst/l_ro_inst[123].ro_i/node_inferred_i_2, inst/l_ro_inst[123].ro_i/node_inferred_i_3, inst/l_ro_inst[123].ro_i/node_inferred_i_4, and inst/l_ro_inst[123].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[124].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[124].ro_i/node_inferred_i_1, inst/l_ro_inst[124].ro_i/node_inferred_i_2, inst/l_ro_inst[124].ro_i/node_inferred_i_3, inst/l_ro_inst[124].ro_i/node_inferred_i_4, and inst/l_ro_inst[124].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[125].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[125].ro_i/node_inferred_i_1, inst/l_ro_inst[125].ro_i/node_inferred_i_2, inst/l_ro_inst[125].ro_i/node_inferred_i_3, inst/l_ro_inst[125].ro_i/node_inferred_i_4, and inst/l_ro_inst[125].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[126].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[126].ro_i/node_inferred_i_1, inst/l_ro_inst[126].ro_i/node_inferred_i_2, inst/l_ro_inst[126].ro_i/node_inferred_i_3, inst/l_ro_inst[126].ro_i/node_inferred_i_4, and inst/l_ro_inst[126].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[127].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[127].ro_i/node_inferred_i_1, inst/l_ro_inst[127].ro_i/node_inferred_i_2, inst/l_ro_inst[127].ro_i/node_inferred_i_3, inst/l_ro_inst[127].ro_i/node_inferred_i_4, and inst/l_ro_inst[127].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[12].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[12].ro_i/node_inferred_i_1, inst/l_ro_inst[12].ro_i/node_inferred_i_2, inst/l_ro_inst[12].ro_i/node_inferred_i_3, inst/l_ro_inst[12].ro_i/node_inferred_i_4, and inst/l_ro_inst[12].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[13].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[13].ro_i/node_inferred_i_1, inst/l_ro_inst[13].ro_i/node_inferred_i_2, inst/l_ro_inst[13].ro_i/node_inferred_i_3, inst/l_ro_inst[13].ro_i/node_inferred_i_4, and inst/l_ro_inst[13].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[14].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[14].ro_i/node_inferred_i_1, inst/l_ro_inst[14].ro_i/node_inferred_i_2, inst/l_ro_inst[14].ro_i/node_inferred_i_3, inst/l_ro_inst[14].ro_i/node_inferred_i_4, and inst/l_ro_inst[14].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[15].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[15].ro_i/node_inferred_i_1, inst/l_ro_inst[15].ro_i/node_inferred_i_2, inst/l_ro_inst[15].ro_i/node_inferred_i_3, inst/l_ro_inst[15].ro_i/node_inferred_i_4, and inst/l_ro_inst[15].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[16].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[16].ro_i/node_inferred_i_1, inst/l_ro_inst[16].ro_i/node_inferred_i_2, inst/l_ro_inst[16].ro_i/node_inferred_i_3, inst/l_ro_inst[16].ro_i/node_inferred_i_4, and inst/l_ro_inst[16].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[17].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[17].ro_i/node_inferred_i_1, inst/l_ro_inst[17].ro_i/node_inferred_i_2, inst/l_ro_inst[17].ro_i/node_inferred_i_3, inst/l_ro_inst[17].ro_i/node_inferred_i_4, and inst/l_ro_inst[17].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[18].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[18].ro_i/node_inferred_i_1, inst/l_ro_inst[18].ro_i/node_inferred_i_2, inst/l_ro_inst[18].ro_i/node_inferred_i_3, inst/l_ro_inst[18].ro_i/node_inferred_i_4, and inst/l_ro_inst[18].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[19].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[19].ro_i/node_inferred_i_1, inst/l_ro_inst[19].ro_i/node_inferred_i_2, inst/l_ro_inst[19].ro_i/node_inferred_i_3, inst/l_ro_inst[19].ro_i/node_inferred_i_4, and inst/l_ro_inst[19].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[1].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[1].ro_i/node_inferred_i_1, inst/l_ro_inst[1].ro_i/node_inferred_i_2, inst/l_ro_inst[1].ro_i/node_inferred_i_3, inst/l_ro_inst[1].ro_i/node_inferred_i_4, and inst/l_ro_inst[1].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[20].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[20].ro_i/node_inferred_i_1, inst/l_ro_inst[20].ro_i/node_inferred_i_2, inst/l_ro_inst[20].ro_i/node_inferred_i_3, inst/l_ro_inst[20].ro_i/node_inferred_i_4, and inst/l_ro_inst[20].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[21].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[21].ro_i/node_inferred_i_1, inst/l_ro_inst[21].ro_i/node_inferred_i_2, inst/l_ro_inst[21].ro_i/node_inferred_i_3, inst/l_ro_inst[21].ro_i/node_inferred_i_4, and inst/l_ro_inst[21].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[22].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[22].ro_i/node_inferred_i_1, inst/l_ro_inst[22].ro_i/node_inferred_i_2, inst/l_ro_inst[22].ro_i/node_inferred_i_3, inst/l_ro_inst[22].ro_i/node_inferred_i_4, and inst/l_ro_inst[22].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[23].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[23].ro_i/node_inferred_i_1, inst/l_ro_inst[23].ro_i/node_inferred_i_2, inst/l_ro_inst[23].ro_i/node_inferred_i_3, inst/l_ro_inst[23].ro_i/node_inferred_i_4, and inst/l_ro_inst[23].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[24].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[24].ro_i/node_inferred_i_1, inst/l_ro_inst[24].ro_i/node_inferred_i_2, inst/l_ro_inst[24].ro_i/node_inferred_i_3, inst/l_ro_inst[24].ro_i/node_inferred_i_4, and inst/l_ro_inst[24].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[25].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[25].ro_i/node_inferred_i_1, inst/l_ro_inst[25].ro_i/node_inferred_i_2, inst/l_ro_inst[25].ro_i/node_inferred_i_3, inst/l_ro_inst[25].ro_i/node_inferred_i_4, and inst/l_ro_inst[25].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[26].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[26].ro_i/node_inferred_i_1, inst/l_ro_inst[26].ro_i/node_inferred_i_2, inst/l_ro_inst[26].ro_i/node_inferred_i_3, inst/l_ro_inst[26].ro_i/node_inferred_i_4, and inst/l_ro_inst[26].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[27].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[27].ro_i/node_inferred_i_1, inst/l_ro_inst[27].ro_i/node_inferred_i_2, inst/l_ro_inst[27].ro_i/node_inferred_i_3, inst/l_ro_inst[27].ro_i/node_inferred_i_4, and inst/l_ro_inst[27].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[28].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[28].ro_i/node_inferred_i_1, inst/l_ro_inst[28].ro_i/node_inferred_i_2, inst/l_ro_inst[28].ro_i/node_inferred_i_3, inst/l_ro_inst[28].ro_i/node_inferred_i_4, and inst/l_ro_inst[28].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[29].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[29].ro_i/node_inferred_i_1, inst/l_ro_inst[29].ro_i/node_inferred_i_2, inst/l_ro_inst[29].ro_i/node_inferred_i_3, inst/l_ro_inst[29].ro_i/node_inferred_i_4, and inst/l_ro_inst[29].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[2].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[2].ro_i/node_inferred_i_1, inst/l_ro_inst[2].ro_i/node_inferred_i_2, inst/l_ro_inst[2].ro_i/node_inferred_i_3, inst/l_ro_inst[2].ro_i/node_inferred_i_4, and inst/l_ro_inst[2].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[30].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[30].ro_i/node_inferred_i_1, inst/l_ro_inst[30].ro_i/node_inferred_i_2, inst/l_ro_inst[30].ro_i/node_inferred_i_3, inst/l_ro_inst[30].ro_i/node_inferred_i_4, and inst/l_ro_inst[30].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[31].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[31].ro_i/node_inferred_i_1, inst/l_ro_inst[31].ro_i/node_inferred_i_2, inst/l_ro_inst[31].ro_i/node_inferred_i_3, inst/l_ro_inst[31].ro_i/node_inferred_i_4, and inst/l_ro_inst[31].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[32].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[32].ro_i/node_inferred_i_1, inst/l_ro_inst[32].ro_i/node_inferred_i_2, inst/l_ro_inst[32].ro_i/node_inferred_i_3, inst/l_ro_inst[32].ro_i/node_inferred_i_4, and inst/l_ro_inst[32].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[33].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[33].ro_i/node_inferred_i_1, inst/l_ro_inst[33].ro_i/node_inferred_i_2, inst/l_ro_inst[33].ro_i/node_inferred_i_3, inst/l_ro_inst[33].ro_i/node_inferred_i_4, and inst/l_ro_inst[33].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[34].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[34].ro_i/node_inferred_i_1, inst/l_ro_inst[34].ro_i/node_inferred_i_2, inst/l_ro_inst[34].ro_i/node_inferred_i_3, inst/l_ro_inst[34].ro_i/node_inferred_i_4, and inst/l_ro_inst[34].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[35].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[35].ro_i/node_inferred_i_1, inst/l_ro_inst[35].ro_i/node_inferred_i_2, inst/l_ro_inst[35].ro_i/node_inferred_i_3, inst/l_ro_inst[35].ro_i/node_inferred_i_4, and inst/l_ro_inst[35].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[36].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[36].ro_i/node_inferred_i_1, inst/l_ro_inst[36].ro_i/node_inferred_i_2, inst/l_ro_inst[36].ro_i/node_inferred_i_3, inst/l_ro_inst[36].ro_i/node_inferred_i_4, and inst/l_ro_inst[36].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[37].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[37].ro_i/node_inferred_i_1, inst/l_ro_inst[37].ro_i/node_inferred_i_2, inst/l_ro_inst[37].ro_i/node_inferred_i_3, inst/l_ro_inst[37].ro_i/node_inferred_i_4, and inst/l_ro_inst[37].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[38].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[38].ro_i/node_inferred_i_1, inst/l_ro_inst[38].ro_i/node_inferred_i_2, inst/l_ro_inst[38].ro_i/node_inferred_i_3, inst/l_ro_inst[38].ro_i/node_inferred_i_4, and inst/l_ro_inst[38].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[39].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[39].ro_i/node_inferred_i_1, inst/l_ro_inst[39].ro_i/node_inferred_i_2, inst/l_ro_inst[39].ro_i/node_inferred_i_3, inst/l_ro_inst[39].ro_i/node_inferred_i_4, and inst/l_ro_inst[39].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[3].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[3].ro_i/node_inferred_i_1, inst/l_ro_inst[3].ro_i/node_inferred_i_2, inst/l_ro_inst[3].ro_i/node_inferred_i_3, inst/l_ro_inst[3].ro_i/node_inferred_i_4, and inst/l_ro_inst[3].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[40].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[40].ro_i/node_inferred_i_1, inst/l_ro_inst[40].ro_i/node_inferred_i_2, inst/l_ro_inst[40].ro_i/node_inferred_i_3, inst/l_ro_inst[40].ro_i/node_inferred_i_4, and inst/l_ro_inst[40].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[41].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[41].ro_i/node_inferred_i_1, inst/l_ro_inst[41].ro_i/node_inferred_i_2, inst/l_ro_inst[41].ro_i/node_inferred_i_3, inst/l_ro_inst[41].ro_i/node_inferred_i_4, and inst/l_ro_inst[41].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[42].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[42].ro_i/node_inferred_i_1, inst/l_ro_inst[42].ro_i/node_inferred_i_2, inst/l_ro_inst[42].ro_i/node_inferred_i_3, inst/l_ro_inst[42].ro_i/node_inferred_i_4, and inst/l_ro_inst[42].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[43].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[43].ro_i/node_inferred_i_1, inst/l_ro_inst[43].ro_i/node_inferred_i_2, inst/l_ro_inst[43].ro_i/node_inferred_i_3, inst/l_ro_inst[43].ro_i/node_inferred_i_4, and inst/l_ro_inst[43].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[44].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[44].ro_i/node_inferred_i_1, inst/l_ro_inst[44].ro_i/node_inferred_i_2, inst/l_ro_inst[44].ro_i/node_inferred_i_3, inst/l_ro_inst[44].ro_i/node_inferred_i_4, and inst/l_ro_inst[44].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[45].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[45].ro_i/node_inferred_i_1, inst/l_ro_inst[45].ro_i/node_inferred_i_2, inst/l_ro_inst[45].ro_i/node_inferred_i_3, inst/l_ro_inst[45].ro_i/node_inferred_i_4, and inst/l_ro_inst[45].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[46].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[46].ro_i/node_inferred_i_1, inst/l_ro_inst[46].ro_i/node_inferred_i_2, inst/l_ro_inst[46].ro_i/node_inferred_i_3, inst/l_ro_inst[46].ro_i/node_inferred_i_4, and inst/l_ro_inst[46].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[47].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[47].ro_i/node_inferred_i_1, inst/l_ro_inst[47].ro_i/node_inferred_i_2, inst/l_ro_inst[47].ro_i/node_inferred_i_3, inst/l_ro_inst[47].ro_i/node_inferred_i_4, and inst/l_ro_inst[47].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[48].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[48].ro_i/node_inferred_i_1, inst/l_ro_inst[48].ro_i/node_inferred_i_2, inst/l_ro_inst[48].ro_i/node_inferred_i_3, inst/l_ro_inst[48].ro_i/node_inferred_i_4, and inst/l_ro_inst[48].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[49].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[49].ro_i/node_inferred_i_1, inst/l_ro_inst[49].ro_i/node_inferred_i_2, inst/l_ro_inst[49].ro_i/node_inferred_i_3, inst/l_ro_inst[49].ro_i/node_inferred_i_4, and inst/l_ro_inst[49].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[4].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[4].ro_i/node_inferred_i_1, inst/l_ro_inst[4].ro_i/node_inferred_i_2, inst/l_ro_inst[4].ro_i/node_inferred_i_3, inst/l_ro_inst[4].ro_i/node_inferred_i_4, and inst/l_ro_inst[4].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[50].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[50].ro_i/node_inferred_i_1, inst/l_ro_inst[50].ro_i/node_inferred_i_2, inst/l_ro_inst[50].ro_i/node_inferred_i_3, inst/l_ro_inst[50].ro_i/node_inferred_i_4, and inst/l_ro_inst[50].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[51].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[51].ro_i/node_inferred_i_1, inst/l_ro_inst[51].ro_i/node_inferred_i_2, inst/l_ro_inst[51].ro_i/node_inferred_i_3, inst/l_ro_inst[51].ro_i/node_inferred_i_4, and inst/l_ro_inst[51].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[52].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[52].ro_i/node_inferred_i_1, inst/l_ro_inst[52].ro_i/node_inferred_i_2, inst/l_ro_inst[52].ro_i/node_inferred_i_3, inst/l_ro_inst[52].ro_i/node_inferred_i_4, and inst/l_ro_inst[52].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[53].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[53].ro_i/node_inferred_i_1, inst/l_ro_inst[53].ro_i/node_inferred_i_2, inst/l_ro_inst[53].ro_i/node_inferred_i_3, inst/l_ro_inst[53].ro_i/node_inferred_i_4, and inst/l_ro_inst[53].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[54].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[54].ro_i/node_inferred_i_1, inst/l_ro_inst[54].ro_i/node_inferred_i_2, inst/l_ro_inst[54].ro_i/node_inferred_i_3, inst/l_ro_inst[54].ro_i/node_inferred_i_4, and inst/l_ro_inst[54].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[55].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[55].ro_i/node_inferred_i_1, inst/l_ro_inst[55].ro_i/node_inferred_i_2, inst/l_ro_inst[55].ro_i/node_inferred_i_3, inst/l_ro_inst[55].ro_i/node_inferred_i_4, and inst/l_ro_inst[55].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[56].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[56].ro_i/node_inferred_i_1, inst/l_ro_inst[56].ro_i/node_inferred_i_2, inst/l_ro_inst[56].ro_i/node_inferred_i_3, inst/l_ro_inst[56].ro_i/node_inferred_i_4, and inst/l_ro_inst[56].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[57].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[57].ro_i/node_inferred_i_1, inst/l_ro_inst[57].ro_i/node_inferred_i_2, inst/l_ro_inst[57].ro_i/node_inferred_i_3, inst/l_ro_inst[57].ro_i/node_inferred_i_4, and inst/l_ro_inst[57].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[58].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[58].ro_i/node_inferred_i_1, inst/l_ro_inst[58].ro_i/node_inferred_i_2, inst/l_ro_inst[58].ro_i/node_inferred_i_3, inst/l_ro_inst[58].ro_i/node_inferred_i_4, and inst/l_ro_inst[58].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[59].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[59].ro_i/node_inferred_i_1, inst/l_ro_inst[59].ro_i/node_inferred_i_2, inst/l_ro_inst[59].ro_i/node_inferred_i_3, inst/l_ro_inst[59].ro_i/node_inferred_i_4, and inst/l_ro_inst[59].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[5].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[5].ro_i/node_inferred_i_1, inst/l_ro_inst[5].ro_i/node_inferred_i_2, inst/l_ro_inst[5].ro_i/node_inferred_i_3, inst/l_ro_inst[5].ro_i/node_inferred_i_4, and inst/l_ro_inst[5].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[60].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[60].ro_i/node_inferred_i_1, inst/l_ro_inst[60].ro_i/node_inferred_i_2, inst/l_ro_inst[60].ro_i/node_inferred_i_3, inst/l_ro_inst[60].ro_i/node_inferred_i_4, and inst/l_ro_inst[60].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[61].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[61].ro_i/node_inferred_i_1, inst/l_ro_inst[61].ro_i/node_inferred_i_2, inst/l_ro_inst[61].ro_i/node_inferred_i_3, inst/l_ro_inst[61].ro_i/node_inferred_i_4, and inst/l_ro_inst[61].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[62].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[62].ro_i/node_inferred_i_1, inst/l_ro_inst[62].ro_i/node_inferred_i_2, inst/l_ro_inst[62].ro_i/node_inferred_i_3, inst/l_ro_inst[62].ro_i/node_inferred_i_4, and inst/l_ro_inst[62].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[63].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[63].ro_i/node_inferred_i_1, inst/l_ro_inst[63].ro_i/node_inferred_i_2, inst/l_ro_inst[63].ro_i/node_inferred_i_3, inst/l_ro_inst[63].ro_i/node_inferred_i_4, and inst/l_ro_inst[63].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[64].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[64].ro_i/node_inferred_i_1, inst/l_ro_inst[64].ro_i/node_inferred_i_2, inst/l_ro_inst[64].ro_i/node_inferred_i_3, inst/l_ro_inst[64].ro_i/node_inferred_i_4, and inst/l_ro_inst[64].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[65].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[65].ro_i/node_inferred_i_1, inst/l_ro_inst[65].ro_i/node_inferred_i_2, inst/l_ro_inst[65].ro_i/node_inferred_i_3, inst/l_ro_inst[65].ro_i/node_inferred_i_4, and inst/l_ro_inst[65].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[66].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[66].ro_i/node_inferred_i_1, inst/l_ro_inst[66].ro_i/node_inferred_i_2, inst/l_ro_inst[66].ro_i/node_inferred_i_3, inst/l_ro_inst[66].ro_i/node_inferred_i_4, and inst/l_ro_inst[66].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[67].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[67].ro_i/node_inferred_i_1, inst/l_ro_inst[67].ro_i/node_inferred_i_2, inst/l_ro_inst[67].ro_i/node_inferred_i_3, inst/l_ro_inst[67].ro_i/node_inferred_i_4, and inst/l_ro_inst[67].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[68].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[68].ro_i/node_inferred_i_1, inst/l_ro_inst[68].ro_i/node_inferred_i_2, inst/l_ro_inst[68].ro_i/node_inferred_i_3, inst/l_ro_inst[68].ro_i/node_inferred_i_4, and inst/l_ro_inst[68].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[69].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[69].ro_i/node_inferred_i_1, inst/l_ro_inst[69].ro_i/node_inferred_i_2, inst/l_ro_inst[69].ro_i/node_inferred_i_3, inst/l_ro_inst[69].ro_i/node_inferred_i_4, and inst/l_ro_inst[69].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[6].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[6].ro_i/node_inferred_i_1, inst/l_ro_inst[6].ro_i/node_inferred_i_2, inst/l_ro_inst[6].ro_i/node_inferred_i_3, inst/l_ro_inst[6].ro_i/node_inferred_i_4, and inst/l_ro_inst[6].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[70].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[70].ro_i/node_inferred_i_1, inst/l_ro_inst[70].ro_i/node_inferred_i_2, inst/l_ro_inst[70].ro_i/node_inferred_i_3, inst/l_ro_inst[70].ro_i/node_inferred_i_4, and inst/l_ro_inst[70].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[71].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[71].ro_i/node_inferred_i_1, inst/l_ro_inst[71].ro_i/node_inferred_i_2, inst/l_ro_inst[71].ro_i/node_inferred_i_3, inst/l_ro_inst[71].ro_i/node_inferred_i_4, and inst/l_ro_inst[71].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[72].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[72].ro_i/node_inferred_i_1, inst/l_ro_inst[72].ro_i/node_inferred_i_2, inst/l_ro_inst[72].ro_i/node_inferred_i_3, inst/l_ro_inst[72].ro_i/node_inferred_i_4, and inst/l_ro_inst[72].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[73].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[73].ro_i/node_inferred_i_1, inst/l_ro_inst[73].ro_i/node_inferred_i_2, inst/l_ro_inst[73].ro_i/node_inferred_i_3, inst/l_ro_inst[73].ro_i/node_inferred_i_4, and inst/l_ro_inst[73].ro_i/node_inferred_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 5 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is inst/l_ro_inst[74].ro_i/node[4]. Please evaluate your design. The cells in the loop are: inst/l_ro_inst[74].ro_i/node_inferred_i_1, inst/l_ro_inst[74].ro_i/node_inferred_i_2, inst/l_ro_inst[74].ro_i/node_inferred_i_3, inst/l_ro_inst[74].ro_i/node_inferred_i_4, and inst/l_ro_inst[74].ro_i/node_inferred_i_5.
INFO: [Common 17-14] Message 'DRC LUTLP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 128 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12dca61d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1544.246 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 20c8415a2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27fd79859

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27fd79859

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27fd79859

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 27fd79859

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 27fd79859

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27fd79859

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.455 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 224b8cf10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 28250df7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 2 Global Placement | Checksum: 28250df7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28250df7c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2cd388722

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2248d01e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2248d01e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2496aca41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2496aca41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2496aca41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2496aca41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2496aca41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2496aca41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2496aca41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2496aca41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1544.246 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ef7c7610

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000
Ending Placer Task | Checksum: 173e5e45b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1544.246 ; gain = 0.000
54 Infos, 101 Warnings, 213 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1544.246 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_level_utilization_placed.rpt -pb top_level_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1544.246 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1544.246 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1544.246 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.246 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1544.246 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1544.246 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1544.246 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1544.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1/top_level_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1549.570 ; gain = 5.324
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 101 Warnings, 213 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1567.414 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1569.367 ; gain = 1.953
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1569.367 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1569.367 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1569.367 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1569.367 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1569.367 ; gain = 1.953
INFO: [Common 17-1381] The checkpoint 'C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1/top_level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 760b7cfe ConstDB: 0 ShapeSum: 2b673c78 RouteDB: d2732ae5
Post Restoration Checksum: NetGraph: e38e108f | NumContArr: 895ece4d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f23ed416

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.359 ; gain = 45.941

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f23ed416

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1621.449 ; gain = 52.031

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f23ed416

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1621.449 ; gain = 52.031
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3617
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3617
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 203200f7d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1631.613 ; gain = 62.195

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 203200f7d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1631.613 ; gain = 62.195

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2eb26c4fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258
Phase 4 Initial Routing | Checksum: 2eb26c4fd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2931af4ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258
Phase 5 Rip-up And Reroute | Checksum: 2931af4ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2931af4ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2931af4ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258
Phase 7 Post Hold Fix | Checksum: 2931af4ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.776671 %
  Global Horizontal Routing Utilization  = 0.861713 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 30.6306%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 27.9279%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2931af4ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2931af4ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 209ee34b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 209ee34b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258
Total Elapsed time in route_design: 7.009 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 9c73a5c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 9c73a5c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.258

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 101 Warnings, 213 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.676 ; gain = 66.309
INFO: [Vivado 12-24828] Executing command : report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
Command: report_drc -file top_level_drc_routed.rpt -pb top_level_drc_routed.pb -rpx top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1/top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
Command: report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1/top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_level_route_status.rpt -pb top_level_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
Command: report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 103 Warnings, 213 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_level_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_level_bus_skew_routed.rpt -pb top_level_bus_skew_routed.pb -rpx top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1745.836 ; gain = 0.039
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1749.773 ; gain = 3.938
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1749.773 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1749.773 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1749.773 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1749.773 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1749.773 ; gain = 3.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/gsfei/OneDrive/Desktop/Weak-RoPUF/Vivado/Vivado.runs/impl_1/top_level_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 26 12:11:29 2025...
