
==============================================================
    Jasper Verification Results
==============================================================
    2022.09p001 64 bits for Linux64 3.10.0-1062.1.2.el7.x86_64
    Host Name: icpc
    User Name: master
    Printed on: Wednesday, Feb19, 2025 12:21:07 AM CST
    Working Directory: /home/master/RAG-aided-Assertion-Generation/Evaluation/Dataset/Parallel_In_Serial_Out_Shift_Reg


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 3
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 3                   
           - proven       : 1                   ( 33.3% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 2                   ( 66.7% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 0                   
           - unreachable  : 0                   
           - covered      : 0                   
           - ar_covered   : 0                   
           - undetermined : 0                   
           - unprocessed  : 0                   
           - error        : 0                   

==============================================================
RESULTS
==============================================================

-------------------------------------------------------------------------------------------------------
       Name                                           |    Result    |  Engine  |  Bound  |  Time    
-------------------------------------------------------------------------------------------------------

---[ <embedded> ]--------------------------------------------------------------------------------------
[1]   Parallel_In_Serial_Out_Shift_Reg._assert_1           proven          N      Infinite    0.001 s      
[2]   Parallel_In_Serial_Out_Shift_Reg._assert_2           cex             Hp            1    0.008 s      
[3]   Parallel_In_Serial_Out_Shift_Reg._assert_3           cex             Hp            1    0.008 s      
