m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/kaveen/cs552/HW3/hw3-work/hw3_2
valu
!s110 1729836709
!i10b 1
!s100 Q=8;_Coa1l0BH3;GzLWQl1
I6H_jdQNmA<7clb6[R5]zJ2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 d/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog
w1729836460
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/alu.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/alu.v
L0 6
Z2 OP;L;10.7c;67
r1
!s85 0
31
!s108 1729836709.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/alu.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vALU_OP
Z5 !s110 1729863466
!i10b 1
!s100 [lXfPJFN>Fn5aL:=JH@3H1
IO:l2HPN<dcoI]L=WIbMUh0
R0
R1
w1729863240
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ALU_OP.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ALU_OP.v
L0 2
R2
r1
!s85 0
31
Z6 !s108 1729863466.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ALU_OP.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ALU_OP.v|
!i113 1
R3
R4
n@a@l@u_@o@p
vbrncnd
!s110 1729855263
!i10b 1
!s100 YgC9]d<[^nTXBV1adLG7g3
IQni[gi0_oeN?PV8PzchY72
R0
R1
w1729836328
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/brncnd.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/brncnd.v
L0 1
R2
r1
!s85 0
31
!s108 1729855263.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/brncnd.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/brncnd.v|
!i113 1
R3
R4
vcla_16b
Z7 !s110 1729831164
!i10b 1
!s100 _9kZOkAITU^eL^RHSN8je3
I;=6aGRnRSo_ZIX=>HQC5n2
R0
R1
Z8 w1729806075
Z9 8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/cla_16b.v
Z10 F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/cla_16b.v
L0 7
R2
r1
!s85 0
31
Z11 !s108 1729831164.000000
Z12 !s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/cla_16b.v|
Z13 !s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/cla_16b.v|
!i113 1
R3
R4
vcla_4b
R7
!i10b 1
!s100 ;HXH@U]1X<W2O][oi8Db82
I<Qj[^V?DPzn6UmO_VmWe?1
R0
R1
R8
R9
R10
Z14 L0 33
R2
r1
!s85 0
31
R11
R12
R13
!i113 1
R3
R4
vclkrst
Z15 !s110 1729831161
!i10b 1
!s100 17R8;?7`BJD8F]2OJne>o0
I_W8o5MlUlL<a^bB[;Vkjc2
R0
R1
w1646504881
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v
L0 13
R2
r1
!s85 0
31
Z16 !s108 1729831161.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/clkrst.v|
!i113 1
R3
R4
vdecode
!s110 1729855702
!i10b 1
!s100 1kTVe9<09SU6CAGS:9I``1
I2G07HJ?@OA`HEAO>3STZd0
R0
R1
w1729855676
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v
L0 8
R2
r1
!s85 0
31
!s108 1729855702.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decode.v|
!i113 1
R3
R4
vdecoder3_8
Z17 !s110 1729834636
!i10b 1
!s100 :MblbEdQXGfoamW^8^1M13
Iz`o3f^BoJlj;ZUZG^X68h1
R0
R1
w1729834628
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v
L0 1
R2
r1
!s85 0
31
Z18 !s108 1729834636.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/decoder3_8.v|
!i113 1
R3
R4
vdemux1_2
R7
!i10b 1
!s100 _YbKFOWSX>m[VZ`CLMW[f3
I^zY_@1azP<XFhzZNn>[N30
R0
R1
w1726782538
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/demux1_2.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/demux1_2.v
L0 1
R2
r1
!s85 0
31
R11
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/demux1_2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/demux1_2.v|
!i113 1
R3
R4
vdff
R15
!i10b 1
!s100 F^G8EIaUgKJ6DQB2zBzd^2
I@aBH4eO5>El8UjDa@mhCc0
R0
R1
w1646504840
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v
L0 6
R2
r1
!s85 0
31
R16
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/dff.v|
!i113 1
R3
R4
vecmux4_1
R7
!i10b 1
!s100 87VWB>?RYPg6m]mWf9z1E2
IFzoCi>;[DOzTELeO>E^oa3
R0
R1
w1729746142
Z19 8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v
Z20 F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v
L0 1
R2
r1
!s85 0
31
R11
Z21 !s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v|
Z22 !s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/ecmux4_1.v|
!i113 1
R3
R4
vexecute
R17
!i10b 1
!s100 WdJbLi44ao4iHQ:49<Zf81
INS`jLNi<QiZeE>BE^cU>D1
R0
R1
w1729834455
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v
L0 8
R2
r1
!s85 0
31
R18
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/execute.v|
!i113 1
R3
R4
vexmux4_1
!s110 1729742534
!i10b 1
!s100 <ll19>^F9n@P08Q9OYm@33
Ig>L<OD@>JeLoVjUPJooWL1
R0
R1
w1729742531
R19
R20
L0 1
R2
r1
!s85 0
31
!s108 1729742534.000000
R21
R22
!i113 1
R3
R4
vfetch
!s110 1729860546
!i10b 1
!s100 jE]HGMMkjH^MAlg9ojjJ01
IbI>YEUS^WTjMiMWkAa`5`1
R0
R1
w1729860516
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v
L0 8
R2
r1
!s85 0
31
!s108 1729860546.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fetch.v|
!i113 1
R3
R4
vfulladder1
Z23 !s110 1729831163
!i10b 1
!s100 YHaa=1kS9:8>Ao]hQ<Q;^1
IY1Ceg6Cg5]koJdLgF]RoO0
R0
R1
Z24 w1729805987
Z25 8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v
Z26 F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v
R14
R2
r1
!s85 0
31
Z27 !s108 1729831163.000000
Z28 !s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v|
Z29 !s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/fulladder16.v|
!i113 1
R3
R4
vfulladder16
R23
!i10b 1
!s100 0;3TgVNi^J^PL63ag3XUM0
I@WeXlTQj>a^jcT@NKJMQW0
R0
R1
R24
R25
R26
L0 1
R2
r1
!s85 0
31
R27
R28
R29
!i113 1
R3
R4
vfulladder4
R23
!i10b 1
!s100 A8]b1O12RA5_?OK7kooGn3
I=<D9IDZgm2T_URIRc^C4?2
R0
R1
R24
R25
R26
L0 17
R2
r1
!s85 0
31
R27
R28
R29
!i113 1
R3
R4
vfullAdder_1b
R7
!i10b 1
!s100 1NDI3KXI<eSQI31O@nW]@3
IC3?>]`EC<hlFh:zkFGKN70
R0
R1
R8
R9
R10
L0 72
R2
r1
!s85 0
31
R11
R12
R13
!i113 1
R3
R4
nfull@adder_1b
vinstr_decoder
R23
!i10b 1
!s100 jk;eWd48WXj298=DYZ=?Z0
I@MP_Ma?A7TidY8C02KV[Z0
R0
R1
w1729816965
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v
L0 8
R2
r1
!s85 0
31
R27
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/instr_decoder.v|
!i113 1
R3
R4
vinverter16
R7
!i10b 1
!s100 EoQF>XR=h=<8gAWnX34O23
IKlRX4]^M^TPFIS:Deb7]h0
R0
R1
w1726706939
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/inverter16.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/inverter16.v
L0 2
R2
r1
!s85 0
31
R11
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/inverter16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/inverter16.v|
!i113 1
R3
R4
vmemory
Z30 !s110 1729862484
!i10b 1
!s100 3?2WNPBBJnGaN<BFdM21;2
I1=Gc0WK:3C9ZS_c41K4DS2
R0
R1
w1729862472
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v
L0 9
R2
r1
!s85 0
31
Z31 !s108 1729862484.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory.v|
!i113 1
R3
R4
vmemory2c
Z32 !s110 1729831162
!i10b 1
!s100 1ITXY4ZWd3SeI8Nl4zmz13
I14K6X7;_GGfVh_SU@15Gg3
R0
R1
w1646511252
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v
L0 35
R2
r1
!s85 0
31
Z33 !s108 1729831162.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/memory2c.v|
!i113 1
R3
R4
vmux2_1
R32
!i10b 1
!s100 Oj_KDEmLzPjY0URFU9i990
I0?S@7Dh7YH5lL8=bGZD5l1
R0
R1
w1726786923
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v
L0 1
R2
r1
!s85 0
31
R33
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux2_1.v|
!i113 1
R3
R4
vmux4_1
R23
!i10b 1
!s100 ZLnPj1bJ3YIl0S]8]iSV_0
I=e=PNWR48AK1F>T@bBTbn0
R0
R1
w1729661532
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v
L0 1
R2
r1
!s85 0
31
R27
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux4_1.v|
!i113 1
R3
R4
vmux8_1
R32
!i10b 1
!s100 Va>km@?RmS=`SN;>GlQ1^0
I@3Hm3WM=d;D>J`GX8Uc@U2
R0
R1
w1727199663
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v
L0 1
R2
r1
!s85 0
31
R33
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/mux8_1.v|
!i113 1
R3
R4
vnand2
Z34 !s110 1729831165
!i10b 1
!s100 Qaz<XiJiE34aBgU@ChX]m0
IQ9D>dcQVk=GF^7L<F<n;Q1
R0
R1
w1485366434
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/nand2.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/nand2.v
L0 1
R2
r1
!s85 0
31
Z35 !s108 1729831165.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/nand2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/nand2.v|
!i113 1
R3
R4
vnor2
R34
!i10b 1
!s100 ^ST2=n6@V3Cn4lT]FaJWf1
I;>@28iQ6JLAVYV9iLJjzl2
R0
R1
Z36 w1485366436
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/nor2.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/nor2.v
L0 1
R2
r1
!s85 0
31
R35
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/nor2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/nor2.v|
!i113 1
R3
R4
vnot1
R34
!i10b 1
!s100 [dhe[8iz;a=YaHa:alMQ`3
IBWXg=SH6caBQZ5jzB]d7l1
R0
R1
R36
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/not1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/not1.v
L0 1
R2
r1
!s85 0
31
R35
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/not1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/not1.v|
!i113 1
R3
R4
vop
R7
!i10b 1
!s100 cYoGZR]Y^aIhFA>aG8^Ul1
I31CSRU3LQ4iV]IM6ozNA]0
R0
R1
w1729799034
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/op.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/op.v
L0 1
R2
r1
!s85 0
31
R11
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/op.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/op.v|
!i113 1
R3
R4
voverflow
R7
!i10b 1
!s100 6ZI`GSHkYfjgEL>=?J^mE0
ILZo@I9D2c@o8KaA4>kHL]3
R0
R1
w1726792090
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/overflow.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/overflow.v
L0 1
R2
r1
!s85 0
31
R11
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/overflow.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/overflow.v|
!i113 1
R3
R4
vproc
R5
!i10b 1
!s100 >LmJAbJHB4]c]5`SP2=2`1
I`AEd5AZY:0Ca`4D:@Zm]z2
R0
R1
w1729863438
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v
L0 5
R2
r1
!s85 0
31
R6
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc.v|
!i113 1
R3
R4
vproc_hier
R32
!i10b 1
!s100 jGH_<J>T7TGh^mfl9i`Fo2
IXF[WEc2G<]Md_EjA9C=hF1
R0
R1
w1646504514
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v
L0 6
R2
r1
!s85 0
31
R33
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier.v|
!i113 1
R3
R4
vproc_hier_bench
!s110 1729863943
!i10b 1
!s100 E]B8lS=MnWY6=TG8MHo[82
IUY_@MJXb<6=6n3?Zm=j@N0
R0
R1
w1729863935
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v
L0 5
R2
r1
!s85 0
31
!s108 1729863943.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/proc_hier_bench.v|
!i113 1
R3
R4
vregFile_bypass
!s110 1729861551
!i10b 1
!s100 9R4<EJ;V[T1K08=2n[ehW1
IUo<QUQFa8`XC<gIB6;TAl3
R0
R1
w1729861037
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v
L0 8
R2
r1
!s85 0
31
!s108 1729861551.000000
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/regFile_bypass.v|
!i113 1
R3
R4
nreg@file_bypass
vregister
R23
!i10b 1
!s100 l2<G=LijLz=[9Z1;iC]:L2
Ie7Y2?77EhG2hE_9IeRKWX0
R0
R1
w1727203663
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v
L0 1
R2
r1
!s85 0
31
R27
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register.v|
!i113 1
R3
R4
vregister_bypass
R23
!i10b 1
!s100 LVKNd8I5gSHN`cNBCK<TX3
I:Pkb@fNaQ8305<n6YB_Ci1
R0
R1
w1727204160
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v
L0 1
R2
r1
!s85 0
31
R27
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/register_bypass.v|
!i113 1
R3
R4
vset
R7
!i10b 1
!s100 L]86aUHPJ4<<9VD3`mN`60
IUJ9:Q`0dO@F3=UcH06aV30
R0
R1
w1729813502
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/set.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/set.v
L0 1
R2
r1
!s85 0
31
R11
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/set.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/set.v|
!i113 1
R3
R4
vsext16
R23
!i10b 1
!s100 =ELbQ@f7[<hiJJPB<IOAT3
IXXXQFKzfF045:YmDN3GdE0
R0
R1
w1729740125
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v
L0 1
R2
r1
!s85 0
31
R27
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/sext16.v|
!i113 1
R3
R4
vshifter
R7
!i10b 1
!s100 OI7_giL=C>KG0`_<K70@V3
I[V6CkOahmHl=T0hzniVRE3
R0
R1
w1726787105
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/shifter.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/shifter.v
L0 10
R2
r1
!s85 0
31
R11
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/shifter.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/shifter.v|
!i113 1
R3
R4
vSHL1
R34
!i10b 1
!s100 7[8mk36`nUX@ZNVhFMBkN1
IPC2W4ZdoVfbWQHJ`H:oo]0
R0
R1
w1729825875
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/SHL1.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/SHL1.v
L0 1
R2
r1
!s85 0
31
R35
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/SHL1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/SHL1.v|
!i113 1
R3
R4
n@s@h@l1
vwb
R30
!i10b 1
!s100 Z<[nbiQ>9[]RNJ:gO5aMc2
IJfK_jBP:Diz>mfPIU403n1
R0
R1
w1729862262
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v
L0 8
R2
r1
!s85 0
31
R31
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/wb.v|
!i113 1
R3
R4
vxor2
R34
!i10b 1
!s100 URQ:lLM5T94FECh>cJDfl3
I__W?7ZQGGR`Wo;zFa69f52
R0
R1
R36
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/xor2.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/xor2.v
L0 1
R2
r1
!s85 0
31
R35
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/xor2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/xor2.v|
!i113 1
R3
R4
vzext16
R7
!i10b 1
!s100 9RDi0I0:0;^I4R`=9ieK[1
Ic]WzlGAK?>Y_mBR<`8C5K0
R0
R1
w1729740132
8/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v
F/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v
L0 1
R2
r1
!s85 0
31
R27
!s107 /home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/kaveen/cs552/cpuprojects/project-work/demo1/verilog/zext16.v|
!i113 1
R3
R4
