.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* cts */
.set cts__0__MASK, 0x10
.set cts__0__PC, CYREG_PRT6_PC4
.set cts__0__PORT, 6
.set cts__0__SHIFT, 4
.set cts__AG, CYREG_PRT6_AG
.set cts__AMUX, CYREG_PRT6_AMUX
.set cts__BIE, CYREG_PRT6_BIE
.set cts__BIT_MASK, CYREG_PRT6_BIT_MASK
.set cts__BYP, CYREG_PRT6_BYP
.set cts__CTL, CYREG_PRT6_CTL
.set cts__DM0, CYREG_PRT6_DM0
.set cts__DM1, CYREG_PRT6_DM1
.set cts__DM2, CYREG_PRT6_DM2
.set cts__DR, CYREG_PRT6_DR
.set cts__INP_DIS, CYREG_PRT6_INP_DIS
.set cts__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set cts__LCD_EN, CYREG_PRT6_LCD_EN
.set cts__MASK, 0x10
.set cts__PORT, 6
.set cts__PRT, CYREG_PRT6_PRT
.set cts__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set cts__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set cts__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set cts__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set cts__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set cts__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set cts__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set cts__PS, CYREG_PRT6_PS
.set cts__SHIFT, 4
.set cts__SLW, CYREG_PRT6_SLW

/* rts */
.set rts__0__MASK, 0x80
.set rts__0__PC, CYREG_PRT6_PC7
.set rts__0__PORT, 6
.set rts__0__SHIFT, 7
.set rts__AG, CYREG_PRT6_AG
.set rts__AMUX, CYREG_PRT6_AMUX
.set rts__BIE, CYREG_PRT6_BIE
.set rts__BIT_MASK, CYREG_PRT6_BIT_MASK
.set rts__BYP, CYREG_PRT6_BYP
.set rts__CTL, CYREG_PRT6_CTL
.set rts__DM0, CYREG_PRT6_DM0
.set rts__DM1, CYREG_PRT6_DM1
.set rts__DM2, CYREG_PRT6_DM2
.set rts__DR, CYREG_PRT6_DR
.set rts__INP_DIS, CYREG_PRT6_INP_DIS
.set rts__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set rts__LCD_EN, CYREG_PRT6_LCD_EN
.set rts__MASK, 0x80
.set rts__PORT, 6
.set rts__PRT, CYREG_PRT6_PRT
.set rts__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set rts__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set rts__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set rts__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set rts__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set rts__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set rts__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set rts__PS, CYREG_PRT6_PS
.set rts__SHIFT, 7
.set rts__SLW, CYREG_PRT6_SLW

/* Rx_1 */
.set Rx_1__0__MASK, 0x20
.set Rx_1__0__PC, CYREG_PRT6_PC5
.set Rx_1__0__PORT, 6
.set Rx_1__0__SHIFT, 5
.set Rx_1__AG, CYREG_PRT6_AG
.set Rx_1__AMUX, CYREG_PRT6_AMUX
.set Rx_1__BIE, CYREG_PRT6_BIE
.set Rx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Rx_1__BYP, CYREG_PRT6_BYP
.set Rx_1__CTL, CYREG_PRT6_CTL
.set Rx_1__DM0, CYREG_PRT6_DM0
.set Rx_1__DM1, CYREG_PRT6_DM1
.set Rx_1__DM2, CYREG_PRT6_DM2
.set Rx_1__DR, CYREG_PRT6_DR
.set Rx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Rx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Rx_1__MASK, 0x20
.set Rx_1__PORT, 6
.set Rx_1__PRT, CYREG_PRT6_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Rx_1__PS, CYREG_PRT6_PS
.set Rx_1__SHIFT, 5
.set Rx_1__SLW, CYREG_PRT6_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x40
.set Tx_1__0__PC, CYREG_PRT6_PC6
.set Tx_1__0__PORT, 6
.set Tx_1__0__SHIFT, 6
.set Tx_1__AG, CYREG_PRT6_AG
.set Tx_1__AMUX, CYREG_PRT6_AMUX
.set Tx_1__BIE, CYREG_PRT6_BIE
.set Tx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_1__BYP, CYREG_PRT6_BYP
.set Tx_1__CTL, CYREG_PRT6_CTL
.set Tx_1__DM0, CYREG_PRT6_DM0
.set Tx_1__DM1, CYREG_PRT6_DM1
.set Tx_1__DM2, CYREG_PRT6_DM2
.set Tx_1__DR, CYREG_PRT6_DR
.set Tx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_1__MASK, 0x40
.set Tx_1__PORT, 6
.set Tx_1__PRT, CYREG_PRT6_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_1__PS, CYREG_PRT6_PS
.set Tx_1__SHIFT, 6
.set Tx_1__SLW, CYREG_PRT6_SLW

/* B_LED */
.set B_LED__0__MASK, 0x80
.set B_LED__0__PC, CYREG_PRT12_PC7
.set B_LED__0__PORT, 12
.set B_LED__0__SHIFT, 7
.set B_LED__AG, CYREG_PRT12_AG
.set B_LED__BIE, CYREG_PRT12_BIE
.set B_LED__BIT_MASK, CYREG_PRT12_BIT_MASK
.set B_LED__BYP, CYREG_PRT12_BYP
.set B_LED__DM0, CYREG_PRT12_DM0
.set B_LED__DM1, CYREG_PRT12_DM1
.set B_LED__DM2, CYREG_PRT12_DM2
.set B_LED__DR, CYREG_PRT12_DR
.set B_LED__INP_DIS, CYREG_PRT12_INP_DIS
.set B_LED__MASK, 0x80
.set B_LED__PORT, 12
.set B_LED__PRT, CYREG_PRT12_PRT
.set B_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set B_LED__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set B_LED__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set B_LED__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set B_LED__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set B_LED__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set B_LED__PS, CYREG_PRT12_PS
.set B_LED__SHIFT, 7
.set B_LED__SIO_CFG, CYREG_PRT12_SIO_CFG
.set B_LED__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set B_LED__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set B_LED__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set B_LED__SLW, CYREG_PRT12_SLW

/* CLCK1 */
.set CLCK1__0__MASK, 0x02
.set CLCK1__0__PC, CYREG_PRT6_PC1
.set CLCK1__0__PORT, 6
.set CLCK1__0__SHIFT, 1
.set CLCK1__AG, CYREG_PRT6_AG
.set CLCK1__AMUX, CYREG_PRT6_AMUX
.set CLCK1__BIE, CYREG_PRT6_BIE
.set CLCK1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set CLCK1__BYP, CYREG_PRT6_BYP
.set CLCK1__CTL, CYREG_PRT6_CTL
.set CLCK1__DM0, CYREG_PRT6_DM0
.set CLCK1__DM1, CYREG_PRT6_DM1
.set CLCK1__DM2, CYREG_PRT6_DM2
.set CLCK1__DR, CYREG_PRT6_DR
.set CLCK1__INP_DIS, CYREG_PRT6_INP_DIS
.set CLCK1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set CLCK1__LCD_EN, CYREG_PRT6_LCD_EN
.set CLCK1__MASK, 0x02
.set CLCK1__PORT, 6
.set CLCK1__PRT, CYREG_PRT6_PRT
.set CLCK1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set CLCK1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set CLCK1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set CLCK1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set CLCK1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set CLCK1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set CLCK1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set CLCK1__PS, CYREG_PRT6_PS
.set CLCK1__SHIFT, 1
.set CLCK1__SLW, CYREG_PRT6_SLW

/* CLCK2 */
.set CLCK2__0__MASK, 0x20
.set CLCK2__0__PC, CYREG_PRT5_PC5
.set CLCK2__0__PORT, 5
.set CLCK2__0__SHIFT, 5
.set CLCK2__AG, CYREG_PRT5_AG
.set CLCK2__AMUX, CYREG_PRT5_AMUX
.set CLCK2__BIE, CYREG_PRT5_BIE
.set CLCK2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set CLCK2__BYP, CYREG_PRT5_BYP
.set CLCK2__CTL, CYREG_PRT5_CTL
.set CLCK2__DM0, CYREG_PRT5_DM0
.set CLCK2__DM1, CYREG_PRT5_DM1
.set CLCK2__DM2, CYREG_PRT5_DM2
.set CLCK2__DR, CYREG_PRT5_DR
.set CLCK2__INP_DIS, CYREG_PRT5_INP_DIS
.set CLCK2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set CLCK2__LCD_EN, CYREG_PRT5_LCD_EN
.set CLCK2__MASK, 0x20
.set CLCK2__PORT, 5
.set CLCK2__PRT, CYREG_PRT5_PRT
.set CLCK2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set CLCK2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set CLCK2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set CLCK2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set CLCK2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set CLCK2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set CLCK2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set CLCK2__PS, CYREG_PRT5_PS
.set CLCK2__SHIFT, 5
.set CLCK2__SLW, CYREG_PRT5_SLW

/* CLCK3 */
.set CLCK3__0__MASK, 0x10
.set CLCK3__0__PC, CYREG_PRT12_PC4
.set CLCK3__0__PORT, 12
.set CLCK3__0__SHIFT, 4
.set CLCK3__AG, CYREG_PRT12_AG
.set CLCK3__BIE, CYREG_PRT12_BIE
.set CLCK3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set CLCK3__BYP, CYREG_PRT12_BYP
.set CLCK3__DM0, CYREG_PRT12_DM0
.set CLCK3__DM1, CYREG_PRT12_DM1
.set CLCK3__DM2, CYREG_PRT12_DM2
.set CLCK3__DR, CYREG_PRT12_DR
.set CLCK3__INP_DIS, CYREG_PRT12_INP_DIS
.set CLCK3__MASK, 0x10
.set CLCK3__PORT, 12
.set CLCK3__PRT, CYREG_PRT12_PRT
.set CLCK3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set CLCK3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set CLCK3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set CLCK3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set CLCK3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set CLCK3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set CLCK3__PS, CYREG_PRT12_PS
.set CLCK3__SHIFT, 4
.set CLCK3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set CLCK3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set CLCK3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set CLCK3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set CLCK3__SLW, CYREG_PRT12_SLW

/* DATA1 */
.set DATA1__0__MASK, 0x01
.set DATA1__0__PC, CYREG_PRT6_PC0
.set DATA1__0__PORT, 6
.set DATA1__0__SHIFT, 0
.set DATA1__AG, CYREG_PRT6_AG
.set DATA1__AMUX, CYREG_PRT6_AMUX
.set DATA1__BIE, CYREG_PRT6_BIE
.set DATA1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set DATA1__BYP, CYREG_PRT6_BYP
.set DATA1__CTL, CYREG_PRT6_CTL
.set DATA1__DM0, CYREG_PRT6_DM0
.set DATA1__DM1, CYREG_PRT6_DM1
.set DATA1__DM2, CYREG_PRT6_DM2
.set DATA1__DR, CYREG_PRT6_DR
.set DATA1__INP_DIS, CYREG_PRT6_INP_DIS
.set DATA1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set DATA1__LCD_EN, CYREG_PRT6_LCD_EN
.set DATA1__MASK, 0x01
.set DATA1__PORT, 6
.set DATA1__PRT, CYREG_PRT6_PRT
.set DATA1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set DATA1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set DATA1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set DATA1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set DATA1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set DATA1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set DATA1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set DATA1__PS, CYREG_PRT6_PS
.set DATA1__SHIFT, 0
.set DATA1__SLW, CYREG_PRT6_SLW

/* DATA2 */
.set DATA2__0__MASK, 0x10
.set DATA2__0__PC, CYREG_PRT5_PC4
.set DATA2__0__PORT, 5
.set DATA2__0__SHIFT, 4
.set DATA2__AG, CYREG_PRT5_AG
.set DATA2__AMUX, CYREG_PRT5_AMUX
.set DATA2__BIE, CYREG_PRT5_BIE
.set DATA2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set DATA2__BYP, CYREG_PRT5_BYP
.set DATA2__CTL, CYREG_PRT5_CTL
.set DATA2__DM0, CYREG_PRT5_DM0
.set DATA2__DM1, CYREG_PRT5_DM1
.set DATA2__DM2, CYREG_PRT5_DM2
.set DATA2__DR, CYREG_PRT5_DR
.set DATA2__INP_DIS, CYREG_PRT5_INP_DIS
.set DATA2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set DATA2__LCD_EN, CYREG_PRT5_LCD_EN
.set DATA2__MASK, 0x10
.set DATA2__PORT, 5
.set DATA2__PRT, CYREG_PRT5_PRT
.set DATA2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set DATA2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set DATA2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set DATA2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set DATA2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set DATA2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set DATA2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set DATA2__PS, CYREG_PRT5_PS
.set DATA2__SHIFT, 4
.set DATA2__SLW, CYREG_PRT5_SLW

/* DATA3 */
.set DATA3__0__MASK, 0x20
.set DATA3__0__PC, CYREG_PRT12_PC5
.set DATA3__0__PORT, 12
.set DATA3__0__SHIFT, 5
.set DATA3__AG, CYREG_PRT12_AG
.set DATA3__BIE, CYREG_PRT12_BIE
.set DATA3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set DATA3__BYP, CYREG_PRT12_BYP
.set DATA3__DM0, CYREG_PRT12_DM0
.set DATA3__DM1, CYREG_PRT12_DM1
.set DATA3__DM2, CYREG_PRT12_DM2
.set DATA3__DR, CYREG_PRT12_DR
.set DATA3__INP_DIS, CYREG_PRT12_INP_DIS
.set DATA3__MASK, 0x20
.set DATA3__PORT, 12
.set DATA3__PRT, CYREG_PRT12_PRT
.set DATA3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set DATA3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set DATA3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set DATA3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set DATA3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set DATA3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set DATA3__PS, CYREG_PRT12_PS
.set DATA3__SHIFT, 5
.set DATA3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set DATA3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set DATA3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set DATA3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set DATA3__SLW, CYREG_PRT12_SLW

/* I2C_1_bI2C_UDB */
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB09_A0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB09_A1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB09_D0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB09_D1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB09_F0
.set I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB09_F1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set I2C_1_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set I2C_1_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set I2C_1_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set I2C_1_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set I2C_1_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set I2C_1_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set I2C_1_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_1_bI2C_UDB_StsReg__0__POS, 0
.set I2C_1_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_StsReg__1__POS, 1
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set I2C_1_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_StsReg__2__POS, 2
.set I2C_1_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_1_bI2C_UDB_StsReg__3__POS, 3
.set I2C_1_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_StsReg__4__POS, 4
.set I2C_1_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_StsReg__5__POS, 5
.set I2C_1_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_1_bI2C_UDB_StsReg__MASK_REG, CYREG_B1_UDB10_MSK
.set I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set I2C_1_bI2C_UDB_StsReg__STATUS_REG, CYREG_B1_UDB10_ST
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB00_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB00_MSK

/* I2C_1_I2C_IRQ */
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x01
.set I2C_1_I2C_IRQ__INTC_NUMBER, 0
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_1_IntClock */
.set I2C_1_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set I2C_1_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set I2C_1_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set I2C_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_1_IntClock__INDEX, 0x01
.set I2C_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_1_IntClock__PM_ACT_MSK, 0x02
.set I2C_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_1_IntClock__PM_STBY_MSK, 0x02

/* I2C_2_bI2C_UDB */
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB07_A0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB07_A1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB07_D0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB07_D1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB07_F0
.set I2C_2_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB07_F1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set I2C_2_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set I2C_2_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set I2C_2_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB03_A0
.set I2C_2_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB03_A1
.set I2C_2_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set I2C_2_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB03_D0
.set I2C_2_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB03_D1
.set I2C_2_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set I2C_2_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set I2C_2_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB03_F0
.set I2C_2_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB03_F1
.set I2C_2_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_2_bI2C_UDB_StsReg__0__POS, 0
.set I2C_2_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_2_bI2C_UDB_StsReg__1__POS, 1
.set I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set I2C_2_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set I2C_2_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_2_bI2C_UDB_StsReg__2__POS, 2
.set I2C_2_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_2_bI2C_UDB_StsReg__3__POS, 3
.set I2C_2_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_2_bI2C_UDB_StsReg__4__POS, 4
.set I2C_2_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_2_bI2C_UDB_StsReg__5__POS, 5
.set I2C_2_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_2_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set I2C_2_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set I2C_2_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB12_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set I2C_2_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB12_MSK

/* I2C_2_I2C_IRQ */
.set I2C_2_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_2_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_2_I2C_IRQ__INTC_MASK, 0x02
.set I2C_2_I2C_IRQ__INTC_NUMBER, 1
.set I2C_2_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_2_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set I2C_2_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_2_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_2_IntClock */
.set I2C_2_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set I2C_2_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set I2C_2_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set I2C_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_2_IntClock__INDEX, 0x00
.set I2C_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_2_IntClock__PM_ACT_MSK, 0x01
.set I2C_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_2_IntClock__PM_STBY_MSK, 0x01

/* I2C_3_I2C_FF */
.set I2C_3_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_3_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_3_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_3_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_3_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_3_I2C_FF__D, CYREG_I2C_D
.set I2C_3_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_3_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_3_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_3_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_3_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_3_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_3_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_3_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_3_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_3_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_3_I2C_IRQ */
.set I2C_3_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_3_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_3_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_3_I2C_IRQ__INTC_NUMBER, 15
.set I2C_3_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_3_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_3_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_3_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_1_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x2D
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB15_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB15_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB15_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB15_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB15_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB15_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* R_LED */
.set R_LED__0__MASK, 0x80
.set R_LED__0__PC, CYREG_PRT5_PC7
.set R_LED__0__PORT, 5
.set R_LED__0__SHIFT, 7
.set R_LED__AG, CYREG_PRT5_AG
.set R_LED__AMUX, CYREG_PRT5_AMUX
.set R_LED__BIE, CYREG_PRT5_BIE
.set R_LED__BIT_MASK, CYREG_PRT5_BIT_MASK
.set R_LED__BYP, CYREG_PRT5_BYP
.set R_LED__CTL, CYREG_PRT5_CTL
.set R_LED__DM0, CYREG_PRT5_DM0
.set R_LED__DM1, CYREG_PRT5_DM1
.set R_LED__DM2, CYREG_PRT5_DM2
.set R_LED__DR, CYREG_PRT5_DR
.set R_LED__INP_DIS, CYREG_PRT5_INP_DIS
.set R_LED__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set R_LED__LCD_EN, CYREG_PRT5_LCD_EN
.set R_LED__MASK, 0x80
.set R_LED__PORT, 5
.set R_LED__PRT, CYREG_PRT5_PRT
.set R_LED__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set R_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set R_LED__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set R_LED__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set R_LED__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set R_LED__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set R_LED__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set R_LED__PS, CYREG_PRT5_PS
.set R_LED__SHIFT, 7
.set R_LED__SLW, CYREG_PRT5_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x04
.set isr_1__INTC_NUMBER, 2
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB02_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB02_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB02_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB02_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB02_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB02_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB11_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB11_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB11_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB11_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB11_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB11_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB11_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Enable2 */
.set Enable2__0__MASK, 0x40
.set Enable2__0__PC, CYREG_PRT5_PC6
.set Enable2__0__PORT, 5
.set Enable2__0__SHIFT, 6
.set Enable2__AG, CYREG_PRT5_AG
.set Enable2__AMUX, CYREG_PRT5_AMUX
.set Enable2__BIE, CYREG_PRT5_BIE
.set Enable2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Enable2__BYP, CYREG_PRT5_BYP
.set Enable2__CTL, CYREG_PRT5_CTL
.set Enable2__DM0, CYREG_PRT5_DM0
.set Enable2__DM1, CYREG_PRT5_DM1
.set Enable2__DM2, CYREG_PRT5_DM2
.set Enable2__DR, CYREG_PRT5_DR
.set Enable2__INP_DIS, CYREG_PRT5_INP_DIS
.set Enable2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Enable2__LCD_EN, CYREG_PRT5_LCD_EN
.set Enable2__MASK, 0x40
.set Enable2__PORT, 5
.set Enable2__PRT, CYREG_PRT5_PRT
.set Enable2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Enable2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Enable2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Enable2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Enable2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Enable2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Enable2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Enable2__PS, CYREG_PRT5_PS
.set Enable2__SHIFT, 6
.set Enable2__SLW, CYREG_PRT5_SLW

/* BuzzerPin */
.set BuzzerPin__0__MASK, 0x01
.set BuzzerPin__0__PC, CYREG_PRT4_PC0
.set BuzzerPin__0__PORT, 4
.set BuzzerPin__0__SHIFT, 0
.set BuzzerPin__AG, CYREG_PRT4_AG
.set BuzzerPin__AMUX, CYREG_PRT4_AMUX
.set BuzzerPin__BIE, CYREG_PRT4_BIE
.set BuzzerPin__BIT_MASK, CYREG_PRT4_BIT_MASK
.set BuzzerPin__BYP, CYREG_PRT4_BYP
.set BuzzerPin__CTL, CYREG_PRT4_CTL
.set BuzzerPin__DM0, CYREG_PRT4_DM0
.set BuzzerPin__DM1, CYREG_PRT4_DM1
.set BuzzerPin__DM2, CYREG_PRT4_DM2
.set BuzzerPin__DR, CYREG_PRT4_DR
.set BuzzerPin__INP_DIS, CYREG_PRT4_INP_DIS
.set BuzzerPin__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set BuzzerPin__LCD_EN, CYREG_PRT4_LCD_EN
.set BuzzerPin__MASK, 0x01
.set BuzzerPin__PORT, 4
.set BuzzerPin__PRT, CYREG_PRT4_PRT
.set BuzzerPin__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set BuzzerPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set BuzzerPin__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set BuzzerPin__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set BuzzerPin__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set BuzzerPin__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set BuzzerPin__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set BuzzerPin__PS, CYREG_PRT4_PS
.set BuzzerPin__SHIFT, 0
.set BuzzerPin__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008007
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
