$date
	Sat Jan  4 11:59:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module fulladder_test $end
$var wire 1 ! out $end
$var wire 1 " carryout $end
$var reg 1 # carryin $end
$var reg 1 $ input1 $end
$var reg 1 % input2 $end
$scope module uut $end
$var wire 1 # cin $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 " cout $end
$var wire 1 ! A $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#6
1"
1$
1%
#9
1!
1#
#15
0!
0$
#21
1!
1$
#24
0!
0$
#33
1!
1$
#36
0!
0%
#39
1!
0"
0$
#48
1"
1$
1%
#54
0"
0$
0%
#60
0!
1"
1$
#63
1!
0"
0#
#66
0!
1"
1%
#72
0"
1!
0$
0%
1#
#75
0!
1"
1$
#78
1!
1%
#81
0"
0$
0#
#84
0!
0%
#90
1!
1#
#93
0!
1"
1$
#96
0$
1%
#99
1!
0"
0#
#102
0!
0%
#105
1!
1$
#108
1"
1%
1#
#114
0"
0$
0%
#117
0!
1"
1$
#120
0$
1%
#129
1!
1$
#132
0!
0$
#135
1!
1$
#138
0!
0$
#141
1!
1$
#144
0"
0$
0%
#150
0!
1"
1$
#153
1!
0"
0$
#156
0!
1"
1$
#162
1!
1%
#165
0!
0$
#168
1!
1$
#171
0!
0$
#174
1!
0"
0%
#180
0!
0#
#183
1!
1$
#186
0!
1"
1%
#189
1!
1#
#192
0!
0%
#198
1!
0"
0#
#200
