Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov  6 18:45:44 2023
| Host         : 400p1l1760g0508 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1033 |
|    Minimum number of control sets                        |  1033 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1380 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1033 |
| >= 0 to < 4        |   156 |
| >= 4 to < 6        |   110 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    84 |
| >= 10 to < 12      |    30 |
| >= 12 to < 14      |   133 |
| >= 14 to < 16      |   133 |
| >= 16              |   359 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1148 |          358 |
| No           | No                    | Yes                    |             132 |           40 |
| No           | Yes                   | No                     |            1032 |          495 |
| Yes          | No                    | No                     |           12527 |         2336 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            7789 |         1376 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                        |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/gen_pipelined.state_reg[2]                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/gen_pipelined.state_reg[2]                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                    | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__0_n_0                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/bh_fu_2041                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/ap_NS_fsm116_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__1_n_0                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_ier10_out                                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1                                                                                                                                      |                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0                                                                                                                                      |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wreq/raddr[1]_i_1__0_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__4_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEA2                                                                                                                  |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__2_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[1]_i_1__3_n_0                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/raddr[1]_i_1__9_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                             | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/SR[0]                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state[m_valid_i]_i_1_n_0                                                                                                                 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                          | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state[m_valid_i]_i_1_n_0                                                                                                                 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/mul_ln43_1_reg_23200                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/bout_reg_6010                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state58                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm119_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm127_out                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state26                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/SR[0]                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state70                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_1[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/raddr[2]_i_1__14_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/user_resp/dout_vld_reg_1[0]                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_1[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U181/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEA2                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/select_ln39_16_reg_20691                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__3_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_NS_fsm16_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_U/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_CLEARW3_fu_317/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv3_fu_312/ap_NS_fsm18_out                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__24_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/ap_CS_fsm_state34                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/add_ln72_2_reg_6810                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__17_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_state15                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm17_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm133_out                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm123_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_230/bout_reg_6010                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__1_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state116                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_230/loop_index_1_i_reg_635                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/user_resp/dout_vld_reg_1[0]                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/SR[0]                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__6_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/urem_9ns_8ns_9_13_1_U42/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_368_reg_17060_reg[5]                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state145                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state118                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state105                                                                                                                                                                                                                           | design_1_i/srcnn_0/inst/grp_conv1_fu_230/loop_index_0_i_reg_624                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__18_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__17_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/bh_fu_362_reg[0]                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__20_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__3_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                  | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/urem_9ns_8ns_9_13_seq_1_U358/start0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/urem_9ns_8ns_9_13_seq_1_U355/start0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                          | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mul_9ns_11ns_19_1_1_U66/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_state11                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__23_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_BW_fu_757/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                   | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm115_out                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_BW8_fu_766/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[148][0]                                                                                                                                                 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/h_2_reg_6810                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/add_ln39_27_reg_170380                                                                                                                                                                                 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/select_ln36_reg_16992[3]_i_1_n_0                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__9_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/E[0]                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout_vld_reg_0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/E[0]                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__21_n_0                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__13_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__30_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr_reg[3]_0[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__5_n_0                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                  | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm111_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__15_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/p_3_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                          | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267_reg_2380                                                                                            | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                           |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_267_reg_2380                                                                                            |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU1_fu_275/flow_control_loop_pipe_sequential_init_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_263_reg_2380                                                                                           | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU1_fu_275/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0]                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU1_fu_275/flow_control_loop_pipe_sequential_init_U/conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_263_reg_2380                                                                                           |                                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__20_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__17_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__23_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__24_n_0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state93                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/tmp_valid_reg[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__19_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_resp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__4_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/tmp_valid_reg[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__6_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/tmp_valid_reg[0]                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_1                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__11_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__10_n_0                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/bin_fu_366                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/grp_load_input_buffer_c3_fu_215_ap_start_reg_reg                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/U_fifo_mem/pop                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/U_fifo_mem/pop                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                  | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_0                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_NS_fsm13_out                                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_state10                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/c_fu_15600_out                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/flow_control_loop_pipe_sequential_init_U/indvar_flatten6_fu_164[0]                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/h_2_reg_6810                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state91                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_230/loop_index_i_1_reg_578                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state35                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_3_fu_722/flow_control_loop_pipe_sequential_init_U/loop_index_0_i972_fu_64                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_5_fu_745/flow_control_loop_pipe_sequential_init_U/loop_index_1_i980_fu_64                                                                                                                                                 |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_BW8_fu_766/flow_control_loop_pipe_sequential_init_U/w_fu_42_reg[6]_1[0]                                                                                                                                                   |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_state10                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU1_fu_275/ap_CS_fsm_state2                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU1_fu_275/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_RELU_fu_711/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_RELU_fu_711/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_NS_fsm113_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_NS_fsm114_out                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU_fu_250/ap_CS_fsm_state2                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state47                                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv1_fu_230/loop_index_i_0_reg_556                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW_fu_478/p_5_in                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW_fu_478/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_BW_fu_757/flow_control_loop_pipe_sequential_init_U/w_fu_42_reg[6]_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/ap_CS_fsm_state14                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_RELU7_fu_734/ap_CS_fsm_state2                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_RELU7_fu_734/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW6_fu_509/p_5_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW6_fu_509/flow_control_loop_pipe_sequential_init_U/phi_urem826_fu_70_reg[6][0]                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_CLEARW2_fu_308/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[34]_0[0]                                                                                                                                            | design_1_i/srcnn_0/inst/grp_conv3_fu_312/ap_NS_fsm115_out                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_CLEARW2_fu_308/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW5_fu_494/p_5_in_0                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW5_fu_494/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/add_ln44_1_reg_22910                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_6_fu_460/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_6_fu_460/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_CLEARW_fu_298/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_6_fu_286/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_6_fu_286/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_6_fu_460/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_4_fu_425/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_4_fu_425/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_4_fu_262/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_4_fu_262/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_4_fu_425/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU4_fu_443/ap_CS_fsm_state2                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU4_fu_443/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/mul_ln99_1_reg_21650                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm128_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm135_out                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU_fu_408/ap_CS_fsm_state2                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU_fu_408/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state79                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_CLEARW3_fu_317/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/urem_9ns_8ns_9_13_seq_1_U356/start0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_6_fu_286/we                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U104/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U107/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/trunc_ln54_5_reg_179010                                                                                                                                                                                |                                                                                                                                                                                                                                   |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U115/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U639/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                   |                9 |              9 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_72                                                                                                                                       |                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_state44                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U126/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U131/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                7 |              9 |         1.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/urem_9ns_8ns_9_13_seq_1_U359/start0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U146/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U158/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[28]                                                                                                     |                                                                                                                                                                                                                                   |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/urem_ln48_1_reg_26000                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363_weight_buffer_ce0                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_363/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__0_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[8]_i_1__4_n_0                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg_0[0]                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__3_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_4_fu_425/we                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state115                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg_0[0]                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/empty_446_reg_23020                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mul_9ns_11ns_19_1_1_U60/ap_CS_fsm_reg[21]                                                                                                                                                              |                                                                                                                                                                                                                                   |                8 |              9 |         1.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf[9]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__4_n_0                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                                     | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__2_n_0                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/urem_9ns_8ns_9_13_seq_1_U356/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/E[0]                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/mul_ln107_1_reg_10460                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_state46                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/flow_control_loop_pipe_sequential_init_U/bus_wide_gen.data_valid_reg[0]                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/flow_control_loop_pipe_sequential_init_U/bus_wide_gen.data_valid_reg_0[0]                                                                    |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__1_n_0                                                                                                                                    |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/mOutPtr[9]_i_1_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                              | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf[9]_i_1__2_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU4_fu_443/flow_control_loop_pipe_sequential_init_U/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5_reg_3840                                                                                             |                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/i_fu_1680                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state94                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45_reg_27970                                                                                                                              |                                                                                                                                                                                                                                   |                8 |             10 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/p_13_in                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__3_n_0                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf[9]_i_1__4_n_0                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/sect_len_buf[9]_i_1__3_n_0                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/sect_len_buf[9]_i_1__0_n_0                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/urem_9ns_8ns_9_13_seq_1_U359/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/E[0]                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/mOutPtr[9]_i_1__2_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/p_13_in                                                                                                                                                                                                            | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU_fu_408/flow_control_loop_pipe_sequential_init_U/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_15_reg_3840                                                                                             |                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEA[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/and_ln38_2_reg_22460                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                8 |             12 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_178_reg_59490                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_213_reg_66490                                                                   |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_173_reg_58490                                                                   |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_170_reg_57890                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_168_reg_57490                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_165_reg_56890                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_192_reg_62290                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_175_reg_58890                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_174_reg_58690                                                                   |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_169_reg_57690                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_202_reg_64290                                                                   |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_171_reg_58090                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_199_reg_63690                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_206_reg_65090                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_167_reg_57290                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast26_reg_5325_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_163_reg_56490                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_166_reg_57090                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast35_reg_5433_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_183_reg_60490                                                                   |                                                                                                                                                                                                                                   |               13 |             13 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast10_reg_5133_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast36_reg_5445_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast37_reg_5457_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_179_reg_59690                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast38_reg_5469_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast39_reg_5481_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_164_reg_56690                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_172_reg_58290                                                                   |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast25_reg_5313_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state114                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast21_reg_5265_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast13_reg_5169_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast28_reg_5349_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast29_reg_5361_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast23_reg_5289_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_182_reg_60290                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_176_reg_59090                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast11_reg_5145_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast20_reg_5253_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast30_reg_5373_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast31_reg_5385_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast33_reg_5409_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast19_reg_5241_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast22_reg_5277_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast12_reg_5157_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast14_reg_5181_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast17_reg_5217_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast18_reg_5229_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_177_reg_59290                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast16_reg_5205_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast2_reg_5037_reg0                                                                                                                                             |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast24_reg_5301_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast27_reg_5337_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast34_reg_5421_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/empty_443_reg_22970                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast32_reg_5397_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast15_reg_5193_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast3_reg_5049_reg0                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast6_reg_5085_reg0                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast9_reg_5121_reg0                                                                                                                                             |                                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast45_reg_5553_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast7_reg_5097_reg0                                                                                                                                             |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast40_reg_5493_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast51_reg_5625_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast41_reg_5505_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast52_reg_5637_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast49_reg_5601_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast50_reg_5613_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast48_reg_5589_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast44_reg_5541_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast42_reg_5517_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast43_reg_5529_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast46_reg_5565_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast4_reg_5061_reg0                                                                                                                                             |                                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__1_n_0                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_212_reg_66290                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast47_reg_5577_reg0                                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast5_reg_5073_reg0                                                                                                                                             |                                                                                                                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW6_fu_509/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                  | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_NS_fsm110_out                                                                                                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1_n_0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_211_reg_66090                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_cast8_reg_5109_reg0                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_210_reg_65890                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/mOutPtr[12]_i_1__0_n_0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_204_reg_64690                                                                   |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_189_reg_61690                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_200_reg_63890                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_194_reg_62690                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_193_reg_62490                                                                   |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_207_reg_65290                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_201_reg_64090                                                                   |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_195_reg_62890                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_197_reg_63290                                                                   |                                                                                                                                                                                                                                   |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_186_reg_61090                                                                   |                                                                                                                                                                                                                                   |               13 |             13 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_191_reg_62090                                                                   |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_184_reg_60690                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_203_reg_64490                                                                   |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_209_reg_65690                                                                   |                                                                                                                                                                                                                                   |               13 |             13 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_208_reg_65490                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_205_reg_64890                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_198_reg_63490                                                                   |                                                                                                                                                                                                                                   |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_196_reg_63090                                                                   |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_reg[40]_0[1]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_187_reg_61290                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_185_reg_60890                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_181_reg_60090                                                                   |                                                                                                                                                                                                                                   |               13 |             13 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_180_reg_59890                                                                   |                                                                                                                                                                                                                                   |               12 |             13 |         1.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_188_reg_61490                                                                   |                                                                                                                                                                                                                                   |               11 |             13 |         1.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_190_reg_61890                                                                   |                                                                                                                                                                                                                                   |                9 |             13 |         1.44 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_BW_fu_757_ap_start_reg0                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1577_reg_4375_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1572_reg_4350_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1575_reg_4365_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1579_reg_4385_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1580_reg_4390_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1583_reg_4405_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1585_reg_4415_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1581_reg_4395_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1586_reg_4420_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1587_reg_4425_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1582_reg_4400_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1584_reg_4410_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1591_reg_4445_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1589_reg_4435_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1588_reg_4430_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1592_reg_4450_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1593_reg_4455_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1590_reg_4440_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1594_reg_4460_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1595_reg_4465_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1600_reg_4490_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1603_reg_4505_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1598_reg_4480_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1597_reg_4475_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1599_reg_4485_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1596_reg_4470_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1601_reg_4495_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1602_reg_4500_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1611_reg_4545_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1605_reg_4515_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1606_reg_4520_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1608_reg_4530_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1609_reg_4535_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1607_reg_4525_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1610_reg_4540_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1619_reg_4585_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1612_reg_4550_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1614_reg_4560_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1615_reg_4565_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1617_reg_4575_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1613_reg_4555_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1618_reg_4580_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1616_reg_4570_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1621_reg_4595_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1626_reg_4620_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1624_reg_4610_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1627_reg_4625_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1623_reg_4605_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1622_reg_4600_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1620_reg_4590_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1625_reg_4615_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1630_reg_4640_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1633_reg_4655_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1631_reg_4645_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1628_reg_4630_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1629_reg_4635_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1632_reg_4650_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1640_reg_4690_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1635_reg_4665_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1636_reg_4670_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1637_reg_4675_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1634_reg_4660_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1638_reg_4680_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1639_reg_4685_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1642_reg_4700_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1643_reg_4705_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1641_reg_4695_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1654_reg_4760_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1652_reg_4750_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1653_reg_4755_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1655_reg_4765_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1657_reg_4775_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1656_reg_4770_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1664_reg_4810_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1665_reg_4815_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1663_reg_4805_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1659_reg_4785_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1658_reg_4780_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1661_reg_4795_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1660_reg_4790_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1662_reg_4800_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1666_reg_4820_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1670_reg_4840_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1671_reg_4845_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1669_reg_4835_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1667_reg_4825_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1668_reg_4830_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1674_reg_4860_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1675_reg_4865_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1676_reg_4870_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1673_reg_4855_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1672_reg_4850_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1677_reg_4875_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1685_reg_4915_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast_reg_4285_reg0                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1681_reg_4895_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1680_reg_4890_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1678_reg_4880_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1679_reg_4885_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1683_reg_4905_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1682_reg_4900_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1684_reg_4910_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_RELU7_fu_734/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_RELU_fu_711/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/bh_reg_5330                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/Q[12]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1604_reg_4510_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U604/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/CEB1                                                                                                                 |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1649_reg_4735_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1651_reg_4745_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1644_reg_4710_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1650_reg_4740_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1646_reg_4720_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1645_reg_4715_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1647_reg_4725_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1648_reg_4730_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1562_reg_4300_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1561_reg_4295_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1563_reg_4305_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1567_reg_4325_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1565_reg_4315_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             15 |         1.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1569_reg_4335_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1568_reg_4330_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1566_reg_4320_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1570_reg_4340_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1564_reg_4310_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             15 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1571_reg_4345_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1578_reg_4380_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1573_reg_4355_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1574_reg_4360_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             15 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/p_cast1576_reg_4370_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             15 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/select_ln36_82_reg_219460                                                                                                                                                                              |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/reg_5776214_out                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mul_9ns_11ns_19_1_1_U66/ap_CS_fsm_reg[27][0]                                                                                                                                                           |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_1                                                                                                                              |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U274/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB2                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U301/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U298/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U267/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U262/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U261/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[48][0]                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U613/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/CEA1                                                                                                                 |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U613/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/ap_enable_reg_pp0_iter0_reg_reg                                                                                      |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U618/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/CEB1                                                                                                                 |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U256/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U249/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U641/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/E[0]                                                                                                                 |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U248/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U247/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/reg_5752225_out                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U245/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U240/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/reg_5784210_out                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U239/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[46][0]                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U234/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U206/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U231/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U227/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U224/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U222/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/reg_11747                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U218/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[41][0]                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U214/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U209/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU1_fu_275/ap_NS_fsm1                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/tmp_232_reg_233560                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U205/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/tmp_233_reg_234370                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU_fu_250/ap_NS_fsm1                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U203/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[37][0]                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U201/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U200/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U197/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/tmp_229_reg_229290                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U195/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[38][0]                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U192/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[23][0]                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U191/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U179/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[32][0]                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U165/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U143/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U125/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_32s_33_4_1_U236/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_6_fu_460/phi_mul809_fu_86[1]_i_2_n_0                                                                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_6_fu_460/flow_control_loop_pipe_sequential_init_U/grp_conv2_Pipeline_6_fu_460_ap_start_reg_reg                                                                        |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_4_fu_425/phi_mul799_fu_86[1]_i_2_n_0                                                                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_4_fu_425/flow_control_loop_pipe_sequential_init_U/grp_conv2_Pipeline_4_fu_425_ap_start_reg_reg                                                                        |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/Q[5]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/tmp_231_reg_231960                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/Q[1]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_32s_33_4_1_U211/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/tmp_234_reg_234980                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/Q[9]                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_32s_33_4_1_U188/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/tmp_230_reg_230310                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_32s_33_4_1_U141/srcnn_mac_muladd_16s_16s_32s_33_4_1_DSP48_0_U/CEA2                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/icmp_ln48_4_reg_29170                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/weights_addr_1_read_reg_23460                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU4_fu_443/ap_NS_fsm1                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                                        | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_0                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/reg_7880                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/buff_rdata/bus_wide_gen.split_cnt_buf_reg[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/reg_7810                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage41                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage14                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage34                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU_fu_408/ap_NS_fsm1                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage6                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/ap_CS_fsm_state1                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/grp_load_input_buffer_c2_Pipeline_BH_fu_72_m_axi_bundle_2_RREADY                                                                                                  |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage43                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage42                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage40                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage38                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage13                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/buff_rdata/dout_vld_reg_0                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_reg[1]_1                                                                                                                              |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage10                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/reg_24880                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_RELU_fu_711/ap_NS_fsm1                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_RELU7_fu_734/ap_NS_fsm1                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_reg[42]_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_reg[42]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_reg[104][0]                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mul_ln54_243_reg_173020                                                                                                                                                                                |                                                                                                                                                                                                                                   |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/bundle_1_addr_read_1_reg_42800                                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               15 |             17 |         1.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/bh_fu_204                                                                                                                |                                                                                                                                                                                                                                   |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/full_n_reg_2[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/full_n_reg_1[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/ap_block_pp0_stage0_subdone                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U109/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/CEA1                                                                                                                  |                                                                                                                                                                                                                                   |               13 |             17 |         1.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[7]_i_1__0_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.data_valid_reg_1[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/add_ln59_7_reg_66900                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[7]_i_1__3_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             17 |         8.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/buff_wdata/full_n_reg_1[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               16 |             17 |         1.06 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U102/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/ap_CS_fsm_reg[14]                                                                                                     |                                                                                                                                                                                                                                   |               13 |             17 |         1.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/mac_muladd_16s_16s_31s_32_4_1_U447/srcnn_mac_muladd_16s_16s_31s_32_4_1_DSP48_2_U/CEB1                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/bin_fu_86                                                                                                                                                                                        | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_227/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_1[0]                                                                                                                                                                             | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/SR[0]                                                                                                                                                  |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_3/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                             |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                               |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/dout_vld_reg_2[0]                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/SR[0]                                                                                                                                     |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/dout_vld_reg_2[0]                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/SR[0]                                                                                                                                     |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/dout_vld_reg_1[0]                                                                                                                                                                             | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/SR[0]                                                                                                                                                  |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_25_reg_28750                                                                                                                              |                                                                                                                                                                                                                                   |               12 |             20 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_55_reg_25060                                                                                                                              |                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_state42                                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU_fu_408/ap_CS_fsm_state2                                                                                                                                                                                              | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU_fu_408/flow_control_loop_pipe_sequential_init_U/bw_fu_900                                                                                                        |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW6_fu_509/p_5_in                                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW6_fu_509/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                      |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU4_fu_443/ap_CS_fsm_state2                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU4_fu_443/flow_control_loop_pipe_sequential_init_U/bw_2_fu_900                                                                                                     |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW5_fu_494/p_5_in_0                                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW5_fu_494/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                      |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW_fu_478/p_5_in                                                                                                                                                                                                          | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_BW_fu_478/flow_control_loop_pipe_sequential_init_U/ap_loop_init                                                                                                       |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U632/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/CEP                                                                                                                  |                                                                                                                                                                                                                                   |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/mul_ln48_2_reg_26670                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                             |                8 |             27 |         3.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                             |                9 |             27 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/urem_9ns_8ns_9_13_seq_1_U359/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/urem_9ns_8ns_9_13_seq_1_U356/srcnn_urem_9ns_8ns_9_13_seq_1_divseq_u/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             28 |         5.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                   |                4 |             28 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                   |                7 |             29 |         4.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_22_in                                                                                                                                                                                       | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/ap_rst_n_1                                                                                                                                |                4 |             30 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage2                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               15 |             30 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/p_22_in                                                                                                                                                                                       | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/ap_rst_n_1                                                                                                                                |                4 |             30 |         7.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/add_ln48_11_reg_27270                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             30 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               22 |             32 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/pop                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_reg[115]_1                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U213/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_reg[115]_2                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_reg[115]_0                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mul_16s_16s_32_1_1_U86/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mac_muladd_16s_16s_33s_33_4_1_U253/srcnn_mac_muladd_16s_16s_33s_33_4_1_DSP48_1_U/E[0]                                                                                                                  |                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage8                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_output_ftmap[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/pop                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_output_ftmap[31]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               23 |             32 |         1.39 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_input_ftmap[63]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv1_biases[63]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv3_weights[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_reg[115]                                                                                                                                                                                     |                                                                                                                                                                                                                                   |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mul_16s_16s_32_1_1_U85/CEB2                                                                                                                                                                            |                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_conv2_weights[63]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/select_ln36_80_reg_218360                                                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/int_input_ftmap[31]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                   |               28 |             32 |         1.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage12                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               14 |             33 |         2.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U645/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/ap_CS_fsm_reg[18]                                                                                                    |                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/add_ln59_5_reg_65580                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                   |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage3                                                                                                                                                                                   |                                                                                                                                                                                                                                   |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_CS_fsm_pp0_stage3                                                                                                                                                                                    |                                                                                                                                                                                                                                   |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                   |               13 |             36 |         2.77 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum61_out                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                   |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/data_buf                                                                                                                                                                                                                | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/fifo_burst/ap_rst_n_0                                                                                                                                                          |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                   |                9 |             36 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/data_buf                                                                                                                                                                                                                | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/fifo_burst/ap_rst_n_0                                                                                                                                                          |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum61_out                                                                                                                                                     |                                                                                                                                                                                                                                   |               11 |             36 |         3.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                   |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             37 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               13 |             37 |         2.85 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               16 |             37 |         2.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/add_ln39_27_reg_170380                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               19 |             37 |         1.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             37 |         4.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/col_fu_320056_out                                                                                                                                                                                      | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[0][0]                                                                                       |               14 |             41 |         2.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U594/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/CEP                                                                                                                  |                                                                                                                                                                                                                                   |               20 |             41 |         2.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/c_fu_15600_out                                                                                                                                                                                         | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                 |               10 |             41 |         4.10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/col_fu_198017_out                                                                                                                                                                                       | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0[0]                                                                                  |               12 |             41 |         3.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/add_ln99_4_reg_4138_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               16 |             42 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_CS_fsm_pp0_stage2                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               15 |             44 |         2.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U612/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/CEP                                                                                                                  |                                                                                                                                                                                                                                   |               12 |             46 |         3.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             52 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             52 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             52 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             52 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               11 |             52 |         4.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_0[0]                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                9 |             52 |         5.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             53 |         3.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/p_13_in                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               14 |             53 |         3.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage11                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                9 |             53 |         5.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/p_13_in                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               14 |             53 |         3.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               14 |             53 |         3.79 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               13 |             53 |         4.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/mul_9ns_11ns_19_1_1_U40/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                   |               33 |             56 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U590/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/CEB1                                                                                                                 |                                                                                                                                                                                                                                   |               28 |             57 |         2.04 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/ap_CS_fsm_pp0_stage1                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               21 |             57 |         2.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             59 |         3.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             59 |         3.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/ap_CS_fsm_state1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               37 |             63 |         1.70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/full_n_reg                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             63 |         3.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm120_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                9 |             63 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                     |                                                                                                                                                                                                                                   |                8 |             63 |         7.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm129_out                                                                                                                                                                                                                             | design_1_i/srcnn_0/inst/grp_conv1_fu_230/bh_reg_533                                                                                                                                                                               |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/add_ln136_reg_6540                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               26 |             65 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm127_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                9 |             65 |         7.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                            |                                                                                                                                                                                                                                   |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             65 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/weights_addr_reg_22780                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               10 |             66 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/E[0]                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               11 |             66 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/add_ln107_reg_10580                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               18 |             66 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/add_ln134_reg_2437[4]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               30 |             67 |         2.23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |                5 |             69 |        13.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             69 |        13.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                   |               10 |             69 |         6.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/rs_req/flying_req0                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               13 |             70 |         5.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/rs_req/flying_req0                                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               12 |             70 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               12 |             70 |         5.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             70 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                5 |             70 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             70 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               16 |             70 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             70 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             70 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               13 |             70 |         5.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/ap_CS_fsm_state1                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               35 |             71 |         2.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_load_input_buffer_c3_fu_215/push_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU4_fu_443/flow_control_loop_pipe_sequential_init_U/push_2                                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU_fu_250/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                                                 |                                                                                                                                                                                                                                   |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/push                                                                                                                                                              |                                                                                                                                                                                                                                   |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             71 |        14.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                   |               12 |             74 |         6.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                   |               11 |             74 |         6.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/grp_conv1_Pipeline_OUT_ROW_COL_fu_693/ap_CS_fsm_pp0_stage1                                                                                                                                                                                   |                                                                                                                                                                                                                                   |               31 |             75 |         2.42 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/add_ln54_3_reg_52530                                                                                                                                                                                    |                                                                                                                                                                                                                                   |               37 |             75 |         2.03 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_OUT_ROW_COL_fu_372/conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_70_reg_25500                                                                                                                              |                                                                                                                                                                                                                                   |               14 |             80 |         5.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                   |               18 |             82 |         4.56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                   |               13 |             82 |         6.31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                   |               17 |             82 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                   |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                   |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                   |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                   |               17 |             82 |         4.82 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1__0_n_0                                                                                                              |                                                                                                                                                                                                                                   |               16 |             82 |         5.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i[1124]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                   |               15 |             82 |         5.47 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                             |                                                                                                                                                                                                                                   |               21 |             82 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               11 |             85 |         7.73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               10 |             85 |         8.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                  |               12 |             91 |         7.58 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               11 |             91 |         8.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               11 |             91 |         8.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                |               11 |             91 |         8.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               24 |             94 |         3.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               22 |             94 |         4.27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               24 |             94 |         3.92 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               23 |             94 |         4.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               18 |             94 |         5.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               18 |             94 |         5.22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                     |                                                                                                                                                                                                                                   |               17 |             94 |         5.53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               25 |             94 |         3.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                      |                                                                                                                                                                                                                                   |               16 |             94 |         5.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_IN_ROW_COL_fu_236/mac_muladd_16s_16s_31ns_31_4_1_U643/srcnn_mac_muladd_16s_16s_31ns_31_4_1_DSP48_3_U/CEB1                                                                                                                 |                                                                                                                                                                                                                                   |               14 |             94 |         6.71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/full_n_reg[0]                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               19 |             94 |         4.95 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               24 |             96 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               22 |             96 |         4.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               25 |             96 |         3.84 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/load_unit/bus_wide_gen.rreq_offset/sel                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |               17 |             96 |         5.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |               19 |             96 |         5.05 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/load_unit/bus_wide_gen.rreq_offset/full_n_reg_1                                                                                                                                                                                                |                                                                                                                                                                                                                                   |               20 |            100 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_NS_fsm132_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               16 |            126 |         7.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/full_n_reg_1                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               21 |            126 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/store_unit/bus_wide_gen.wreq_offset/full_n_reg_1                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               19 |            126 |         6.63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/add_ln110_reg_9910                                                                                                                                                                                                                           |                                                                                                                                                                                                                                   |               16 |            127 |         7.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/add_ln137_reg_23710                                                                                                                                                                                                                          |                                                                                                                                                                                                                                   |               16 |            127 |         7.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1_U/ram_reg_0_255_0_0_i_2__0_n_0                                                                                                                            |                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/p_ZZ5conv1PA255_A255_8ap_fixedILi16ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s_U/ram_reg_0_255_0_0_i_1__0_n_0                                                                                                                            |                                                                                                                                                                                                                                   |               16 |            128 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv3_fu_312/grp_conv3_Pipeline_RELU_fu_250_ap_start_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               18 |            128 |         7.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                8 |            128 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               14 |            139 |         9.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                   |               13 |            139 |        10.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               13 |            139 |        10.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               13 |            139 |        10.69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/trunc_ln5_reg_2405[62]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |               18 |            140 |         7.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_conv2_Pipeline_RELU_fu_408_ap_start_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                   |               21 |            142 |         6.76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               32 |            144 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               30 |            144 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               30 |            144 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               31 |            144 |         4.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/biases_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               27 |            144 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/weights_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               27 |            144 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                   |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               15 |            151 |        10.07 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                 |               13 |            151 |        11.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv1_fu_230/ap_CS_fsm_state3                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |               24 |            157 |         6.54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                   |               11 |            176 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/grp_conv2_fu_264/grp_load_input_buffer_c2_fu_335/grp_load_input_buffer_c2_Pipeline_BH_fu_72/ap_CS_fsm[255]_i_1__0_n_0                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               93 |            246 |         2.65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_2_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               37 |            296 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/bundle_1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                            |                                                                                                                                                                                                                                   |               37 |            296 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/srcnn_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                   |              162 |            636 |         3.93 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |              384 |            874 |         2.28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              359 |           1313 |         3.66 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


