<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ADC_CTRL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ADC_CTRL.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ADC_CTRL.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ADC_CTRL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ADC_CTRL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ADC_CTRL.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ADC_CTRL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADC_CTRL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ADC_CTRL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ADC_CTRL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ADC_CTRL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ADC_CTRL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ADC_CTRL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ADC_CTRL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADC_CTRL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ADC_CTRL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADC_CTRL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ADC_CTRL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ADC_CTRL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ADC_CTRL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ADC_CTRL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ADC_CTRL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ADC_CTRL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ADC_CTRL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADC_CTRL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ADC_CTRL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ADC_CTRL_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADC_CTRL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ADC_CTRL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ADC_CTRL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ADC_CTRL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADC_CTRL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADC_CTRL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ADC_CTRL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ADC_CTRL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADC_CTRL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADC_CTRL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ADC_CTRL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ADC_CTRL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADC_CTRL_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SEQUENCER_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SREG_CONTROL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SREG_CONTROL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SREG_CONTROL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SREG_CONTROL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SREG_CONTROL.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SREG_CONTROL.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SREG_CONTROL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SREG_CONTROL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SREG_CONTROL.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SREG_CONTROL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SREG_CONTROL_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SREG_CONTROL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SREG_CORE_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SREG_CORE_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SREG_CORE_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SREG_CORE_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1473499301" xil_pn:in_ck="5592854512818946215" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1473499301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC_CTRL.vhd"/>
      <outfile xil_pn:name="BASIC_UART.vhd"/>
      <outfile xil_pn:name="COUNTERS.vhd"/>
      <outfile xil_pn:name="SEQUENCER.vhd"/>
      <outfile xil_pn:name="SREG_CONTROL.vhd"/>
      <outfile xil_pn:name="SREG_CORE.vhd"/>
      <outfile xil_pn:name="T_SERIAL.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_F250.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1473441822" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2894379288195713500" xil_pn:start_ts="1473441822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473441822" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5385141844710839898" xil_pn:start_ts="1473441822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473438695" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5017401814963686798" xil_pn:start_ts="1473438695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473441801" xil_pn:in_ck="5592854512818946215" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1473441801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC_CTRL.vhd"/>
      <outfile xil_pn:name="BASIC_UART.vhd"/>
      <outfile xil_pn:name="COUNTERS.vhd"/>
      <outfile xil_pn:name="SEQUENCER.vhd"/>
      <outfile xil_pn:name="SREG_CONTROL.vhd"/>
      <outfile xil_pn:name="SREG_CORE.vhd"/>
      <outfile xil_pn:name="T_SERIAL.vhd"/>
      <outfile xil_pn:name="ipcore_dir/PLL_F250.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1473441824" xil_pn:in_ck="5592854512818946215" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6197912543827087925" xil_pn:start_ts="1473441822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SREG_CORE_beh.prj"/>
      <outfile xil_pn:name="SREG_CORE_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1473441825" xil_pn:in_ck="6961735875681709421" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6032406895341289352" xil_pn:start_ts="1473441824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SREG_CORE_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1473676342" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1473676342">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1473676342" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5841667203874442819" xil_pn:start_ts="1473676342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473676342" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5017401814963686798" xil_pn:start_ts="1473676342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473676342" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1473676342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473676342" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2917825091240792257" xil_pn:start_ts="1473676342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473676342" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1473676342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473676342" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4932708973229198312" xil_pn:start_ts="1473676342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473758101" xil_pn:in_ck="5592854512818946215" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="86313420248464935" xil_pn:start_ts="1473758093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC_CTRL.lso"/>
      <outfile xil_pn:name="ADC_CTRL.ngc"/>
      <outfile xil_pn:name="ADC_CTRL.ngr"/>
      <outfile xil_pn:name="ADC_CTRL.prj"/>
      <outfile xil_pn:name="ADC_CTRL.stx"/>
      <outfile xil_pn:name="ADC_CTRL.syr"/>
      <outfile xil_pn:name="ADC_CTRL.xst"/>
      <outfile xil_pn:name="ADC_CTRL_xst.xrpt"/>
      <outfile xil_pn:name="SREG_CONTROL.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1473757523" xil_pn:in_ck="-8957612753627076225" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6392667157193628012" xil_pn:start_ts="1473757523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473758104" xil_pn:in_ck="-5989642792894519656" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4073580750041742823" xil_pn:start_ts="1473758101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.bld"/>
      <outfile xil_pn:name="ADC_CTRL.ngd"/>
      <outfile xil_pn:name="ADC_CTRL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1473758118" xil_pn:in_ck="-6890936499457657982" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1473758104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.pcf"/>
      <outfile xil_pn:name="ADC_CTRL_map.map"/>
      <outfile xil_pn:name="ADC_CTRL_map.mrp"/>
      <outfile xil_pn:name="ADC_CTRL_map.ncd"/>
      <outfile xil_pn:name="ADC_CTRL_map.ngm"/>
      <outfile xil_pn:name="ADC_CTRL_map.xrpt"/>
      <outfile xil_pn:name="ADC_CTRL_summary.xml"/>
      <outfile xil_pn:name="ADC_CTRL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1473758134" xil_pn:in_ck="-8846643621213621989" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1473758118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.ncd"/>
      <outfile xil_pn:name="ADC_CTRL.pad"/>
      <outfile xil_pn:name="ADC_CTRL.par"/>
      <outfile xil_pn:name="ADC_CTRL.ptwx"/>
      <outfile xil_pn:name="ADC_CTRL.unroutes"/>
      <outfile xil_pn:name="ADC_CTRL.xpi"/>
      <outfile xil_pn:name="ADC_CTRL_pad.csv"/>
      <outfile xil_pn:name="ADC_CTRL_pad.txt"/>
      <outfile xil_pn:name="ADC_CTRL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1473758150" xil_pn:in_ck="3392630439883886719" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1473758142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.bgn"/>
      <outfile xil_pn:name="ADC_CTRL.bit"/>
      <outfile xil_pn:name="ADC_CTRL.drc"/>
      <outfile xil_pn:name="ADC_CTRL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1473757260" xil_pn:in_ck="3392630439883873865" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1473757254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1473758134" xil_pn:in_ck="5601892922032301822" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1473758129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC_CTRL.twr"/>
      <outfile xil_pn:name="ADC_CTRL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
