# Copyright 2023 ETH Zurich and University of Bologna.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0

package:
  name: spatz
  authors:
    - "Matheus Cavalcante <matheusd@iis.ee.ethz.ch>"
    - "Mattia Sinigaglia <mattia.sinigaglia5@unibo.it>"

dependencies:
  axi:                { git: "https://github.com/pulp-platform/axi.git",                version: =0.39.1-beta   }
  axi_riscv_atomics:  { git: "https://github.com/pulp-platform/axi_riscv_atomics.git",  version: 0.7.0          }
  common_cells:       { git: "https://github.com/pulp-platform/common_cells.git",       version: 1.28.0         }
  FPnew:              { git: "https://github.com/pulp-platform/cvfpu.git",              rev:     pulp-v0.1.3    }
  idma:               { git: "https://github.com/pulp-platform/iDMA.git",               version: 0.6.4          }
  register_interface: { git: "https://github.com/pulp-platform/register_interface.git", version: 0.3.8          }
  riscv-dbg:          { git: "https://github.com/pulp-platform/riscv-dbg.git",          version: 0.7.0          }
  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.13         }
  cluster_icache:     { git: "https://github.com/pulp-platform/cluster_icache.git",     version: 0.2.0          }
  snitch:             { path: "hw/ip/snitch"                                                                    }
  spatz_core:         { git: "https://github.com/DiyouS/spatz.git",                     rev:     0446a34        }
  reqrsp_interface:   { path: "hw/ip/reqrsp_interface"                                                          }

export_include_dirs:
  - hw/ip/mem_interface/include
  - hw/ip/tcdm_interface/include

sources:
    ## hw/ip/mem_interface ##

    - hw/ip/mem_interface/src/mem_wide_narrow_mux.sv

    ## hw/ip/tcdm_interface ##

    # Level 0
    - hw/ip/tcdm_interface/src/tcdm_interface.sv
    # Level 1
    - hw/ip/tcdm_interface/src/axi_to_tcdm.sv
    - hw/ip/tcdm_interface/src/reqrsp_to_tcdm.sv
    - hw/ip/tcdm_interface/src/tcdm_mux.sv
    - target: simulation
      files:
        - hw/ip/tcdm_interface/src/tcdm_test.sv
    - target: test
      files:
        # Level 0
        - hw/ip/tcdm_interface/test/reqrsp_to_tcdm_tb.sv
        - hw/ip/tcdm_interface/test/tcdm_mux_tb.sv

    # ## hw/ip/snitch_test ##

    # Level 1:
    - target: any(simulation, verilator)
      files:
        - hw/ip/snitch_test/src/tb_memory_regbus.sv
        # Level 2
        - hw/ip/snitch_test/src/tb_memory_axi.sv
    # Level 3:
    - target: snitch_test
      files:
        - hw/ip/snitch_test/src/tb_bin.sv

    # Level 6
    - target: mempool
      files:
      - hw/ip/spatz_cc/src/spatz_mempool_cc.sv


  ## hw/ip/spatz_cc ##
    - target: not(mempool)
      files:
      # Level 0
      - hw/ip/spatz_cc/src/axi_dma_pkg.sv
      # Level 1
      - hw/ip/spatz_cc/src/axi_dma_perf_counters.sv
      - hw/ip/spatz_cc/src/axi_dma_twod_ext.sv
      # Level 2
      - hw/ip/spatz_cc/src/axi_dma_tc_snitch_fe.sv
      # Level 3
      - hw/ip/spatz_cc/src/spatz_cc.sv

      ## system/spatz_cluster ##

      # Level 0
      - hw/system/spatz_cluster/src/generated/bootrom.sv
      - hw/system/spatz_cluster/src/spatz_amo_shim.sv
      - hw/system/spatz_cluster/src/spatz_cluster_peripheral/spatz_cluster_peripheral_reg_pkg.sv
      - hw/system/spatz_cluster/src/spatz_tcdm_interconnect.sv
      # Level 1
      - hw/system/spatz_cluster/src/spatz_barrier.sv
      - hw/system/spatz_cluster/src/spatz_cluster_peripheral/spatz_cluster_peripheral_reg_top.sv
      # Level 2
      - hw/system/spatz_cluster/src/spatz_cluster_peripheral/spatz_cluster_peripheral.sv
      # Level 3
      - hw/system/spatz_cluster/src/spatz_cluster.sv
      # Level 4
      - hw/system/spatz_cluster/src/generated/spatz_cluster_wrapper.sv

      - target: spatz_test
        files:
        # Level 1
        - hw/system/spatz_cluster/tb/testharness.sv
