

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Dec 25 16:30:01 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrix_multiplier
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     7.664|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  426|  426|  426|  426|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col   |  425|  425|        17|          -|          -|    25|    no    |
        | + Product  |   12|   12|         5|          2|          1|     5|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	10  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %a) nounwind, !map !7"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %b) nounwind, !map !13"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i16]* %prod) nounwind, !map !17"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @matrix_mult_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [matrix_mult.cpp:10]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.63>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %3 ]"   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %tmp_mid2_v, %3 ]" [matrix_mult.cpp:13]   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %0 ], [ %j_1, %3 ]"   --->   Operation 18 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.36ns)   --->   "%exitcond_flatten = icmp eq i5 %indvar_flatten, -7"   --->   Operation 19 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%indvar_flatten_next = add i5 %indvar_flatten, 1"   --->   Operation 21 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %4, label %.reset"   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [matrix_mult.cpp:10]   --->   Operation 23 'add' 'i_1' <Predicate = (!exitcond_flatten)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %j, -3" [matrix_mult.cpp:12]   --->   Operation 24 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.98ns)   --->   "%j_mid2 = select i1 %exitcond1, i3 0, i3 %j" [matrix_mult.cpp:12]   --->   Operation 25 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%tmp_mid2_v = select i1 %exitcond1, i3 %i_1, i3 %i" [matrix_mult.cpp:13]   --->   Operation 26 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [matrix_mult.cpp:21]   --->   Operation 27 'ret' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i3 %tmp_mid2_v to i6" [matrix_mult.cpp:13]   --->   Operation 28 'zext' 'tmp_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_mid2_v, i2 0)" [matrix_mult.cpp:13]   --->   Operation 29 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp to i6" [matrix_mult.cpp:16]   --->   Operation 30 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.78ns)   --->   "%tmp_1 = add i6 %tmp_mid2_cast, %p_shl_cast" [matrix_mult.cpp:16]   --->   Operation 31 'add' 'tmp_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [matrix_mult.cpp:12]   --->   Operation 33 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [matrix_mult.cpp:12]   --->   Operation 34 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i3 %j_mid2 to i6" [matrix_mult.cpp:13]   --->   Operation 35 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.82ns)   --->   "%tmp_s = add i6 %tmp_1, %tmp_2_cast" [matrix_mult.cpp:13]   --->   Operation 36 'add' 'tmp_s' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i6 %tmp_s to i64" [matrix_mult.cpp:13]   --->   Operation 37 'zext' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [25 x i16]* %prod, i64 0, i64 %tmp_10_cast" [matrix_mult.cpp:13]   --->   Operation 38 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (2.32ns)   --->   "store i16 0, i16* %prod_addr, align 2" [matrix_mult.cpp:13]   --->   Operation 39 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_4 : Operation 40 [1/1] (1.76ns)   --->   "br label %2" [matrix_mult.cpp:15]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.49>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %.reset ], [ %k_1, %ifBlock ]"   --->   Operation 41 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %k, -3" [matrix_mult.cpp:15]   --->   Operation 42 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (1.65ns)   --->   "%k_1 = add i3 %k, 1" [matrix_mult.cpp:15]   --->   Operation 44 'add' 'k_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %ifBlock" [matrix_mult.cpp:15]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i3 %k to i6" [matrix_mult.cpp:16]   --->   Operation 46 'zext' 'tmp_4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.82ns)   --->   "%tmp_2 = add i6 %tmp_1, %tmp_4_cast" [matrix_mult.cpp:16]   --->   Operation 47 'add' 'tmp_2' <Predicate = (!exitcond)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k, i2 0)" [matrix_mult.cpp:15]   --->   Operation 48 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_4 to i6" [matrix_mult.cpp:16]   --->   Operation 49 'zext' 'p_shl1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_10 = add i6 %tmp_4_cast, %p_shl1_cast" [matrix_mult.cpp:16]   --->   Operation 50 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%tmp_11 = add i6 %tmp_10, %tmp_2_cast" [matrix_mult.cpp:16]   --->   Operation 51 'add' 'tmp_11' <Predicate = (!exitcond)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i6 %tmp_2 to i64" [matrix_mult.cpp:16]   --->   Operation 52 'zext' 'tmp_11_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [25 x i8]* %a, i64 0, i64 %tmp_11_cast" [matrix_mult.cpp:16]   --->   Operation 53 'getelementptr' 'a_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i6 %tmp_11 to i64" [matrix_mult.cpp:16]   --->   Operation 54 'zext' 'tmp_14_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [25 x i8]* %b, i64 0, i64 %tmp_14_cast" [matrix_mult.cpp:16]   --->   Operation 55 'getelementptr' 'b_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrix_mult.cpp:16]   --->   Operation 56 'load' 'a_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_6 : Operation 57 [2/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrix_mult.cpp:16]   --->   Operation 57 'load' 'b_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 3.37>
ST_7 : Operation 58 [1/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrix_mult.cpp:16]   --->   Operation 58 'load' 'a_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = sext i8 %a_load to i16" [matrix_mult.cpp:16]   --->   Operation 59 'sext' 'tmp_5' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 60 [1/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrix_mult.cpp:16]   --->   Operation 60 'load' 'b_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = sext i8 %b_load to i16" [matrix_mult.cpp:16]   --->   Operation 61 'sext' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 62 [3/3] (1.05ns)   --->   "%tmp_7 = mul i16 %tmp_6, %tmp_5" [matrix_mult.cpp:16]   --->   Operation 62 'mul' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 63 [2/3] (1.05ns)   --->   "%tmp_7 = mul i16 %tmp_6, %tmp_5" [matrix_mult.cpp:16]   --->   Operation 63 'mul' 'tmp_7' <Predicate = (!exitcond)> <Delay = 1.05> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 64 [2/2] (2.32ns)   --->   "%prod_load = load i16* %prod_addr, align 2" [matrix_mult.cpp:16]   --->   Operation 64 'load' 'prod_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 7.66>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [matrix_mult.cpp:15]   --->   Operation 65 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind" [matrix_mult.cpp:15]   --->   Operation 66 'specregionbegin' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [matrix_mult.cpp:16]   --->   Operation 67 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 68 [1/3] (0.00ns)   --->   "%tmp_7 = mul i16 %tmp_6, %tmp_5" [matrix_mult.cpp:16]   --->   Operation 68 'mul' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 69 [1/2] (2.32ns)   --->   "%prod_load = load i16* %prod_addr, align 2" [matrix_mult.cpp:16]   --->   Operation 69 'load' 'prod_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_9 : Operation 70 [1/1] (3.02ns)   --->   "%tmp_8 = add i16 %tmp_7, %prod_load" [matrix_mult.cpp:16]   --->   Operation 70 'add' 'tmp_8' <Predicate = (!exitcond)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 71 [1/1] (2.32ns)   --->   "store i16 %tmp_8, i16* %prod_addr, align 2" [matrix_mult.cpp:16]   --->   Operation 71 'store' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 25> <RAM>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_9) nounwind" [matrix_mult.cpp:17]   --->   Operation 72 'specregionend' 'empty_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 73 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.65>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind" [matrix_mult.cpp:18]   --->   Operation 74 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j_mid2, 1" [matrix_mult.cpp:12]   --->   Operation 75 'add' 'j_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "br label %1" [matrix_mult.cpp:12]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prod]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11         (specbitsmap      ) [ 00000000000]
StgValue_12         (specbitsmap      ) [ 00000000000]
StgValue_13         (specbitsmap      ) [ 00000000000]
StgValue_14         (spectopmodule    ) [ 00000000000]
StgValue_15         (br               ) [ 01111111111]
indvar_flatten      (phi              ) [ 00100000000]
i                   (phi              ) [ 00100000000]
j                   (phi              ) [ 00100000000]
exitcond_flatten    (icmp             ) [ 00111111111]
empty               (speclooptripcount) [ 00000000000]
indvar_flatten_next (add              ) [ 01111111111]
StgValue_22         (br               ) [ 00000000000]
i_1                 (add              ) [ 00000000000]
exitcond1           (icmp             ) [ 00000000000]
j_mid2              (select           ) [ 00011111111]
tmp_mid2_v          (select           ) [ 01111111111]
StgValue_27         (ret              ) [ 00000000000]
tmp_mid2_cast       (zext             ) [ 00000000000]
tmp                 (bitconcatenate   ) [ 00000000000]
p_shl_cast          (zext             ) [ 00000000000]
tmp_1               (add              ) [ 00001111110]
StgValue_32         (specloopname     ) [ 00000000000]
StgValue_33         (specloopname     ) [ 00000000000]
tmp_3               (specregionbegin  ) [ 00000111111]
tmp_2_cast          (zext             ) [ 00000111110]
tmp_s               (add              ) [ 00000000000]
tmp_10_cast         (zext             ) [ 00000000000]
prod_addr           (getelementptr    ) [ 00000111110]
StgValue_39         (store            ) [ 00000000000]
StgValue_40         (br               ) [ 00111111111]
k                   (phi              ) [ 00000100000]
exitcond            (icmp             ) [ 00111111111]
empty_2             (speclooptripcount) [ 00000000000]
k_1                 (add              ) [ 00111111111]
StgValue_45         (br               ) [ 00000000000]
tmp_4_cast          (zext             ) [ 00000000000]
tmp_2               (add              ) [ 00000010000]
tmp_4               (bitconcatenate   ) [ 00000000000]
p_shl1_cast         (zext             ) [ 00000000000]
tmp_10              (add              ) [ 00000000000]
tmp_11              (add              ) [ 00000010000]
tmp_11_cast         (zext             ) [ 00000000000]
a_addr              (getelementptr    ) [ 00000101000]
tmp_14_cast         (zext             ) [ 00000000000]
b_addr              (getelementptr    ) [ 00000101000]
a_load              (load             ) [ 00000000000]
tmp_5               (sext             ) [ 00000110110]
b_load              (load             ) [ 00000000000]
tmp_6               (sext             ) [ 00000110110]
StgValue_65         (specloopname     ) [ 00000000000]
tmp_9               (specregionbegin  ) [ 00000000000]
StgValue_67         (specpipeline     ) [ 00000000000]
tmp_7               (mul              ) [ 00000000000]
prod_load           (load             ) [ 00000000000]
tmp_8               (add              ) [ 00000000000]
StgValue_71         (store            ) [ 00000000000]
empty_3             (specregionend    ) [ 00000000000]
StgValue_73         (br               ) [ 00111111111]
empty_4             (specregionend    ) [ 00000000000]
j_1                 (add              ) [ 01111111111]
StgValue_76         (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="prod">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prod"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_mult_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="prod_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="6" slack="0"/>
<pin id="64" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="5" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_39/4 prod_load/8 StgValue_71/9 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/6 "/>
</bind>
</comp>

<comp id="81" class="1004" name="b_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="6" slack="0"/>
<pin id="85" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/6 "/>
</bind>
</comp>

<comp id="100" class="1005" name="indvar_flatten_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="1"/>
<pin id="102" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="1"/>
<pin id="113" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="3" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="k_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="1"/>
<pin id="135" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="k_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exitcond_flatten_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten_next_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="exitcond1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j_mid2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_mid2_v_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_mid2_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="1"/>
<pin id="186" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="1"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_shl_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="5" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_2_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="2"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_s_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="1"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_10_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="exitcond_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="k_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_4_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="2"/>
<pin id="235" dir="0" index="1" bw="3" slack="0"/>
<pin id="236" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_shl1_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_10_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_11_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="6" slack="0"/>
<pin id="258" dir="0" index="1" bw="3" slack="1"/>
<pin id="259" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_11_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_14_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_6_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="j_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="4"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="282" class="1007" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="16" slack="0"/>
<pin id="286" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/7 tmp_8/9 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten_next_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="299" class="1005" name="j_mid2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="2"/>
<pin id="301" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_mid2_v_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="1"/>
<pin id="314" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tmp_2_cast_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="1"/>
<pin id="320" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="323" class="1005" name="prod_addr_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="4"/>
<pin id="325" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="328" class="1005" name="exitcond_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="332" class="1005" name="k_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="1"/>
<pin id="339" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_11_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="1"/>
<pin id="344" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="347" class="1005" name="a_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="1"/>
<pin id="349" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="b_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_5_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="16" slack="1"/>
<pin id="359" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_6_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="367" class="1005" name="j_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="40" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="74" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="81" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="104" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="104" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="115" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="126" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="126" pin="4"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="162" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="156" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="115" pin="4"/><net_sink comp="176" pin=2"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="197"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="184" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="211"><net_src comp="204" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="221"><net_src comp="137" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="137" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="137" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="137" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="249"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="229" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="272"><net_src comp="88" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="94" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="273" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="269" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="67" pin="3"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="282" pin="3"/><net_sink comp="67" pin=1"/></net>

<net id="297"><net_src comp="150" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="302"><net_src comp="168" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="308"><net_src comp="176" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="315"><net_src comp="198" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="321"><net_src comp="204" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="326"><net_src comp="60" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="331"><net_src comp="217" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="223" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="340"><net_src comp="233" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="345"><net_src comp="256" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="350"><net_src comp="74" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="355"><net_src comp="81" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="360"><net_src comp="269" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="365"><net_src comp="273" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="370"><net_src comp="277" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prod | {4 9 }
 - Input state : 
	Port: matrix_mult : a | {6 7 }
	Port: matrix_mult : b | {6 7 }
	Port: matrix_mult : prod | {8 9 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_22 : 2
		i_1 : 1
		exitcond1 : 1
		j_mid2 : 2
		tmp_mid2_v : 2
	State 3
		p_shl_cast : 1
		tmp_1 : 2
	State 4
		tmp_s : 1
		tmp_10_cast : 2
		prod_addr : 3
		StgValue_39 : 4
	State 5
		exitcond : 1
		k_1 : 1
		StgValue_45 : 2
		tmp_4_cast : 1
		tmp_2 : 2
		tmp_4 : 1
		p_shl1_cast : 2
		tmp_10 : 3
		tmp_11 : 4
	State 6
		a_addr : 1
		b_addr : 1
		a_load : 2
		b_load : 2
	State 7
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 2
	State 8
	State 9
		tmp_8 : 1
		StgValue_71 : 2
		empty_3 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_150 |    0    |    0    |    15   |
|          |         i_1_fu_156         |    0    |    0    |    12   |
|          |        tmp_1_fu_198        |    0    |    0    |    15   |
|          |        tmp_s_fu_207        |    0    |    0    |    15   |
|    add   |         k_1_fu_223         |    0    |    0    |    12   |
|          |        tmp_2_fu_233        |    0    |    0    |    15   |
|          |        tmp_10_fu_250       |    0    |    0    |    8    |
|          |        tmp_11_fu_256       |    0    |    0    |    8    |
|          |         j_1_fu_277         |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_144  |    0    |    0    |    11   |
|   icmp   |      exitcond1_fu_162      |    0    |    0    |    9    |
|          |       exitcond_fu_217      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_168       |    0    |    0    |    3    |
|          |      tmp_mid2_v_fu_176     |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_282         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_mid2_cast_fu_184    |    0    |    0    |    0    |
|          |      p_shl_cast_fu_194     |    0    |    0    |    0    |
|          |      tmp_2_cast_fu_204     |    0    |    0    |    0    |
|   zext   |     tmp_10_cast_fu_212     |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_229     |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_246     |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_261     |    0    |    0    |    0    |
|          |     tmp_14_cast_fu_265     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_187         |    0    |    0    |    0    |
|          |        tmp_4_fu_238        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |        tmp_5_fu_269        |    0    |    0    |    0    |
|          |        tmp_6_fu_273        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   147   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       a_addr_reg_347      |    5   |
|       b_addr_reg_352      |    5   |
|      exitcond_reg_328     |    1   |
|         i_reg_111         |    3   |
|indvar_flatten_next_reg_294|    5   |
|   indvar_flatten_reg_100  |    5   |
|        j_1_reg_367        |    3   |
|       j_mid2_reg_299      |    3   |
|         j_reg_122         |    3   |
|        k_1_reg_332        |    3   |
|         k_reg_133         |    3   |
|     prod_addr_reg_323     |    5   |
|       tmp_11_reg_342      |    6   |
|       tmp_1_reg_312       |    6   |
|     tmp_2_cast_reg_318    |    6   |
|       tmp_2_reg_337       |    6   |
|       tmp_5_reg_357       |   16   |
|       tmp_6_reg_362       |   16   |
|     tmp_mid2_v_reg_305    |    3   |
+---------------------------+--------+
|           Total           |   103  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_67 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_88 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_94 |  p0  |   2  |   5  |   10   ||    9    |
|    grp_fu_282    |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_282    |  p1  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   94   ||  10.614 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   103  |   201  |
+-----------+--------+--------+--------+--------+
