// Seed: 3900771235
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1'd0;
  id_7(
      .id_0(1'b0)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wire id_3
);
  assign id_3 = id_1;
  wire id_5;
  assign id_3 = id_2;
  always disable id_6;
  module_0(
      id_5, id_6, id_6, id_6, id_6, id_6
  );
endmodule
