

================================================================
== Vivado HLS Report for 'kernel2'
================================================================
* Date:           Fri May  7 23:15:33 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel2
* Solution:       original
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.365 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5106|     5106| 51.060 us | 51.060 us |  5106|  5106|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     5105|     5105|         5|          -|          -|  1021|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     145|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      77|    -|
|Register         |        -|      -|     145|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     145|     222|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln7_fu_122_p2    |     *    |      3|  0|  21|          32|          32|
    |add_ln7_1_fu_100_p2  |     +    |      0|  0|  18|          11|           3|
    |add_ln7_2_fu_111_p2  |     +    |      0|  0|  18|          11|           3|
    |add_ln7_3_fu_126_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln7_fu_89_p2     |     +    |      0|  0|  18|          11|           2|
    |i_fu_136_p2          |     +    |      0|  0|  18|          11|           1|
    |icmp_ln6_fu_83_p2    |   icmp   |      0|  0|  13|          11|          12|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 145|         119|          85|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |array_r_address0  |  15|          3|   10|         30|
    |array_r_address1  |  15|          3|   10|         30|
    |i_0_reg_71        |   9|          2|   11|         22|
    +------------------+----+-----------+-----+-----------+
    |Total             |  77|         15|   32|         89|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln7_3_reg_175     |  32|   0|   32|          0|
    |ap_CS_fsm             |   6|   0|    6|          0|
    |array_load_1_reg_165  |  32|   0|   32|          0|
    |array_load_2_reg_170  |  32|   0|   32|          0|
    |array_load_reg_150    |  32|   0|   32|          0|
    |i_0_reg_71            |  11|   0|   11|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 145|   0|  145|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    kernel2   | return value |
|array_r_address0  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_q0        |  in |   32|  ap_memory |    array_r   |     array    |
|array_r_address1  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_we1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_d1        | out |   32|  ap_memory |    array_r   |     array    |
|array_r_q1        |  in |   32|  ap_memory |    array_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %array_r) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel2_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.06ns)   --->   "br label %1" [kernel2.cpp:6]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 4.09>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 3, %0 ], [ %i, %2 ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.32ns)   --->   "%icmp_ln6 = icmp eq i11 %i_0, -1024" [kernel2.cpp:6]   --->   Operation 11 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1021, i64 1021, i64 1021) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %3, label %2" [kernel2.cpp:6]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%add_ln7 = add i11 %i_0, -1" [kernel2.cpp:7]   --->   Operation 14 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i11 %add_ln7 to i64" [kernel2.cpp:7]   --->   Operation 15 'zext' 'zext_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln7" [kernel2.cpp:7]   --->   Operation 16 'getelementptr' 'array_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (2.66ns)   --->   "%array_load = load i32* %array_addr, align 4" [kernel2.cpp:7]   --->   Operation 17 'load' 'array_load' <Predicate = (!icmp_ln6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [kernel2.cpp:8]   --->   Operation 18 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.09>
ST_3 : Operation 19 [1/2] (2.66ns)   --->   "%array_load = load i32* %array_addr, align 4" [kernel2.cpp:7]   --->   Operation 19 'load' 'array_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 20 [1/1] (1.42ns)   --->   "%add_ln7_1 = add i11 %i_0, -2" [kernel2.cpp:7]   --->   Operation 20 'add' 'add_ln7_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i11 %add_ln7_1 to i64" [kernel2.cpp:7]   --->   Operation 21 'zext' 'zext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln7_1" [kernel2.cpp:7]   --->   Operation 22 'getelementptr' 'array_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.66ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 23 'load' 'array_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 24 [1/1] (1.42ns)   --->   "%add_ln7_2 = add i11 %i_0, -3" [kernel2.cpp:7]   --->   Operation 24 'add' 'add_ln7_2' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i11 %add_ln7_2 to i64" [kernel2.cpp:7]   --->   Operation 25 'zext' 'zext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%array_addr_2 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln7_2" [kernel2.cpp:7]   --->   Operation 26 'getelementptr' 'array_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (2.66ns)   --->   "%array_load_2 = load i32* %array_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 27 'load' 'array_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 28 [1/2] (2.66ns)   --->   "%array_load_1 = load i32* %array_addr_1, align 4" [kernel2.cpp:7]   --->   Operation 28 'load' 'array_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 29 [1/2] (2.66ns)   --->   "%array_load_2 = load i32* %array_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 29 'load' 'array_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 8.36>
ST_5 : Operation 30 [1/1] (6.58ns)   --->   "%mul_ln7 = mul nsw i32 %array_load_1, %array_load_2" [kernel2.cpp:7]   --->   Operation 30 'mul' 'mul_ln7' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln7_3 = add nsw i32 %array_load, %mul_ln7" [kernel2.cpp:7]   --->   Operation 31 'add' 'add_ln7_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel2.cpp:7]   --->   Operation 32 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln7_3 = zext i11 %i_0 to i64" [kernel2.cpp:7]   --->   Operation 33 'zext' 'zext_ln7_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%array_addr_3 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln7_3" [kernel2.cpp:7]   --->   Operation 34 'getelementptr' 'array_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (2.66ns)   --->   "store i32 %add_ln7_3, i32* %array_addr_3, align 4" [kernel2.cpp:7]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 36 [1/1] (1.42ns)   --->   "%i = add i11 %i_0, 1" [kernel2.cpp:6]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [kernel2.cpp:6]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
br_ln6            (br               ) [ 0111111]
i_0               (phi              ) [ 0011111]
icmp_ln6          (icmp             ) [ 0011111]
empty             (speclooptripcount) [ 0000000]
br_ln6            (br               ) [ 0000000]
add_ln7           (add              ) [ 0000000]
zext_ln7          (zext             ) [ 0000000]
array_addr        (getelementptr    ) [ 0001000]
ret_ln8           (ret              ) [ 0000000]
array_load        (load             ) [ 0000110]
add_ln7_1         (add              ) [ 0000000]
zext_ln7_1        (zext             ) [ 0000000]
array_addr_1      (getelementptr    ) [ 0000100]
add_ln7_2         (add              ) [ 0000000]
zext_ln7_2        (zext             ) [ 0000000]
array_addr_2      (getelementptr    ) [ 0000100]
array_load_1      (load             ) [ 0000010]
array_load_2      (load             ) [ 0000010]
mul_ln7           (mul              ) [ 0000000]
add_ln7_3         (add              ) [ 0000001]
specloopname_ln7  (specloopname     ) [ 0000000]
zext_ln7_3        (zext             ) [ 0000000]
array_addr_3      (getelementptr    ) [ 0000000]
store_ln7         (store            ) [ 0000000]
i                 (add              ) [ 0111111]
br_ln6            (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="array_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="11" slack="0"/>
<pin id="34" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="10" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="40" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="10" slack="1"/>
<pin id="59" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="32" slack="1"/>
<pin id="61" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="array_load/2 array_load_1/3 array_load_2/3 store_ln7/6 "/>
</bind>
</comp>

<comp id="43" class="1004" name="array_addr_1_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="32" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="11" slack="0"/>
<pin id="47" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="array_addr_2_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="11" slack="0"/>
<pin id="55" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_2/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="array_addr_3_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="11" slack="0"/>
<pin id="67" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_3/6 "/>
</bind>
</comp>

<comp id="71" class="1005" name="i_0_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="1"/>
<pin id="73" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="75" class="1004" name="i_0_phi_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="1"/>
<pin id="77" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="11" slack="1"/>
<pin id="79" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln6_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="0"/>
<pin id="85" dir="0" index="1" bw="11" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="add_ln7_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln7_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln7_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="1"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln7_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln7_2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="1"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_2/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln7_2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_2/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mul_ln7_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln7/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln7_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_3/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln7_3_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="11" slack="4"/>
<pin id="133" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_3/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="11" slack="4"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="145" class="1005" name="array_addr_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="1"/>
<pin id="147" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="150" class="1005" name="array_load_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="array_load "/>
</bind>
</comp>

<comp id="155" class="1005" name="array_addr_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="10" slack="1"/>
<pin id="157" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="array_addr_2_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="1"/>
<pin id="162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="array_load_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="array_load_2_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load_2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="add_ln7_3_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln7_3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="1"/>
<pin id="182" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="18" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="18" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="50"><net_src comp="43" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="18" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="62"><net_src comp="51" pin="3"/><net_sink comp="37" pin=2"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="63" pin="3"/><net_sink comp="37" pin=2"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="82"><net_src comp="75" pin="4"/><net_sink comp="71" pin=0"/></net>

<net id="87"><net_src comp="75" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="75" pin="4"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="89" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="104"><net_src comp="71" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="115"><net_src comp="71" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="130"><net_src comp="122" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="71" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="140"><net_src comp="71" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="30" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="153"><net_src comp="37" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="158"><net_src comp="43" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="163"><net_src comp="51" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="168"><net_src comp="37" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="173"><net_src comp="37" pin="7"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="178"><net_src comp="126" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="37" pin=4"/></net>

<net id="183"><net_src comp="136" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="75" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {6 }
 - Input state : 
	Port: kernel2 : array_r | {2 3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		br_ln6 : 2
		add_ln7 : 1
		zext_ln7 : 2
		array_addr : 3
		array_load : 4
	State 3
		zext_ln7_1 : 1
		array_addr_1 : 2
		array_load_1 : 3
		zext_ln7_2 : 1
		array_addr_2 : 2
		array_load_2 : 3
	State 4
	State 5
		add_ln7_3 : 1
	State 6
		array_addr_3 : 1
		store_ln7 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |   add_ln7_fu_89   |    0    |    0    |    18   |
|          |  add_ln7_1_fu_100 |    0    |    0    |    18   |
|    add   |  add_ln7_2_fu_111 |    0    |    0    |    18   |
|          |  add_ln7_3_fu_126 |    0    |    0    |    39   |
|          |      i_fu_136     |    0    |    0    |    18   |
|----------|-------------------|---------|---------|---------|
|    mul   |   mul_ln7_fu_122  |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|   icmp   |   icmp_ln6_fu_83  |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|          |   zext_ln7_fu_95  |    0    |    0    |    0    |
|   zext   | zext_ln7_1_fu_106 |    0    |    0    |    0    |
|          | zext_ln7_2_fu_117 |    0    |    0    |    0    |
|          | zext_ln7_3_fu_131 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    3    |    0    |   145   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln7_3_reg_175 |   32   |
|array_addr_1_reg_155|   10   |
|array_addr_2_reg_160|   10   |
| array_addr_reg_145 |   10   |
|array_load_1_reg_165|   32   |
|array_load_2_reg_170|   32   |
| array_load_reg_150 |   32   |
|     i_0_reg_71     |   11   |
|      i_reg_180     |   11   |
+--------------------+--------+
|        Total       |   180  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_37 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_37 |  p2  |   3  |   0  |    0   ||    15   |
|    i_0_reg_71    |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   62   ||  3.3885 ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   145  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |   180  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   180  |   190  |
+-----------+--------+--------+--------+--------+
