#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Mar 23 10:33:42 2023
# Process ID: 13920
# Current directory: D:/Documents/Digital_Logic_Experiments/lab06
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3616 D:\Documents\Digital_Logic_Experiments\lab06\lab06.xpr
# Log file: D:/Documents/Digital_Logic_Experiments/lab06/vivado.log
# Journal file: D:/Documents/Digital_Logic_Experiments/lab06\vivado.jou
# Running On: DESKTOP-RSF5MMH, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 4, Host memory: 16970 MB
#-----------------------------------------------------------
start_gui
open_project D:/Documents/Digital_Logic_Experiments/lab06/lab06.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Software/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/Documents/Digital_Logic_Experiments/lab05' since last save.
WARNING: [Project 1-312] File not found as 'D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/lab05.v'; using path 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v' instead.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/counter.v', nor could it be found using path 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/counter.v'.
WARNING: [Project 1-312] File not found as 'D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sim_1/new/lab05_test.v'; using path 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sim_1/new/lab05_test.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/utils_1/imports/synth_1/lab05.dcp'; using path 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/utils_1/imports/synth_1/lab05.dcp' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/lab05.v'; using path 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/utils_1/imports/synth_1/lab05.dcp'; using path 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/utils_1/imports/synth_1/lab05.dcp' instead.
WARNING: [Project 1-312] File not found as 'D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/utils_1/imports/synth_1/lab05.dcp'; using path 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/utils_1/imports/synth_1/lab05.dcp' instead.
WARNING: [Project 1-312] File not found as 'D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/lab05.v'; using path 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v' instead.
WARNING: [Project 1-312] File not found as 'D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/utils_1/imports/synth_1/lab05.dcp'; using path 'D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/utils_1/imports/synth_1/lab05.dcp' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 1614.957 ; gain = 0.000
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/sources_1/new/lab05.v]
update_compile_order -fileset sources_1
add_files -norecurse D:/Documents/Digital_Logic_Experiments/lab06/lab06.srcs/sources_1/new/lab06.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/utils_1/imports/synth_1/lab05.dcp with file D:/Documents/Digital_Logic_Experiments/lab06/lab06.runs/synth_1/Lab05.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 23 11:02:28 2023] Launched synth_1...
Run output will be captured here: D:/Documents/Digital_Logic_Experiments/lab06/lab06.runs/synth_1/runme.log
[Thu Mar 23 11:02:29 2023] Launched impl_1...
Run output will be captured here: D:/Documents/Digital_Logic_Experiments/lab06/lab06.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/utils_1/imports/synth_1/lab05.dcp with file D:/Documents/Digital_Logic_Experiments/lab06/lab06.runs/synth_1/Lab06.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 23 11:14:02 2023] Launched synth_1...
Run output will be captured here: D:/Documents/Digital_Logic_Experiments/lab06/lab06.runs/synth_1/runme.log
[Thu Mar 23 11:14:02 2023] Launched impl_1...
Run output will be captured here: D:/Documents/Digital_Logic_Experiments/lab06/lab06.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Documents/Digital_Logic_Experiments/lab05/lab05.srcs/utils_1/imports/synth_1/lab05.dcp with file D:/Documents/Digital_Logic_Experiments/lab06/lab06.runs/synth_1/Lab06.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 23 11:22:41 2023] Launched synth_1...
Run output will be captured here: D:/Documents/Digital_Logic_Experiments/lab06/lab06.runs/synth_1/runme.log
[Thu Mar 23 11:22:41 2023] Launched impl_1...
Run output will be captured here: D:/Documents/Digital_Logic_Experiments/lab06/lab06.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 11:28:01 2023...
