{
	"author": ["Chih-Tsun Huang", "Cheng-Wen Wu"],
	"booktitle": "ED&TC",
	"crossref": "conf/date/1997",
	"dblpkey": "conf/date/HuangW97",
	"doi": "10.1109/EDTC.1997.582380",
	"ee": "http://dx.doi.org/10.1109/EDTC.1997.582380",
	"pages": "342-346",
	"publisher": "IEEE",
	"stemmed": ["high", "speed", "c", "testabl", "systol", "array", "design", "for", "galoi", "field", "invers"],
	"tag": ["array", "design", "performance"],
	"title": "High-speed C-testable systolic array design for Galois-field inversion",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 1997
}