#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Sep 21 00:33:35 2023
# Process ID: 12116
# Log file: E:/Xilinx/projects/seven_segment/planAhead_run_3/planAhead.log
# Journal file: E:/Xilinx/projects/seven_segment/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/Xilinx/projects/seven_segment/pa.fromHdl.tcl
# create_project -name seven_segment -dir "E:/Xilinx/projects/seven_segment/planAhead_run_3" -part xc3s200ft256-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'E:/Xilinx/projects/seven_segment/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../struct/tristate_buffer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../struct/register.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../struct/multiplexer_2to4.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../struct/multiplexer_1to2.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../struct/adder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../struct/data_path.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../struct/control_unit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {multiplexer_2to4_new.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {decoder_2by4.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter_2bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter_16.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../mux/seven_segment_display.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../struct/even_odd_counter.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter_datapath.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200ft256-4
Using Verific elaboration
Parsing VHDL file "E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "E:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "E:/Xilinx/projects/struct/tristate_buffer.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/struct/register.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/struct/multiplexer_2to4.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/struct/multiplexer_1to2.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/struct/adder.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/struct/data_path.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/struct/control_unit.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/seven_segment/multiplexer_2to4_new.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/seven_segment/decoder_2by4.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/seven_segment/counter_2bit.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/seven_segment/counter_16.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/mux/seven_segment_display.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/struct/even_odd_counter.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/seven_segment/counter_datapath.vhd" into library work
Parsing VHDL file "E:/Xilinx/projects/seven_segment/top.vhd" into library work
INFO: [Designutils 20-910] Reading macro library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn
Parsing EDIF File [E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Finished Parsing EDIF File [E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/hd_int_macros.edn]
Loading clock regions from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ClockBuffers.xml
Loading package from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/Package.xml
Loading io standards from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/xc3s200/ft256/SSORules.xml
Loading list of drcs for the architecture : E:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3/drc.xml
INFO: [Timing 38-77] Reading timing library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
INFO: [Timing 38-34] Done reading timing library E:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3/spartan3/spartan3-4.lib.
Parsing UCF File [E:/Xilinx/projects/seven_segment/top.ucf]
Finished Parsing UCF File [E:/Xilinx/projects/seven_segment/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b0955437
open_rtl_design: Time (s): elapsed = 00:00:16 . Memory (MB): peak = 573.074 ; gain = 83.660
update_compile_order -fileset sim_1
set_property iostandard LVCMOS25 [get_ports [list {input[7]} {input[6]} {input[5]} {input[4]} {input[3]} {input[2]} {input[1]} {input[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {input[7]} {input[6]} {input[5]} {input[4]} {input[3]} {input[2]} {input[1]} {input[0]}]]
set_property iostandard LVCMOS25 [get_ports [list a]]
set_property iostandard LVCMOS33 [get_ports [list a]]
set_property iostandard LVCMOS33 [get_ports [list an0]]
set_property iostandard LVCMOS33 [get_ports [list an1]]
set_property iostandard LVCMOS33 [get_ports [list an2]]
set_property iostandard LVCMOS33 [get_ports [list b]]
set_property iostandard LVCMOS33 [get_ports [list an3]]
set_property iostandard LVCMOS33 [get_ports [list c]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list clr]]
set_property iostandard LVCMOS33 [get_ports [list d]]
set_property iostandard LVCMOS33 [get_ports [list e]]
set_property iostandard LVCMOS33 [get_ports [list f]]
set_property iostandard LVCMOS33 [get_ports [list g]]
set_property iostandard LVCMOS33 [get_ports [list h]]
startgroup
set_property package_pin E14 [get_ports a]
endgroup
startgroup
set_property package_pin G13 [get_ports an0]
endgroup
startgroup
set_property package_pin N15 [get_ports an1]
endgroup
startgroup
set_property package_pin P15 [get_ports an2]
endgroup
startgroup
set_property package_pin D14 [get_ports an0]
endgroup
startgroup
set_property package_pin G14 [get_ports an1]
endgroup
startgroup
set_property package_pin F14 [get_ports an2]
endgroup
startgroup
set_property package_pin E13 [get_ports an3]
endgroup
startgroup
set_property package_pin G13 [get_ports b]
endgroup
startgroup
set_property package_pin N15 [get_ports b]
endgroup
startgroup
set_property package_pin G13 [get_ports b]
endgroup
startgroup
set_property package_pin N15 [get_ports c]
endgroup
startgroup
set_property package_pin T9 [get_ports clk]
endgroup
startgroup
set_property package_pin L14 [get_ports clr]
endgroup
startgroup
set_property package_pin P15 [get_ports d]
endgroup
startgroup
set_property package_pin R16 [get_ports d]
endgroup
startgroup
set_property package_pin P15 [get_ports d]
endgroup
startgroup
set_property package_pin R16 [get_ports e]
endgroup
startgroup
set_property package_pin F13 [get_ports f]
endgroup
startgroup
set_property package_pin N16 [get_ports g]
endgroup
startgroup
set_property package_pin P16 [get_ports h]
endgroup
startgroup
set_property package_pin K13 [get_ports {input[7]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {input[6]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {input[5]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {input[4]}]
endgroup
startgroup
set_property package_pin H13 [get_ports {input[3]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {input[2]}]
endgroup
startgroup
set_property package_pin G12 [get_ports {input[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {input[0]}]
endgroup
startgroup
set_property package_pin E14 [get_ports a]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See E:/Xilinx/projects/seven_segment\planAhead_pid12116.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Sep 21 00:42:48 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
