$date
	Fri Jul 07 22:29:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module single_port_ram_tb $end
$var wire 16 ! data [15:0] $end
$var parameter 32 " ADDR_WIDTH $end
$var parameter 32 # DATA_WIDTH $end
$var parameter 32 $ DEPTH $end
$var reg 4 % addr [3:0] $end
$var reg 1 & clk $end
$var reg 1 ' cs $end
$var reg 1 ( oe $end
$var reg 16 ) tb_data [15:0] $end
$var reg 1 * we $end
$scope module u0 $end
$var wire 4 + addr [3:0] $end
$var wire 1 & clk $end
$var wire 1 ' cs $end
$var wire 16 , data [15:0] $end
$var wire 1 ( oe $end
$var wire 1 * we $end
$var parameter 32 - ADDR_WIDTH $end
$var parameter 32 . DATA_WIDTH $end
$var parameter 32 / DEPTH $end
$var reg 16 0 temp_data [15:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 1 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 2 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 /
b10000 .
b100 -
b10000 $
b10000 #
b100 "
$end
#0
$dumpvars
bx 2
bx 1
bx 0
b0 ,
b0 +
0*
b0 )
0(
0'
0&
b0 %
b0 !
$end
#10
1&
#20
0&
#30
b0 1
1&
#40
0&
#50
b11010100100100 !
b11010100100100 ,
b11010100100100 )
1'
1*
b1 1
1&
#60
0&
#70
b101111010000001 !
b101111010000001 ,
b101111010000001 )
b1 %
b1 +
b10 1
1&
#80
0&
#90
b1101011000001001 !
b1101011000001001 ,
b1101011000001001 )
b10 %
b10 +
b11 1
1&
#100
0&
#110
b101011001100011 !
b101011001100011 ,
b101011001100011 )
b11 %
b11 +
b100 1
1&
#120
0&
#130
b111101100001101 !
b111101100001101 ,
b111101100001101 )
b100 %
b100 +
b101 1
1&
#140
0&
#150
b1001100110001101 !
b1001100110001101 ,
b1001100110001101 )
b101 %
b101 +
b110 1
1&
#160
0&
#170
b1000010001100101 !
b1000010001100101 ,
b1000010001100101 )
b110 %
b110 +
b111 1
1&
#180
0&
#190
b101001000010010 !
b101001000010010 ,
b101001000010010 )
b111 %
b111 +
b1000 1
1&
#200
0&
#210
b1110001100000001 !
b1110001100000001 ,
b1110001100000001 )
b1000 %
b1000 +
b1001 1
1&
#220
0&
#230
b1100110100001101 !
b1100110100001101 ,
b1100110100001101 )
b1001 %
b1001 +
b1010 1
1&
#240
0&
#250
b1111000101110110 !
b1111000101110110 ,
b1111000101110110 )
b1010 %
b1010 +
b1011 1
1&
#260
0&
#270
b1100110100111101 !
b1100110100111101 ,
b1100110100111101 )
b1011 %
b1011 +
b1100 1
1&
#280
0&
#290
b101011111101101 !
b101011111101101 ,
b101011111101101 )
b1100 %
b1100 +
b1101 1
1&
#300
0&
#310
b1111011110001100 !
b1111011110001100 ,
b1111011110001100 )
b1101 %
b1101 +
b1110 1
1&
#320
0&
#330
b1110100111111001 !
b1110100111111001 ,
b1110100111111001 )
b1110 %
b1110 +
b1111 1
1&
#340
0&
#350
b10010011000110 !
b10010011000110 ,
b10010011000110 )
b1111 %
b1111 +
b0 2
b10000 1
1&
#360
0&
#370
bx !
bx ,
1(
0*
b0 %
b0 +
b1 2
1&
#380
0&
#390
b11010100100100 !
b11010100100100 ,
b1 %
b1 +
b11010100100100 0
b10 2
1&
#400
0&
#410
b101111010000001 !
b101111010000001 ,
b101111010000001 0
b10 %
b10 +
b11 2
1&
#420
0&
#430
b1101011000001001 !
b1101011000001001 ,
b11 %
b11 +
b1101011000001001 0
b100 2
1&
#440
0&
#450
b101011001100011 !
b101011001100011 ,
b101011001100011 0
b100 %
b100 +
b101 2
1&
#460
0&
#470
b111101100001101 !
b111101100001101 ,
b101 %
b101 +
b111101100001101 0
b110 2
1&
#480
0&
#490
b1001100110001101 !
b1001100110001101 ,
b1001100110001101 0
b110 %
b110 +
b111 2
1&
#500
0&
#510
b1000010001100101 !
b1000010001100101 ,
b111 %
b111 +
b1000010001100101 0
b1000 2
1&
#520
0&
#530
b101001000010010 !
b101001000010010 ,
b101001000010010 0
b1000 %
b1000 +
b1001 2
1&
#540
0&
#550
b1110001100000001 !
b1110001100000001 ,
b1001 %
b1001 +
b1110001100000001 0
b1010 2
1&
#560
0&
#570
b1100110100001101 !
b1100110100001101 ,
b1100110100001101 0
b1010 %
b1010 +
b1011 2
1&
#580
0&
#590
b1111000101110110 !
b1111000101110110 ,
b1011 %
b1011 +
b1111000101110110 0
b1100 2
1&
#600
0&
#610
b1100110100111101 !
b1100110100111101 ,
b1100110100111101 0
b1100 %
b1100 +
b1101 2
1&
#620
0&
#630
b101011111101101 !
b101011111101101 ,
b1101 %
b1101 +
b101011111101101 0
b1110 2
1&
#640
0&
#650
b1111011110001100 !
b1111011110001100 ,
b1111011110001100 0
b1110 %
b1110 +
b1111 2
1&
#660
0&
#670
b1110100111111001 !
b1110100111111001 ,
b1111 %
b1111 +
b1110100111111001 0
b10000 2
1&
#680
0&
#690
b10010011000110 !
b10010011000110 ,
b10010011000110 0
1&
