 
****************************************
Report : area
Design : flatten_benes_simple_seq
Version: J-2014.09-SP3
Date   : Sat Jun 19 15:29:37 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140tt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/custom_utils_ck/tsmc_ip/tcbn28hpcplusbwp30p140/nldm/tcbn28hpcplusbwp30p140tt0p8v25c.db)

Number of ports:                        26499
Number of nets:                        280655
Number of cells:                        79052
Number of combinational cells:          12620
Number of sequential cells:             64512
Number of macros/black boxes:               0
Number of buf/inv:                      12620
Number of references:                    1930

Combinational area:             407208.560962
Buf/Inv area:                   110481.589287
Noncombinational area:          813215.962654
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               1220424.523616
Total area:                 undefined
1
