{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572821537845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572821537849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 16:52:17 2019 " "Processing started: Sun Nov  3 16:52:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572821537849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572821537849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eight_bit_wallace_tree -c eight_bit_wallace_tree " "Command: quartus_map --read_settings_files=on --write_settings_files=off eight_bit_wallace_tree -c eight_bit_wallace_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572821537849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572821538101 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572821538101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_2 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_2" {  } { { "eight_bit_wallace_tree_reduc_layer_2.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree_reduc_layer_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572821548965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572821548965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_1 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_1" {  } { { "eight_bit_wallace_tree_reduc_layer_1.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree_reduc_layer_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572821548971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572821548971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_full_adder " "Found entity 1: one_bit_full_adder" {  } { { "one_bit_full_adder.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/one_bit_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572821548977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572821548977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_half_adder " "Found entity 1: one_bit_half_adder" {  } { { "one_bit_half_adder.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/one_bit_half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572821548982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572821548982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree " "Found entity 1: eight_bit_wallace_tree" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572821548987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572821548987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eight_bit_wallace_tree " "Elaborating entity \"eight_bit_wallace_tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572821549029 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S\[12..3\] eight_bit_wallace_tree.v(4) " "Output port \"S\[12..3\]\" at eight_bit_wallace_tree.v(4) has no driver" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1572821549032 "|eight_bit_wallace_tree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_wallace_tree_reduc_layer_1 eight_bit_wallace_tree_reduc_layer_1:L1 " "Elaborating entity \"eight_bit_wallace_tree_reduc_layer_1\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_1:L1\"" {  } { { "eight_bit_wallace_tree.v" "L1" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572821549034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_half_adder eight_bit_wallace_tree_reduc_layer_1:L1\|one_bit_half_adder:HA_w2 " "Elaborating entity \"one_bit_half_adder\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_1:L1\|one_bit_half_adder:HA_w2\"" {  } { { "eight_bit_wallace_tree_reduc_layer_1.v" "HA_w2" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree_reduc_layer_1.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572821549051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_full_adder eight_bit_wallace_tree_reduc_layer_1:L1\|one_bit_full_adder:FA_w4 " "Elaborating entity \"one_bit_full_adder\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_1:L1\|one_bit_full_adder:FA_w4\"" {  } { { "eight_bit_wallace_tree_reduc_layer_1.v" "FA_w4" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree_reduc_layer_1.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572821549054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_bit_wallace_tree_reduc_layer_2 eight_bit_wallace_tree_reduc_layer_2:L2 " "Elaborating entity \"eight_bit_wallace_tree_reduc_layer_2\" for hierarchy \"eight_bit_wallace_tree_reduc_layer_2:L2\"" {  } { { "eight_bit_wallace_tree.v" "L2" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572821549060 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[3\] GND " "Pin \"S\[3\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[4\] GND " "Pin \"S\[4\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[5\] GND " "Pin \"S\[5\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[6\] GND " "Pin \"S\[6\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[7\] GND " "Pin \"S\[7\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[8\] GND " "Pin \"S\[8\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[9\] GND " "Pin \"S\[9\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[10\] GND " "Pin \"S\[10\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[11\] GND " "Pin \"S\[11\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[12\] GND " "Pin \"S\[12\]\" is stuck at GND" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572821549419 "|eight_bit_wallace_tree|S[12]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572821549419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572821549459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572821549871 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572821549871 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572821549956 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572821549956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572821549956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572821549956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1058 " "Peak virtual memory: 1058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572821549982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  3 16:52:29 2019 " "Processing ended: Sun Nov  3 16:52:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572821549982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572821549982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572821549982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572821549982 ""}
