Data TLB contains 2 sets.
Each set contains 1 entries.
Number of bits used for the index is 1.

Number of virtual pages is 64.
Number of physical pages is 4.
Each page contains 256 bytes.
Number of bits used for the page table index is 6.
Number of bits used for the page offset is 8.

D-cache contains 4 sets.
Each set contains 1 entries.
Each line is 16 bytes.
The cache uses a write-allocate and write-back policy.
Number of bits used for the index is 2.
Number of bits used for the offset is 4.

L2-cache contains 16 sets.
Each set contains 4 entries.
Each line is 16 bytes.
The cache uses a write-allocate and write-back policy.
Number of bits used for the index is 4.
Number of bits used for the offset is 4.

The addresses read in are virtual addresses.
TLB is disabled in this configuration.

Virtual  Virt.  Page TLB    TLB TLB  PT   Phys        DC  DC          L2  L2
Address  Page # Off  Tag    Ind Res. Res. Pg # DC Tag Ind Res. L2 Tag Ind Res.
-------- ------ ---- ------ --- ---- ---- ---- ------ --- ---- ------ --- ----
00000c84      c   84                 miss    0      2   0 miss      0   8 miss
00000c1c      c   1c                 hit     0      0   1 miss      0   1 miss
0000014c      1   4c                 miss    1      5   0 miss      1   4 miss
00000c84      c   84                 hit     0      2   0 miss      0   8 hit 
00000400      4    0                 miss    2      8   0 miss      2   0 miss
00000148      1   48                 hit     1      5   0 miss      1   4 hit 
00000144      1   44                 hit     1      5   0 hit  
00000c80      c   80                 hit     0      2   0 miss      0   8 hit 
00000008      0    8                 miss    3      c   0 miss      3   0 miss
