m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 8/Zadanie 4/multiplier_N_bits_with_reg_decoders/simulation/qsim
vmultiplier_N_bits_with_reg_decoders
Z1 !s110 1714155190
!i10b 1
!s100 8TT3>dUB_XHfc6RhlmIBj3
IgJkbBC]kQ<IX`M<RY?49^3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1714155190
8multiplier_N_bits_with_reg_decoders.vo
Fmultiplier_N_bits_with_reg_decoders.vo
L0 31
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1714155190.000000
!s107 multiplier_N_bits_with_reg_decoders.vo|
!s90 -work|work|multiplier_N_bits_with_reg_decoders.vo|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
nmultiplier_@n_bits_with_reg_decoders
vmultiplier_N_bits_with_reg_decoders_vlg_vec_tst
R1
!i10b 1
!s100 zzQY0kKBLhF>67g6BjNi53
IPgLJ5ij6Qc`0eoUDMd]C`1
R2
R0
w1714155188
8Waveform.vwf.vt
FWaveform.vwf.vt
L0 29
R3
r1
!s85 0
31
R4
!s107 Waveform.vwf.vt|
!s90 -work|work|Waveform.vwf.vt|
!i113 1
R5
R6
nmultiplier_@n_bits_with_reg_decoders_vlg_vec_tst
