ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 22, 2021 at 17:13:24 CST
ncverilog
	-sv
	tb.sv
	geofence_syn.v
	+ncmaxdelays
	+define+SDF
	+access+r
	-v
	/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
Recompiling... reason: file './tb.sv' is newer than expected.
	expected: Mon Oct 18 14:17:51 2021
	actual:   Fri Oct 22 17:13:21 2021
file: tb.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: geofence_syn.v
	module worklib.acc_DW_mult_uns_4:v
		errors: 0, warnings: 0
	module worklib.acc_DW_mult_uns_5:v
		errors: 0, warnings: 0
	module worklib.acc_DW01_add_3:v
		errors: 0, warnings: 0
	module worklib.acc_DW01_sub_2:v
		errors: 0, warnings: 0
	module worklib.acc:v
		errors: 0, warnings: 0
	module worklib.mul_1_DW_mult_uns_2:v
		errors: 0, warnings: 0
	module worklib.mul_1:v
		errors: 0, warnings: 0
	module worklib.mul_0_DW_mult_uns_2:v
		errors: 0, warnings: 0
	module worklib.mul_0:v
		errors: 0, warnings: 0
	module worklib.geofence_DW_cmp_0:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_0:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_30:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_59:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_60:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_58:v
		errors: 0, warnings: 0
	module worklib.geofence_DW_mult_uns_0:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_31:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_25:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_57:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_24:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_56:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_43:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_42:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_41:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_40:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_39:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_38:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_37:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_36:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_35:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_34:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_33:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_32:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_20:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_52:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_22:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_54:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_19:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_51:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_18:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_50:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_17:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_49:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_15:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_47:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_16:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_48:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_14:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_46:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_13:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_45:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_12:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_44:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_21:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_53:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_inc_23:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_55:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_sub_33:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_61:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_sub_34:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_62:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_sub_35:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_63:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_sub_36:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_64:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_sub_37:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_sub_38:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_65:v
		errors: 0, warnings: 0
	module worklib.geofence_DW01_add_66:v
		errors: 0, warnings: 0
	module worklib.geofence:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
		Caching library 'tsmc13_neg' ....... Done
	Elaborating the design hierarchy:
  acc_DW01_add_3 add_724 ( .A({N25, N26, N27, N28, N29, N30, N31, N32, N33, 
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,773|23): 1 output port was not connected:
ncelab: (./geofence_syn.v,608): CO

  acc_DW01_sub_2 sub_0_root_sub_1_root_add_724_3 ( .A({N25, N26, N27, N28, N29, 
                                               |
ncelab: *W,CUVWSP (./geofence_syn.v,777|47): 1 output port was not connected:
ncelab: (./geofence_syn.v,646): CO

  geofence_DW_cmp_0 gte_667 ( .A({1'b0, fin_of6}), .B(area_of7), .TC(1'b0), 
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5308|26): 1 output port was not connected:
ncelab: (./geofence_syn.v,1460): EQ_NE

  geofence_DW01_add_30 add_617 ( .A(area_of6), .B(acc_out), .CI(1'b0), .SUM({
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,5313|29): 1 output port was not connected:
ncelab: (./geofence_syn.v,1584): CO

  geofence_DW01_add_59 add_0_root_sub_1_root_add_550_2 ( .A({N3204, N3205, 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5317|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,1638): CO

  geofence_DW01_add_60 add_0_root_sub_1_root_add_549_2 ( .A({N3204, N3205, 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5331|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,1670): CO

  geofence_DW01_add_58 add_0_root_sub_1_root_add_548_2 ( .A({N3058, N3059, 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5345|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,1702): CO

  geofence_DW01_add_31 add_620 ( .A(area_of7), .B({N3479, N3478, N3477, N3476, 
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,5363|29): 1 output port was not connected:
ncelab: (./geofence_syn.v,2020): CO

  geofence_DW01_add_57 add_205_2 ( .A({1'b0, N910, N911, N912, N913, N914, 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5372|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2094): CO

  geofence_DW01_add_56 add_204_2 ( .A({1'b0, N854, N855, N856, N857, N858, 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5379|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2146): CO

  geofence_DW01_add_43 add_1_root_add_0_root_add_576_2 ( .A({\tri_c[5][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5383|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2178): CO

  geofence_DW01_add_42 add_0_root_add_0_root_add_576_2 ( .A({\tri_b[5][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5392|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2212): CO

  geofence_DW01_add_41 add_1_root_add_0_root_add_575_2 ( .A({\tri_c[4][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5399|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2246): CO

  geofence_DW01_add_40 add_0_root_add_0_root_add_575_2 ( .A({\tri_b[4][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5408|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2280): CO

  geofence_DW01_add_39 add_1_root_add_0_root_add_574_2 ( .A({\tri_c[3][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5415|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2314): CO

  geofence_DW01_add_38 add_0_root_add_0_root_add_574_2 ( .A({\tri_b[3][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5424|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2348): CO

  geofence_DW01_add_37 add_1_root_add_0_root_add_573_2 ( .A({\tri_c[2][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5431|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2382): CO

  geofence_DW01_add_36 add_0_root_add_0_root_add_573_2 ( .A({\tri_b[2][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5440|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2416): CO

  geofence_DW01_add_35 add_1_root_add_0_root_add_572_2 ( .A({\tri_c[1][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5447|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2450): CO

  geofence_DW01_add_34 add_0_root_add_0_root_add_572_2 ( .A({\tri_b[1][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5456|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2484): CO

  geofence_DW01_add_33 add_1_root_add_0_root_add_571_2 ( .A({\tri_c[0][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5463|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2518): CO

  geofence_DW01_add_32 add_0_root_add_0_root_add_571_2 ( .A({\tri_b[0][11] , 
                                                     |
ncelab: *W,CUVWSP (./geofence_syn.v,5472|53): 1 output port was not connected:
ncelab: (./geofence_syn.v,2552): CO

  geofence_DW01_add_52 add_224_2 ( .A({\sort_y0[0][10] , \sort_y0[0][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5482|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2606): CO

  geofence_DW01_add_54 add_223_2 ( .A({\sort_x0[0][10] , \sort_x0[0][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5491|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2658): CO

  geofence_DW01_add_51 add_221_2 ( .A({\sort_y0[5][10] , \sort_y0[5][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5500|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2710): CO

  geofence_DW01_add_50 add_220_2 ( .A({\sort_x0[5][10] , \sort_x0[5][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5509|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2762): CO

  geofence_DW01_add_49 add_218_2 ( .A({\sort_y0[4][10] , \sort_y0[4][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5518|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2814): CO

  geofence_DW01_add_47 add_217_2 ( .A({\sort_x0[4][10] , \sort_x0[4][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5527|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2866): CO

  geofence_DW01_add_48 add_215_2 ( .A({\sort_y0[3][10] , \sort_y0[3][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5536|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2918): CO

  geofence_DW01_add_46 add_214_2 ( .A({\sort_x0[3][10] , \sort_x0[3][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5545|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,2970): CO

  geofence_DW01_add_45 add_212_2 ( .A({\sort_y0[2][10] , \sort_y0[2][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5554|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,3022): CO

  geofence_DW01_add_44 add_211_2 ( .A({\sort_x0[2][10] , \sort_x0[2][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5563|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,3074): CO

  geofence_DW01_add_53 add_209_2 ( .A({\sort_y0[1][10] , \sort_y0[1][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5572|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,3126): CO

  geofence_DW01_add_55 add_208_2 ( .A({\sort_x0[1][10] , \sort_x0[1][9] , 
                               |
ncelab: *W,CUVWSP (./geofence_syn.v,5581|31): 1 output port was not connected:
ncelab: (./geofence_syn.v,3178): CO

  geofence_DW01_sub_33 sub_699_I11_C645 ( .A({n3912, n3906, n3902, n3852, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5587|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,3210): CO

  geofence_DW01_add_61 add_697_I10_C645 ( .A({n3922, N3996, N3995, N3994, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5601|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,3285): CO

  geofence_DW01_sub_34 sub_699_I10_C645 ( .A({n3922, N3996, N3995, N3994, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5609|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,3449): CO

  geofence_DW01_add_62 add_697_I11_C645 ( .A({n3912, n3906, n3902, n3852, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5617|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,3579): CO

  geofence_DW01_sub_35 sub_699_I11_C649 ( .A({n3920, n3913, n3910, n3854, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5631|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,3650): CO

  geofence_DW01_add_63 add_697_I10_C649 ( .A({n4003, N4483, N4482, N4481, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5645|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,3725): CO

  geofence_DW01_sub_36 sub_699_I11_C650 ( .A({n3921, n3914, n3911, n3853, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5653|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,3839): CO

  geofence_DW01_add_64 add_697_I10_C650 ( .A({n4004, N4969, N4968, N4967, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5666|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,3914): CO

  geofence_DW01_sub_37 sub_699_I10_C649 ( .A({n4003, N4483, N4482, N4481, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5673|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,4029): CO

  geofence_DW01_sub_38 sub_699_I10_C650 ( .A({n4004, N4969, N4968, N4967, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5681|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,4159): CO

  geofence_DW01_add_65 add_697_I11_C649 ( .A({n3920, n3913, n3910, n3854, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5688|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,4289): CO

  geofence_DW01_add_66 add_697_I11_C650 ( .A({n3921, n3914, n3911, n3853, 
                                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5702|38): 1 output port was not connected:
ncelab: (./geofence_syn.v,4360): CO

  EDFFX1 \tri_c_reg[5][11]  ( .D(\sort_r0[0][11] ), .E(n4839), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5775|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][11]  ( .D(\sort_r0[5][11] ), .E(n4839), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5777|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][11]  ( .D(\sort_r0[4][11] ), .E(n4844), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5779|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][11]  ( .D(\sort_r0[3][11] ), .E(n4840), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5781|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][11]  ( .D(\sort_r0[2][11] ), .E(n4840), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5783|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][11]  ( .D(\sort_r0[5][11] ), .E(n4844), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5785|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][11]  ( .D(\sort_r0[4][11] ), .E(n4836), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5787|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][11]  ( .D(\sort_r0[3][11] ), .E(n4837), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5789|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][11]  ( .D(\sort_r0[2][11] ), .E(n4837), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5791|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][11]  ( .D(\sort_r0[1][11] ), .E(n4838), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5793|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \in_y0_reg[9]  ( .D(Y[9]), .CK(clk), .RN(n4673), .QN(n3954) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5795|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_y0_reg[8]  ( .D(Y[8]), .CK(clk), .RN(n4687), .QN(n3953) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5796|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_y0_reg[7]  ( .D(Y[7]), .CK(clk), .RN(n4682), .QN(n3952) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5797|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_y0_reg[6]  ( .D(Y[6]), .CK(clk), .RN(n4682), .QN(n3951) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5798|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_y0_reg[5]  ( .D(Y[5]), .CK(clk), .RN(n4682), .QN(n3950) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5799|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_y0_reg[4]  ( .D(Y[4]), .CK(clk), .RN(n4682), .QN(n3949) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5800|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_y0_reg[3]  ( .D(Y[3]), .CK(clk), .RN(n4682), .QN(n3948) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5801|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_y0_reg[2]  ( .D(Y[2]), .CK(clk), .RN(n4682), .QN(n3947) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5802|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_y0_reg[1]  ( .D(Y[1]), .CK(clk), .RN(n4682), .QN(n3946) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5803|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_y0_reg[0]  ( .D(Y[0]), .CK(clk), .RN(n4682), .QN(n3945) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5804|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[9]  ( .D(X[9]), .CK(clk), .RN(n4683), .QN(n3964) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5805|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[8]  ( .D(X[8]), .CK(clk), .RN(n4683), .QN(n3963) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5806|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[7]  ( .D(X[7]), .CK(clk), .RN(n4683), .QN(n3962) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5807|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[6]  ( .D(X[6]), .CK(clk), .RN(n4683), .QN(n3961) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5808|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[5]  ( .D(X[5]), .CK(clk), .RN(n4683), .QN(n3960) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5809|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[4]  ( .D(X[4]), .CK(clk), .RN(n4683), .QN(n3959) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5810|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[3]  ( .D(X[3]), .CK(clk), .RN(n4683), .QN(n3958) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5811|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[2]  ( .D(X[2]), .CK(clk), .RN(n4684), .QN(n3957) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5812|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[1]  ( .D(X[1]), .CK(clk), .RN(n4684), .QN(n3956) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5813|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_x0_reg[0]  ( .D(X[0]), .CK(clk), .RN(n4684), .QN(n3955) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,5814|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  EDFFX1 \tri_s_reg[5][10]  ( .D(N3403), .E(n4841), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5815|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][10]  ( .D(N3334), .E(n4842), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5817|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \vector_cnt2_reg[4]  ( .D(N1545), .CK(clk), .RN(n4687), .Q(
                            |
ncelab: *W,CUVWSP (./geofence_syn.v,5829|28): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][11]  ( .D(n1804), .CK(clk), .RN(n4674), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5837|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_b_reg[0][11]  ( .D(n1816), .CK(clk), .RN(n4673), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5839|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][11]  ( .D(n1894), .CK(clk), .RN(n4688), .Q(
                            |
ncelab: *W,CUVWSP (./geofence_syn.v,5842|28): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][10]  ( .D(n1893), .CK(clk), .RN(n4688), .Q(
                            |
ncelab: *W,CUVWSP (./geofence_syn.v,5844|28): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][9]  ( .D(n1892), .CK(clk), .RN(n4688), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5846|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][8]  ( .D(n1891), .CK(clk), .RN(n4688), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5848|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][7]  ( .D(n1890), .CK(clk), .RN(n4688), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5850|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][6]  ( .D(n1889), .CK(clk), .RN(n4688), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5852|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][5]  ( .D(n1888), .CK(clk), .RN(n4688), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5854|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][4]  ( .D(n1887), .CK(clk), .RN(n4688), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5856|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][3]  ( .D(n1886), .CK(clk), .RN(n4688), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5858|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][2]  ( .D(n1885), .CK(clk), .RN(n4688), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5860|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][1]  ( .D(n1884), .CK(clk), .RN(n4689), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5862|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_r0_reg[0][0]  ( .D(n1883), .CK(clk), .RN(n4689), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,5864|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_cnt2_reg[2]  ( .D(N1543), .CK(clk), .RN(n4687), .Q(
                            |
ncelab: *W,CUVWSP (./geofence_syn.v,5866|28): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_cnt2_reg[1]  ( .D(N1542), .CK(clk), .RN(n4686), .Q(
                            |
ncelab: *W,CUVWSP (./geofence_syn.v,5868|28): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_cnt2_reg[3]  ( .D(N1544), .CK(clk), .RN(n4687), .Q(
                            |
ncelab: *W,CUVWSP (./geofence_syn.v,5870|28): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_cnt2_reg[0]  ( .D(N1541), .CK(clk), .RN(n4686), .Q(
                            |
ncelab: *W,CUVWSP (./geofence_syn.v,5872|28): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[20]  ( .D(n2272), .CK(clk), .RN(n4676), .Q(area_of7[20]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5874|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[21]  ( .D(n2273), .CK(clk), .RN(n4675), .Q(area_of7[21]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5875|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_s_reg[4][10]  ( .D(N3380), .E(n4841), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5876|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[4][9]  ( .D(N3379), .E(n4841), .CK(clk), .Q(\tri_s[4][9] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5878|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[4][8]  ( .D(N3378), .E(n4841), .CK(clk), .Q(\tri_s[4][8] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5880|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[4][7]  ( .D(N3377), .E(n4841), .CK(clk), .Q(\tri_s[4][7] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5882|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][10]  ( .D(N3311), .E(n4843), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5884|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][9]  ( .D(N3310), .E(n4843), .CK(clk), .Q(\tri_s[1][9] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5886|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][8]  ( .D(N3309), .E(n4843), .CK(clk), .Q(\tri_s[1][8] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5888|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][7]  ( .D(N3308), .E(n4843), .CK(clk), .Q(\tri_s[1][7] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5890|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][6]  ( .D(N3307), .E(n4843), .CK(clk), .Q(\tri_s[1][6] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5892|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][9]  ( .D(N3402), .E(n4841), .CK(clk), .Q(\tri_s[5][9] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5894|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][8]  ( .D(N3401), .E(n4841), .CK(clk), .Q(\tri_s[5][8] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5896|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][7]  ( .D(N3400), .E(n4841), .CK(clk), .Q(\tri_s[5][7] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5898|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][6]  ( .D(N3399), .E(n4841), .CK(clk), .Q(\tri_s[5][6] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5900|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][9]  ( .D(N3333), .E(n4842), .CK(clk), .Q(\tri_s[2][9] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5902|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][8]  ( .D(N3332), .E(n4842), .CK(clk), .Q(\tri_s[2][8] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5904|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][7]  ( .D(N3331), .E(n4843), .CK(clk), .Q(\tri_s[2][7] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5906|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][6]  ( .D(N3330), .E(n4843), .CK(clk), .Q(\tri_s[2][6] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5908|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][10]  ( .D(N3357), .E(n4842), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5910|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][9]  ( .D(N3356), .E(n4842), .CK(clk), .Q(\tri_s[3][9] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5912|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][8]  ( .D(N3355), .E(n4842), .CK(clk), .Q(\tri_s[3][8] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5914|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][7]  ( .D(N3354), .E(n4842), .CK(clk), .Q(\tri_s[3][7] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5916|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][6]  ( .D(N3353), .E(n4842), .CK(clk), .Q(\tri_s[3][6] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5918|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][10]  ( .D(N3288), .E(n4843), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,5920|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][9]  ( .D(N3287), .E(n4845), .CK(clk), .Q(\tri_s[0][9] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5922|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][8]  ( .D(N3286), .E(n4845), .CK(clk), .Q(\tri_s[0][8] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5924|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][7]  ( .D(N3285), .E(n4845), .CK(clk), .Q(\tri_s[0][7] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5926|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][6]  ( .D(N3284), .E(n4845), .CK(clk), .Q(\tri_s[0][6] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,5928|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \tri_cnt_reg[3]  ( .D(N1566), .CK(clk), .RN(n4684), .Q(tri_cnt[3]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6008|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_b_reg[4][10]  ( .D(\sort_r0[4][10] ), .E(n4836), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6033|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][9]  ( .D(\sort_r0[4][9] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6035|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][10]  ( .D(\sort_r0[1][10] ), .E(n4838), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6037|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][9]  ( .D(\sort_r0[1][9] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6039|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][10]  ( .D(\sort_r0[5][10] ), .E(n4839), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6041|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][9]  ( .D(\sort_r0[5][9] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6043|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][10]  ( .D(\sort_r0[2][10] ), .E(n4840), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6045|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][9]  ( .D(\sort_r0[2][9] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6047|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][10]  ( .D(\sort_r0[5][10] ), .E(n4836), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6049|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][9]  ( .D(\sort_r0[5][9] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6051|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][10]  ( .D(\sort_r0[2][10] ), .E(n4838), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6053|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][9]  ( .D(\sort_r0[2][9] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6055|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][10]  ( .D(\sort_r0[0][10] ), .E(n4839), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6057|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][9]  ( .D(\sort_r0[0][9] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6059|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][10]  ( .D(\sort_r0[3][10] ), .E(n4840), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6061|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][9]  ( .D(\sort_r0[3][9] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6063|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][10]  ( .D(\sort_r0[3][10] ), .E(n4837), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6065|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][9]  ( .D(\sort_r0[3][9] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6067|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][10]  ( .D(\sort_r0[4][10] ), .E(n4844), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6069|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][9]  ( .D(\sort_r0[4][9] ), .E(n4844), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6071|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \tri_b_reg[0][10]  ( .D(n1815), .CK(clk), .RN(n4673), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6119|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][10]  ( .D(n1803), .CK(clk), .RN(n4674), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6121|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_a_reg[4][10]  ( .D(sqrt_o[10]), .E(n4628), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6123|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][10]  ( .D(sqrt_o[10]), .E(n4627), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6125|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[4][9]  ( .D(sqrt_o[9]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6127|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][9]  ( .D(sqrt_o[9]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6129|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][10]  ( .D(sqrt_o[10]), .E(n4631), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6131|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][10]  ( .D(sqrt_o[10]), .E(n4630), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6133|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][9]  ( .D(sqrt_o[9]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6135|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][9]  ( .D(sqrt_o[9]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6137|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][10]  ( .D(sqrt_o[10]), .E(n4629), .CK(clk), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6139|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][9]  ( .D(sqrt_o[9]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6141|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \area_of7_reg[15]  ( .D(n2267), .CK(clk), .RN(n4676), .Q(area_of7[15]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6143|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][10]  ( .D(n2239), .CK(clk), .RN(n4677), .Q(
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6145|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[19]  ( .D(n2271), .CK(clk), .RN(n4676), .Q(area_of7[19]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6151|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_s_reg[4][6]  ( .D(N3376), .E(n4841), .CK(clk), .Q(\tri_s[4][6] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6152|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[4][5]  ( .D(N3375), .E(n4842), .CK(clk), .Q(\tri_s[4][5] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6154|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[4][4]  ( .D(N3374), .E(n4842), .CK(clk), .Q(\tri_s[4][4] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6156|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[4][3]  ( .D(N3373), .E(n4842), .CK(clk), .Q(\tri_s[4][3] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6158|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[4][2]  ( .D(N3372), .E(n4842), .CK(clk), .Q(\tri_s[4][2] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6160|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][5]  ( .D(N3306), .E(n4843), .CK(clk), .Q(\tri_s[1][5] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6162|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][4]  ( .D(N3305), .E(n4843), .CK(clk), .Q(\tri_s[1][4] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6164|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][3]  ( .D(N3304), .E(n4843), .CK(clk), .Q(\tri_s[1][3] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6166|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][2]  ( .D(N3303), .E(n4843), .CK(clk), .Q(\tri_s[1][2] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6168|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][5]  ( .D(N3398), .E(n4841), .CK(clk), .Q(\tri_s[5][5] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6170|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][4]  ( .D(N3397), .E(n4841), .CK(clk), .Q(\tri_s[5][4] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6172|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][3]  ( .D(N3396), .E(n4841), .CK(clk), .Q(\tri_s[5][3] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6174|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][2]  ( .D(N3395), .E(n4841), .CK(clk), .Q(\tri_s[5][2] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6176|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][1]  ( .D(N3394), .E(n4841), .CK(clk), .Q(\tri_s[5][1] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6178|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][5]  ( .D(N3329), .E(n4843), .CK(clk), .Q(\tri_s[2][5] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6180|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][4]  ( .D(N3328), .E(n4843), .CK(clk), .Q(\tri_s[2][4] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6182|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][3]  ( .D(N3327), .E(n4843), .CK(clk), .Q(\tri_s[2][3] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6184|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][2]  ( .D(N3326), .E(n4843), .CK(clk), .Q(\tri_s[2][2] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6186|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][1]  ( .D(N3325), .E(n4843), .CK(clk), .Q(\tri_s[2][1] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6188|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][5]  ( .D(N3352), .E(n4842), .CK(clk), .Q(\tri_s[3][5] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6190|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][4]  ( .D(N3351), .E(n4842), .CK(clk), .Q(\tri_s[3][4] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6192|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][3]  ( .D(N3350), .E(n4842), .CK(clk), .Q(\tri_s[3][3] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6194|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][2]  ( .D(N3349), .E(n4842), .CK(clk), .Q(\tri_s[3][2] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6196|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][5]  ( .D(N3283), .E(n4845), .CK(clk), .Q(\tri_s[0][5] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6198|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][4]  ( .D(N3282), .E(n4845), .CK(clk), .Q(\tri_s[0][4] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6200|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][3]  ( .D(N3281), .E(N5074), .CK(clk), .Q(\tri_s[0][3] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6202|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][2]  ( .D(N3280), .E(N5074), .CK(clk), .Q(\tri_s[0][2] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6204|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][1]  ( .D(N3279), .E(n4845), .CK(clk), .Q(\tri_s[0][1] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6206|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][8]  ( .D(\sort_r0[4][8] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6220|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][7]  ( .D(\sort_r0[4][7] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6222|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][6]  ( .D(\sort_r0[4][6] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6224|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][8]  ( .D(\sort_r0[1][8] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6226|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][7]  ( .D(\sort_r0[1][7] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6228|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][6]  ( .D(\sort_r0[1][6] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6230|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][8]  ( .D(\sort_r0[5][8] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6232|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][7]  ( .D(\sort_r0[5][7] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6234|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][6]  ( .D(\sort_r0[5][6] ), .E(n4844), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6236|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][8]  ( .D(\sort_r0[2][8] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6238|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][7]  ( .D(\sort_r0[2][7] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6240|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][6]  ( .D(\sort_r0[2][6] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6242|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][8]  ( .D(\sort_r0[5][8] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6244|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][7]  ( .D(\sort_r0[5][7] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6246|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][6]  ( .D(\sort_r0[5][6] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6248|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][8]  ( .D(\sort_r0[2][8] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6250|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][7]  ( .D(\sort_r0[2][7] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6252|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][6]  ( .D(\sort_r0[2][6] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6254|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][8]  ( .D(\sort_r0[0][8] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6256|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][7]  ( .D(\sort_r0[0][7] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6258|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][6]  ( .D(\sort_r0[0][6] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6260|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][8]  ( .D(\sort_r0[3][8] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6262|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][7]  ( .D(\sort_r0[3][7] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6264|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][6]  ( .D(\sort_r0[3][6] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6266|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][8]  ( .D(\sort_r0[3][8] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6268|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][7]  ( .D(\sort_r0[3][7] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6270|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][6]  ( .D(\sort_r0[3][6] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6272|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][8]  ( .D(\sort_r0[4][8] ), .E(n4844), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6274|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][7]  ( .D(\sort_r0[4][7] ), .E(n4844), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6276|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][6]  ( .D(\sort_r0[4][6] ), .E(n4844), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6278|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \tri_b_reg[0][9]  ( .D(n1814), .CK(clk), .RN(n4673), .Q(\tri_b[0][9] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6286|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_b_reg[0][8]  ( .D(n1813), .CK(clk), .RN(n4673), .Q(\tri_b[0][8] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6287|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_b_reg[0][7]  ( .D(n1812), .CK(clk), .RN(n4673), .Q(\tri_b[0][7] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6288|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][9]  ( .D(n1802), .CK(clk), .RN(n4674), .Q(\tri_c[0][9] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6289|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][8]  ( .D(n1801), .CK(clk), .RN(n4674), .Q(\tri_c[0][8] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6290|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][7]  ( .D(n1800), .CK(clk), .RN(n4674), .Q(\tri_c[0][7] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6291|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_a_reg[4][8]  ( .D(sqrt_o[8]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6292|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][8]  ( .D(sqrt_o[8]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6294|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[4][7]  ( .D(sqrt_o[7]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6296|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][7]  ( .D(sqrt_o[7]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6298|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[4][6]  ( .D(sqrt_o[6]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6300|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][6]  ( .D(sqrt_o[6]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6302|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][8]  ( .D(sqrt_o[8]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6304|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][8]  ( .D(sqrt_o[8]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6306|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][7]  ( .D(sqrt_o[7]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6308|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][7]  ( .D(sqrt_o[7]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6310|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][6]  ( .D(sqrt_o[6]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6312|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][6]  ( .D(sqrt_o[6]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6314|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][8]  ( .D(sqrt_o[8]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6316|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][7]  ( .D(sqrt_o[7]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6318|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][6]  ( .D(sqrt_o[6]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6320|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \area_of7_reg[18]  ( .D(n2270), .CK(clk), .RN(n4676), .Q(area_of7[18]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6322|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[13]  ( .D(n2265), .CK(clk), .RN(n4676), .Q(area_of7[13]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6323|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[9]  ( .D(n2261), .CK(clk), .RN(n4676), .Q(area_of7[9])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6324|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][9]  ( .D(n2237), .CK(clk), .RN(n4677), .Q(\tri_a[0][9] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6327|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][8]  ( .D(n2235), .CK(clk), .RN(n4677), .Q(\tri_a[0][8] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6328|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][7]  ( .D(n2233), .CK(clk), .RN(n4677), .Q(\tri_a[0][7] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6329|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[10]  ( .D(n2262), .CK(clk), .RN(n4676), .Q(area_of7[10]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6332|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[14]  ( .D(n2266), .CK(clk), .RN(n4676), .Q(area_of7[14]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6333|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_e_reg[4]  ( .D(n2477), .CK(clk), .RN(n4689), .Q(sort_e[4]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6334|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_d_reg[4]  ( .D(n2482), .CK(clk), .RN(n4689), .Q(sort_d[4]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6335|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_c_reg[4]  ( .D(n2487), .CK(clk), .RN(n4690), .Q(sort_c[4]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6336|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_b_reg[4]  ( .D(n2492), .CK(clk), .RN(n4690), .Q(sort_b[4]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6337|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_s_reg[4][1]  ( .D(N3371), .E(n4842), .CK(clk), .Q(\tri_s[4][1] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6338|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[4][0]  ( .D(N3370), .E(n4842), .CK(clk), .Q(\tri_s[4][0] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6340|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][1]  ( .D(N3302), .E(n4843), .CK(clk), .Q(\tri_s[1][1] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6342|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[1][0]  ( .D(N3301), .E(n4843), .CK(clk), .Q(\tri_s[1][0] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6344|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[5][0]  ( .D(N3393), .E(n4841), .CK(clk), .Q(\tri_s[5][0] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6346|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[2][0]  ( .D(N3324), .E(n4843), .CK(clk), .Q(\tri_s[2][0] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6348|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][1]  ( .D(N3348), .E(n4842), .CK(clk), .Q(\tri_s[3][1] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6350|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[3][0]  ( .D(N3347), .E(n4842), .CK(clk), .Q(\tri_s[3][0] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6352|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_s_reg[0][0]  ( .D(N3278), .E(n4836), .CK(clk), .Q(\tri_s[0][0] )
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6354|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][5]  ( .D(\sort_r0[4][5] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6356|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][4]  ( .D(\sort_r0[4][4] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6358|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][5]  ( .D(\sort_r0[1][5] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6360|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][4]  ( .D(\sort_r0[1][4] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6362|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][5]  ( .D(\sort_r0[5][5] ), .E(n4844), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6364|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][4]  ( .D(\sort_r0[5][4] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6366|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][5]  ( .D(\sort_r0[2][5] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6368|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][4]  ( .D(\sort_r0[2][4] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6370|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][5]  ( .D(\sort_r0[5][5] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6372|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][4]  ( .D(\sort_r0[5][4] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6374|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][3]  ( .D(\sort_r0[5][3] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6376|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][5]  ( .D(\sort_r0[2][5] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6378|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][4]  ( .D(\sort_r0[2][4] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6380|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][3]  ( .D(\sort_r0[2][3] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6382|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][5]  ( .D(\sort_r0[0][5] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6384|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][4]  ( .D(\sort_r0[0][4] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6386|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][3]  ( .D(\sort_r0[0][3] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6388|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][5]  ( .D(\sort_r0[3][5] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6390|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][4]  ( .D(\sort_r0[3][4] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6392|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][3]  ( .D(\sort_r0[3][3] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6394|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][5]  ( .D(\sort_r0[3][5] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6396|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][4]  ( .D(\sort_r0[3][4] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6398|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][5]  ( .D(\sort_r0[4][5] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6400|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][4]  ( .D(\sort_r0[4][4] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6402|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \tri_b_reg[0][6]  ( .D(n1811), .CK(clk), .RN(n4675), .Q(\tri_b[0][6] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6404|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_b_reg[0][5]  ( .D(n1810), .CK(clk), .RN(n4673), .Q(\tri_b[0][5] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6405|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_b_reg[0][4]  ( .D(n1809), .CK(clk), .RN(n4673), .Q(\tri_b[0][4] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6406|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][6]  ( .D(n1799), .CK(clk), .RN(n4674), .Q(\tri_c[0][6] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6407|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][5]  ( .D(n1798), .CK(clk), .RN(n4674), .Q(\tri_c[0][5] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6408|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][4]  ( .D(n1797), .CK(clk), .RN(n4674), .Q(\tri_c[0][4] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6409|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_a_reg[4][5]  ( .D(sqrt_o[5]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6410|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][5]  ( .D(sqrt_o[5]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6412|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[4][4]  ( .D(sqrt_o[4]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6414|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][4]  ( .D(sqrt_o[4]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6416|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][5]  ( .D(sqrt_o[5]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6418|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][5]  ( .D(sqrt_o[5]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6420|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][4]  ( .D(sqrt_o[4]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6422|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][4]  ( .D(sqrt_o[4]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6424|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][3]  ( .D(sqrt_o[3]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6426|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][3]  ( .D(sqrt_o[3]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6428|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][5]  ( .D(sqrt_o[5]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6430|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][4]  ( .D(sqrt_o[4]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6432|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \vector_cnt_reg[1]  ( .D(N828), .CK(clk), .RN(n4686), .Q(
                           |
ncelab: *W,CUVWSP (./geofence_syn.v,6434|27): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[16]  ( .D(n2268), .CK(clk), .RN(n4676), .Q(area_of7[16]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6436|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[6]  ( .D(n2258), .CK(clk), .RN(n4676), .Q(area_of7[6])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6437|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[4]  ( .D(n2256), .CK(clk), .RN(n4676), .Q(area_of7[4])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6439|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[7]  ( .D(n2259), .CK(clk), .RN(n4676), .Q(area_of7[7])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6447|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][6]  ( .D(n2231), .CK(clk), .RN(n4677), .Q(\tri_a[0][6] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6449|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][5]  ( .D(n2229), .CK(clk), .RN(n4677), .Q(\tri_a[0][5] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6450|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][4]  ( .D(n2227), .CK(clk), .RN(n4677), .Q(\tri_a[0][4] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6451|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[17]  ( .D(n2269), .CK(clk), .RN(n4676), .Q(area_of7[17]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6452|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[12]  ( .D(n2264), .CK(clk), .RN(n4676), .Q(area_of7[12]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6453|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[8]  ( .D(n2260), .CK(clk), .RN(n4676), .Q(area_of7[8])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6454|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[5]  ( .D(n2257), .CK(clk), .RN(n4676), .Q(area_of7[5])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6456|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_b_reg[5][0]  ( .D(\sort_r0[5][0] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6458|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][0]  ( .D(\sort_r0[2][0] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6460|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][3]  ( .D(\sort_r0[4][3] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6462|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][2]  ( .D(\sort_r0[4][2] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6464|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[4][1]  ( .D(\sort_r0[4][1] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6466|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][3]  ( .D(\sort_r0[1][3] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6468|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][2]  ( .D(\sort_r0[1][2] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6470|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][1]  ( .D(\sort_r0[1][1] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6472|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][3]  ( .D(\sort_r0[5][3] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6474|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][2]  ( .D(\sort_r0[5][2] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6476|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[4][1]  ( .D(\sort_r0[5][1] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6478|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][3]  ( .D(\sort_r0[2][3] ), .E(n4841), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6480|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][2]  ( .D(\sort_r0[2][2] ), .E(n4841), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6482|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][1]  ( .D(\sort_r0[2][1] ), .E(n4841), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6484|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][2]  ( .D(\sort_r0[5][2] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6486|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[5][1]  ( .D(\sort_r0[5][1] ), .E(n4836), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6488|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][2]  ( .D(\sort_r0[2][2] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6490|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[2][1]  ( .D(\sort_r0[2][1] ), .E(n4838), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6492|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][2]  ( .D(\sort_r0[0][2] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6494|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][1]  ( .D(\sort_r0[0][1] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6496|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][2]  ( .D(\sort_r0[3][2] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6498|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][1]  ( .D(\sort_r0[3][1] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6500|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][3]  ( .D(\sort_r0[3][3] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6502|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][2]  ( .D(\sort_r0[3][2] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6504|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][1]  ( .D(\sort_r0[3][1] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6506|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][3]  ( .D(\sort_r0[4][3] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6508|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][2]  ( .D(\sort_r0[4][2] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6510|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][1]  ( .D(\sort_r0[4][1] ), .E(N5074), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6512|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][0]  ( .D(sqrt_o[0]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6514|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][0]  ( .D(sqrt_o[0]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6516|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \tri_b_reg[0][3]  ( .D(n1808), .CK(clk), .RN(n4673), .Q(\tri_b[0][3] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6518|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_b_reg[0][2]  ( .D(n1807), .CK(clk), .RN(n4673), .Q(\tri_b[0][2] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6519|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][3]  ( .D(n1796), .CK(clk), .RN(n4674), .Q(\tri_c[0][3] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6520|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][2]  ( .D(n1795), .CK(clk), .RN(n4674), .Q(\tri_c[0][2] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6521|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_a_reg[4][3]  ( .D(sqrt_o[3]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6522|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][3]  ( .D(sqrt_o[3]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6524|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[4][2]  ( .D(sqrt_o[2]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6526|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][2]  ( .D(sqrt_o[2]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6528|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[4][1]  ( .D(sqrt_o[1]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6530|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][1]  ( .D(sqrt_o[1]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6532|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][2]  ( .D(sqrt_o[2]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6534|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][2]  ( .D(sqrt_o[2]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6536|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[5][1]  ( .D(sqrt_o[1]), .E(n4631), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6538|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[2][1]  ( .D(sqrt_o[1]), .E(n4630), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6540|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][3]  ( .D(sqrt_o[3]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6542|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][2]  ( .D(sqrt_o[2]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6544|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][1]  ( .D(sqrt_o[1]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6546|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[5][0]  ( .D(\sort_r0[0][0] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6548|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[2][0]  ( .D(\sort_r0[3][0] ), .E(n4840), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6550|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \area_of7_reg[11]  ( .D(n2263), .CK(clk), .RN(n4676), .Q(area_of7[11]) );
                          |
ncelab: *W,CUVWSP (./geofence_syn.v,6561|26): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[1]  ( .D(n2253), .CK(clk), .RN(n4677), .Q(area_of7[1])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6562|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[2]  ( .D(n2254), .CK(clk), .RN(n4677), .Q(area_of7[2])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6564|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][3]  ( .D(n2225), .CK(clk), .RN(n4677), .Q(\tri_a[0][3] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6566|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][2]  ( .D(n2223), .CK(clk), .RN(n4677), .Q(\tri_a[0][2] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6567|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[3]  ( .D(n2255), .CK(clk), .RN(n4676), .Q(area_of7[3])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6568|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \area_of7_reg[0]  ( .D(n2252), .CK(clk), .RN(n4677), .Q(area_of7[0])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6570|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_b_reg[4][0]  ( .D(\sort_r0[4][0] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6572|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[1][0]  ( .D(\sort_r0[1][0] ), .E(n4839), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6574|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_b_reg[3][0]  ( .D(\sort_r0[3][0] ), .E(n4837), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6576|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \tri_b_reg[0][0]  ( .D(n1805), .CK(clk), .RN(n4674), .Q(\tri_b[0][0] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6578|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_a_reg[4][0]  ( .D(sqrt_o[0]), .E(n4628), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6579|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[1][0]  ( .D(sqrt_o[0]), .E(n4627), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6581|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_a_reg[3][0]  ( .D(sqrt_o[0]), .E(n4629), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6583|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \tri_b_reg[0][1]  ( .D(n1806), .CK(clk), .RN(n4673), .Q(\tri_b[0][1] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6585|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][1]  ( .D(n1794), .CK(clk), .RN(n4674), .Q(\tri_c[0][1] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6586|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  EDFFX1 \tri_c_reg[4][0]  ( .D(\sort_r0[5][0] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6587|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[1][0]  ( .D(\sort_r0[2][0] ), .E(n4841), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6589|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  EDFFX1 \tri_c_reg[3][0]  ( .D(\sort_r0[4][0] ), .E(n4845), .CK(clk), .Q(
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6591|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19783): QN

  DFFRX1 \tri_a_reg[0][0]  ( .D(n2219), .CK(clk), .RN(n4679), .Q(\tri_a[0][0] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6605|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_a_reg[0][1]  ( .D(n2221), .CK(clk), .RN(n4677), .Q(\tri_a[0][1] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6606|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_c_reg[0][0]  ( .D(n1793), .CK(clk), .RN(n4674), .Q(\tri_c[0][0] ) );
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6607|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[10]  ( .D(n2251), .CK(clk), .RN(n4678), .Q(sqrt_o2[10])
                         |
ncelab: *W,CUVWSP (./geofence_syn.v,6612|25): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[9]  ( .D(n2250), .CK(clk), .RN(n4678), .Q(sqrt_o2[9]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6614|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[8]  ( .D(n2249), .CK(clk), .RN(n4678), .Q(sqrt_o2[8]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6615|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[7]  ( .D(n2248), .CK(clk), .RN(n4678), .Q(sqrt_o2[7]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6616|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[6]  ( .D(n2247), .CK(clk), .RN(n4678), .Q(sqrt_o2[6]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6617|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[5]  ( .D(n2246), .CK(clk), .RN(n4678), .Q(sqrt_o2[5]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6618|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[4]  ( .D(n2245), .CK(clk), .RN(n4678), .Q(sqrt_o2[4]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6619|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[3]  ( .D(n2244), .CK(clk), .RN(n4678), .Q(sqrt_o2[3]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6620|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[2]  ( .D(n2243), .CK(clk), .RN(n4678), .Q(sqrt_o2[2]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6621|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sqrt_o2_reg[1]  ( .D(n2242), .CK(clk), .RN(n4678), .Q(sqrt_o2[1]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,6622|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[10]  ( .D(n1838), .CK(clk), .RN(n4691), .Q(mul_d[10]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6623|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[10]  ( .D(n1860), .CK(clk), .RN(n4691), .Q(mul_b[10]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6628|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[9]  ( .D(n1859), .CK(clk), .RN(n4691), .Q(mul_b[9]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6629|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[8]  ( .D(n1858), .CK(clk), .RN(n4691), .Q(mul_b[8]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6630|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[9]  ( .D(n1837), .CK(clk), .RN(n4691), .Q(mul_d[9]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6631|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[8]  ( .D(n1836), .CK(clk), .RN(n4691), .Q(mul_d[8]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6632|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[8]  ( .D(n1847), .CK(clk), .RN(n4691), .Q(mul_c[8]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6635|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[10]  ( .D(n1849), .CK(clk), .RN(n4691), .Q(mul_c[10]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6636|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[10]  ( .D(n1827), .CK(clk), .RN(n4691), .Q(mul_a[10]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6637|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[9]  ( .D(n1848), .CK(clk), .RN(n4691), .Q(mul_c[9]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6638|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[9]  ( .D(n1826), .CK(clk), .RN(n4677), .Q(mul_a[9]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6639|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[7]  ( .D(n1857), .CK(clk), .RN(n4691), .Q(mul_b[7]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6646|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[6]  ( .D(n1856), .CK(clk), .RN(n4691), .Q(mul_b[6]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6647|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[7]  ( .D(n1835), .CK(clk), .RN(n4691), .Q(mul_d[7]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6648|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[6]  ( .D(n1834), .CK(clk), .RN(n4691), .Q(mul_d[6]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6649|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[8]  ( .D(n1825), .CK(clk), .RN(n4673), .Q(mul_a[8]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6654|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[7]  ( .D(n1846), .CK(clk), .RN(n4691), .Q(mul_c[7]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6659|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[7]  ( .D(n1824), .CK(clk), .RN(n4673), .Q(mul_a[7]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6660|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[5]  ( .D(n1855), .CK(clk), .RN(n4681), .Q(mul_b[5]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6671|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[4]  ( .D(n1854), .CK(clk), .RN(n4681), .Q(mul_b[4]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6672|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[3]  ( .D(n1853), .CK(clk), .RN(n4681), .Q(mul_b[3]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6673|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[5]  ( .D(n1833), .CK(clk), .RN(n4682), .Q(mul_d[5]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6674|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[4]  ( .D(n1832), .CK(clk), .RN(n4682), .Q(mul_d[4]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6675|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[3]  ( .D(n1831), .CK(clk), .RN(n4682), .Q(mul_d[3]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6676|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[4]  ( .D(n1843), .CK(clk), .RN(n4681), .Q(mul_c[4]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6681|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[4]  ( .D(n1821), .CK(clk), .RN(n4681), .Q(mul_a[4]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6682|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[6]  ( .D(n1845), .CK(clk), .RN(n4691), .Q(mul_c[6]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6683|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[6]  ( .D(n1823), .CK(clk), .RN(n4673), .Q(mul_a[6]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6684|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[5]  ( .D(n1844), .CK(clk), .RN(n4681), .Q(mul_c[5]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6691|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[5]  ( .D(n1822), .CK(clk), .RN(n4681), .Q(mul_a[5]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6692|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[2]  ( .D(n1852), .CK(clk), .RN(n4681), .Q(mul_b[2]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6705|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[1]  ( .D(n1851), .CK(clk), .RN(n4681), .Q(mul_b[1]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6706|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[2]  ( .D(n1830), .CK(clk), .RN(n4682), .Q(mul_d[2]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6707|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[1]  ( .D(n1829), .CK(clk), .RN(n4682), .Q(mul_d[1]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6708|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_b_reg[0]  ( .D(n1850), .CK(clk), .RN(n4681), .Q(mul_b[0]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6717|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_d_reg[0]  ( .D(n1828), .CK(clk), .RN(n4682), .Q(mul_d[0]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6718|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[2]  ( .D(n1841), .CK(clk), .RN(n4681), .Q(mul_c[2]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6719|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[2]  ( .D(n1819), .CK(clk), .RN(n4681), .Q(mul_a[2]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6720|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[1]  ( .D(n1840), .CK(clk), .RN(n4682), .Q(mul_c[1]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6725|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[1]  ( .D(n1818), .CK(clk), .RN(n4681), .Q(mul_a[1]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6726|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[3]  ( .D(n1842), .CK(clk), .RN(n4681), .Q(mul_c[3]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6727|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[3]  ( .D(n1820), .CK(clk), .RN(n4681), .Q(mul_a[3]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6728|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_b_reg[2]  ( .D(n2494), .CK(clk), .RN(n4690), .Q(sort_b[2]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6746|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_e_reg[2]  ( .D(n2479), .CK(clk), .RN(n4689), .Q(sort_e[2]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6747|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_d_reg[2]  ( .D(n2484), .CK(clk), .RN(n4689), .Q(sort_d[2]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6748|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_c_reg[2]  ( .D(n2489), .CK(clk), .RN(n4690), .Q(sort_c[2]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6749|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_e_reg[3]  ( .D(n2478), .CK(clk), .RN(n4689), .Q(sort_e[3]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6750|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_d_reg[3]  ( .D(n2483), .CK(clk), .RN(n4689), .Q(sort_d[3]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6751|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_c_reg[3]  ( .D(n2488), .CK(clk), .RN(n4690), .Q(sort_c[3]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6752|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \sort_b_reg[3]  ( .D(n2493), .CK(clk), .RN(n4690), .Q(sort_b[3]) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6753|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_c_reg[0]  ( .D(n1839), .CK(clk), .RN(n4682), .Q(mul_c[0]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6778|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \mul_a_reg[0]  ( .D(n1817), .CK(clk), .RN(n4681), .Q(mul_a[0]) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6779|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFTRXL \ns_reg[3]  ( .D(n4826), .RN(N706), .CK(clk), .Q(ns[3]) );
                    |
ncelab: *W,CUVWSP (./geofence_syn.v,6784|20): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,19450): QN

  DFFRX1 valid_reg ( .D(n3844), .CK(clk), .RN(n4677), .QN(n3931) );
                 |
ncelab: *W,CUVWSP (./geofence_syn.v,6789|17): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 is_inside_reg ( .D(N5043), .CK(clk), .RN(n4677), .QN(n3930) );
                     |
ncelab: *W,CUVWSP (./geofence_syn.v,6790|21): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[10]  ( .D(R[10]), .CK(clk), .RN(n4683), .QN(n2127) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6791|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[9]  ( .D(R[9]), .CK(clk), .RN(n4683), .QN(n2128) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6792|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[8]  ( .D(R[8]), .CK(clk), .RN(n4683), .QN(n2129) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6793|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[7]  ( .D(R[7]), .CK(clk), .RN(n4683), .QN(n2130) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6794|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[6]  ( .D(R[6]), .CK(clk), .RN(n4683), .QN(n2131) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6795|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[5]  ( .D(R[5]), .CK(clk), .RN(n4683), .QN(n2132) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6796|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[4]  ( .D(R[4]), .CK(clk), .RN(n4683), .QN(n2133) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6797|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[3]  ( .D(R[3]), .CK(clk), .RN(n4683), .QN(n2134) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6798|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[2]  ( .D(R[2]), .CK(clk), .RN(n4683), .QN(n2135) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6799|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[1]  ( .D(R[1]), .CK(clk), .RN(n4683), .QN(n2136) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6800|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \in_r0_reg[0]  ( .D(R[0]), .CK(clk), .RN(n4683), .QN(n2137) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6801|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \y0_reg[3][3]  ( .D(n2537), .CK(clk), .RN(n4718), .Q(\y0[3][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6842|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[3][2]  ( .D(n2538), .CK(clk), .RN(n4719), .Q(\y0[3][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6843|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[3][1]  ( .D(n2539), .CK(clk), .RN(n4718), .Q(\y0[3][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6844|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[3][4]  ( .D(n2536), .CK(clk), .RN(n4719), .Q(\y0[3][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6845|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[3][9]  ( .D(n2542), .CK(clk), .RN(n4718), .Q(\y0[3][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6846|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[3][8]  ( .D(n2543), .CK(clk), .RN(n4719), .Q(\y0[3][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6847|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[3][7]  ( .D(n2544), .CK(clk), .RN(n1945), .Q(\y0[3][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6848|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[3][6]  ( .D(n2545), .CK(clk), .RN(n1945), .Q(\y0[3][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6849|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[3][0]  ( .D(n2540), .CK(clk), .RN(n1945), .Q(\y0[3][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6850|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[3][5]  ( .D(n2535), .CK(clk), .RN(n1945), .Q(\y0[3][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6851|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][9]  ( .D(n2602), .CK(clk), .RN(n4718), .Q(\x0[3][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6852|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][8]  ( .D(n2603), .CK(clk), .RN(n4718), .Q(\x0[3][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6853|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][7]  ( .D(n2604), .CK(clk), .RN(n4718), .Q(\x0[3][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6854|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][6]  ( .D(n2605), .CK(clk), .RN(n4718), .Q(\x0[3][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6855|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][5]  ( .D(n2606), .CK(clk), .RN(n4718), .Q(\x0[3][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6856|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][4]  ( .D(n2607), .CK(clk), .RN(n4718), .Q(\x0[3][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6857|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][3]  ( .D(n2608), .CK(clk), .RN(n4718), .Q(\x0[3][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6858|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][2]  ( .D(n2609), .CK(clk), .RN(n4718), .Q(\x0[3][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6859|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][1]  ( .D(n2610), .CK(clk), .RN(n4718), .Q(\x0[3][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6860|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[3][0]  ( .D(n2611), .CK(clk), .RN(n4718), .Q(\x0[3][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6861|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[0][9]  ( .D(n2576), .CK(clk), .RN(n4715), .QN(n6623) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6912|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \y0_reg[0][8]  ( .D(n2575), .CK(clk), .RN(n4715), .QN(n6622) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6913|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \y0_reg[0][3]  ( .D(n2570), .CK(clk), .RN(n4715), .QN(n6617) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6914|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \y0_reg[0][1]  ( .D(n2568), .CK(clk), .RN(n4715), .QN(n6615) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6915|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \y0_reg[0][0]  ( .D(n2578), .CK(clk), .RN(n4714), .QN(n6625) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6916|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[0][9]  ( .D(n2642), .CK(clk), .RN(n4714), .QN(n6634) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6933|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[0][8]  ( .D(n2641), .CK(clk), .RN(n4714), .QN(n6633) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6934|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[0][7]  ( .D(n2640), .CK(clk), .RN(n4714), .QN(n6632) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6935|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[0][6]  ( .D(n2639), .CK(clk), .RN(n4714), .QN(n6631) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6936|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[0][5]  ( .D(n2636), .CK(clk), .RN(n4714), .QN(n6628) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6937|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[0][4]  ( .D(n2635), .CK(clk), .RN(n4714), .QN(n6627) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6938|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[0][3]  ( .D(n2634), .CK(clk), .RN(n4714), .QN(n6626) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6939|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[0][2]  ( .D(n2637), .CK(clk), .RN(n4714), .QN(n6629) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6940|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \r0_reg[1][10]  ( .D(n2694), .CK(clk), .RN(n4712), .Q(\r0[1][10] ) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6967|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][9]  ( .D(n2695), .CK(clk), .RN(n4713), .Q(\r0[1][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6968|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][8]  ( .D(n2696), .CK(clk), .RN(n4713), .Q(\r0[1][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6969|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][7]  ( .D(n2697), .CK(clk), .RN(n4713), .Q(\r0[1][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6970|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][6]  ( .D(n2698), .CK(clk), .RN(n4713), .Q(\r0[1][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6971|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][5]  ( .D(n2699), .CK(clk), .RN(n4713), .Q(\r0[1][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6972|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][4]  ( .D(n2700), .CK(clk), .RN(n4713), .Q(\r0[1][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6973|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][3]  ( .D(n2701), .CK(clk), .RN(n4713), .Q(\r0[1][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6974|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][2]  ( .D(n2702), .CK(clk), .RN(n4713), .Q(\r0[1][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6975|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][1]  ( .D(n2703), .CK(clk), .RN(n4713), .Q(\r0[1][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6976|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[1][0]  ( .D(n2704), .CK(clk), .RN(n4713), .Q(\r0[1][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6977|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][10]  ( .D(n2714), .CK(clk), .RN(n4714), .Q(\r0[0][10] ) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6978|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][9]  ( .D(n2713), .CK(clk), .RN(n4715), .Q(\r0[0][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6979|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][8]  ( .D(n2712), .CK(clk), .RN(n4714), .Q(\r0[0][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6980|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][7]  ( .D(n2711), .CK(clk), .RN(n4715), .Q(\r0[0][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6981|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][6]  ( .D(n2710), .CK(clk), .RN(n4714), .Q(\r0[0][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6982|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][5]  ( .D(n2709), .CK(clk), .RN(n1947), .Q(\r0[0][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6983|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][4]  ( .D(n2708), .CK(clk), .RN(n1947), .Q(\r0[0][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6984|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][3]  ( .D(n2707), .CK(clk), .RN(n1947), .Q(\r0[0][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6985|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][2]  ( .D(n2706), .CK(clk), .RN(n4715), .Q(\r0[0][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6986|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][1]  ( .D(n2705), .CK(clk), .RN(n4715), .Q(\r0[0][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6987|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[0][0]  ( .D(n2716), .CK(clk), .RN(n1947), .Q(\r0[0][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6988|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][10]  ( .D(n2646), .CK(clk), .RN(n4710), .Q(\r0[5][10] ) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,6989|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][9]  ( .D(n2647), .CK(clk), .RN(n4711), .Q(\r0[5][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6990|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][8]  ( .D(n2648), .CK(clk), .RN(n4711), .Q(\r0[5][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6991|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][7]  ( .D(n2649), .CK(clk), .RN(n4711), .Q(\r0[5][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6992|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][6]  ( .D(n2650), .CK(clk), .RN(n4711), .Q(\r0[5][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6993|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][5]  ( .D(n2651), .CK(clk), .RN(n4711), .Q(\r0[5][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6994|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][4]  ( .D(n2652), .CK(clk), .RN(n4711), .Q(\r0[5][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6995|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][3]  ( .D(n2653), .CK(clk), .RN(n4711), .Q(\r0[5][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6996|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][2]  ( .D(n2654), .CK(clk), .RN(n4711), .Q(\r0[5][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6997|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][1]  ( .D(n2655), .CK(clk), .RN(n4711), .Q(\r0[5][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6998|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[5][0]  ( .D(n2656), .CK(clk), .RN(n4711), .Q(\r0[5][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,6999|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[0][7]  ( .D(n2574), .CK(clk), .RN(n4715), .QN(n6621) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7010|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \y0_reg[0][6]  ( .D(n2573), .CK(clk), .RN(n4715), .QN(n6620) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7011|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \y0_reg[0][5]  ( .D(n2572), .CK(clk), .RN(n4715), .QN(n6619) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7012|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \y0_reg[0][4]  ( .D(n2571), .CK(clk), .RN(n4715), .QN(n6618) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7013|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \y0_reg[0][2]  ( .D(n2569), .CK(clk), .RN(n4715), .QN(n6616) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7014|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \r0_reg[3][7]  ( .D(n2673), .CK(clk), .RN(n4719), .Q(\r0[3][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7015|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][6]  ( .D(n2674), .CK(clk), .RN(n4719), .Q(\r0[3][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7016|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][9]  ( .D(n2525), .CK(clk), .RN(n4708), .Q(\y0[4][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7027|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][3]  ( .D(n2531), .CK(clk), .RN(n4709), .Q(\y0[4][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7028|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][5]  ( .D(n2675), .CK(clk), .RN(n4719), .Q(\r0[3][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7029|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][4]  ( .D(n2676), .CK(clk), .RN(n4719), .Q(\r0[3][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7030|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][3]  ( .D(n2677), .CK(clk), .RN(n4719), .Q(\r0[3][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7031|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][2]  ( .D(n2678), .CK(clk), .RN(n4719), .Q(\r0[3][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7032|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][1]  ( .D(n2679), .CK(clk), .RN(n4719), .Q(\r0[3][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7033|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][9]  ( .D(n2547), .CK(clk), .RN(n4716), .Q(\y0[2][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7034|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][3]  ( .D(n2553), .CK(clk), .RN(n4717), .Q(\y0[2][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7035|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][2]  ( .D(n2532), .CK(clk), .RN(n4708), .Q(\y0[4][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7036|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][1]  ( .D(n2533), .CK(clk), .RN(n4709), .Q(\y0[4][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7037|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][0]  ( .D(n2534), .CK(clk), .RN(n4709), .Q(\y0[4][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7038|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][0]  ( .D(n2668), .CK(clk), .RN(n4708), .Q(\r0[4][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7039|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][2]  ( .D(n2554), .CK(clk), .RN(n4716), .Q(\y0[2][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7040|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][1]  ( .D(n2555), .CK(clk), .RN(n4717), .Q(\y0[2][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7041|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][0]  ( .D(n2556), .CK(clk), .RN(n4717), .Q(\y0[2][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7042|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][0]  ( .D(n2692), .CK(clk), .RN(n4716), .Q(\r0[2][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7043|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][9]  ( .D(n2591), .CK(clk), .RN(n4709), .Q(\x0[4][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7044|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][8]  ( .D(n2592), .CK(clk), .RN(n4709), .Q(\x0[4][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7045|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][7]  ( .D(n2593), .CK(clk), .RN(n4709), .Q(\x0[4][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7046|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][5]  ( .D(n2595), .CK(clk), .RN(n4709), .Q(\x0[4][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7047|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][3]  ( .D(n2597), .CK(clk), .RN(n4709), .Q(\x0[4][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7048|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[0][1]  ( .D(n2643), .CK(clk), .RN(n4714), .QN(n6635) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7053|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[0][0]  ( .D(n2644), .CK(clk), .RN(n4714), .QN(n6636) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7054|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): Q

  DFFRX1 \x0_reg[2][9]  ( .D(n2613), .CK(clk), .RN(n4717), .Q(\x0[2][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7059|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[2][8]  ( .D(n2614), .CK(clk), .RN(n4717), .Q(\x0[2][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7060|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[2][7]  ( .D(n2615), .CK(clk), .RN(n4717), .Q(\x0[2][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7061|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[2][5]  ( .D(n2617), .CK(clk), .RN(n4717), .Q(\x0[2][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7062|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[2][3]  ( .D(n2619), .CK(clk), .RN(n4717), .Q(\x0[2][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7063|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][8]  ( .D(n2526), .CK(clk), .RN(n4708), .Q(\y0[4][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7064|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][7]  ( .D(n2527), .CK(clk), .RN(n1950), .Q(\y0[4][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7065|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][4]  ( .D(n2530), .CK(clk), .RN(n1950), .Q(\y0[4][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7066|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][6]  ( .D(n2528), .CK(clk), .RN(n1950), .Q(\y0[4][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7067|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[4][5]  ( .D(n2529), .CK(clk), .RN(n1950), .Q(\y0[4][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7068|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][6]  ( .D(n2594), .CK(clk), .RN(n4709), .Q(\x0[4][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7069|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][4]  ( .D(n2596), .CK(clk), .RN(n4709), .Q(\x0[4][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7070|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][2]  ( .D(n2598), .CK(clk), .RN(n4709), .Q(\x0[4][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7071|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][1]  ( .D(n2599), .CK(clk), .RN(n4709), .Q(\x0[4][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7072|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[4][0]  ( .D(n2600), .CK(clk), .RN(n4709), .Q(\x0[4][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7073|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][10]  ( .D(n2670), .CK(clk), .RN(n4718), .Q(\r0[3][10] ) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,7074|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][9]  ( .D(n2671), .CK(clk), .RN(n4719), .Q(\r0[3][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7075|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][8]  ( .D(n2672), .CK(clk), .RN(n4719), .Q(\r0[3][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7076|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[3][0]  ( .D(n2680), .CK(clk), .RN(n4719), .Q(\r0[3][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7077|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][10]  ( .D(n2658), .CK(clk), .RN(n4708), .Q(\r0[4][10] ) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,7078|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][9]  ( .D(n2659), .CK(clk), .RN(n4708), .Q(\r0[4][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7079|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][8]  ( .D(n2660), .CK(clk), .RN(n4708), .Q(\r0[4][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7080|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][7]  ( .D(n2661), .CK(clk), .RN(n4708), .Q(\r0[4][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7081|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][6]  ( .D(n2662), .CK(clk), .RN(n4708), .Q(\r0[4][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7082|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][5]  ( .D(n2663), .CK(clk), .RN(n4708), .Q(\r0[4][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7083|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][4]  ( .D(n2664), .CK(clk), .RN(n4708), .Q(\r0[4][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7084|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][3]  ( .D(n2665), .CK(clk), .RN(n4708), .Q(\r0[4][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7085|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][2]  ( .D(n2666), .CK(clk), .RN(n4708), .Q(\r0[4][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7086|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[4][1]  ( .D(n2667), .CK(clk), .RN(n4708), .Q(\r0[4][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7087|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][8]  ( .D(n2548), .CK(clk), .RN(n4716), .Q(\y0[2][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7088|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][7]  ( .D(n2549), .CK(clk), .RN(n1946), .Q(\y0[2][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7089|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][4]  ( .D(n2552), .CK(clk), .RN(n1946), .Q(\y0[2][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7090|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][6]  ( .D(n2550), .CK(clk), .RN(n1946), .Q(\y0[2][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7091|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \y0_reg[2][5]  ( .D(n2551), .CK(clk), .RN(n1946), .Q(\y0[2][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7092|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[2][6]  ( .D(n2616), .CK(clk), .RN(n4717), .Q(\x0[2][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7093|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[2][4]  ( .D(n2618), .CK(clk), .RN(n4717), .Q(\x0[2][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7094|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[2][2]  ( .D(n2620), .CK(clk), .RN(n4717), .Q(\x0[2][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7095|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[2][1]  ( .D(n2621), .CK(clk), .RN(n4717), .Q(\x0[2][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7096|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \x0_reg[2][0]  ( .D(n2622), .CK(clk), .RN(n4717), .Q(\x0[2][0] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7097|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][10]  ( .D(n2682), .CK(clk), .RN(n4716), .Q(\r0[2][10] ) );
                       |
ncelab: *W,CUVWSP (./geofence_syn.v,7098|23): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][9]  ( .D(n2683), .CK(clk), .RN(n4716), .Q(\r0[2][9] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7099|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][8]  ( .D(n2684), .CK(clk), .RN(n4716), .Q(\r0[2][8] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7100|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][7]  ( .D(n2685), .CK(clk), .RN(n4716), .Q(\r0[2][7] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7101|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][6]  ( .D(n2686), .CK(clk), .RN(n4716), .Q(\r0[2][6] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7102|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][5]  ( .D(n2687), .CK(clk), .RN(n4716), .Q(\r0[2][5] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7103|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][4]  ( .D(n2688), .CK(clk), .RN(n4716), .Q(\r0[2][4] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7104|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][3]  ( .D(n2689), .CK(clk), .RN(n4716), .Q(\r0[2][3] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7105|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][2]  ( .D(n2690), .CK(clk), .RN(n4716), .Q(\r0[2][2] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7106|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \r0_reg[2][1]  ( .D(n2691), .CK(clk), .RN(n4716), .Q(\r0[2][1] ) );
                      |
ncelab: *W,CUVWSP (./geofence_syn.v,7107|22): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][10]  ( .D(n6479), .CK(clk), .RN(n1922), .Q(
                              |
ncelab: *W,CUVWSP (./geofence_syn.v,7108|30): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][8]  ( .D(n6487), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7110|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][10]  ( .D(n6435), .CK(clk), .RN(n1922), .Q(
                              |
ncelab: *W,CUVWSP (./geofence_syn.v,7112|30): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][5]  ( .D(n6455), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7114|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][3]  ( .D(n6463), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7116|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][1]  ( .D(n6471), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7118|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][3]  ( .D(n6507), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7120|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][1]  ( .D(n6515), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7122|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][9]  ( .D(n6483), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7124|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][7]  ( .D(n6491), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7126|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][6]  ( .D(n6495), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7128|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][5]  ( .D(n6499), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7130|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][4]  ( .D(n6503), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7132|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][9]  ( .D(n6439), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7134|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][8]  ( .D(n6443), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7136|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][7]  ( .D(n6447), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7138|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][6]  ( .D(n6451), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7140|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][4]  ( .D(n6459), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7142|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][2]  ( .D(n6467), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7144|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_y0_reg[5][0]  ( .D(n6475), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7146|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][2]  ( .D(n6511), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7148|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \vector_x0_reg[5][0]  ( .D(n6519), .CK(clk), .RN(n1922), .Q(
                             |
ncelab: *W,CUVWSP (./geofence_syn.v,7150|29): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX1 \tri_cnt_reg[4]  ( .D(N1567), .CK(clk), .RN(n4684), .Q(tri_cnt[4]) );
                        |
ncelab: *W,CUVWSP (./geofence_syn.v,7309|24): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18307): QN

  DFFRX2 \cs_reg[2]  ( .D(ns[2]), .CK(clk), .RN(n4682), .QN(n1791) );
                   |
ncelab: *W,CUVWSP (./geofence_syn.v,7339|19): 1 output port was not connected:
ncelab: (/usr/cad/Design_Kit/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v,18376): Q

ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Reading SDF file from location "/home/User/hy/cic2021/geofence_syn.sdf"
	Compiled SDF file "geofence_syn.sdf.X" older than source SDF file "/home/User/hy/cic2021/geofence_syn.sdf".
	Recompiling.
	Writing compiled SDF file to "geofence_syn.sdf.X".
	Annotating SDF timing data:
		Compiled SDF file:     geofence_syn.sdf.X
		Log file:              
		Backannotation scope:  testfixture.u_geofence
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 34259  Annotated = 100.00% -- No. of Tchecks = 6124  Annotated = 99.93% 
				        Total 	   Annotated	  Percentage
		 Path Delays	       34259	       34259	      100.00
		      $width	        2798	        2798	      100.00
		  $setuphold	        3326	        3322	       99.88
  assign n75 = B[2];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3850|7): The interconnect source testfixture.u_geofence.U3806.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I11_C650.U134.A.  The port annotation will still occur.
  assign n75 = B[2];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3850|7): The interconnect source testfixture.u_geofence.U3806.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I11_C650.U133.A.  The port annotation will still occur.
  assign n75 = B[2];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3221|7): The interconnect source testfixture.u_geofence.U4260.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I11_C645.U138.A.  The port annotation will still occur.
  assign n75 = B[2];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3221|7): The interconnect source testfixture.u_geofence.U4260.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I11_C645.U137.A.  The port annotation will still occur.
  assign n75 = B[2];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3661|7): The interconnect source testfixture.u_geofence.U4272.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I11_C649.U136.A.  The port annotation will still occur.
  assign n75 = B[2];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3661|7): The interconnect source testfixture.u_geofence.U4272.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I11_C649.U135.A.  The port annotation will still occur.
  assign n106 = A[0];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4048|7): The interconnect source testfixture.u_geofence.m1.mult_712.U23.S is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U249.A.  The port annotation will still occur.
  assign n3 = A[15];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4043|7): The interconnect source testfixture.u_geofence.U4239.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U187.B.  The port annotation will still occur.
  assign n4 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4044|7): The interconnect source testfixture.u_geofence.U4003.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U186.B.  The port annotation will still occur.
  assign n5 = A[13];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4045|7): The interconnect source testfixture.u_geofence.U3999.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U185.B.  The port annotation will still occur.
  assign n7 = A[11];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4047|7): The interconnect source testfixture.u_geofence.U4011.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U188.B.  The port annotation will still occur.
  assign n106 = A[0];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4048|7): The interconnect source testfixture.u_geofence.m1.mult_712.U23.S is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U129.A.  The port annotation will still occur.
  assign n126 = B[2];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4049|7): The interconnect source testfixture.u_geofence.U4738.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U129.B.  The port annotation will still occur.
  assign n6 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4046|7): The interconnect source testfixture.u_geofence.U3992.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U190.B.  The port annotation will still occur.
  assign n4 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4044|7): The interconnect source testfixture.u_geofence.U4003.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U162.A.  The port annotation will still occur.
  assign n5 = A[13];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4045|7): The interconnect source testfixture.u_geofence.U3999.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U165.AN.  The port annotation will still occur.
  assign n6 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4046|7): The interconnect source testfixture.u_geofence.U3992.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U163.A.  The port annotation will still occur.
  assign n3 = A[15];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4043|7): The interconnect source testfixture.u_geofence.U4239.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U152.A.  The port annotation will still occur.
  assign n7 = A[11];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4047|7): The interconnect source testfixture.u_geofence.U4011.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C649.U196.A.  The port annotation will still occur.
  assign n25 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3738|7): The interconnect source testfixture.u_geofence.U3992.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C649.U210.B.  The port annotation will still occur.
  assign n25 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3738|7): The interconnect source testfixture.u_geofence.U3992.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C649.U170.A.  The port annotation will still occur.
  assign n25 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3738|7): The interconnect source testfixture.u_geofence.U3992.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C649.U174.A.  The port annotation will still occur.
  assign n16 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3737|7): The interconnect source testfixture.u_geofence.U4003.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C649.U164.B.  The port annotation will still occur.
  assign n16 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3737|7): The interconnect source testfixture.u_geofence.U4003.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C649.U175.A.  The port annotation will still occur.
  assign n106 = A[0];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3468|7): The interconnect source testfixture.u_geofence.a1.U23.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U249.A.  The port annotation will still occur.
  assign n3 = A[15];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3463|7): The interconnect source testfixture.u_geofence.U4005.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U177.B.  The port annotation will still occur.
  assign n4 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3464|7): The interconnect source testfixture.u_geofence.U4171.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U179.B.  The port annotation will still occur.
  assign n7 = A[11];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3467|7): The interconnect source testfixture.u_geofence.U5051.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U178.B.  The port annotation will still occur.
  assign n5 = A[13];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3465|7): The interconnect source testfixture.u_geofence.U3994.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U176.B.  The port annotation will still occur.
  assign n106 = A[0];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3468|7): The interconnect source testfixture.u_geofence.a1.U23.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U129.A.  The port annotation will still occur.
  assign n126 = B[2];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3469|7): The interconnect source testfixture.u_geofence.U7901.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U129.B.  The port annotation will still occur.
  assign n6 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3466|7): The interconnect source testfixture.u_geofence.U4419.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U180.B.  The port annotation will still occur.
  assign n4 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3464|7): The interconnect source testfixture.u_geofence.U4171.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U153.A.  The port annotation will still occur.
  assign n5 = A[13];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3465|7): The interconnect source testfixture.u_geofence.U3994.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U160.AN.  The port annotation will still occur.
  assign n6 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3466|7): The interconnect source testfixture.u_geofence.U4419.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U159.A.  The port annotation will still occur.
  assign n3 = A[15];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3463|7): The interconnect source testfixture.u_geofence.U4005.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U154.A.  The port annotation will still occur.
  assign n7 = A[11];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3467|7): The interconnect source testfixture.u_geofence.U5051.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C645.U189.A.  The port annotation will still occur.
  assign n42 = A[13];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3302|7): The interconnect source testfixture.u_geofence.U3994.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C645.U197.A.  The port annotation will still occur.
  assign n42 = A[13];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3302|7): The interconnect source testfixture.u_geofence.U3994.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C645.U200.A.  The port annotation will still occur.
  assign n59 = A[11];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3303|7): The interconnect source testfixture.u_geofence.U5051.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C645.U225.A.  The port annotation will still occur.
  assign n59 = A[11];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3303|7): The interconnect source testfixture.u_geofence.U5051.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C645.U226.B.  The port annotation will still occur.
  assign n59 = A[11];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3303|7): The interconnect source testfixture.u_geofence.U5051.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C645.U232.A.  The port annotation will still occur.
  assign n25 = A[15];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3301|7): The interconnect source testfixture.u_geofence.U4005.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C645.U204.A.  The port annotation will still occur.
  assign n42 = A[13];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3302|7): The interconnect source testfixture.u_geofence.U3994.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C645.U205.A.  The port annotation will still occur.
  assign n25 = A[15];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3301|7): The interconnect source testfixture.u_geofence.U4005.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C645.U202.A.  The port annotation will still occur.
  assign n25 = A[15];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3301|7): The interconnect source testfixture.u_geofence.U4005.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C645.U201.A.  The port annotation will still occur.
  assign n106 = A[0];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4178|7): The interconnect source testfixture.u_geofence.m2.mult_712.U23.S is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U249.A.  The port annotation will still occur.
  assign n3 = A[15];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4173|7): The interconnect source testfixture.u_geofence.U4242.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U186.B.  The port annotation will still occur.
  assign n4 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4174|7): The interconnect source testfixture.u_geofence.U4004.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U185.B.  The port annotation will still occur.
  assign n5 = A[13];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4175|7): The interconnect source testfixture.u_geofence.U3998.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U184.B.  The port annotation will still occur.
  assign n7 = A[11];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4177|7): The interconnect source testfixture.u_geofence.U4017.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U187.B.  The port annotation will still occur.
  assign n106 = A[0];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4178|7): The interconnect source testfixture.u_geofence.m2.mult_712.U23.S is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U129.A.  The port annotation will still occur.
  assign n126 = B[2];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4179|7): The interconnect source testfixture.u_geofence.U4734.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U129.B.  The port annotation will still occur.
  assign n6 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4176|7): The interconnect source testfixture.u_geofence.U4000.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U189.B.  The port annotation will still occur.
  assign n4 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4174|7): The interconnect source testfixture.u_geofence.U4004.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U161.A.  The port annotation will still occur.
  assign n3 = A[15];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4173|7): The interconnect source testfixture.u_geofence.U4242.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U152.A.  The port annotation will still occur.
  assign n5 = A[13];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4175|7): The interconnect source testfixture.u_geofence.U3998.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U164.AN.  The port annotation will still occur.
  assign n6 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4176|7): The interconnect source testfixture.u_geofence.U4000.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U162.A.  The port annotation will still occur.
  assign n7 = A[11];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,4177|7): The interconnect source testfixture.u_geofence.U4017.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.sub_699_I10_C650.U194.A.  The port annotation will still occur.
  assign n25 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3927|7): The interconnect source testfixture.u_geofence.U4000.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C650.U211.B.  The port annotation will still occur.
  assign n25 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3927|7): The interconnect source testfixture.u_geofence.U4000.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C650.U169.A.  The port annotation will still occur.
  assign n25 = A[12];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3927|7): The interconnect source testfixture.u_geofence.U4000.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C650.U173.A.  The port annotation will still occur.
  assign n16 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3926|7): The interconnect source testfixture.u_geofence.U4004.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C650.U163.B.  The port annotation will still occur.
  assign n16 = A[14];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,3926|7): The interconnect source testfixture.u_geofence.U4004.Y is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.add_697_I10_C650.U174.A.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U270.A.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U268.A.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U332.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U330.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U328.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U326.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U324.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U322.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U320.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U318.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U316.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U314.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U42.B.  The port annotation will still occur.
  assign n71 = a[1];
       |
ncelab: *W,SDFNCAP (./geofence_syn.v,1762|7): The interconnect source testfixture.u_geofence.\sqrt_o_reg[1] .Q is separated by a unidirectional continuous assign from the destination testfixture.u_geofence.mult_620.U39.B.  The port annotation will still occur.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.acc:v <0x57598881>
			streams:   0, words:     0
		worklib.geofence:v <0x59c0155a>
			streams:   0, words:     0
		worklib.geofence_DW01_add_56:v <0x2c8f93cd>
			streams:   0, words:     0
		worklib.geofence_DW01_add_57:v <0x593a36dc>
			streams:   0, words:     0
		worklib.geofence_DW01_add_61:v <0x0127604f>
			streams:   0, words:     0
		worklib.geofence_DW01_add_63:v <0x0960e17c>
			streams:   0, words:     0
		worklib.geofence_DW01_add_64:v <0x0391dc2e>
			streams:   0, words:     0
		worklib.geofence_DW01_sub_33:v <0x6ea287db>
			streams:   0, words:     0
		worklib.geofence_DW01_sub_34:v <0x2d3bca7c>
			streams:   0, words:     0
		worklib.geofence_DW01_sub_35:v <0x4cf23c57>
			streams:   0, words:     0
		worklib.geofence_DW01_sub_36:v <0x6b062001>
			streams:   0, words:     0
		worklib.geofence_DW01_sub_37:v <0x3a61f458>
			streams:   0, words:     0
		worklib.geofence_DW01_sub_38:v <0x705332ee>
			streams:   0, words:     0
		worklib.geofence_DW_mult_uns_0:v <0x2d7435d9>
			streams:   0, words:     0
		worklib.testfixture:sv <0x129b0dee>
			streams:  16, words: 22751
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                  8409     177
		UDPs:                     1412       5
		Primitives:              20097       8
		Timing outputs:          10208      51
		Registers:                1088      30
		Scalar wires:            11397       -
		Expanded wires:             31       3
		Always blocks:               5       5
		Initial blocks:              9       9
		Cont. assignments:           0      32
		Pseudo assignments:          4       4
		Timing checks:            9450    1137
		Interconnect:            22978       -
		Delayed tcheck signals:   3062    1042
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
----------------------
-- Simulation Start --
----------------------
Object1(in):   X     Y     R
          1:  103,  340,  118
          2:  755,  510,  567
          3:  103,   50,  294
          4:  982,  280,  763
          5:  298,  560,  252
          6:  710,   50,  559
Object1: Golde/Return => 1/1, PASS

Object2(out):  X     Y     R
          1:  298,  560,  178
          2:  103,   50,  680
          3:  103,  340,  397
          4:  710,   50,  830
          5:  755,  510,  574
          6:  982,  280,  879
Object2: Golde/Return => 0/0, PASS

Object3(out):  X     Y     R
          1:  400,   80,  272
          2:  300,  800,  659
          3:  980,  120,  840
          4:  710,  620,  732
          5:  103,  500,  342
          6:  130,  210,   50
Object3: Golde/Return => 0/0, PASS

Object4(in):   X     Y     R
          1:  298,  560,  430
          2:  755,  510,  707
          3:  103,   50,  116
          4:  710,   50,  580
          5:  982,  280,  850
          6:  103,  340,  183
Object4: Golde/Return => 1/1, PASS

Object5(in):   X     Y     R
          1:  755,  510,  345
          2:  982,  280,  616
          3:  298,  560,  122
          4:  710,   50,  549
          5:  103,   50,  553
          6:  103,  340,  350
Object5: Golde/Return => 1/1, PASS

Object6(out):  X     Y     R
          1:  755,  510,  743
          2:  103,  340,  296
          3:  710,   50,  898
          4:  982,  280, 1021
          5:  298,  560,  285
          6:  103,   50,  580
Object6: Golde/Return => 0/0, PASS

Object7(out):  X     Y     R
          1:  103,   50,  748
          2:  710,   50,  148
          3:  298,  560,  718
          4:  755,  510,  420
          5:  982,  280,  223
          6:  103,  340,  784
Object7: Golde/Return => 0/0, PASS

Object8(out):  X     Y     R
          1:  300,  800,  330
          2:  710,  620,  690
          3:  400,   80,  664
          4:  103,  500,  150
          5:  130,  210,  429
          6:  980,  120, 1084
Object8: Golde/Return => 0/0, PASS

Object9(in):   X     Y     R
          1:  302,  423,  574
          2:  503,  521,  501
          3:  694,  768,  420
          4:   10,  664,  468
          5:   43, 1003,  298
          6:  694, 1023,  354
Object9: Golde/Return => 1/1, PASS

Object10(out):  X     Y     R
          1:  710,  620,  316
          2:  980,  120,  561
          3:  130,  210, 1007
          4:  400,   80,  863
          5:  103,  500,  935
          6:  300,  800,  730
Object10: Golde/Return => 0/0, PASS

Object11(in):   X     Y     R
          1:  302,  423,  315
          2:  694,  768,  546
          3:  694, 1023,  630
          4:  503,  521,  394
          5:   43, 1003,  322
          6:   10,  664,  146
Object11: Golde/Return => 1/1, PASS

Object12(in):   X     Y     R
          1:  980,  120,  733
          2:  710,  620,  217
          3:  103,  500,  433
          4:  130,  210,  594
          5:  300,  800,  235
          6:  400,   80,  603
Object12: Golde/Return => 1/1, PASS

Object13(out):  X     Y     R
          1:  694, 1023,  392
          2:   10,  664,  622
          3:  503,  521,  172
          4:  694,  768,  146
          5:  302,  423,  392
          6:   43, 1003,  694
Object13: Golde/Return => 0/0, PASS

Object14(in):   X     Y     R
          1:  321,  870,  378
          2: 1010,  643,  690
          3:  321,  127,  365
          4:  432,  123,  381
          5:  567, 1003,  560
          6:  970,  280,  668
Object14: Golde/Return => 1/1, PASS

Object15(out):  X     Y     R
          1:  755,  510,  390
          2:  103,   50,  732
          3:  103,  340,  487
          4:  298,  560,  193
          5:  982,  280,  707
          6:  710,   50,  720
Object15: Golde/Return => 0/0, PASS

Object16(out):  X     Y     R
          1:  300,  800,  628
          2:  980,  120,  875
          3:  130,  210, 1096
          4:  400,   80, 1039
          5:  103,  500,  934
          6:  710,  620,  416
Object16: Golde/Return => 0/0, PASS

Object17(out):  X     Y     R
          1:  103,  500,  784
          2:  130,  210,  753
          3:  400,   80,  540
          4:  710,  620,  320
          5:  980,  120,  247
          6:  300,  800,  732
Object17: Golde/Return => 0/0, PASS

Object18(in):   X     Y     R
          1:  503,  521,  154
          2:  694,  768,  215
          3:  694, 1023,  398
          4:   43, 1003,  562
          5:   10,  664,  490
          6:  302,  423,  320
Object18: Golde/Return => 1/1, PASS

Object19(in):   X     Y     R
          1:   43, 1003,  595
          2:  302,  423,  550
          3:   10,  664,  646
          4:  694, 1023,  168
          5:  694,  768,  124
          6:  503,  521,  369
Object19: Golde/Return => 1/1, PASS

Object20(in):   X     Y     R
          1:  980,  120,  785
          2:  103,  500,  214
          3:  710,  620,  574
          4:  130,  210,  142
          5:  300,  800,  486
          6:  400,   80,  300
Object20: Golde/Return => 1/1, PASS

Object21(out):  X     Y     R
          1:  432,  123,  834
          2:  321,  127,  833
          3:  567, 1003,  173
          4:  321,  870,  117
          5:  970,  280,  885
          6: 1010,  643,  686
Object21: Golde/Return => 0/0, PASS

Object22(in):   X     Y     R
          1:  710,   50,  238
          2:  103,  340,  777
          3:  982,  280,  122
          4:  755,  510,  308
          5:  298,  560,  664
          6:  103,   50,  788
Object22: Golde/Return => 1/1, PASS

Object23(in):   X     Y     R
          1:  982,  280,  586
          2:  103,   50,  337
          3:  755,  510,  464
          4:  710,   50,  348
          5:  103,  340,  324
          6:  298,  560,  364
Object23: Golde/Return => 1/1, PASS

Object24(in):   X     Y     R
          1:  503,  521,  205
          2:   43, 1003,  571
          3:  302,  423,   69
          4:   10,  664,  337
          5:  694, 1023,  661
          6:  694,  768,  481
Object24: Golde/Return => 1/1, PASS

Object25(out):  X     Y     R
          1:  321,  127,  922
          2:  567, 1003,  228
          3:  970,  280,  672
          4: 1010,  643,  363
          5:  432,  123,  875
          6:  321,  870,  464
Object25: Golde/Return => 0/0, PASS

Object26(in):   X     Y     R
          1:  970,  280,  684
          2:  432,  123,  771
          3: 1010,  643,  448
          4:  321,  127,  802
          5:  321,  870,  302
          6:  567, 1003,  144
Object26: Golde/Return => 1/1, PASS

Object27(out):  X     Y     R
          1:  755,  510,  386
          2:  103,   50,  848
          3:  982,  280,  709
          4:  710,   50,  778
          5:  103,  340,  607
          6:  298,  560,  313
Object27: Golde/Return => 0/0, PASS

Object28(out):  X     Y     R
          1:  503,  521,  494
          2:  302,  423,  346
          3:  694, 1023,  782
          4:   10,  664,   40
          5:   43, 1003,  378
          6:  694,  768,  689
Object28: Golde/Return => 0/0, PASS

Object29(out):  X     Y     R
          1:  567, 1003,  516
          2:  970,  280,  823
          3:  321,  870,  269
          4:  432,  123,  540
          5: 1010,  643,  790
          6:  321,  127,  503
Object29: Golde/Return => 0/0, PASS

Object30(in):   X     Y     R
          1:  103,  340,  769
          2:  710,   50,  334
          3:  103,   50,  822
          4:  298,  560,  613
          5:  755,  510,  203
          6:  982,  280,  126
Object30: Golde/Return => 1/1, PASS

Object31(out):  X     Y     R
          1:  503,  521,  582
          2:  694, 1023, 1097
          3:   10,  664,  571
          4:   43, 1003,  904
          5:  694,  768,  893
          6:  302,  423,  380
Object31: Golde/Return => 0/0, PASS

Object32(out):  X     Y     R
          1:  694, 1023,  377
          2:   10,  664,  968
          3:  503,  521,  530
          4:   43, 1003,  959
          5:  302,  423,  754
          6:  694,  768,  279
Object32: Golde/Return => 0/0, PASS

Object33(in):   X     Y     R
          1:  321,  870,  389
          2: 1010,  643,  378
          3:  567, 1003,  373
          4:  970,  280,  490
          5:  321,  127,  595
          6:  432,  123,  549
Object33: Golde/Return => 1/1, PASS

Object34(in):   X     Y     R
          1:  103,  500,  307
          2:  400,   80,  430
          3:  130,  210,  410
          4:  710,  620,  319
          5:  980,  120,  690
          6:  300,  800,  310
Object34: Golde/Return => 1/1, PASS

Object35(in):   X     Y     R
          1:  503,  521,  299
          2:   43, 1003,  421
          3:  694, 1023,  622
          4:   10,  664,  214
          5:  694,  768,  496
          6:  302,  423,  213
Object35: Golde/Return => 1/1, PASS

Object36(out):  X     Y     R
          1:  103,   50,  918
          2:  298,  560,  884
          3:  710,   50,  311
          4:  103,  340,  962
          5:  982,  280,  233
          6:  755,  510,  531
Object36: Golde/Return => 0/0, PASS

Object37(out):  X     Y     R
          1:   10,  664,  815
          2:  694,  768,  180
          3:   43, 1003,  743
          4:  694, 1023,  130
          5:  302,  423,  695
          6:  503,  521,  491
Object37: Golde/Return => 0/0, PASS

Object38(out):  X     Y     R
          1:  400,   80,  836
          2:  300,  800,  110
          3:  103,  500,  454
          4:  980,  120, 1042
          5:  130,  210,  720
          6:  710,  620,  502
Object38: Golde/Return => 0/0, PASS

Object39(in):   X     Y     R
          1:  321,  870,  724
          2:  567, 1003,  786
          3:  321,  127,  333
          4:  432,  123,  230
          5:  970,  280,  334
          6: 1010,  643,  561
Object39: Golde/Return => 1/1, PASS

Object40(in):   X     Y     R
          1:  400,   80,  493
          2:  103,  500,  816
          3:  710,  620,  426
          4:  130,  210,  742
          5:  300,  800,  811
          6:  980,  120,  150
Object40: Golde/Return => 1/1, PASS

Object41(out):  X     Y     R
          1:  970,  280,  344
          2:  321,  870,  774
          3:  432,  123,  217
          4:  321,  127,  326
          5: 1010,  643,  600
          6:  567, 1003,  840
Object41: Golde/Return => 0/0, PASS

Object42(out):  X     Y     R
          1:  321,  127,  936
          2:  321,  870,  655
          3:  970,  280,  519
          4:  567, 1003,  454
          5:  432,  123,  865
          6: 1010,  643,  160
Object42: Golde/Return => 0/0, PASS

Object43(in):   X     Y     R
          1:  567, 1003,  551
          2:  321,  127,  600
          3: 1010,  643,  261
          4:  321,  870,  599
          5:  432,  123,  520
          6:  970,  280,  282
Object43: Golde/Return => 1/1, PASS

Object44(in):   X     Y     R
          1:  710,  620,  514
          2:  130,  210,  270
          3:  300,  800,  598
          4:  103,  500,  415
          5:  400,   80,  130
          6:  980,  120,  586
Object44: Golde/Return => 1/1, PASS

Object45(out):  X     Y     R
          1:   10,  664,  849
          2:  694, 1023,  924
          3:  503,  521,  444
          4:  694,  768,  669
          5:  302,  423,  471
          6:   43, 1003, 1085
Object45: Golde/Return => 0/0, PASS

Object46(out):  X     Y     R
          1:  980,  120,  968
          2:  710,  620,  500
          3:  300,  800,  113
          4:  103,  500,  249
          5:  130,  210,  517
          6:  400,   80,  664
Object46: Golde/Return => 0/0, PASS

Object47(out):  X     Y     R
          1:  103,  500,  420
          2:  300,  800,  739
          3:  400,   80,  270
          4:  130,  210,  130
          5:  710,  620,  792
          6:  980,  120,  850
Object47: Golde/Return => 0/0, PASS

Object48(in):   X     Y     R
          1:  321,  870,  264
          2: 1010,  643,  511
          3:  321,  127,  576
          4:  567, 1003,  334
          5:  432,  123,  556
          6:  970,  280,  613
Object48: Golde/Return => 1/1, PASS

Object49(out):  X     Y     R
          1:  567, 1003, 1016
          2: 1010,  643, 1059
          3:  321,  127,  222
          4:  432,  123,  332
          5:  321,  870,  801
          6:  970,  280,  888
Object49: Golde/Return => 0/0, PASS

Object50(out):  X     Y     R
          1:  321,  870,  130
          2:  432,  123,  883
          3:  970,  280,  969
          4:  567, 1003,  246
          5:  321,  127,  873
          6: 1010,  643,  775
Object50: Golde/Return => 0/0, PASS

-------------------------------------------------
--    Simulation finish,  ALL PASS             --
-------------------------------------------------
Simulation complete via $finish(1) at time 142800 NS + 0
./tb.sv:151              $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 22, 2021 at 17:13:30 CST  (total: 00:00:06)
