This project is an exercise in creating clocks of different frequencies using counters. I have attached the Verilog code (clock_gen.v) as well as my formal lab report for the project.
