set_min_delay 4.0 -from core_clock -fall_through and1 -to clk1 -rise_to core_clock -ignore_clock_latency -probe -reset_path
