// Seed: 1519365309
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    output supply1 id_7
);
  wire id_9;
  id_10 :
  assert property (@(negedge 1) id_2)
  else $display;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output wand id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wand id_11,
    input wire id_12,
    input uwire id_13
);
  id_15(
      id_10, id_13, id_3, 1
  );
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_6,
      id_9,
      id_4,
      id_7,
      id_7
  );
endmodule
