============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     24448
   Run Date =   Thu Apr 11 15:46:27 2024

   Run on =     CHOCODESKTOP
============================================================
RUN-1002 : start command "open_project SOC_2_times.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(57)
HDL-1007 : analyze verilog file ../../src/soc_top.v
HDL-1007 : analyze verilog file ../../src/soc_cm0.v
HDL-1007 : undeclared symbol 'SWCLKTCK', assumed default net type 'wire' in ../../src/soc_cm0.v(64)
HDL-1007 : undeclared symbol 'HMASTER', assumed default net type 'wire' in ../../src/soc_cm0.v(135)
HDL-1007 : undeclared symbol 'HMASTLOCK', assumed default net type 'wire' in ../../src/soc_cm0.v(136)
HDL-1007 : undeclared symbol 'RXEV', assumed default net type 'wire' in ../../src/soc_cm0.v(166)
HDL-1007 : undeclared symbol 'irq_gpio0', assumed default net type 'wire' in ../../src/soc_cm0.v(413)
HDL-5007 WARNING: block identifier is required on this block in ../../src/soc_cm0.v(418)
HDL-5007 WARNING: identifier 'btn_interrupt' is used before its declaration in ../../src/soc_cm0.v(80)
HDL-1007 : analyze verilog file ../../al_ip/dtcm.v
HDL-1007 : analyze verilog file ../../al_ip/itcm.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_arb.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_decS0.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_default_slave.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_i.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../src/bus/cm0_mtx_i.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../src/bus/cm0_mtx_i.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../src/bus/cm0_mtx_i.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../src/bus/cm0_mtx_i.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../src/bus/cm0_mtx_i.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../src/bus/cm0_mtx_i.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../src/bus/cm0_mtx_i.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../src/bus/cm0_mtx_i.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../src/bus/cm0_mtx_i.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../src/bus/cm0_mtx_i.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_lite.v
HDL-1007 : analyze verilog file ../../src/bus/cm0_mtx_o.v
HDL-1007 : analyze verilog file ../../src/core/CORTEXM0INTEGRATION.v
HDL-1007 : analyze verilog file ../../src/core/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/tcm/cmsdk_ahb_to_sram.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_ahb_to_iop.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/gpio/cmsdk_iop_gpio.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/cmsdk_apb_subsystem.v
HDL-1007 : analyze verilog file ../../src/phr/ahb/apb_subsystem/uart/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../src/btn_interupt_generator.v
RUN-1001 : Project manager successfully analyzed 23 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SOC_2_times_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model soc_top
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net soc_cm0_u0/cm0_u0/u_logic/SCLK is clkc0 of pll pll_u0/pll_inst.
SYN-4019 : Net clk_dup_1 is refclk of pll pll_u0/pll_inst.
SYN-4024 : Net "swclk_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net soc_cm0_u0/cm0_u0/u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net swclk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net swclk_dup_1 to drive 107 clock pins.
PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 7966 instances
RUN-0007 : 5911 luts, 1866 seqs, 59 mslices, 43 lslices, 31 pads, 48 brams, 3 dsps
RUN-1001 : There are total 8391 nets
RUN-1001 : 4565 nets have 2 pins
RUN-1001 : 2785 nets have [3 - 5] pins
RUN-1001 : 559 nets have [6 - 10] pins
RUN-1001 : 253 nets have [11 - 20] pins
RUN-1001 : 224 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     207     
RUN-1001 :   No   |  No   |  Yes  |     554     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     835     
RUN-1001 :   Yes  |  No   |  Yes  |     270     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |  55   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 60
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7964 instances, 5911 luts, 1866 seqs, 102 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-0007 : Cell area utilization is 31%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.07397e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7964.
PHY-3001 : Level 1 #clusters 1016.
PHY-3001 : End clustering;  0.117724s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 581289, overlap = 324.938
PHY-3002 : Step(2): len = 505956, overlap = 363
PHY-3002 : Step(3): len = 351779, overlap = 451.625
PHY-3002 : Step(4): len = 300894, overlap = 509.875
PHY-3002 : Step(5): len = 244920, overlap = 568.438
PHY-3002 : Step(6): len = 208156, overlap = 620.625
PHY-3002 : Step(7): len = 175031, overlap = 650.281
PHY-3002 : Step(8): len = 148502, overlap = 674.531
PHY-3002 : Step(9): len = 129202, overlap = 711.156
PHY-3002 : Step(10): len = 113961, overlap = 722.688
PHY-3002 : Step(11): len = 99178.7, overlap = 748.094
PHY-3002 : Step(12): len = 87238.8, overlap = 765.656
PHY-3002 : Step(13): len = 77576.7, overlap = 773.969
PHY-3002 : Step(14): len = 71991.8, overlap = 777.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.0118e-07
PHY-3002 : Step(15): len = 80320.8, overlap = 767.031
PHY-3002 : Step(16): len = 102536, overlap = 739.062
PHY-3002 : Step(17): len = 107947, overlap = 711.469
PHY-3002 : Step(18): len = 116519, overlap = 682
PHY-3002 : Step(19): len = 114906, overlap = 666.625
PHY-3002 : Step(20): len = 117494, overlap = 657
PHY-3002 : Step(21): len = 114447, overlap = 657.906
PHY-3002 : Step(22): len = 115101, overlap = 669.719
PHY-3002 : Step(23): len = 114405, overlap = 661.344
PHY-3002 : Step(24): len = 114958, overlap = 665.219
PHY-3002 : Step(25): len = 114283, overlap = 658.969
PHY-3002 : Step(26): len = 114257, overlap = 655.875
PHY-3002 : Step(27): len = 114192, overlap = 650.812
PHY-3002 : Step(28): len = 115399, overlap = 654.812
PHY-3002 : Step(29): len = 114222, overlap = 650.719
PHY-3002 : Step(30): len = 112828, overlap = 659.438
PHY-3002 : Step(31): len = 111719, overlap = 654.469
PHY-3002 : Step(32): len = 111162, overlap = 647.219
PHY-3002 : Step(33): len = 109402, overlap = 629.062
PHY-3002 : Step(34): len = 108907, overlap = 617.25
PHY-3002 : Step(35): len = 108231, overlap = 621.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.20236e-06
PHY-3002 : Step(36): len = 126288, overlap = 599.75
PHY-3002 : Step(37): len = 136715, overlap = 582.969
PHY-3002 : Step(38): len = 141838, overlap = 586.062
PHY-3002 : Step(39): len = 143300, overlap = 589.094
PHY-3002 : Step(40): len = 140752, overlap = 587.75
PHY-3002 : Step(41): len = 140024, overlap = 581.125
PHY-3002 : Step(42): len = 138114, overlap = 579
PHY-3002 : Step(43): len = 137368, overlap = 577.188
PHY-3002 : Step(44): len = 136045, overlap = 569.031
PHY-3002 : Step(45): len = 135931, overlap = 567.25
PHY-3002 : Step(46): len = 135199, overlap = 559.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.40472e-06
PHY-3002 : Step(47): len = 154371, overlap = 527.188
PHY-3002 : Step(48): len = 161810, overlap = 509.406
PHY-3002 : Step(49): len = 165399, overlap = 485.656
PHY-3002 : Step(50): len = 164832, overlap = 486.906
PHY-3002 : Step(51): len = 162602, overlap = 508.469
PHY-3002 : Step(52): len = 160835, overlap = 506.344
PHY-3002 : Step(53): len = 158319, overlap = 517.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.80944e-06
PHY-3002 : Step(54): len = 177724, overlap = 478.188
PHY-3002 : Step(55): len = 188384, overlap = 435.812
PHY-3002 : Step(56): len = 193244, overlap = 424.25
PHY-3002 : Step(57): len = 194430, overlap = 431.031
PHY-3002 : Step(58): len = 193510, overlap = 432.719
PHY-3002 : Step(59): len = 192167, overlap = 430.25
PHY-3002 : Step(60): len = 189305, overlap = 430.531
PHY-3002 : Step(61): len = 188589, overlap = 437.562
PHY-3002 : Step(62): len = 188480, overlap = 438.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.58031e-06
PHY-3002 : Step(63): len = 213275, overlap = 394.062
PHY-3002 : Step(64): len = 228850, overlap = 340
PHY-3002 : Step(65): len = 236747, overlap = 280.969
PHY-3002 : Step(66): len = 240091, overlap = 268.281
PHY-3002 : Step(67): len = 239757, overlap = 277.594
PHY-3002 : Step(68): len = 238507, overlap = 283.188
PHY-3002 : Step(69): len = 236069, overlap = 276.219
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.91606e-05
PHY-3002 : Step(70): len = 256587, overlap = 247.969
PHY-3002 : Step(71): len = 272539, overlap = 210.312
PHY-3002 : Step(72): len = 279272, overlap = 209.125
PHY-3002 : Step(73): len = 280152, overlap = 213
PHY-3002 : Step(74): len = 279654, overlap = 212.531
PHY-3002 : Step(75): len = 279170, overlap = 208.281
PHY-3002 : Step(76): len = 278675, overlap = 215.469
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.83212e-05
PHY-3002 : Step(77): len = 294245, overlap = 200.406
PHY-3002 : Step(78): len = 313298, overlap = 165
PHY-3002 : Step(79): len = 321049, overlap = 154.25
PHY-3002 : Step(80): len = 321921, overlap = 146.5
PHY-3002 : Step(81): len = 320727, overlap = 145.562
PHY-3002 : Step(82): len = 320254, overlap = 137.469
PHY-3002 : Step(83): len = 319969, overlap = 137.344
PHY-3002 : Step(84): len = 320140, overlap = 141
PHY-3002 : Step(85): len = 319817, overlap = 141.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.49473e-05
PHY-3002 : Step(86): len = 331484, overlap = 130.594
PHY-3002 : Step(87): len = 348969, overlap = 129.156
PHY-3002 : Step(88): len = 356238, overlap = 128.125
PHY-3002 : Step(89): len = 357327, overlap = 124.625
PHY-3002 : Step(90): len = 356847, overlap = 124.094
PHY-3002 : Step(91): len = 356599, overlap = 124.344
PHY-3002 : Step(92): len = 356407, overlap = 121.219
PHY-3002 : Step(93): len = 357005, overlap = 121.25
PHY-3002 : Step(94): len = 357737, overlap = 124.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000147222
PHY-3002 : Step(95): len = 365558, overlap = 126.312
PHY-3002 : Step(96): len = 380021, overlap = 118.75
PHY-3002 : Step(97): len = 384866, overlap = 119
PHY-3002 : Step(98): len = 386654, overlap = 121.312
PHY-3002 : Step(99): len = 387825, overlap = 122.062
PHY-3002 : Step(100): len = 387982, overlap = 122.062
PHY-3002 : Step(101): len = 387919, overlap = 122.062
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000265523
PHY-3002 : Step(102): len = 392741, overlap = 119.812
PHY-3002 : Step(103): len = 401978, overlap = 116.5
PHY-3002 : Step(104): len = 405024, overlap = 111.875
PHY-3002 : Step(105): len = 404973, overlap = 109.812
PHY-3002 : Step(106): len = 406817, overlap = 103.688
PHY-3002 : Step(107): len = 408040, overlap = 101.875
PHY-3002 : Step(108): len = 409465, overlap = 104.125
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000446748
PHY-3002 : Step(109): len = 412035, overlap = 103.75
PHY-3002 : Step(110): len = 418236, overlap = 103.5
PHY-3002 : Step(111): len = 420876, overlap = 103.5
PHY-3002 : Step(112): len = 421191, overlap = 101.25
PHY-3002 : Step(113): len = 421610, overlap = 101.25
PHY-3002 : Step(114): len = 423041, overlap = 101.688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020447s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (76.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8391.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 597120, over cnt = 1125(3%), over = 6509, worst = 28
PHY-1001 : End global iterations;  0.410730s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (15.2%)

PHY-1001 : Congestion index: top1 = 78.79, top5 = 58.80, top10 = 49.48, top15 = 43.88.
PHY-3001 : End congestion estimation;  0.551252s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (22.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.54646e-05
PHY-3002 : Step(115): len = 512044, overlap = 1.5625
PHY-3002 : Step(116): len = 515360, overlap = 0.6875
PHY-3002 : Step(117): len = 487365, overlap = 0.59375
PHY-3002 : Step(118): len = 476333, overlap = 0
PHY-3002 : Step(119): len = 463008, overlap = 0.3125
PHY-3002 : Step(120): len = 456702, overlap = 0.5
PHY-3002 : Step(121): len = 445153, overlap = 0
PHY-3002 : Step(122): len = 445150, overlap = 0.125
PHY-3002 : Step(123): len = 438092, overlap = 0.21875
PHY-3002 : Step(124): len = 435954, overlap = 0.125
PHY-3002 : Step(125): len = 435136, overlap = 0
PHY-3002 : Step(126): len = 431007, overlap = 0.3125
PHY-3002 : Step(127): len = 431308, overlap = 0.3125
PHY-3002 : Step(128): len = 429363, overlap = 0.8125
PHY-3002 : Step(129): len = 429920, overlap = 0.9375
PHY-3002 : Step(130): len = 430108, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 27/8391.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 533176, over cnt = 1463(4%), over = 5375, worst = 32
PHY-1001 : End global iterations;  0.489232s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (44.7%)

PHY-1001 : Congestion index: top1 = 66.21, top5 = 51.83, top10 = 45.25, top15 = 41.20.
PHY-3001 : End congestion estimation;  0.612638s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (38.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.79522e-05
PHY-3002 : Step(131): len = 428949, overlap = 28.7812
PHY-3002 : Step(132): len = 428526, overlap = 22.0938
PHY-3002 : Step(133): len = 418846, overlap = 19.0312
PHY-3002 : Step(134): len = 407380, overlap = 24.125
PHY-3002 : Step(135): len = 401143, overlap = 29.8125
PHY-3002 : Step(136): len = 394283, overlap = 27.0312
PHY-3002 : Step(137): len = 391479, overlap = 25.5625
PHY-3002 : Step(138): len = 388861, overlap = 29.875
PHY-3002 : Step(139): len = 382790, overlap = 32.8438
PHY-3002 : Step(140): len = 380728, overlap = 32.625
PHY-3002 : Step(141): len = 378987, overlap = 35.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000175904
PHY-3002 : Step(142): len = 388003, overlap = 27.5
PHY-3002 : Step(143): len = 394506, overlap = 24.875
PHY-3002 : Step(144): len = 402324, overlap = 22.0625
PHY-3002 : Step(145): len = 403652, overlap = 22.0312
PHY-3002 : Step(146): len = 403378, overlap = 21.375
PHY-3002 : Step(147): len = 402763, overlap = 21.25
PHY-3002 : Step(148): len = 401663, overlap = 19.4688
PHY-3002 : Step(149): len = 401168, overlap = 17.875
PHY-3002 : Step(150): len = 400415, overlap = 17.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000351809
PHY-3002 : Step(151): len = 407835, overlap = 15.5938
PHY-3002 : Step(152): len = 413187, overlap = 14.7812
PHY-3002 : Step(153): len = 420578, overlap = 12.4688
PHY-3002 : Step(154): len = 422352, overlap = 11.4062
PHY-3002 : Step(155): len = 422989, overlap = 11.1562
PHY-3002 : Step(156): len = 423557, overlap = 9.9375
PHY-3002 : Step(157): len = 423289, overlap = 9.21875
PHY-3002 : Step(158): len = 423139, overlap = 9.09375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000684609
PHY-3002 : Step(159): len = 427412, overlap = 8.0625
PHY-3002 : Step(160): len = 432953, overlap = 7.5625
PHY-3002 : Step(161): len = 438886, overlap = 7.65625
PHY-3002 : Step(162): len = 441996, overlap = 7.75
PHY-3002 : Step(163): len = 444611, overlap = 7.375
PHY-3002 : Step(164): len = 446243, overlap = 6.34375
PHY-3002 : Step(165): len = 446842, overlap = 7.25
PHY-3002 : Step(166): len = 446983, overlap = 7.65625
PHY-3002 : Step(167): len = 446232, overlap = 6.40625
PHY-3002 : Step(168): len = 445730, overlap = 5.46875
PHY-3002 : Step(169): len = 445156, overlap = 4.84375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00136922
PHY-3002 : Step(170): len = 447609, overlap = 4.96875
PHY-3002 : Step(171): len = 450867, overlap = 4.5
PHY-3002 : Step(172): len = 454596, overlap = 4.40625
PHY-3002 : Step(173): len = 456372, overlap = 4.1875
PHY-3002 : Step(174): len = 457847, overlap = 3.71875
PHY-3002 : Step(175): len = 461620, overlap = 3.1875
PHY-3002 : Step(176): len = 464519, overlap = 3.25
PHY-3002 : Step(177): len = 465103, overlap = 3.375
PHY-3002 : Step(178): len = 465286, overlap = 3.28125
PHY-3002 : Step(179): len = 464938, overlap = 3.40625
PHY-3002 : Step(180): len = 463964, overlap = 3.15625
PHY-3002 : Step(181): len = 463466, overlap = 3.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00234942
PHY-3002 : Step(182): len = 464413, overlap = 3.40625
PHY-3002 : Step(183): len = 465597, overlap = 4
PHY-3002 : Step(184): len = 467537, overlap = 4
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 85.34 peak overflow 0.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 152/8391.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 593928, over cnt = 1401(3%), over = 4204, worst = 28
PHY-1001 : End global iterations;  0.683570s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (29.7%)

PHY-1001 : Congestion index: top1 = 51.38, top5 = 43.08, top10 = 38.85, top15 = 36.20.
PHY-1001 : End incremental global routing;  0.841352s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (26.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 37641, tnet num: 8389, tinst num: 7964, tnode num: 43623, tedge num: 60662.
TMR-2508 : Levelizing timing graph completed, there are 61 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.510396s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (18.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.563909s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (23.0%)

OPT-1001 : Current memory(MB): used = 373, reserve = 351, peak = 373.
OPT-1001 : End physical optimization;  1.634407s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (22.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5911 LUT to BLE ...
SYN-4008 : Packed 5911 LUT and 946 SEQ to BLE.
SYN-4003 : Packing 920 remaining SEQ's ...
SYN-4005 : Packed 880 SEQ with LUT/SLICE
SYN-4006 : 4091 single LUT's are left
SYN-4006 : 40 single SEQ's are left
SYN-4011 : Packing model "soc_top" (AL_USER_NORMAL) with 5951/6140 primitive instances ...
PHY-3001 : End packing;  0.553485s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (19.8%)

PHY-1001 : Populate physical database on model soc_top.
RUN-1001 : There are total 3524 instances
RUN-1001 : 1718 mslices, 1719 lslices, 31 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7656 nets
RUN-1001 : 3506 nets have 2 pins
RUN-1001 : 2970 nets have [3 - 5] pins
RUN-1001 : 666 nets have [6 - 10] pins
RUN-1001 : 281 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3522 instances, 3437 slices, 13 macros(102 instances: 59 mslices 43 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 485944, Over = 22
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3935/7656.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 619816, over cnt = 1280(3%), over = 2833, worst = 23
PHY-1002 : len = 630856, over cnt = 716(2%), over = 1322, worst = 23
PHY-1002 : len = 637640, over cnt = 373(1%), over = 602, worst = 8
PHY-1002 : len = 643192, over cnt = 50(0%), over = 67, worst = 5
PHY-1002 : len = 643440, over cnt = 26(0%), over = 36, worst = 4
PHY-1001 : End global iterations;  0.935757s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (23.4%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 40.86, top10 = 37.34, top15 = 35.07.
PHY-3001 : End congestion estimation;  1.222794s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (20.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.10512e-05
PHY-3002 : Step(185): len = 464853, overlap = 32.75
PHY-3002 : Step(186): len = 442828, overlap = 54.25
PHY-3002 : Step(187): len = 428089, overlap = 59.5
PHY-3002 : Step(188): len = 420335, overlap = 58.25
PHY-3002 : Step(189): len = 413383, overlap = 60.25
PHY-3002 : Step(190): len = 406904, overlap = 68.25
PHY-3002 : Step(191): len = 402184, overlap = 69.25
PHY-3002 : Step(192): len = 399594, overlap = 73
PHY-3002 : Step(193): len = 397655, overlap = 75
PHY-3002 : Step(194): len = 397180, overlap = 73.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.21024e-05
PHY-3002 : Step(195): len = 412776, overlap = 54.5
PHY-3002 : Step(196): len = 427460, overlap = 43.5
PHY-3002 : Step(197): len = 428089, overlap = 42.5
PHY-3002 : Step(198): len = 429813, overlap = 41
PHY-3002 : Step(199): len = 432280, overlap = 41
PHY-3002 : Step(200): len = 434025, overlap = 40
PHY-3002 : Step(201): len = 435079, overlap = 41.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164205
PHY-3002 : Step(202): len = 448986, overlap = 33.75
PHY-3002 : Step(203): len = 462226, overlap = 25.25
PHY-3002 : Step(204): len = 461742, overlap = 24
PHY-3002 : Step(205): len = 462715, overlap = 24.5
PHY-3002 : Step(206): len = 467276, overlap = 21.5
PHY-3002 : Step(207): len = 472064, overlap = 17
PHY-3002 : Step(208): len = 473011, overlap = 16.5
PHY-3002 : Step(209): len = 474467, overlap = 17
PHY-3002 : Step(210): len = 476520, overlap = 17.5
PHY-3002 : Step(211): len = 477203, overlap = 16.25
PHY-3002 : Step(212): len = 477079, overlap = 16.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00032841
PHY-3002 : Step(213): len = 484786, overlap = 15
PHY-3002 : Step(214): len = 492564, overlap = 15
PHY-3002 : Step(215): len = 494178, overlap = 14.75
PHY-3002 : Step(216): len = 495592, overlap = 14.75
PHY-3002 : Step(217): len = 498242, overlap = 11
PHY-3002 : Step(218): len = 500425, overlap = 10
PHY-3002 : Step(219): len = 501680, overlap = 7.75
PHY-3002 : Step(220): len = 502117, overlap = 7.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000656819
PHY-3002 : Step(221): len = 505404, overlap = 9.5
PHY-3002 : Step(222): len = 510893, overlap = 8
PHY-3002 : Step(223): len = 513630, overlap = 7
PHY-3002 : Step(224): len = 513995, overlap = 7.5
PHY-3002 : Step(225): len = 514438, overlap = 6.25
PHY-3002 : Step(226): len = 514839, overlap = 6.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00116073
PHY-3002 : Step(227): len = 517948, overlap = 6
PHY-3002 : Step(228): len = 519809, overlap = 5.5
PHY-3002 : Step(229): len = 519386, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.291402s wall, 0.046875s user + 0.265625s system = 0.312500s CPU (24.2%)

PHY-3001 : Trial Legalized: Len = 535313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 130/7656.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 654088, over cnt = 1087(3%), over = 1870, worst = 9
PHY-1002 : len = 661504, over cnt = 510(1%), over = 763, worst = 6
PHY-1002 : len = 666560, over cnt = 152(0%), over = 235, worst = 6
PHY-1002 : len = 668136, over cnt = 49(0%), over = 87, worst = 5
PHY-1002 : len = 668744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.080381s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (8.7%)

PHY-1001 : Congestion index: top1 = 50.39, top5 = 43.86, top10 = 40.12, top15 = 37.47.
PHY-3001 : End congestion estimation;  1.318125s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (11.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000115299
PHY-3002 : Step(230): len = 504263, overlap = 5.5
PHY-3002 : Step(231): len = 490637, overlap = 14
PHY-3002 : Step(232): len = 483483, overlap = 11.75
PHY-3002 : Step(233): len = 477804, overlap = 16
PHY-3002 : Step(234): len = 471990, overlap = 19.25
PHY-3002 : Step(235): len = 469923, overlap = 20.5
PHY-3002 : Step(236): len = 469449, overlap = 17.75
PHY-3002 : Step(237): len = 469468, overlap = 16
PHY-3002 : Step(238): len = 468494, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011241s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 478150, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024451s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 478256, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 316/7656.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 596408, over cnt = 1096(3%), over = 1945, worst = 7
PHY-1002 : len = 604432, over cnt = 566(1%), over = 875, worst = 7
PHY-1002 : len = 611216, over cnt = 150(0%), over = 226, worst = 5
PHY-1002 : len = 613256, over cnt = 27(0%), over = 37, worst = 3
PHY-1002 : len = 613688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.153181s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (17.6%)

PHY-1001 : Congestion index: top1 = 49.61, top5 = 42.68, top10 = 38.85, top15 = 36.38.
PHY-1001 : End incremental global routing;  1.374002s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (15.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 36878, tnet num: 7654, tinst num: 3522, tnode num: 41926, tedge num: 61837.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.782617s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (16.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.411045s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (16.2%)

OPT-1001 : Current memory(MB): used = 402, reserve = 381, peak = 402.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.018650s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7237/7656.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 613688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.104787s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.7%)

PHY-1001 : Congestion index: top1 = 49.61, top5 = 42.68, top10 = 38.85, top15 = 36.38.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.020224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.883339s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (16.3%)

RUN-1003 : finish command "place" in  16.328251s wall, 3.171875s user + 0.875000s system = 4.046875s CPU (24.8%)

RUN-1004 : used memory is 351 MB, reserved memory is 333 MB, peak memory is 408 MB
RUN-1002 : start command "export_db SOC_2_times_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_place.db" in  1.134806s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (30.3%)

RUN-1004 : used memory is 366 MB, reserved memory is 346 MB, peak memory is 419 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3524 instances
RUN-1001 : 1718 mslices, 1719 lslices, 31 pads, 48 brams, 3 dsps
RUN-1001 : There are total 7656 nets
RUN-1001 : 3506 nets have 2 pins
RUN-1001 : 2970 nets have [3 - 5] pins
RUN-1001 : 666 nets have [6 - 10] pins
RUN-1001 : 281 nets have [11 - 20] pins
RUN-1001 : 230 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model soc_top.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 36878, tnet num: 7654, tinst num: 3522, tnode num: 41926, tedge num: 61837.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1718 mslices, 1719 lslices, 31 pads, 48 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2974 clock pins, and constraint 5014 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 595072, over cnt = 1112(3%), over = 1980, worst = 8
PHY-1002 : len = 602496, over cnt = 583(1%), over = 896, worst = 7
PHY-1002 : len = 608432, over cnt = 223(0%), over = 353, worst = 6
PHY-1002 : len = 612312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.952795s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (18.0%)

PHY-1001 : Congestion index: top1 = 49.91, top5 = 42.59, top10 = 38.92, top15 = 36.42.
PHY-1001 : End global routing;  1.148799s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (16.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 460, reserve = 441, peak = 460.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net swclk_syn_4 will be merged with clock swclk_dup_1
PHY-1001 : net soc_cm0_u0/cm0_u0/u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 720, reserve = 705, peak = 720.
PHY-1001 : End build detailed router design. 3.360795s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (16.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 82536, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.845810s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (18.5%)

PHY-1001 : Current memory(MB): used = 755, reserve = 741, peak = 755.
PHY-1001 : End phase 1; 0.853731s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (18.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 1.85991e+06, over cnt = 553(0%), over = 554, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 760, reserve = 746, peak = 760.
PHY-1001 : End initial routed; 29.147834s wall, 7.937500s user + 0.046875s system = 7.984375s CPU (27.4%)

PHY-1001 : Current memory(MB): used = 760, reserve = 746, peak = 760.
PHY-1001 : End phase 2; 29.147884s wall, 7.937500s user + 0.046875s system = 7.984375s CPU (27.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84772e+06, over cnt = 137(0%), over = 137, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.685865s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (41.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84404e+06, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.359648s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.84401e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.222608s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (14.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.844e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.186509s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (25.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.844e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.157892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.844e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.203304s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.844e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.310391s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (15.1%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.844e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.093579s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (33.4%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.844e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.093082s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.8%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.84403e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 10; 0.098038s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (31.9%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_u0/pll_inst.fbclk[0]
PHY-1001 : 141 feed throughs used by 91 nets
PHY-1001 : End commit to database; 1.310819s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (22.6%)

PHY-1001 : Current memory(MB): used = 819, reserve = 806, peak = 819.
PHY-1001 : End phase 3; 3.924172s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (22.7%)

PHY-1003 : Routed, final wirelength = 1.84403e+06
PHY-1001 : Current memory(MB): used = 821, reserve = 808, peak = 821.
PHY-1001 : End export database. 0.028679s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.5%)

PHY-1001 : End detail routing;  37.571203s wall, 9.546875s user + 0.093750s system = 9.640625s CPU (25.7%)

RUN-1003 : finish command "route" in  39.801661s wall, 9.890625s user + 0.125000s system = 10.015625s CPU (25.2%)

RUN-1004 : used memory is 700 MB, reserved memory is 690 MB, peak memory is 821 MB
RUN-1002 : start command "report_area -io_info -file SOC_2_times_phy.area"
RUN-1001 : standard
***Report Model: soc_top Device: EG4S20BG256***

IO Statistics
#IO                        31
  #input                    8
  #output                   6
  #inout                   17

Utilization Statistics
#lut                     6578   out of  19600   33.56%
#reg                     1866   out of  19600    9.52%
#le                      6618
  #lut only              4752   out of   6618   71.80%
  #reg only                40   out of   6618    0.60%
  #lut&reg               1826   out of   6618   27.59%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       31   out of    188   16.49%
  #ireg                     6
  #oreg                    18
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                          Type               DriverType         Driver                   Fanout
#1        soc_cm0_u0/cm0_u0/u_logic/SCLK    GCLK               pll                pll_u0/pll_inst.clkc0    1412
#2        swclk_dup_1                       GCLK               io                 swclk_syn_2.di           75
#3        clk_dup_1                         GeneralRouting     io                 clk_syn_2.di             1


Detailed IO Report

           Name             Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
          btn[3]              INPUT        J13        LVCMOS33          N/A          PULLUP      IREG    
          btn[2]              INPUT        G12        LVCMOS33          N/A          PULLUP      IREG    
          btn[1]              INPUT        H14        LVCMOS33          N/A          PULLUP      IREG    
          btn[0]              INPUT        L12        LVCMOS33          N/A          PULLUP      IREG    
           clk                INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
          rst_n               INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
          swclk               INPUT         A8        LVCMOS33          N/A          PULLUP      NONE    
        uart0_rxd             INPUT        F16        LVCMOS33          N/A          PULLUP      IREG    
  btn_interrupt_debug[3]     OUTPUT        H16        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[2]     OUTPUT         C6        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[1]     OUTPUT        L13        LVCMOS33           8            N/A        NONE    
  btn_interrupt_debug[0]     OUTPUT         R5        LVCMOS33           8            N/A        NONE    
          led_1s             OUTPUT        T13        LVCMOS33           8            NONE       OREG    
        uart0_txd            OUTPUT        E16        LVCMOS33           8            NONE       OREG    
        gpio0[15]             INOUT        M16        LVCMOS33           8            N/A        OREG    
        gpio0[14]             INOUT         F4        LVCMOS33           8            N/A        OREG    
        gpio0[13]             INOUT         J1        LVCMOS33           8            N/A        OREG    
        gpio0[12]             INOUT         H4        LVCMOS33           8            N/A        OREG    
        gpio0[11]             INOUT        A12        LVCMOS33           8            N/A        OREG    
        gpio0[10]             INOUT         N3        LVCMOS33           8           PULLUP      OREG    
         gpio0[9]             INOUT         M4        LVCMOS33           8           PULLUP      OREG    
         gpio0[8]             INOUT         M3        LVCMOS33           8           PULLUP      OREG    
         gpio0[7]             INOUT        C13        LVCMOS33           8           PULLUP      OREG    
         gpio0[6]             INOUT        E11        LVCMOS33           8           PULLUP      OREG    
         gpio0[5]             INOUT        E12        LVCMOS33           8           PULLUP      OREG    
         gpio0[4]             INOUT        E13        LVCMOS33           8           PULLUP      OREG    
         gpio0[3]             INOUT        F12        LVCMOS33           8           PULLUP      OREG    
         gpio0[2]             INOUT        F10        LVCMOS33           8           PULLUP      OREG    
         gpio0[1]             INOUT         F9        LVCMOS33           8           PULLUP      OREG    
         gpio0[0]             INOUT        H11        LVCMOS33           8           PULLUP      OREG    
          swdio               INOUT         A7        LVCMOS33           8           PULLUP      IREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                               |soc_top                |6618   |6476    |102     |1890    |48      |3       |
|  pll_u0                          |pll                    |0      |0       |0       |0       |0       |0       |
|  soc_cm0_u0                      |soc_cm0                |6570   |6444    |93      |1834    |48      |3       |
|    ahb_dtcm                      |cmsdk_ahb_to_sram      |48     |48      |0       |28      |0       |0       |
|    ahb_itcm                      |cmsdk_ahb_to_sram      |120    |120     |0       |45      |0       |0       |
|    btn_interupt_generator_inst   |btn_interupt_generator |46     |26      |9       |30      |0       |0       |
|    cm0_u0                        |CORTEXM0INTEGRATION    |5588   |5504    |65      |1393    |0       |3       |
|      u_logic                     |cortexm0ds_logic       |5588   |5504    |65      |1393    |0       |3       |
|    cmsdk_ahb_gpio_u0             |cmsdk_ahb_gpio         |209    |209     |0       |130     |0       |0       |
|      u_ahb_to_gpio               |cmsdk_ahb_to_iop       |12     |12      |0       |12      |0       |0       |
|      u_iop_gpio                  |cmsdk_iop_gpio         |197    |197     |0       |118     |0       |0       |
|    cmsdk_apb_subsystem_u0        |cmsdk_apb_subsystem    |241    |226     |12      |138     |0       |0       |
|      gen_apb_uart_0$u_apb_uart_0 |cmsdk_apb_uart         |203    |188     |12      |104     |0       |0       |
|      u_ahb_to_apb                |cmsdk_ahb_to_apb       |38     |38      |0       |34      |0       |0       |
|    dtcm_u0                       |dtcm                   |47     |47      |0       |14      |32      |0       |
|    itcm_u0                       |itcm                   |72     |72      |0       |14      |16      |0       |
|    mtx_lite_u0                   |cm0_mtx_lite           |182    |175     |7       |36      |0       |0       |
|      ucm0_mtx                    |cm0_mtx                |182    |175     |7       |36      |0       |0       |
|        u_cm0_mtx_decs0           |cm0_mtx_decS0          |28     |21      |7       |5       |0       |0       |
|          u_cm0_mtx_default_slave |cm0_mtx_default_slave  |2      |2       |0       |2       |0       |0       |
|        u_cm0_mtx_i_0             |cm0_mtx_i              |147    |147     |0       |24      |0       |0       |
|        u_cm0_mtx_o_0             |cm0_mtx_o              |2      |2       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb            |2      |2       |0       |2       |0       |0       |
|        u_cm0_mtx_o_2             |cm0_mtx_o              |1      |1       |0       |1       |0       |0       |
|        u_cm0_mtx_o_3             |cm0_mtx_o              |2      |2       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb            |2      |2       |0       |2       |0       |0       |
|        u_cm0_mtx_o_4             |cm0_mtx_o              |2      |2       |0       |2       |0       |0       |
|          u_output_arb            |cm0_mtx_arb            |2      |2       |0       |2       |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       3474  
    #2         2       1857  
    #3         3       570   
    #4         4       543   
    #5        5-10     704   
    #6       11-50     441   
    #7       51-100     30   
    #8        >500      1    
  Average     3.64           

RUN-1002 : start command "export_db SOC_2_times_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SOC_2_times_pr.db" in  1.381698s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (36.2%)

RUN-1004 : used memory is 708 MB, reserved memory is 699 MB, peak memory is 821 MB
RUN-1002 : start command "export_bid SOC_2_times_inst.bid"
PRG-1000 : <!-- HMAC is: ea76553325dc059ef5462b3e373b83d4acf2b60063771cdb83e2bd6220d7b312 -->
RUN-1002 : start command "bitgen -bit SOC_2_times.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3522
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7656, pip num: 106327
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 141
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3081 valid insts, and 278171 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000000000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file SOC_2_times.bit.
RUN-1003 : finish command "bitgen -bit SOC_2_times.bit" in  9.902671s wall, 63.109375s user + 0.281250s system = 63.390625s CPU (640.1%)

RUN-1004 : used memory is 745 MB, reserved memory is 739 MB, peak memory is 911 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240411_154627.log"
