m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s12c _opt1
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dC:/lscc/diamond/projects/SDRAM_controller/sdram_controller/simulation
T_opt
!s110 1744044159
V9>Jc6iLX16eDO0YOijW5L0
04 19 4 work sdram_controller_tb fast 0
=6-847b57f53bd8-67f4007e-3e0-2bc
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_machxo2 +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vsdram_controller
2C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller.v
Z4 !s110 1744044152
!i10b 1
!s100 gnf7=14gfLC74V]Igj?`]3
IWCA@?oMk^iCQ_9OP^Y7nb3
R2
w1744044083
8C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller.v
FC:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller.v
!i122 151
L0 54 1040
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
!s108 1744044151.000000
!s107 C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vsdram_controller_tb
2C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller_tb.v
R4
!i10b 1
!s100 ^XPBR;7<[`B6i^ojlePG[2
IT>4GK5?z=RcbLj682NbOH0
R2
w1743799476
8C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller_tb.v
FC:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller_tb.v
!i122 152
L0 3 118
R5
R6
r1
!s85 0
31
!s108 1744044152.000000
!s107 C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/impl1/source/sdram_controller_tb.v|
!i113 0
R7
R3
