"//\n"
"// Generated by NVIDIA NVVM Compiler\n"
"//\n"
"// Compiler Build ID: CL-27506705\n"
"// Cuda compilation tools, release 10.2, V10.2.89\n"
"// Based on LLVM 3.4svn\n"
"//\n"
"\n"
".version 6.5\n"
".target sm_30\n"
".address_size 64\n"
"\n"
"	// .globl	_Z11gemm_kerneliiiffPfS_S_\n"
"\n"
".visible .entry _Z11gemm_kerneliiiffPfS_S_(\n"
"	.param .u32 _Z11gemm_kerneliiiffPfS_S__param_0,\n"
"	.param .u32 _Z11gemm_kerneliiiffPfS_S__param_1,\n"
"	.param .u32 _Z11gemm_kerneliiiffPfS_S__param_2,\n"
"	.param .f32 _Z11gemm_kerneliiiffPfS_S__param_3,\n"
"	.param .f32 _Z11gemm_kerneliiiffPfS_S__param_4,\n"
"	.param .u64 _Z11gemm_kerneliiiffPfS_S__param_5,\n"
"	.param .u64 _Z11gemm_kerneliiiffPfS_S__param_6,\n"
"	.param .u64 _Z11gemm_kerneliiiffPfS_S__param_7\n"
")\n"
"{\n"
"	.reg .pred 	%p<10>;\n"
"	.reg .f32 	%f<41>;\n"
"	.reg .b32 	%r<45>;\n"
"	.reg .b64 	%rd<31>;\n"
"\n"
"\n"
"	ld.param.u32 	%r20, [_Z11gemm_kerneliiiffPfS_S__param_0];\n"
"	ld.param.u32 	%r21, [_Z11gemm_kerneliiiffPfS_S__param_1];\n"
"	ld.param.u32 	%r19, [_Z11gemm_kerneliiiffPfS_S__param_2];\n"
"	ld.param.f32 	%f10, [_Z11gemm_kerneliiiffPfS_S__param_3];\n"
"	ld.param.f32 	%f11, [_Z11gemm_kerneliiiffPfS_S__param_4];\n"
"	ld.param.u64 	%rd9, [_Z11gemm_kerneliiiffPfS_S__param_5];\n"
"	ld.param.u64 	%rd7, [_Z11gemm_kerneliiiffPfS_S__param_6];\n"
"	ld.param.u64 	%rd8, [_Z11gemm_kerneliiiffPfS_S__param_7];\n"
"	cvta.to.global.u64 	%rd1, %rd9;\n"
"	mov.u32 	%r22, %ntid.x;\n"
"	mov.u32 	%r1, %ctaid.x;\n"
"	mov.u32 	%r2, %tid.x;\n"
"	mad.lo.s32 	%r3, %r22, %r1, %r2;\n"
"	mov.u32 	%r4, %ntid.y;\n"
"	mov.u32 	%r5, %ctaid.y;\n"
"	mov.u32 	%r6, %tid.y;\n"
"	mad.lo.s32 	%r7, %r4, %r5, %r6;\n"
"	setp.ge.s32	%p1, %r7, %r20;\n"
"	setp.ge.s32	%p2, %r3, %r21;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	@%p3 bra 	BB0_11;\n"
"\n"
"	cvta.to.global.u64 	%rd10, %rd8;\n"
"	shl.b32 	%r8, %r7, 9;\n"
"	add.s32 	%r23, %r8, %r3;\n"
"	mul.wide.s32 	%rd11, %r23, 4;\n"
"	add.s64 	%rd2, %rd10, %rd11;\n"
"	ld.global.f32 	%f12, [%rd2];\n"
"	mul.f32 	%f1, %f12, %f11;\n"
"	st.global.f32 	[%rd2], %f1;\n"
"	setp.lt.s32	%p4, %r19, 1;\n"
"	@%p4 bra 	BB0_11;\n"
"\n"
"	and.b32  	%r27, %r19, 3;\n"
"	mov.u32 	%r40, 0;\n"
"	setp.eq.s32	%p5, %r27, 0;\n"
"	@%p5 bra 	BB0_8;\n"
"\n"
"	setp.eq.s32	%p6, %r27, 1;\n"
"	@%p6 bra 	BB0_7;\n"
"\n"
"	setp.eq.s32	%p7, %r27, 2;\n"
"	@%p7 bra 	BB0_6;\n"
"\n"
"	mul.wide.s32 	%rd12, %r8, 4;\n"
"	add.s64 	%rd13, %rd1, %rd12;\n"
"	ld.global.f32 	%f13, [%rd13];\n"
"	mul.f32 	%f14, %f13, %f10;\n"
"	cvta.to.global.u64 	%rd14, %rd7;\n"
"	mul.wide.s32 	%rd15, %r3, 4;\n"
"	add.s64 	%rd16, %rd14, %rd15;\n"
"	ld.global.f32 	%f15, [%rd16];\n"
"	fma.rn.f32 	%f1, %f14, %f15, %f1;\n"
"	st.global.f32 	[%rd2], %f1;\n"
"	mov.u32 	%r40, 1;\n"
"\n"
"BB0_6:\n"
"	add.s32 	%r29, %r40, %r8;\n"
"	mul.wide.s32 	%rd17, %r29, 4;\n"
"	add.s64 	%rd18, %rd1, %rd17;\n"
"	ld.global.f32 	%f16, [%rd18];\n"
"	mul.f32 	%f17, %f16, %f10;\n"
"	shl.b32 	%r30, %r40, 9;\n"
"	add.s32 	%r31, %r30, %r3;\n"
"	cvta.to.global.u64 	%rd19, %rd7;\n"
"	mul.wide.s32 	%rd20, %r31, 4;\n"
"	add.s64 	%rd21, %rd19, %rd20;\n"
"	ld.global.f32 	%f18, [%rd21];\n"
"	fma.rn.f32 	%f1, %f17, %f18, %f1;\n"
"	st.global.f32 	[%rd2], %f1;\n"
"	add.s32 	%r40, %r40, 1;\n"
"\n"
"BB0_7:\n"
"	add.s32 	%r32, %r40, %r8;\n"
"	mul.wide.s32 	%rd22, %r32, 4;\n"
"	add.s64 	%rd23, %rd1, %rd22;\n"
"	ld.global.f32 	%f19, [%rd23];\n"
"	mul.f32 	%f20, %f19, %f10;\n"
"	shl.b32 	%r33, %r40, 9;\n"
"	add.s32 	%r34, %r33, %r3;\n"
"	cvta.to.global.u64 	%rd24, %rd7;\n"
"	mul.wide.s32 	%rd25, %r34, 4;\n"
"	add.s64 	%rd26, %rd24, %rd25;\n"
"	ld.global.f32 	%f21, [%rd26];\n"
"	fma.rn.f32 	%f1, %f20, %f21, %f1;\n"
"	st.global.f32 	[%rd2], %f1;\n"
"	add.s32 	%r40, %r40, 1;\n"
"\n"
"BB0_8:\n"
"	setp.lt.u32	%p8, %r19, 4;\n"
"	@%p8 bra 	BB0_11;\n"
"\n"
"	mad.lo.s32 	%r43, %r40, 512, %r3;\n"
"	mul.lo.s32 	%r37, %r4, %r5;\n"
"	mad.lo.s32 	%r38, %r37, 512, %r40;\n"
"	mad.lo.s32 	%r39, %r6, 512, %r38;\n"
"	mul.wide.s32 	%rd27, %r39, 4;\n"
"	add.s64 	%rd30, %rd1, %rd27;\n"
"	cvta.to.global.u64 	%rd4, %rd7;\n"
"\n"
"BB0_10:\n"
"	ld.global.f32 	%f22, [%rd30];\n"
"	mul.f32 	%f23, %f22, %f10;\n"
"	mul.wide.s32 	%rd28, %r43, 4;\n"
"	add.s64 	%rd29, %rd4, %rd28;\n"
"	ld.global.f32 	%f24, [%rd29];\n"
"	fma.rn.f32 	%f25, %f23, %f24, %f1;\n"
"	st.global.f32 	[%rd2], %f25;\n"
"	ld.global.f32 	%f26, [%rd30+4];\n"
"	mul.f32 	%f27, %f26, %f10;\n"
"	ld.global.f32 	%f28, [%rd29+2048];\n"
"	fma.rn.f32 	%f29, %f27, %f28, %f25;\n"
"	st.global.f32 	[%rd2], %f29;\n"
"	ld.global.f32 	%f30, [%rd30+8];\n"
"	mul.f32 	%f31, %f30, %f10;\n"
"	ld.global.f32 	%f32, [%rd29+4096];\n"
"	fma.rn.f32 	%f33, %f31, %f32, %f29;\n"
"	st.global.f32 	[%rd2], %f33;\n"
"	ld.global.f32 	%f34, [%rd30+12];\n"
"	mul.f32 	%f35, %f34, %f10;\n"
"	ld.global.f32 	%f36, [%rd29+6144];\n"
"	fma.rn.f32 	%f1, %f35, %f36, %f33;\n"
"	st.global.f32 	[%rd2], %f1;\n"
"	add.s32 	%r43, %r43, 2048;\n"
"	add.s64 	%rd30, %rd30, 16;\n"
"	add.s32 	%r40, %r40, 4;\n"
"	setp.lt.s32	%p9, %r40, %r19;\n"
"	@%p9 bra 	BB0_10;\n"
"\n"
"BB0_11:\n"
"	ret;\n"
"}\n"
"\n"
"\n"
