{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720019409975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720019409980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 23:10:09 2024 " "Processing started: Wed Jul 03 23:10:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720019409980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019409980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bonus -c Bonus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bonus -c Bonus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019409980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720019410235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720019410236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_x-behav " "Found design unit 1: rom_x-behav" {  } { { "rom_x.vhd" "" { Text "F:/OcsilloscopeDisplay/rom_x.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418768 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_x " "Found entity 1: rom_x" {  } { { "rom_x.vhd" "" { Text "F:/OcsilloscopeDisplay/rom_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_y-behav " "Found design unit 1: rom_y-behav" {  } { { "rom_y.vhd" "" { Text "F:/OcsilloscopeDisplay/rom_y.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418770 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_y " "Found entity 1: rom_y" {  } { { "rom_y.vhd" "" { Text "F:/OcsilloscopeDisplay/rom_y.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behav " "Found design unit 1: controller-behav" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418772 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bonus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bonus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bonus-rtl " "Found design unit 1: Bonus-rtl" {  } { { "Bonus.vhd" "" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418773 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bonus " "Found entity 1: Bonus" {  } { { "Bonus.vhd" "" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418773 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rdwr1.vhd " "Can't analyze file -- file rdwr1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720019418774 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rom.vhd " "Can't analyze file -- file rom.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720019418775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encode-Behavioral " "Found design unit 1: encode-Behavioral" {  } { { "encode.vhd" "" { Text "F:/OcsilloscopeDisplay/encode.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418777 ""} { "Info" "ISGN_ENTITY_NAME" "1 encode " "Found entity 1: encode" {  } { { "encode.vhd" "" { Text "F:/OcsilloscopeDisplay/encode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-Behavioral " "Found design unit 1: clock_divider-Behavioral" {  } { { "clock_divider.vhd" "" { Text "F:/OcsilloscopeDisplay/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418778 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "F:/OcsilloscopeDisplay/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bonus " "Elaborating entity \"Bonus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720019418822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode encode:encoder_inst " "Elaborating entity \"encode\" for hierarchy \"encode:encoder_inst\"" {  } { { "Bonus.vhd" "encoder_inst" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019418823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "combined_signal encode.vhd(17) " "VHDL Process Statement warning at encode.vhd(17): signal \"combined_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "encode.vhd" "" { Text "F:/OcsilloscopeDisplay/encode.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418824 "|Bonus|encode:encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:ctrl_inst " "Elaborating entity \"controller\" for hierarchy \"controller:ctrl_inst\"" {  } { { "Bonus.vhd" "ctrl_inst" { Text "F:/OcsilloscopeDisplay/Bonus.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019418825 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_inside controller.vhd(115) " "VHDL Process Statement warning at controller.vhd(115): signal \"clk_inside\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_x controller.vhd(116) " "VHDL Process Statement warning at controller.vhd(116): signal \"start_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_addr_x controller.vhd(118) " "VHDL Process Statement warning at controller.vhd(118): signal \"rom_addr_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romStart controller.vhd(118) " "VHDL Process Statement warning at controller.vhd(118): signal \"romStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romStart controller.vhd(119) " "VHDL Process Statement warning at controller.vhd(119): signal \"romStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_addr_x controller.vhd(121) " "VHDL Process Statement warning at controller.vhd(121): signal \"rom_addr_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_y controller.vhd(125) " "VHDL Process Statement warning at controller.vhd(125): signal \"start_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_addr_y controller.vhd(127) " "VHDL Process Statement warning at controller.vhd(127): signal \"rom_addr_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romStart controller.vhd(127) " "VHDL Process Statement warning at controller.vhd(127): signal \"romStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "romStart controller.vhd(128) " "VHDL Process Statement warning at controller.vhd(128): signal \"romStart\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_addr_y controller.vhd(130) " "VHDL Process Statement warning at controller.vhd(130): signal \"rom_addr_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_addr_x controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable \"rom_addr_x\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rom_addr_y controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable \"rom_addr_y\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_write_x controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable \"start_write_x\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_write_y controller.vhd(108) " "VHDL Process Statement warning at controller.vhd(108): inferring latch(es) for signal or variable \"start_write_y\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_write_y controller.vhd(108) " "Inferred latch for \"start_write_y\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_write_x controller.vhd(108) " "Inferred latch for \"start_write_x\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[0\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[0\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[1\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[1\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[2\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[2\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[3\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[3\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[4\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[4\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[5\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[5\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[6\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[6\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[7\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[7\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[8\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[8\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[9\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[9\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[10\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[10\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[11\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[11\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[12\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[12\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_y\[13\] controller.vhd(108) " "Inferred latch for \"rom_addr_y\[13\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[0\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[0\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[1\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[1\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[2\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[2\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[3\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[3\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[4\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[4\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[5\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[5\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[6\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[6\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[7\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[7\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[8\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[8\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[9\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[9\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[10\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[10\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[11\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[11\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[12\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[12\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_addr_x\[13\] controller.vhd(108) " "Inferred latch for \"rom_addr_x\[13\]\" at controller.vhd(108)" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418826 "|Bonus|controller:ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_x controller:ctrl_inst\|rom_x:rom_x_inst " "Elaborating entity \"rom_x\" for hierarchy \"controller:ctrl_inst\|rom_x:rom_x_inst\"" {  } { { "controller.vhd" "rom_x_inst" { Text "F:/OcsilloscopeDisplay/controller.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019418827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_y controller:ctrl_inst\|rom_y:rom_y_inst " "Elaborating entity \"rom_y\" for hierarchy \"controller:ctrl_inst\|rom_y:rom_y_inst\"" {  } { { "controller.vhd" "rom_y_inst" { Text "F:/OcsilloscopeDisplay/controller.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019418828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "i2c_write.vhd 2 1 " "Using design file i2c_write.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_write-behav " "Found design unit 1: i2c_write-behav" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418837 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_write " "Found entity 1: i2c_write" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019418837 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1720019418837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_write controller:ctrl_inst\|i2c_write:i2c_x_inst " "Elaborating entity \"i2c_write\" for hierarchy \"controller:ctrl_inst\|i2c_write:i2c_x_inst\"" {  } { { "controller.vhd" "i2c_x_inst" { Text "F:/OcsilloscopeDisplay/controller.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019418837 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scl_int i2c_write.vhd(22) " "VHDL Signal Declaration warning at i2c_write.vhd(22): used explicit default value for signal \"scl_int\" because signal was never assigned a value" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1720019418838 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state i2c_write.vhd(35) " "VHDL Process Statement warning at i2c_write.vhd(35): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418838 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start i2c_write.vhd(38) " "VHDL Process Statement warning at i2c_write.vhd(38): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418838 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "scl_int i2c_write.vhd(43) " "VHDL Process Statement warning at i2c_write.vhd(43): signal \"scl_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418838 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wdata i2c_write.vhd(49) " "VHDL Process Statement warning at i2c_write.vhd(49): signal \"wdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418838 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt i2c_write.vhd(49) " "VHDL Process Statement warning at i2c_write.vhd(49): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418838 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt i2c_write.vhd(50) " "VHDL Process Statement warning at i2c_write.vhd(50): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt i2c_write.vhd(53) " "VHDL Process Statement warning at i2c_write.vhd(53): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state i2c_write.vhd(27) " "VHDL Process Statement warning at i2c_write.vhd(27): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_cnt i2c_write.vhd(27) " "VHDL Process Statement warning at i2c_write.vhd(27): inferring latch(es) for signal or variable \"bit_cnt\", which holds its previous value in one or more paths through the process" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sda_int i2c_write.vhd(27) " "VHDL Process Statement warning at i2c_write.vhd(27): inferring latch(es) for signal or variable \"sda_int\", which holds its previous value in one or more paths through the process" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sda_int i2c_write.vhd(27) " "Inferred latch for \"sda_int\" at i2c_write.vhd(27)" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cnt\[0\] i2c_write.vhd(27) " "Inferred latch for \"bit_cnt\[0\]\" at i2c_write.vhd(27)" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cnt\[1\] i2c_write.vhd(27) " "Inferred latch for \"bit_cnt\[1\]\" at i2c_write.vhd(27)" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_cnt\[2\] i2c_write.vhd(27) " "Inferred latch for \"bit_cnt\[2\]\" at i2c_write.vhd(27)" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.STOP i2c_write.vhd(27) " "Inferred latch for \"state.STOP\" at i2c_write.vhd(27)" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.ACK i2c_write.vhd(27) " "Inferred latch for \"state.ACK\" at i2c_write.vhd(27)" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.WRITE i2c_write.vhd(27) " "Inferred latch for \"state.WRITE\" at i2c_write.vhd(27)" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.STARTs i2c_write.vhd(27) " "Inferred latch for \"state.STARTs\" at i2c_write.vhd(27)" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.IDLE i2c_write.vhd(27) " "Inferred latch for \"state.IDLE\" at i2c_write.vhd(27)" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019418839 "|Bonus|controller:ctrl_inst|i2c_write:i2c_x_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider controller:ctrl_inst\|clock_divider:clkd " "Elaborating entity \"clock_divider\" for hierarchy \"controller:ctrl_inst\|clock_divider:clkd\"" {  } { { "controller.vhd" "clkd" { Text "F:/OcsilloscopeDisplay/controller.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019418897 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "controller:ctrl_inst\|rom_x:rom_x_inst\|rom_data " "RAM logic \"controller:ctrl_inst\|rom_x:rom_x_inst\|rom_data\" is uninferred because MIF is not supported for the selected family" {  } { { "rom_x.vhd" "rom_data" { Text "F:/OcsilloscopeDisplay/rom_x.vhd" 19 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1720019419108 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "controller:ctrl_inst\|rom_y:rom_y_inst\|rom_data " "RAM logic \"controller:ctrl_inst\|rom_y:rom_y_inst\|rom_data\" is uninferred because MIF is not supported for the selected family" {  } { { "rom_y.vhd" "rom_data" { Text "F:/OcsilloscopeDisplay/rom_y.vhd" 19 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1720019419108 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1720019419108 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:ctrl_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:ctrl_inst\|Mult1\"" {  } { { "controller.vhd" "Mult1" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019420781 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "controller:ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"controller:ctrl_inst\|Mult0\"" {  } { { "controller.vhd" "Mult0" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720019420781 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720019420781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019420811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:ctrl_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"controller:ctrl_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420811 ""}  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720019420811 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019420836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019420850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019420871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5vg " "Found entity 1: add_sub_5vg" {  } { { "db/add_sub_5vg.tdf" "" { Text "F:/OcsilloscopeDisplay/db/add_sub_5vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720019420904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019420904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs controller:ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 128 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019420916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "controller:ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\"" {  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019420921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "controller:ctrl_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"controller:ctrl_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720019420921 ""}  } { { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720019420921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core controller:ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019420923 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder controller:ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019420926 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "controller:ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs controller:ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"controller:ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/quatus18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "controller.vhd" "" { Text "F:/OcsilloscopeDisplay/controller.vhd" 127 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019420931 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720019421077 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:ctrl_inst\|i2c_write:i2c_x_inst\|bit_cnt\[1\] " "Latch controller:ctrl_inst\|i2c_write:i2c_x_inst\|bit_cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctrl_inst\|i2c_write:i2c_x_inst\|bit_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst\|i2c_write:i2c_x_inst\|bit_cnt\[1\]" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720019421145 ""}  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720019421145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:ctrl_inst\|i2c_write:i2c_x_inst\|bit_cnt\[2\] " "Latch controller:ctrl_inst\|i2c_write:i2c_x_inst\|bit_cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctrl_inst\|i2c_write:i2c_x_inst\|bit_cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst\|i2c_write:i2c_x_inst\|bit_cnt\[2\]" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720019421145 ""}  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720019421145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:ctrl_inst\|i2c_write:i2c_y_inst\|bit_cnt\[1\] " "Latch controller:ctrl_inst\|i2c_write:i2c_y_inst\|bit_cnt\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctrl_inst\|i2c_write:i2c_y_inst\|bit_cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst\|i2c_write:i2c_y_inst\|bit_cnt\[1\]" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720019421145 ""}  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720019421145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:ctrl_inst\|i2c_write:i2c_y_inst\|bit_cnt\[2\] " "Latch controller:ctrl_inst\|i2c_write:i2c_y_inst\|bit_cnt\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctrl_inst\|i2c_write:i2c_y_inst\|bit_cnt\[2\] " "Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst\|i2c_write:i2c_y_inst\|bit_cnt\[2\]" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720019421145 ""}  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720019421145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:ctrl_inst\|i2c_write:i2c_x_inst\|state.STARTs_156 " "Latch controller:ctrl_inst\|i2c_write:i2c_x_inst\|state.STARTs_156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctrl_inst\|i2c_write:i2c_x_inst\|state.IDLE_165 " "Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst\|i2c_write:i2c_x_inst\|state.IDLE_165" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720019421145 ""}  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720019421145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:ctrl_inst\|i2c_write:i2c_y_inst\|state.STARTs_156 " "Latch controller:ctrl_inst\|i2c_write:i2c_y_inst\|state.STARTs_156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:ctrl_inst\|i2c_write:i2c_y_inst\|state.IDLE_165 " "Ports D and ENA on the latch are fed by the same signal controller:ctrl_inst\|i2c_write:i2c_y_inst\|state.IDLE_165" {  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1720019421146 ""}  } { { "i2c_write.vhd" "" { Text "F:/OcsilloscopeDisplay/i2c_write.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1720019421146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1720019421407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720019425666 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720019425666 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "966 " "Implemented 966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720019425710 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720019425710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "954 " "Implemented 954 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720019425710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720019425710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720019425720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 23:10:25 2024 " "Processing ended: Wed Jul 03 23:10:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720019425720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720019425720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720019425720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720019425720 ""}
