// Seed: 759215527
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output wire id_2,
    input wire id_3,
    input wire id_4
);
  always_comb @(posedge id_3 + id_1) begin
    id_0 = id_4 == 1'b0;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output tri id_4,
    input wire id_5,
    output wor id_6,
    input wire id_7,
    input wand id_8,
    input tri0 id_9,
    output tri id_10,
    input tri id_11,
    input wire id_12,
    output wire id_13,
    output wand id_14,
    input wand id_15,
    output wand id_16,
    input supply0 id_17
    , id_37,
    output supply0 id_18,
    input tri1 id_19,
    input wire id_20,
    input supply0 id_21,
    output supply0 id_22,
    input wire id_23,
    input supply1 id_24,
    output uwire id_25,
    output supply1 id_26,
    input wand id_27,
    input tri1 id_28,
    output uwire id_29,
    output wire id_30,
    input uwire id_31,
    input wand id_32,
    output wor id_33,
    input uwire id_34,
    input tri id_35
);
  module_0(
      id_18, id_34, id_30, id_27, id_34
  );
endmodule
