
ROBOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003170  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08003300  08003300  00004300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800340c  0800340c  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  0800340c  0800340c  0000440c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003414  08003414  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003414  08003414  00004414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003418  08003418  00004418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800341c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005068  2**0
                  CONTENTS
 10 .bss          000001b8  20000068  20000068  00005068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000220  20000220  00005068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000932e  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019d3  00000000  00000000  0000e3c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a78  00000000  00000000  0000fda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007fb  00000000  00000000  00010818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021840  00000000  00000000  00011013  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bfb9  00000000  00000000  00032853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ca7ae  00000000  00000000  0003e80c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00108fba  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003274  00000000  00000000  00109000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0010c274  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080032e8 	.word	0x080032e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080032e8 	.word	0x080032e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b088      	sub	sp, #32
 8000564:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000566:	f107 030c 	add.w	r3, r7, #12
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	605a      	str	r2, [r3, #4]
 8000570:	609a      	str	r2, [r3, #8]
 8000572:	60da      	str	r2, [r3, #12]
 8000574:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000576:	2300      	movs	r3, #0
 8000578:	60bb      	str	r3, [r7, #8]
 800057a:	4b26      	ldr	r3, [pc, #152]	@ (8000614 <MX_GPIO_Init+0xb4>)
 800057c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057e:	4a25      	ldr	r2, [pc, #148]	@ (8000614 <MX_GPIO_Init+0xb4>)
 8000580:	f043 0304 	orr.w	r3, r3, #4
 8000584:	6313      	str	r3, [r2, #48]	@ 0x30
 8000586:	4b23      	ldr	r3, [pc, #140]	@ (8000614 <MX_GPIO_Init+0xb4>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058a:	f003 0304 	and.w	r3, r3, #4
 800058e:	60bb      	str	r3, [r7, #8]
 8000590:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000592:	2300      	movs	r3, #0
 8000594:	607b      	str	r3, [r7, #4]
 8000596:	4b1f      	ldr	r3, [pc, #124]	@ (8000614 <MX_GPIO_Init+0xb4>)
 8000598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800059a:	4a1e      	ldr	r2, [pc, #120]	@ (8000614 <MX_GPIO_Init+0xb4>)
 800059c:	f043 0301 	orr.w	r3, r3, #1
 80005a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000614 <MX_GPIO_Init+0xb4>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a6:	f003 0301 	and.w	r3, r3, #1
 80005aa:	607b      	str	r3, [r7, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005ae:	2300      	movs	r3, #0
 80005b0:	603b      	str	r3, [r7, #0]
 80005b2:	4b18      	ldr	r3, [pc, #96]	@ (8000614 <MX_GPIO_Init+0xb4>)
 80005b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b6:	4a17      	ldr	r2, [pc, #92]	@ (8000614 <MX_GPIO_Init+0xb4>)
 80005b8:	f043 0308 	orr.w	r3, r3, #8
 80005bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005be:	4b15      	ldr	r3, [pc, #84]	@ (8000614 <MX_GPIO_Init+0xb4>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c2:	f003 0308 	and.w	r3, r3, #8
 80005c6:	603b      	str	r3, [r7, #0]
 80005c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOT1_Forward_Pin|MOT1_Backward_Pin|MOT2_Forward_Pin|MOT2_Backward_Pin, GPIO_PIN_RESET);
 80005ca:	2200      	movs	r2, #0
 80005cc:	f44f 511c 	mov.w	r1, #9984	@ 0x2700
 80005d0:	4811      	ldr	r0, [pc, #68]	@ (8000618 <MX_GPIO_Init+0xb8>)
 80005d2:	f000 fde5 	bl	80011a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MOT1_Forward_Pin|MOT1_Backward_Pin|MOT2_Forward_Pin|MOT2_Backward_Pin;
 80005d6:	f44f 531c 	mov.w	r3, #9984	@ 0x2700
 80005da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005dc:	2301      	movs	r3, #1
 80005de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	4619      	mov	r1, r3
 80005ee:	480a      	ldr	r0, [pc, #40]	@ (8000618 <MX_GPIO_Init+0xb8>)
 80005f0:	f000 fc3a 	bl	8000e68 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = BUTTON_Confirm_Pin|BUTTON_Up_Pin|BUTTON_Down_Pin;
 80005f4:	2307      	movs	r3, #7
 80005f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005f8:	2300      	movs	r3, #0
 80005fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005fc:	2300      	movs	r3, #0
 80005fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000600:	f107 030c 	add.w	r3, r7, #12
 8000604:	4619      	mov	r1, r3
 8000606:	4805      	ldr	r0, [pc, #20]	@ (800061c <MX_GPIO_Init+0xbc>)
 8000608:	f000 fc2e 	bl	8000e68 <HAL_GPIO_Init>

}
 800060c:	bf00      	nop
 800060e:	3720      	adds	r7, #32
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40023800 	.word	0x40023800
 8000618:	40020000 	.word	0x40020000
 800061c:	40020c00 	.word	0x40020c00

08000620 <init_motor>:
    Motor MotorLeft;
    Motor MotorRight;
} Robot;

void init_motor(Motor *motor,TIM_HandleTypeDef *htim, uint32_t channel, int speed, bool direction)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af00      	add	r7, sp, #0
 8000626:	60f8      	str	r0, [r7, #12]
 8000628:	60b9      	str	r1, [r7, #8]
 800062a:	607a      	str	r2, [r7, #4]
 800062c:	603b      	str	r3, [r7, #0]
	 HAL_TIM_PWM_Start(motor->htim, motor->channel);
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	681a      	ldr	r2, [r3, #0]
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	4619      	mov	r1, r3
 8000638:	4610      	mov	r0, r2
 800063a:	f001 fa3f 	bl	8001abc <HAL_TIM_PWM_Start>
	 motor->htim=htim;
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	68ba      	ldr	r2, [r7, #8]
 8000642:	601a      	str	r2, [r3, #0]
	 motor->channel=channel;
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	687a      	ldr	r2, [r7, #4]
 8000648:	605a      	str	r2, [r3, #4]
	 motor->speed=0;
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
	 motor->dir=1;
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	2201      	movs	r2, #1
 8000654:	731a      	strb	r2, [r3, #12]
}
 8000656:	bf00      	nop
 8000658:	3710      	adds	r7, #16
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
	...

08000660 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000666:	f000 faa7 	bl	8000bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800066a:	f000 f84b 	bl	8000704 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800066e:	f7ff ff77 	bl	8000560 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000672:	f000 f9b7 	bl	80009e4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  Robot *andrzej;

 init_motor(&andrzej->MotorLeft, &htim3, TIM_CHANNEL_3, 0, 1);
 8000676:	68f8      	ldr	r0, [r7, #12]
 8000678:	2301      	movs	r3, #1
 800067a:	9300      	str	r3, [sp, #0]
 800067c:	2300      	movs	r3, #0
 800067e:	2208      	movs	r2, #8
 8000680:	491a      	ldr	r1, [pc, #104]	@ (80006ec <main+0x8c>)
 8000682:	f7ff ffcd 	bl	8000620 <init_motor>
 init_motor(&andrzej->MotorRight, &htim3, TIM_CHANNEL_4, 0, 1);
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	f103 0010 	add.w	r0, r3, #16
 800068c:	2301      	movs	r3, #1
 800068e:	9300      	str	r3, [sp, #0]
 8000690:	2300      	movs	r3, #0
 8000692:	220c      	movs	r2, #12
 8000694:	4915      	ldr	r1, [pc, #84]	@ (80006ec <main+0x8c>)
 8000696:	f7ff ffc3 	bl	8000620 <init_motor>


 int current_mode=0;
 800069a:	2300      	movs	r3, #0
 800069c:	60bb      	str	r3, [r7, #8]
int mode_change =0;
 800069e:	2300      	movs	r3, #0
 80006a0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	    switch (current_mode) {
 80006a2:	68bb      	ldr	r3, [r7, #8]
 80006a4:	2b03      	cmp	r3, #3
 80006a6:	d81b      	bhi.n	80006e0 <main+0x80>
 80006a8:	a201      	add	r2, pc, #4	@ (adr r2, 80006b0 <main+0x50>)
 80006aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006ae:	bf00      	nop
 80006b0:	080006c1 	.word	0x080006c1
 80006b4:	080006e9 	.word	0x080006e9
 80006b8:	080006d1 	.word	0x080006d1
 80006bc:	080006d9 	.word	0x080006d9
	        case 0: //mode 0, print menu options;


	            printf("Hello, choose mode you wanna operate?\n");
 80006c0:	480b      	ldr	r0, [pc, #44]	@ (80006f0 <main+0x90>)
 80006c2:	f001 ffad 	bl	8002620 <puts>



	            printf("current mode to choose is %d\n", mode_change);//print on the screen
 80006c6:	6879      	ldr	r1, [r7, #4]
 80006c8:	480a      	ldr	r0, [pc, #40]	@ (80006f4 <main+0x94>)
 80006ca:	f001 ff41 	bl	8002550 <iprintf>




				;
	            break;
 80006ce:	e00c      	b.n	80006ea <main+0x8a>
	        case 1://mode 1, autonomous driving

	            break;
	        case 2://mode 2, driving from controller
	            printf("You selected Option 2.\n");
 80006d0:	4809      	ldr	r0, [pc, #36]	@ (80006f8 <main+0x98>)
 80006d2:	f001 ffa5 	bl	8002620 <puts>
	            break;
 80006d6:	e008      	b.n	80006ea <main+0x8a>
	        case 3://mode 3 fight mode
	            printf("You selected Option 3.\n");
 80006d8:	4808      	ldr	r0, [pc, #32]	@ (80006fc <main+0x9c>)
 80006da:	f001 ffa1 	bl	8002620 <puts>
	            break;
 80006de:	e004      	b.n	80006ea <main+0x8a>
	        default:
	            printf("Invalid choice.\n");
 80006e0:	4807      	ldr	r0, [pc, #28]	@ (8000700 <main+0xa0>)
 80006e2:	f001 ff9d 	bl	8002620 <puts>
	            break;
 80006e6:	e000      	b.n	80006ea <main+0x8a>
	            break;
 80006e8:	bf00      	nop
	    switch (current_mode) {
 80006ea:	e7da      	b.n	80006a2 <main+0x42>
 80006ec:	20000088 	.word	0x20000088
 80006f0:	08003340 	.word	0x08003340
 80006f4:	08003368 	.word	0x08003368
 80006f8:	08003388 	.word	0x08003388
 80006fc:	080033a0 	.word	0x080033a0
 8000700:	080033b8 	.word	0x080033b8

08000704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b094      	sub	sp, #80	@ 0x50
 8000708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070a:	f107 0320 	add.w	r3, r7, #32
 800070e:	2230      	movs	r2, #48	@ 0x30
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f002 f864 	bl	80027e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000718:	f107 030c 	add.w	r3, r7, #12
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
 8000726:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000728:	2300      	movs	r3, #0
 800072a:	60bb      	str	r3, [r7, #8]
 800072c:	4b22      	ldr	r3, [pc, #136]	@ (80007b8 <SystemClock_Config+0xb4>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000730:	4a21      	ldr	r2, [pc, #132]	@ (80007b8 <SystemClock_Config+0xb4>)
 8000732:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000736:	6413      	str	r3, [r2, #64]	@ 0x40
 8000738:	4b1f      	ldr	r3, [pc, #124]	@ (80007b8 <SystemClock_Config+0xb4>)
 800073a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800073c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000740:	60bb      	str	r3, [r7, #8]
 8000742:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000744:	2300      	movs	r3, #0
 8000746:	607b      	str	r3, [r7, #4]
 8000748:	4b1c      	ldr	r3, [pc, #112]	@ (80007bc <SystemClock_Config+0xb8>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a1b      	ldr	r2, [pc, #108]	@ (80007bc <SystemClock_Config+0xb8>)
 800074e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	4b19      	ldr	r3, [pc, #100]	@ (80007bc <SystemClock_Config+0xb8>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800075c:	607b      	str	r3, [r7, #4]
 800075e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000760:	2302      	movs	r3, #2
 8000762:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000764:	2301      	movs	r3, #1
 8000766:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000768:	2310      	movs	r3, #16
 800076a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800076c:	2300      	movs	r3, #0
 800076e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000770:	f107 0320 	add.w	r3, r7, #32
 8000774:	4618      	mov	r0, r3
 8000776:	f000 fd2d 	bl	80011d4 <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000780:	f000 f81e 	bl	80007c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	230f      	movs	r3, #15
 8000786:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000788:	2300      	movs	r3, #0
 800078a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	2100      	movs	r1, #0
 800079e:	4618      	mov	r0, r3
 80007a0:	f000 ff90 	bl	80016c4 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80007aa:	f000 f809 	bl	80007c0 <Error_Handler>
  }
}
 80007ae:	bf00      	nop
 80007b0:	3750      	adds	r7, #80	@ 0x50
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40007000 	.word	0x40007000

080007c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c4:	b672      	cpsid	i
}
 80007c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007c8:	bf00      	nop
 80007ca:	e7fd      	b.n	80007c8 <Error_Handler+0x8>

080007cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	607b      	str	r3, [r7, #4]
 80007d6:	4b10      	ldr	r3, [pc, #64]	@ (8000818 <HAL_MspInit+0x4c>)
 80007d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007da:	4a0f      	ldr	r2, [pc, #60]	@ (8000818 <HAL_MspInit+0x4c>)
 80007dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80007e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000818 <HAL_MspInit+0x4c>)
 80007e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	603b      	str	r3, [r7, #0]
 80007f2:	4b09      	ldr	r3, [pc, #36]	@ (8000818 <HAL_MspInit+0x4c>)
 80007f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f6:	4a08      	ldr	r2, [pc, #32]	@ (8000818 <HAL_MspInit+0x4c>)
 80007f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80007fe:	4b06      	ldr	r3, [pc, #24]	@ (8000818 <HAL_MspInit+0x4c>)
 8000800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000802:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000806:	603b      	str	r3, [r7, #0]
 8000808:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080a:	bf00      	nop
 800080c:	370c      	adds	r7, #12
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	40023800 	.word	0x40023800

0800081c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <NMI_Handler+0x4>

08000824 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <HardFault_Handler+0x4>

0800082c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <MemManage_Handler+0x4>

08000834 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000838:	bf00      	nop
 800083a:	e7fd      	b.n	8000838 <BusFault_Handler+0x4>

0800083c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000840:	bf00      	nop
 8000842:	e7fd      	b.n	8000840 <UsageFault_Handler+0x4>

08000844 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000848:	bf00      	nop
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr

08000852 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000872:	f000 f9f3 	bl	8000c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}

0800087a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	b086      	sub	sp, #24
 800087e:	af00      	add	r7, sp, #0
 8000880:	60f8      	str	r0, [r7, #12]
 8000882:	60b9      	str	r1, [r7, #8]
 8000884:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000886:	2300      	movs	r3, #0
 8000888:	617b      	str	r3, [r7, #20]
 800088a:	e00a      	b.n	80008a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800088c:	f3af 8000 	nop.w
 8000890:	4601      	mov	r1, r0
 8000892:	68bb      	ldr	r3, [r7, #8]
 8000894:	1c5a      	adds	r2, r3, #1
 8000896:	60ba      	str	r2, [r7, #8]
 8000898:	b2ca      	uxtb	r2, r1
 800089a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	3301      	adds	r3, #1
 80008a0:	617b      	str	r3, [r7, #20]
 80008a2:	697a      	ldr	r2, [r7, #20]
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	429a      	cmp	r2, r3
 80008a8:	dbf0      	blt.n	800088c <_read+0x12>
  }

  return len;
 80008aa:	687b      	ldr	r3, [r7, #4]
}
 80008ac:	4618      	mov	r0, r3
 80008ae:	3718      	adds	r7, #24
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}

080008b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b086      	sub	sp, #24
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	60f8      	str	r0, [r7, #12]
 80008bc:	60b9      	str	r1, [r7, #8]
 80008be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
 80008c4:	e009      	b.n	80008da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80008c6:	68bb      	ldr	r3, [r7, #8]
 80008c8:	1c5a      	adds	r2, r3, #1
 80008ca:	60ba      	str	r2, [r7, #8]
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	4618      	mov	r0, r3
 80008d0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	3301      	adds	r3, #1
 80008d8:	617b      	str	r3, [r7, #20]
 80008da:	697a      	ldr	r2, [r7, #20]
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	429a      	cmp	r2, r3
 80008e0:	dbf1      	blt.n	80008c6 <_write+0x12>
  }
  return len;
 80008e2:	687b      	ldr	r3, [r7, #4]
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3718      	adds	r7, #24
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <_close>:

int _close(int file)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr

08000904 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000914:	605a      	str	r2, [r3, #4]
  return 0;
 8000916:	2300      	movs	r3, #0
}
 8000918:	4618      	mov	r0, r3
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr

08000924 <_isatty>:

int _isatty(int file)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800092c:	2301      	movs	r3, #1
}
 800092e:	4618      	mov	r0, r3
 8000930:	370c      	adds	r7, #12
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr

0800093a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800093a:	b480      	push	{r7}
 800093c:	b085      	sub	sp, #20
 800093e:	af00      	add	r7, sp, #0
 8000940:	60f8      	str	r0, [r7, #12]
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000946:	2300      	movs	r3, #0
}
 8000948:	4618      	mov	r0, r3
 800094a:	3714      	adds	r7, #20
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b086      	sub	sp, #24
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800095c:	4a14      	ldr	r2, [pc, #80]	@ (80009b0 <_sbrk+0x5c>)
 800095e:	4b15      	ldr	r3, [pc, #84]	@ (80009b4 <_sbrk+0x60>)
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000968:	4b13      	ldr	r3, [pc, #76]	@ (80009b8 <_sbrk+0x64>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b00      	cmp	r3, #0
 800096e:	d102      	bne.n	8000976 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000970:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <_sbrk+0x64>)
 8000972:	4a12      	ldr	r2, [pc, #72]	@ (80009bc <_sbrk+0x68>)
 8000974:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000976:	4b10      	ldr	r3, [pc, #64]	@ (80009b8 <_sbrk+0x64>)
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4413      	add	r3, r2
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	429a      	cmp	r2, r3
 8000982:	d207      	bcs.n	8000994 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000984:	f001 ff7a 	bl	800287c <__errno>
 8000988:	4603      	mov	r3, r0
 800098a:	220c      	movs	r2, #12
 800098c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800098e:	f04f 33ff 	mov.w	r3, #4294967295
 8000992:	e009      	b.n	80009a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000994:	4b08      	ldr	r3, [pc, #32]	@ (80009b8 <_sbrk+0x64>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <_sbrk+0x64>)
 800099c:	681a      	ldr	r2, [r3, #0]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4413      	add	r3, r2
 80009a2:	4a05      	ldr	r2, [pc, #20]	@ (80009b8 <_sbrk+0x64>)
 80009a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009a6:	68fb      	ldr	r3, [r7, #12]
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3718      	adds	r7, #24
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20020000 	.word	0x20020000
 80009b4:	00000400 	.word	0x00000400
 80009b8:	20000084 	.word	0x20000084
 80009bc:	20000220 	.word	0x20000220

080009c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009c4:	4b06      	ldr	r3, [pc, #24]	@ (80009e0 <SystemInit+0x20>)
 80009c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009ca:	4a05      	ldr	r2, [pc, #20]	@ (80009e0 <SystemInit+0x20>)
 80009cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000ed00 	.word	0xe000ed00

080009e4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08a      	sub	sp, #40	@ 0x28
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ea:	f107 0320 	add.w	r3, r7, #32
 80009ee:	2200      	movs	r2, #0
 80009f0:	601a      	str	r2, [r3, #0]
 80009f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009f4:	1d3b      	adds	r3, r7, #4
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
 80009fa:	605a      	str	r2, [r3, #4]
 80009fc:	609a      	str	r2, [r3, #8]
 80009fe:	60da      	str	r2, [r3, #12]
 8000a00:	611a      	str	r2, [r3, #16]
 8000a02:	615a      	str	r2, [r3, #20]
 8000a04:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a06:	4b27      	ldr	r3, [pc, #156]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a08:	4a27      	ldr	r2, [pc, #156]	@ (8000aa8 <MX_TIM3_Init+0xc4>)
 8000a0a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8000a0c:	4b25      	ldr	r3, [pc, #148]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a0e:	220f      	movs	r2, #15
 8000a10:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a12:	4b24      	ldr	r3, [pc, #144]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000a18:	4b22      	ldr	r3, [pc, #136]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a1a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a1e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a20:	4b20      	ldr	r3, [pc, #128]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a26:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a2c:	481d      	ldr	r0, [pc, #116]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a2e:	f000 fff5 	bl	8001a1c <HAL_TIM_PWM_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000a38:	f7ff fec2 	bl	80007c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a40:	2300      	movs	r3, #0
 8000a42:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a44:	f107 0320 	add.w	r3, r7, #32
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4816      	ldr	r0, [pc, #88]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a4c:	f001 fc42 	bl	80022d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000a56:	f7ff feb3 	bl	80007c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a5a:	2360      	movs	r3, #96	@ 0x60
 8000a5c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a62:	2300      	movs	r3, #0
 8000a64:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a66:	2300      	movs	r3, #0
 8000a68:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a6a:	1d3b      	adds	r3, r7, #4
 8000a6c:	2208      	movs	r2, #8
 8000a6e:	4619      	mov	r1, r3
 8000a70:	480c      	ldr	r0, [pc, #48]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a72:	f001 f8eb 	bl	8001c4c <HAL_TIM_PWM_ConfigChannel>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000a7c:	f7ff fea0 	bl	80007c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	220c      	movs	r2, #12
 8000a84:	4619      	mov	r1, r3
 8000a86:	4807      	ldr	r0, [pc, #28]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a88:	f001 f8e0 	bl	8001c4c <HAL_TIM_PWM_ConfigChannel>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000a92:	f7ff fe95 	bl	80007c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a96:	4803      	ldr	r0, [pc, #12]	@ (8000aa4 <MX_TIM3_Init+0xc0>)
 8000a98:	f000 f82a 	bl	8000af0 <HAL_TIM_MspPostInit>

}
 8000a9c:	bf00      	nop
 8000a9e:	3728      	adds	r7, #40	@ 0x28
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	20000088 	.word	0x20000088
 8000aa8:	40000400 	.word	0x40000400

08000aac <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b085      	sub	sp, #20
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a0b      	ldr	r2, [pc, #44]	@ (8000ae8 <HAL_TIM_PWM_MspInit+0x3c>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d10d      	bne.n	8000ada <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8000aec <HAL_TIM_PWM_MspInit+0x40>)
 8000ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac6:	4a09      	ldr	r2, [pc, #36]	@ (8000aec <HAL_TIM_PWM_MspInit+0x40>)
 8000ac8:	f043 0302 	orr.w	r3, r3, #2
 8000acc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ace:	4b07      	ldr	r3, [pc, #28]	@ (8000aec <HAL_TIM_PWM_MspInit+0x40>)
 8000ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad2:	f003 0302 	and.w	r3, r3, #2
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000ada:	bf00      	nop
 8000adc:	3714      	adds	r7, #20
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop
 8000ae8:	40000400 	.word	0x40000400
 8000aec:	40023800 	.word	0x40023800

08000af0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b088      	sub	sp, #32
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af8:	f107 030c 	add.w	r3, r7, #12
 8000afc:	2200      	movs	r2, #0
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	605a      	str	r2, [r3, #4]
 8000b02:	609a      	str	r2, [r3, #8]
 8000b04:	60da      	str	r2, [r3, #12]
 8000b06:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a12      	ldr	r2, [pc, #72]	@ (8000b58 <HAL_TIM_MspPostInit+0x68>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d11e      	bne.n	8000b50 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <HAL_TIM_MspPostInit+0x6c>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	4a10      	ldr	r2, [pc, #64]	@ (8000b5c <HAL_TIM_MspPostInit+0x6c>)
 8000b1c:	f043 0304 	orr.w	r3, r3, #4
 8000b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b22:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <HAL_TIM_MspPostInit+0x6c>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	f003 0304 	and.w	r3, r3, #4
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b2e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000b32:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b34:	2302      	movs	r3, #2
 8000b36:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000b40:	2302      	movs	r3, #2
 8000b42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b44:	f107 030c 	add.w	r3, r7, #12
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <HAL_TIM_MspPostInit+0x70>)
 8000b4c:	f000 f98c 	bl	8000e68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b50:	bf00      	nop
 8000b52:	3720      	adds	r7, #32
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40000400 	.word	0x40000400
 8000b5c:	40023800 	.word	0x40023800
 8000b60:	40020800 	.word	0x40020800

08000b64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b68:	f7ff ff2a 	bl	80009c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b6c:	480c      	ldr	r0, [pc, #48]	@ (8000ba0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b6e:	490d      	ldr	r1, [pc, #52]	@ (8000ba4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b74:	e002      	b.n	8000b7c <LoopCopyDataInit>

08000b76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b7a:	3304      	adds	r3, #4

08000b7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b80:	d3f9      	bcc.n	8000b76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b82:	4a0a      	ldr	r2, [pc, #40]	@ (8000bac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b84:	4c0a      	ldr	r4, [pc, #40]	@ (8000bb0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b88:	e001      	b.n	8000b8e <LoopFillZerobss>

08000b8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b8c:	3204      	adds	r2, #4

08000b8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b90:	d3fb      	bcc.n	8000b8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b92:	f001 fe79 	bl	8002888 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b96:	f7ff fd63 	bl	8000660 <main>
  bx  lr    
 8000b9a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ba8:	0800341c 	.word	0x0800341c
  ldr r2, =_sbss
 8000bac:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000bb0:	20000220 	.word	0x20000220

08000bb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bb4:	e7fe      	b.n	8000bb4 <ADC_IRQHandler>
	...

08000bb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <HAL_Init+0x40>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <HAL_Init+0x40>)
 8000bc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000bc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf8 <HAL_Init+0x40>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf8 <HAL_Init+0x40>)
 8000bce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <HAL_Init+0x40>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a07      	ldr	r2, [pc, #28]	@ (8000bf8 <HAL_Init+0x40>)
 8000bda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000be0:	2003      	movs	r0, #3
 8000be2:	f000 f90d 	bl	8000e00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000be6:	200f      	movs	r0, #15
 8000be8:	f000 f808 	bl	8000bfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bec:	f7ff fdee 	bl	80007cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40023c00 	.word	0x40023c00

08000bfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c04:	4b12      	ldr	r3, [pc, #72]	@ (8000c50 <HAL_InitTick+0x54>)
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	4b12      	ldr	r3, [pc, #72]	@ (8000c54 <HAL_InitTick+0x58>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c12:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f000 f917 	bl	8000e4e <HAL_SYSTICK_Config>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d001      	beq.n	8000c2a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
 8000c28:	e00e      	b.n	8000c48 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	2b0f      	cmp	r3, #15
 8000c2e:	d80a      	bhi.n	8000c46 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c30:	2200      	movs	r2, #0
 8000c32:	6879      	ldr	r1, [r7, #4]
 8000c34:	f04f 30ff 	mov.w	r0, #4294967295
 8000c38:	f000 f8ed 	bl	8000e16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c3c:	4a06      	ldr	r2, [pc, #24]	@ (8000c58 <HAL_InitTick+0x5c>)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c42:	2300      	movs	r3, #0
 8000c44:	e000      	b.n	8000c48 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c46:	2301      	movs	r3, #1
}
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3708      	adds	r7, #8
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000000 	.word	0x20000000
 8000c54:	20000008 	.word	0x20000008
 8000c58:	20000004 	.word	0x20000004

08000c5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c60:	4b06      	ldr	r3, [pc, #24]	@ (8000c7c <HAL_IncTick+0x20>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	461a      	mov	r2, r3
 8000c66:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <HAL_IncTick+0x24>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	4a04      	ldr	r2, [pc, #16]	@ (8000c80 <HAL_IncTick+0x24>)
 8000c6e:	6013      	str	r3, [r2, #0]
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	20000008 	.word	0x20000008
 8000c80:	200000d0 	.word	0x200000d0

08000c84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  return uwTick;
 8000c88:	4b03      	ldr	r3, [pc, #12]	@ (8000c98 <HAL_GetTick+0x14>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	200000d0 	.word	0x200000d0

08000c9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f003 0307 	and.w	r3, r3, #7
 8000caa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cac:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cae:	68db      	ldr	r3, [r3, #12]
 8000cb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cb2:	68ba      	ldr	r2, [r7, #8]
 8000cb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cb8:	4013      	ands	r3, r2
 8000cba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ccc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cce:	4a04      	ldr	r2, [pc, #16]	@ (8000ce0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	60d3      	str	r3, [r2, #12]
}
 8000cd4:	bf00      	nop
 8000cd6:	3714      	adds	r7, #20
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000ed00 	.word	0xe000ed00

08000ce4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ce8:	4b04      	ldr	r3, [pc, #16]	@ (8000cfc <__NVIC_GetPriorityGrouping+0x18>)
 8000cea:	68db      	ldr	r3, [r3, #12]
 8000cec:	0a1b      	lsrs	r3, r3, #8
 8000cee:	f003 0307 	and.w	r3, r3, #7
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	4603      	mov	r3, r0
 8000d08:	6039      	str	r1, [r7, #0]
 8000d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db0a      	blt.n	8000d2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	490c      	ldr	r1, [pc, #48]	@ (8000d4c <__NVIC_SetPriority+0x4c>)
 8000d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1e:	0112      	lsls	r2, r2, #4
 8000d20:	b2d2      	uxtb	r2, r2
 8000d22:	440b      	add	r3, r1
 8000d24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d28:	e00a      	b.n	8000d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	b2da      	uxtb	r2, r3
 8000d2e:	4908      	ldr	r1, [pc, #32]	@ (8000d50 <__NVIC_SetPriority+0x50>)
 8000d30:	79fb      	ldrb	r3, [r7, #7]
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	3b04      	subs	r3, #4
 8000d38:	0112      	lsls	r2, r2, #4
 8000d3a:	b2d2      	uxtb	r2, r2
 8000d3c:	440b      	add	r3, r1
 8000d3e:	761a      	strb	r2, [r3, #24]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000e100 	.word	0xe000e100
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b089      	sub	sp, #36	@ 0x24
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	60f8      	str	r0, [r7, #12]
 8000d5c:	60b9      	str	r1, [r7, #8]
 8000d5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	f003 0307 	and.w	r3, r3, #7
 8000d66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d68:	69fb      	ldr	r3, [r7, #28]
 8000d6a:	f1c3 0307 	rsb	r3, r3, #7
 8000d6e:	2b04      	cmp	r3, #4
 8000d70:	bf28      	it	cs
 8000d72:	2304      	movcs	r3, #4
 8000d74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	3304      	adds	r3, #4
 8000d7a:	2b06      	cmp	r3, #6
 8000d7c:	d902      	bls.n	8000d84 <NVIC_EncodePriority+0x30>
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3b03      	subs	r3, #3
 8000d82:	e000      	b.n	8000d86 <NVIC_EncodePriority+0x32>
 8000d84:	2300      	movs	r3, #0
 8000d86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d88:	f04f 32ff 	mov.w	r2, #4294967295
 8000d8c:	69bb      	ldr	r3, [r7, #24]
 8000d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d92:	43da      	mvns	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	401a      	ands	r2, r3
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	fa01 f303 	lsl.w	r3, r1, r3
 8000da6:	43d9      	mvns	r1, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dac:	4313      	orrs	r3, r2
         );
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3724      	adds	r7, #36	@ 0x24
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
	...

08000dbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b082      	sub	sp, #8
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3b01      	subs	r3, #1
 8000dc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dcc:	d301      	bcc.n	8000dd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e00f      	b.n	8000df2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dd2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dfc <SysTick_Config+0x40>)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dda:	210f      	movs	r1, #15
 8000ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8000de0:	f7ff ff8e 	bl	8000d00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000de4:	4b05      	ldr	r3, [pc, #20]	@ (8000dfc <SysTick_Config+0x40>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dea:	4b04      	ldr	r3, [pc, #16]	@ (8000dfc <SysTick_Config+0x40>)
 8000dec:	2207      	movs	r2, #7
 8000dee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000df0:	2300      	movs	r3, #0
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	e000e010 	.word	0xe000e010

08000e00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f7ff ff47 	bl	8000c9c <__NVIC_SetPriorityGrouping>
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b086      	sub	sp, #24
 8000e1a:	af00      	add	r7, sp, #0
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	60b9      	str	r1, [r7, #8]
 8000e20:	607a      	str	r2, [r7, #4]
 8000e22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e24:	2300      	movs	r3, #0
 8000e26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e28:	f7ff ff5c 	bl	8000ce4 <__NVIC_GetPriorityGrouping>
 8000e2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e2e:	687a      	ldr	r2, [r7, #4]
 8000e30:	68b9      	ldr	r1, [r7, #8]
 8000e32:	6978      	ldr	r0, [r7, #20]
 8000e34:	f7ff ff8e 	bl	8000d54 <NVIC_EncodePriority>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e3e:	4611      	mov	r1, r2
 8000e40:	4618      	mov	r0, r3
 8000e42:	f7ff ff5d 	bl	8000d00 <__NVIC_SetPriority>
}
 8000e46:	bf00      	nop
 8000e48:	3718      	adds	r7, #24
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b082      	sub	sp, #8
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f7ff ffb0 	bl	8000dbc <SysTick_Config>
 8000e5c:	4603      	mov	r3, r0
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3708      	adds	r7, #8
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b089      	sub	sp, #36	@ 0x24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
 8000e70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e72:	2300      	movs	r3, #0
 8000e74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e76:	2300      	movs	r3, #0
 8000e78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e7e:	2300      	movs	r3, #0
 8000e80:	61fb      	str	r3, [r7, #28]
 8000e82:	e16b      	b.n	800115c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e84:	2201      	movs	r2, #1
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	697a      	ldr	r2, [r7, #20]
 8000e94:	4013      	ands	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e98:	693a      	ldr	r2, [r7, #16]
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	f040 815a 	bne.w	8001156 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f003 0303 	and.w	r3, r3, #3
 8000eaa:	2b01      	cmp	r3, #1
 8000eac:	d005      	beq.n	8000eba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d130      	bne.n	8000f1c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	005b      	lsls	r3, r3, #1
 8000ec4:	2203      	movs	r2, #3
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	43db      	mvns	r3, r3
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	4013      	ands	r3, r2
 8000ed0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	68da      	ldr	r2, [r3, #12]
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	fa02 f303 	lsl.w	r3, r2, r3
 8000ede:	69ba      	ldr	r2, [r7, #24]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef8:	43db      	mvns	r3, r3
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4013      	ands	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	685b      	ldr	r3, [r3, #4]
 8000f04:	091b      	lsrs	r3, r3, #4
 8000f06:	f003 0201 	and.w	r2, r3, #1
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f003 0303 	and.w	r3, r3, #3
 8000f24:	2b03      	cmp	r3, #3
 8000f26:	d017      	beq.n	8000f58 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	2203      	movs	r2, #3
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	689a      	ldr	r2, [r3, #8]
 8000f44:	69fb      	ldr	r3, [r7, #28]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	685b      	ldr	r3, [r3, #4]
 8000f5c:	f003 0303 	and.w	r3, r3, #3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d123      	bne.n	8000fac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f64:	69fb      	ldr	r3, [r7, #28]
 8000f66:	08da      	lsrs	r2, r3, #3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	3208      	adds	r2, #8
 8000f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	f003 0307 	and.w	r3, r3, #7
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	220f      	movs	r2, #15
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	691a      	ldr	r2, [r3, #16]
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	f003 0307 	and.w	r3, r3, #7
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	fa02 f303 	lsl.w	r3, r2, r3
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	08da      	lsrs	r2, r3, #3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3208      	adds	r2, #8
 8000fa6:	69b9      	ldr	r1, [r7, #24]
 8000fa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	2203      	movs	r2, #3
 8000fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f003 0203 	and.w	r2, r3, #3
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	f000 80b4 	beq.w	8001156 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	4b60      	ldr	r3, [pc, #384]	@ (8001174 <HAL_GPIO_Init+0x30c>)
 8000ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ff6:	4a5f      	ldr	r2, [pc, #380]	@ (8001174 <HAL_GPIO_Init+0x30c>)
 8000ff8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ffc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ffe:	4b5d      	ldr	r3, [pc, #372]	@ (8001174 <HAL_GPIO_Init+0x30c>)
 8001000:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001002:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800100a:	4a5b      	ldr	r2, [pc, #364]	@ (8001178 <HAL_GPIO_Init+0x310>)
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	089b      	lsrs	r3, r3, #2
 8001010:	3302      	adds	r3, #2
 8001012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001016:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	f003 0303 	and.w	r3, r3, #3
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	220f      	movs	r2, #15
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	43db      	mvns	r3, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4013      	ands	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4a52      	ldr	r2, [pc, #328]	@ (800117c <HAL_GPIO_Init+0x314>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d02b      	beq.n	800108e <HAL_GPIO_Init+0x226>
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a51      	ldr	r2, [pc, #324]	@ (8001180 <HAL_GPIO_Init+0x318>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d025      	beq.n	800108a <HAL_GPIO_Init+0x222>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4a50      	ldr	r2, [pc, #320]	@ (8001184 <HAL_GPIO_Init+0x31c>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d01f      	beq.n	8001086 <HAL_GPIO_Init+0x21e>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a4f      	ldr	r2, [pc, #316]	@ (8001188 <HAL_GPIO_Init+0x320>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d019      	beq.n	8001082 <HAL_GPIO_Init+0x21a>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a4e      	ldr	r2, [pc, #312]	@ (800118c <HAL_GPIO_Init+0x324>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d013      	beq.n	800107e <HAL_GPIO_Init+0x216>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a4d      	ldr	r2, [pc, #308]	@ (8001190 <HAL_GPIO_Init+0x328>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d00d      	beq.n	800107a <HAL_GPIO_Init+0x212>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4a4c      	ldr	r2, [pc, #304]	@ (8001194 <HAL_GPIO_Init+0x32c>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d007      	beq.n	8001076 <HAL_GPIO_Init+0x20e>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a4b      	ldr	r2, [pc, #300]	@ (8001198 <HAL_GPIO_Init+0x330>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d101      	bne.n	8001072 <HAL_GPIO_Init+0x20a>
 800106e:	2307      	movs	r3, #7
 8001070:	e00e      	b.n	8001090 <HAL_GPIO_Init+0x228>
 8001072:	2308      	movs	r3, #8
 8001074:	e00c      	b.n	8001090 <HAL_GPIO_Init+0x228>
 8001076:	2306      	movs	r3, #6
 8001078:	e00a      	b.n	8001090 <HAL_GPIO_Init+0x228>
 800107a:	2305      	movs	r3, #5
 800107c:	e008      	b.n	8001090 <HAL_GPIO_Init+0x228>
 800107e:	2304      	movs	r3, #4
 8001080:	e006      	b.n	8001090 <HAL_GPIO_Init+0x228>
 8001082:	2303      	movs	r3, #3
 8001084:	e004      	b.n	8001090 <HAL_GPIO_Init+0x228>
 8001086:	2302      	movs	r3, #2
 8001088:	e002      	b.n	8001090 <HAL_GPIO_Init+0x228>
 800108a:	2301      	movs	r3, #1
 800108c:	e000      	b.n	8001090 <HAL_GPIO_Init+0x228>
 800108e:	2300      	movs	r3, #0
 8001090:	69fa      	ldr	r2, [r7, #28]
 8001092:	f002 0203 	and.w	r2, r2, #3
 8001096:	0092      	lsls	r2, r2, #2
 8001098:	4093      	lsls	r3, r2
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4313      	orrs	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010a0:	4935      	ldr	r1, [pc, #212]	@ (8001178 <HAL_GPIO_Init+0x310>)
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	089b      	lsrs	r3, r3, #2
 80010a6:	3302      	adds	r3, #2
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ae:	4b3b      	ldr	r3, [pc, #236]	@ (800119c <HAL_GPIO_Init+0x334>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	43db      	mvns	r3, r3
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	4013      	ands	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d003      	beq.n	80010d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	693b      	ldr	r3, [r7, #16]
 80010ce:	4313      	orrs	r3, r2
 80010d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010d2:	4a32      	ldr	r2, [pc, #200]	@ (800119c <HAL_GPIO_Init+0x334>)
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010d8:	4b30      	ldr	r3, [pc, #192]	@ (800119c <HAL_GPIO_Init+0x334>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	43db      	mvns	r3, r3
 80010e2:	69ba      	ldr	r2, [r7, #24]
 80010e4:	4013      	ands	r3, r2
 80010e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d003      	beq.n	80010fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	4313      	orrs	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010fc:	4a27      	ldr	r2, [pc, #156]	@ (800119c <HAL_GPIO_Init+0x334>)
 80010fe:	69bb      	ldr	r3, [r7, #24]
 8001100:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001102:	4b26      	ldr	r3, [pc, #152]	@ (800119c <HAL_GPIO_Init+0x334>)
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	43db      	mvns	r3, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4013      	ands	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800111a:	2b00      	cmp	r3, #0
 800111c:	d003      	beq.n	8001126 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4313      	orrs	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001126:	4a1d      	ldr	r2, [pc, #116]	@ (800119c <HAL_GPIO_Init+0x334>)
 8001128:	69bb      	ldr	r3, [r7, #24]
 800112a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800112c:	4b1b      	ldr	r3, [pc, #108]	@ (800119c <HAL_GPIO_Init+0x334>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	43db      	mvns	r3, r3
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	4013      	ands	r3, r2
 800113a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d003      	beq.n	8001150 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	4313      	orrs	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001150:	4a12      	ldr	r2, [pc, #72]	@ (800119c <HAL_GPIO_Init+0x334>)
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3301      	adds	r3, #1
 800115a:	61fb      	str	r3, [r7, #28]
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	2b0f      	cmp	r3, #15
 8001160:	f67f ae90 	bls.w	8000e84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001164:	bf00      	nop
 8001166:	bf00      	nop
 8001168:	3724      	adds	r7, #36	@ 0x24
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	40023800 	.word	0x40023800
 8001178:	40013800 	.word	0x40013800
 800117c:	40020000 	.word	0x40020000
 8001180:	40020400 	.word	0x40020400
 8001184:	40020800 	.word	0x40020800
 8001188:	40020c00 	.word	0x40020c00
 800118c:	40021000 	.word	0x40021000
 8001190:	40021400 	.word	0x40021400
 8001194:	40021800 	.word	0x40021800
 8001198:	40021c00 	.word	0x40021c00
 800119c:	40013c00 	.word	0x40013c00

080011a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	460b      	mov	r3, r1
 80011aa:	807b      	strh	r3, [r7, #2]
 80011ac:	4613      	mov	r3, r2
 80011ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011b0:	787b      	ldrb	r3, [r7, #1]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d003      	beq.n	80011be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011b6:	887a      	ldrh	r2, [r7, #2]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011bc:	e003      	b.n	80011c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011be:	887b      	ldrh	r3, [r7, #2]
 80011c0:	041a      	lsls	r2, r3, #16
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	619a      	str	r2, [r3, #24]
}
 80011c6:	bf00      	nop
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
	...

080011d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d101      	bne.n	80011e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011e2:	2301      	movs	r3, #1
 80011e4:	e267      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d075      	beq.n	80012de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011f2:	4b88      	ldr	r3, [pc, #544]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	f003 030c 	and.w	r3, r3, #12
 80011fa:	2b04      	cmp	r3, #4
 80011fc:	d00c      	beq.n	8001218 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011fe:	4b85      	ldr	r3, [pc, #532]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001206:	2b08      	cmp	r3, #8
 8001208:	d112      	bne.n	8001230 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800120a:	4b82      	ldr	r3, [pc, #520]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001212:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001216:	d10b      	bne.n	8001230 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001218:	4b7e      	ldr	r3, [pc, #504]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d05b      	beq.n	80012dc <HAL_RCC_OscConfig+0x108>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d157      	bne.n	80012dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e242      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001238:	d106      	bne.n	8001248 <HAL_RCC_OscConfig+0x74>
 800123a:	4b76      	ldr	r3, [pc, #472]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a75      	ldr	r2, [pc, #468]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001244:	6013      	str	r3, [r2, #0]
 8001246:	e01d      	b.n	8001284 <HAL_RCC_OscConfig+0xb0>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001250:	d10c      	bne.n	800126c <HAL_RCC_OscConfig+0x98>
 8001252:	4b70      	ldr	r3, [pc, #448]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a6f      	ldr	r2, [pc, #444]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001258:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800125c:	6013      	str	r3, [r2, #0]
 800125e:	4b6d      	ldr	r3, [pc, #436]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a6c      	ldr	r2, [pc, #432]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001264:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001268:	6013      	str	r3, [r2, #0]
 800126a:	e00b      	b.n	8001284 <HAL_RCC_OscConfig+0xb0>
 800126c:	4b69      	ldr	r3, [pc, #420]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a68      	ldr	r2, [pc, #416]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001272:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001276:	6013      	str	r3, [r2, #0]
 8001278:	4b66      	ldr	r3, [pc, #408]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a65      	ldr	r2, [pc, #404]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 800127e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001282:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d013      	beq.n	80012b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800128c:	f7ff fcfa 	bl	8000c84 <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001294:	f7ff fcf6 	bl	8000c84 <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b64      	cmp	r3, #100	@ 0x64
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e207      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0f0      	beq.n	8001294 <HAL_RCC_OscConfig+0xc0>
 80012b2:	e014      	b.n	80012de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b4:	f7ff fce6 	bl	8000c84 <HAL_GetTick>
 80012b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ba:	e008      	b.n	80012ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012bc:	f7ff fce2 	bl	8000c84 <HAL_GetTick>
 80012c0:	4602      	mov	r2, r0
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	2b64      	cmp	r3, #100	@ 0x64
 80012c8:	d901      	bls.n	80012ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80012ca:	2303      	movs	r3, #3
 80012cc:	e1f3      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012ce:	4b51      	ldr	r3, [pc, #324]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1f0      	bne.n	80012bc <HAL_RCC_OscConfig+0xe8>
 80012da:	e000      	b.n	80012de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d063      	beq.n	80013b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	f003 030c 	and.w	r3, r3, #12
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00b      	beq.n	800130e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012f6:	4b47      	ldr	r3, [pc, #284]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012fe:	2b08      	cmp	r3, #8
 8001300:	d11c      	bne.n	800133c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001302:	4b44      	ldr	r3, [pc, #272]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d116      	bne.n	800133c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800130e:	4b41      	ldr	r3, [pc, #260]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0302 	and.w	r3, r3, #2
 8001316:	2b00      	cmp	r3, #0
 8001318:	d005      	beq.n	8001326 <HAL_RCC_OscConfig+0x152>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d001      	beq.n	8001326 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e1c7      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001326:	4b3b      	ldr	r3, [pc, #236]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	691b      	ldr	r3, [r3, #16]
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	4937      	ldr	r1, [pc, #220]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001336:	4313      	orrs	r3, r2
 8001338:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800133a:	e03a      	b.n	80013b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d020      	beq.n	8001386 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001344:	4b34      	ldr	r3, [pc, #208]	@ (8001418 <HAL_RCC_OscConfig+0x244>)
 8001346:	2201      	movs	r2, #1
 8001348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800134a:	f7ff fc9b 	bl	8000c84 <HAL_GetTick>
 800134e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001350:	e008      	b.n	8001364 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001352:	f7ff fc97 	bl	8000c84 <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	2b02      	cmp	r3, #2
 800135e:	d901      	bls.n	8001364 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001360:	2303      	movs	r3, #3
 8001362:	e1a8      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001364:	4b2b      	ldr	r3, [pc, #172]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f003 0302 	and.w	r3, r3, #2
 800136c:	2b00      	cmp	r3, #0
 800136e:	d0f0      	beq.n	8001352 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001370:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	691b      	ldr	r3, [r3, #16]
 800137c:	00db      	lsls	r3, r3, #3
 800137e:	4925      	ldr	r1, [pc, #148]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 8001380:	4313      	orrs	r3, r2
 8001382:	600b      	str	r3, [r1, #0]
 8001384:	e015      	b.n	80013b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001386:	4b24      	ldr	r3, [pc, #144]	@ (8001418 <HAL_RCC_OscConfig+0x244>)
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800138c:	f7ff fc7a 	bl	8000c84 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001394:	f7ff fc76 	bl	8000c84 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e187      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0302 	and.w	r3, r3, #2
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1f0      	bne.n	8001394 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f003 0308 	and.w	r3, r3, #8
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d036      	beq.n	800142c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	695b      	ldr	r3, [r3, #20]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d016      	beq.n	80013f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013c6:	4b15      	ldr	r3, [pc, #84]	@ (800141c <HAL_RCC_OscConfig+0x248>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013cc:	f7ff fc5a 	bl	8000c84 <HAL_GetTick>
 80013d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013d4:	f7ff fc56 	bl	8000c84 <HAL_GetTick>
 80013d8:	4602      	mov	r2, r0
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e167      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <HAL_RCC_OscConfig+0x240>)
 80013e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013ea:	f003 0302 	and.w	r3, r3, #2
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d0f0      	beq.n	80013d4 <HAL_RCC_OscConfig+0x200>
 80013f2:	e01b      	b.n	800142c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013f4:	4b09      	ldr	r3, [pc, #36]	@ (800141c <HAL_RCC_OscConfig+0x248>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013fa:	f7ff fc43 	bl	8000c84 <HAL_GetTick>
 80013fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001400:	e00e      	b.n	8001420 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001402:	f7ff fc3f 	bl	8000c84 <HAL_GetTick>
 8001406:	4602      	mov	r2, r0
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	2b02      	cmp	r3, #2
 800140e:	d907      	bls.n	8001420 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001410:	2303      	movs	r3, #3
 8001412:	e150      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
 8001414:	40023800 	.word	0x40023800
 8001418:	42470000 	.word	0x42470000
 800141c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001420:	4b88      	ldr	r3, [pc, #544]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001422:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b00      	cmp	r3, #0
 800142a:	d1ea      	bne.n	8001402 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f003 0304 	and.w	r3, r3, #4
 8001434:	2b00      	cmp	r3, #0
 8001436:	f000 8097 	beq.w	8001568 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800143a:	2300      	movs	r3, #0
 800143c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800143e:	4b81      	ldr	r3, [pc, #516]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d10f      	bne.n	800146a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	4b7d      	ldr	r3, [pc, #500]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001452:	4a7c      	ldr	r2, [pc, #496]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001458:	6413      	str	r3, [r2, #64]	@ 0x40
 800145a:	4b7a      	ldr	r3, [pc, #488]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 800145c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001462:	60bb      	str	r3, [r7, #8]
 8001464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001466:	2301      	movs	r3, #1
 8001468:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800146a:	4b77      	ldr	r3, [pc, #476]	@ (8001648 <HAL_RCC_OscConfig+0x474>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001472:	2b00      	cmp	r3, #0
 8001474:	d118      	bne.n	80014a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001476:	4b74      	ldr	r3, [pc, #464]	@ (8001648 <HAL_RCC_OscConfig+0x474>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a73      	ldr	r2, [pc, #460]	@ (8001648 <HAL_RCC_OscConfig+0x474>)
 800147c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001482:	f7ff fbff 	bl	8000c84 <HAL_GetTick>
 8001486:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800148a:	f7ff fbfb 	bl	8000c84 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e10c      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800149c:	4b6a      	ldr	r3, [pc, #424]	@ (8001648 <HAL_RCC_OscConfig+0x474>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0f0      	beq.n	800148a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d106      	bne.n	80014be <HAL_RCC_OscConfig+0x2ea>
 80014b0:	4b64      	ldr	r3, [pc, #400]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014b4:	4a63      	ldr	r2, [pc, #396]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014b6:	f043 0301 	orr.w	r3, r3, #1
 80014ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80014bc:	e01c      	b.n	80014f8 <HAL_RCC_OscConfig+0x324>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2b05      	cmp	r3, #5
 80014c4:	d10c      	bne.n	80014e0 <HAL_RCC_OscConfig+0x30c>
 80014c6:	4b5f      	ldr	r3, [pc, #380]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014ca:	4a5e      	ldr	r2, [pc, #376]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014cc:	f043 0304 	orr.w	r3, r3, #4
 80014d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80014d2:	4b5c      	ldr	r3, [pc, #368]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014d6:	4a5b      	ldr	r2, [pc, #364]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80014de:	e00b      	b.n	80014f8 <HAL_RCC_OscConfig+0x324>
 80014e0:	4b58      	ldr	r3, [pc, #352]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014e4:	4a57      	ldr	r2, [pc, #348]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014e6:	f023 0301 	bic.w	r3, r3, #1
 80014ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80014ec:	4b55      	ldr	r3, [pc, #340]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014f0:	4a54      	ldr	r2, [pc, #336]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80014f2:	f023 0304 	bic.w	r3, r3, #4
 80014f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d015      	beq.n	800152c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001500:	f7ff fbc0 	bl	8000c84 <HAL_GetTick>
 8001504:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001506:	e00a      	b.n	800151e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001508:	f7ff fbbc 	bl	8000c84 <HAL_GetTick>
 800150c:	4602      	mov	r2, r0
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	1ad3      	subs	r3, r2, r3
 8001512:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001516:	4293      	cmp	r3, r2
 8001518:	d901      	bls.n	800151e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800151a:	2303      	movs	r3, #3
 800151c:	e0cb      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800151e:	4b49      	ldr	r3, [pc, #292]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001522:	f003 0302 	and.w	r3, r3, #2
 8001526:	2b00      	cmp	r3, #0
 8001528:	d0ee      	beq.n	8001508 <HAL_RCC_OscConfig+0x334>
 800152a:	e014      	b.n	8001556 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152c:	f7ff fbaa 	bl	8000c84 <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001532:	e00a      	b.n	800154a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001534:	f7ff fba6 	bl	8000c84 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	693b      	ldr	r3, [r7, #16]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001542:	4293      	cmp	r3, r2
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e0b5      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800154a:	4b3e      	ldr	r3, [pc, #248]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 800154c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1ee      	bne.n	8001534 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001556:	7dfb      	ldrb	r3, [r7, #23]
 8001558:	2b01      	cmp	r3, #1
 800155a:	d105      	bne.n	8001568 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800155c:	4b39      	ldr	r3, [pc, #228]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 800155e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001560:	4a38      	ldr	r2, [pc, #224]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001562:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001566:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	2b00      	cmp	r3, #0
 800156e:	f000 80a1 	beq.w	80016b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001572:	4b34      	ldr	r3, [pc, #208]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f003 030c 	and.w	r3, r3, #12
 800157a:	2b08      	cmp	r3, #8
 800157c:	d05c      	beq.n	8001638 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	699b      	ldr	r3, [r3, #24]
 8001582:	2b02      	cmp	r3, #2
 8001584:	d141      	bne.n	800160a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001586:	4b31      	ldr	r3, [pc, #196]	@ (800164c <HAL_RCC_OscConfig+0x478>)
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158c:	f7ff fb7a 	bl	8000c84 <HAL_GetTick>
 8001590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001594:	f7ff fb76 	bl	8000c84 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e087      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015a6:	4b27      	ldr	r3, [pc, #156]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1f0      	bne.n	8001594 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	69da      	ldr	r2, [r3, #28]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a1b      	ldr	r3, [r3, #32]
 80015ba:	431a      	orrs	r2, r3
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c0:	019b      	lsls	r3, r3, #6
 80015c2:	431a      	orrs	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015c8:	085b      	lsrs	r3, r3, #1
 80015ca:	3b01      	subs	r3, #1
 80015cc:	041b      	lsls	r3, r3, #16
 80015ce:	431a      	orrs	r2, r3
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d4:	061b      	lsls	r3, r3, #24
 80015d6:	491b      	ldr	r1, [pc, #108]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80015d8:	4313      	orrs	r3, r2
 80015da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015dc:	4b1b      	ldr	r3, [pc, #108]	@ (800164c <HAL_RCC_OscConfig+0x478>)
 80015de:	2201      	movs	r2, #1
 80015e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e2:	f7ff fb4f 	bl	8000c84 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ea:	f7ff fb4b 	bl	8000c84 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e05c      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015fc:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001604:	2b00      	cmp	r3, #0
 8001606:	d0f0      	beq.n	80015ea <HAL_RCC_OscConfig+0x416>
 8001608:	e054      	b.n	80016b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160a:	4b10      	ldr	r3, [pc, #64]	@ (800164c <HAL_RCC_OscConfig+0x478>)
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001610:	f7ff fb38 	bl	8000c84 <HAL_GetTick>
 8001614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff fb34 	bl	8000c84 <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e045      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800162a:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <HAL_RCC_OscConfig+0x470>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x444>
 8001636:	e03d      	b.n	80016b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	2b01      	cmp	r3, #1
 800163e:	d107      	bne.n	8001650 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e038      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
 8001644:	40023800 	.word	0x40023800
 8001648:	40007000 	.word	0x40007000
 800164c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001650:	4b1b      	ldr	r3, [pc, #108]	@ (80016c0 <HAL_RCC_OscConfig+0x4ec>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	699b      	ldr	r3, [r3, #24]
 800165a:	2b01      	cmp	r3, #1
 800165c:	d028      	beq.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001668:	429a      	cmp	r2, r3
 800166a:	d121      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001676:	429a      	cmp	r2, r3
 8001678:	d11a      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800167a:	68fa      	ldr	r2, [r7, #12]
 800167c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001680:	4013      	ands	r3, r2
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001686:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001688:	4293      	cmp	r3, r2
 800168a:	d111      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001696:	085b      	lsrs	r3, r3, #1
 8001698:	3b01      	subs	r3, #1
 800169a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800169c:	429a      	cmp	r2, r3
 800169e:	d107      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d001      	beq.n	80016b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023800 	.word	0x40023800

080016c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e0cc      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016d8:	4b68      	ldr	r3, [pc, #416]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0307 	and.w	r3, r3, #7
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d90c      	bls.n	8001700 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e6:	4b65      	ldr	r3, [pc, #404]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80016e8:	683a      	ldr	r2, [r7, #0]
 80016ea:	b2d2      	uxtb	r2, r2
 80016ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ee:	4b63      	ldr	r3, [pc, #396]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f003 0307 	and.w	r3, r3, #7
 80016f6:	683a      	ldr	r2, [r7, #0]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d001      	beq.n	8001700 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e0b8      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d020      	beq.n	800174e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f003 0304 	and.w	r3, r3, #4
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001718:	4b59      	ldr	r3, [pc, #356]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	4a58      	ldr	r2, [pc, #352]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800171e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001722:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0308 	and.w	r3, r3, #8
 800172c:	2b00      	cmp	r3, #0
 800172e:	d005      	beq.n	800173c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001730:	4b53      	ldr	r3, [pc, #332]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	4a52      	ldr	r2, [pc, #328]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800173a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800173c:	4b50      	ldr	r3, [pc, #320]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800173e:	689b      	ldr	r3, [r3, #8]
 8001740:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	494d      	ldr	r1, [pc, #308]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800174a:	4313      	orrs	r3, r2
 800174c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b00      	cmp	r3, #0
 8001758:	d044      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d107      	bne.n	8001772 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001762:	4b47      	ldr	r3, [pc, #284]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d119      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e07f      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d003      	beq.n	8001782 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800177e:	2b03      	cmp	r3, #3
 8001780:	d107      	bne.n	8001792 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001782:	4b3f      	ldr	r3, [pc, #252]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d109      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e06f      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001792:	4b3b      	ldr	r3, [pc, #236]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0302 	and.w	r3, r3, #2
 800179a:	2b00      	cmp	r3, #0
 800179c:	d101      	bne.n	80017a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e067      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017a2:	4b37      	ldr	r3, [pc, #220]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f023 0203 	bic.w	r2, r3, #3
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	4934      	ldr	r1, [pc, #208]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 80017b0:	4313      	orrs	r3, r2
 80017b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017b4:	f7ff fa66 	bl	8000c84 <HAL_GetTick>
 80017b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ba:	e00a      	b.n	80017d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017bc:	f7ff fa62 	bl	8000c84 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e04f      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f003 020c 	and.w	r2, r3, #12
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d1eb      	bne.n	80017bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017e4:	4b25      	ldr	r3, [pc, #148]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f003 0307 	and.w	r3, r3, #7
 80017ec:	683a      	ldr	r2, [r7, #0]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d20c      	bcs.n	800180c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017f2:	4b22      	ldr	r3, [pc, #136]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	b2d2      	uxtb	r2, r2
 80017f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017fa:	4b20      	ldr	r3, [pc, #128]	@ (800187c <HAL_RCC_ClockConfig+0x1b8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	683a      	ldr	r2, [r7, #0]
 8001804:	429a      	cmp	r2, r3
 8001806:	d001      	beq.n	800180c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e032      	b.n	8001872 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	2b00      	cmp	r3, #0
 8001816:	d008      	beq.n	800182a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001818:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	4916      	ldr	r1, [pc, #88]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001826:	4313      	orrs	r3, r2
 8001828:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 0308 	and.w	r3, r3, #8
 8001832:	2b00      	cmp	r3, #0
 8001834:	d009      	beq.n	800184a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001836:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	691b      	ldr	r3, [r3, #16]
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	490e      	ldr	r1, [pc, #56]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001846:	4313      	orrs	r3, r2
 8001848:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800184a:	f000 f821 	bl	8001890 <HAL_RCC_GetSysClockFreq>
 800184e:	4602      	mov	r2, r0
 8001850:	4b0b      	ldr	r3, [pc, #44]	@ (8001880 <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	091b      	lsrs	r3, r3, #4
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	490a      	ldr	r1, [pc, #40]	@ (8001884 <HAL_RCC_ClockConfig+0x1c0>)
 800185c:	5ccb      	ldrb	r3, [r1, r3]
 800185e:	fa22 f303 	lsr.w	r3, r2, r3
 8001862:	4a09      	ldr	r2, [pc, #36]	@ (8001888 <HAL_RCC_ClockConfig+0x1c4>)
 8001864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001866:	4b09      	ldr	r3, [pc, #36]	@ (800188c <HAL_RCC_ClockConfig+0x1c8>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff f9c6 	bl	8000bfc <HAL_InitTick>

  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	40023c00 	.word	0x40023c00
 8001880:	40023800 	.word	0x40023800
 8001884:	080033c8 	.word	0x080033c8
 8001888:	20000000 	.word	0x20000000
 800188c:	20000004 	.word	0x20000004

08001890 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001890:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001894:	b090      	sub	sp, #64	@ 0x40
 8001896:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001898:	2300      	movs	r3, #0
 800189a:	637b      	str	r3, [r7, #52]	@ 0x34
 800189c:	2300      	movs	r3, #0
 800189e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80018a0:	2300      	movs	r3, #0
 80018a2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80018a4:	2300      	movs	r3, #0
 80018a6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018a8:	4b59      	ldr	r3, [pc, #356]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f003 030c 	and.w	r3, r3, #12
 80018b0:	2b08      	cmp	r3, #8
 80018b2:	d00d      	beq.n	80018d0 <HAL_RCC_GetSysClockFreq+0x40>
 80018b4:	2b08      	cmp	r3, #8
 80018b6:	f200 80a1 	bhi.w	80019fc <HAL_RCC_GetSysClockFreq+0x16c>
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x34>
 80018be:	2b04      	cmp	r3, #4
 80018c0:	d003      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0x3a>
 80018c2:	e09b      	b.n	80019fc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018c4:	4b53      	ldr	r3, [pc, #332]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0x184>)
 80018c6:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80018c8:	e09b      	b.n	8001a02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018ca:	4b53      	ldr	r3, [pc, #332]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0x188>)
 80018cc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80018ce:	e098      	b.n	8001a02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80018d8:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018da:	4b4d      	ldr	r3, [pc, #308]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d028      	beq.n	8001938 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018e6:	4b4a      	ldr	r3, [pc, #296]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	099b      	lsrs	r3, r3, #6
 80018ec:	2200      	movs	r2, #0
 80018ee:	623b      	str	r3, [r7, #32]
 80018f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80018f2:	6a3b      	ldr	r3, [r7, #32]
 80018f4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80018f8:	2100      	movs	r1, #0
 80018fa:	4b47      	ldr	r3, [pc, #284]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0x188>)
 80018fc:	fb03 f201 	mul.w	r2, r3, r1
 8001900:	2300      	movs	r3, #0
 8001902:	fb00 f303 	mul.w	r3, r0, r3
 8001906:	4413      	add	r3, r2
 8001908:	4a43      	ldr	r2, [pc, #268]	@ (8001a18 <HAL_RCC_GetSysClockFreq+0x188>)
 800190a:	fba0 1202 	umull	r1, r2, r0, r2
 800190e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001910:	460a      	mov	r2, r1
 8001912:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001914:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001916:	4413      	add	r3, r2
 8001918:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800191a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800191c:	2200      	movs	r2, #0
 800191e:	61bb      	str	r3, [r7, #24]
 8001920:	61fa      	str	r2, [r7, #28]
 8001922:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001926:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800192a:	f7fe fca1 	bl	8000270 <__aeabi_uldivmod>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4613      	mov	r3, r2
 8001934:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001936:	e053      	b.n	80019e0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001938:	4b35      	ldr	r3, [pc, #212]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x180>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	099b      	lsrs	r3, r3, #6
 800193e:	2200      	movs	r2, #0
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	617a      	str	r2, [r7, #20]
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800194a:	f04f 0b00 	mov.w	fp, #0
 800194e:	4652      	mov	r2, sl
 8001950:	465b      	mov	r3, fp
 8001952:	f04f 0000 	mov.w	r0, #0
 8001956:	f04f 0100 	mov.w	r1, #0
 800195a:	0159      	lsls	r1, r3, #5
 800195c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001960:	0150      	lsls	r0, r2, #5
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	ebb2 080a 	subs.w	r8, r2, sl
 800196a:	eb63 090b 	sbc.w	r9, r3, fp
 800196e:	f04f 0200 	mov.w	r2, #0
 8001972:	f04f 0300 	mov.w	r3, #0
 8001976:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800197a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800197e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001982:	ebb2 0408 	subs.w	r4, r2, r8
 8001986:	eb63 0509 	sbc.w	r5, r3, r9
 800198a:	f04f 0200 	mov.w	r2, #0
 800198e:	f04f 0300 	mov.w	r3, #0
 8001992:	00eb      	lsls	r3, r5, #3
 8001994:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001998:	00e2      	lsls	r2, r4, #3
 800199a:	4614      	mov	r4, r2
 800199c:	461d      	mov	r5, r3
 800199e:	eb14 030a 	adds.w	r3, r4, sl
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	eb45 030b 	adc.w	r3, r5, fp
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	f04f 0200 	mov.w	r2, #0
 80019ae:	f04f 0300 	mov.w	r3, #0
 80019b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019b6:	4629      	mov	r1, r5
 80019b8:	028b      	lsls	r3, r1, #10
 80019ba:	4621      	mov	r1, r4
 80019bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019c0:	4621      	mov	r1, r4
 80019c2:	028a      	lsls	r2, r1, #10
 80019c4:	4610      	mov	r0, r2
 80019c6:	4619      	mov	r1, r3
 80019c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019ca:	2200      	movs	r2, #0
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	60fa      	str	r2, [r7, #12]
 80019d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019d4:	f7fe fc4c 	bl	8000270 <__aeabi_uldivmod>
 80019d8:	4602      	mov	r2, r0
 80019da:	460b      	mov	r3, r1
 80019dc:	4613      	mov	r3, r2
 80019de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80019e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x180>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	0c1b      	lsrs	r3, r3, #16
 80019e6:	f003 0303 	and.w	r3, r3, #3
 80019ea:	3301      	adds	r3, #1
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80019f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80019f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80019fa:	e002      	b.n	8001a02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019fc:	4b05      	ldr	r3, [pc, #20]	@ (8001a14 <HAL_RCC_GetSysClockFreq+0x184>)
 80019fe:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001a00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3740      	adds	r7, #64	@ 0x40
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a0e:	bf00      	nop
 8001a10:	40023800 	.word	0x40023800
 8001a14:	00f42400 	.word	0x00f42400
 8001a18:	017d7840 	.word	0x017d7840

08001a1c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d101      	bne.n	8001a2e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e041      	b.n	8001ab2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d106      	bne.n	8001a48 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff f832 	bl	8000aac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3304      	adds	r3, #4
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	f000 f9b8 	bl	8001dd0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	2201      	movs	r2, #1
 8001a64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2201      	movs	r2, #1
 8001a74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2201      	movs	r2, #1
 8001a94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2201      	movs	r2, #1
 8001aa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d109      	bne.n	8001ae0 <HAL_TIM_PWM_Start+0x24>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	bf14      	ite	ne
 8001ad8:	2301      	movne	r3, #1
 8001ada:	2300      	moveq	r3, #0
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	e022      	b.n	8001b26 <HAL_TIM_PWM_Start+0x6a>
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	2b04      	cmp	r3, #4
 8001ae4:	d109      	bne.n	8001afa <HAL_TIM_PWM_Start+0x3e>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	bf14      	ite	ne
 8001af2:	2301      	movne	r3, #1
 8001af4:	2300      	moveq	r3, #0
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	e015      	b.n	8001b26 <HAL_TIM_PWM_Start+0x6a>
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	2b08      	cmp	r3, #8
 8001afe:	d109      	bne.n	8001b14 <HAL_TIM_PWM_Start+0x58>
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	bf14      	ite	ne
 8001b0c:	2301      	movne	r3, #1
 8001b0e:	2300      	moveq	r3, #0
 8001b10:	b2db      	uxtb	r3, r3
 8001b12:	e008      	b.n	8001b26 <HAL_TIM_PWM_Start+0x6a>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	bf14      	ite	ne
 8001b20:	2301      	movne	r3, #1
 8001b22:	2300      	moveq	r3, #0
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e07c      	b.n	8001c28 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d104      	bne.n	8001b3e <HAL_TIM_PWM_Start+0x82>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2202      	movs	r2, #2
 8001b38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001b3c:	e013      	b.n	8001b66 <HAL_TIM_PWM_Start+0xaa>
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	2b04      	cmp	r3, #4
 8001b42:	d104      	bne.n	8001b4e <HAL_TIM_PWM_Start+0x92>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2202      	movs	r2, #2
 8001b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001b4c:	e00b      	b.n	8001b66 <HAL_TIM_PWM_Start+0xaa>
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	2b08      	cmp	r3, #8
 8001b52:	d104      	bne.n	8001b5e <HAL_TIM_PWM_Start+0xa2>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2202      	movs	r2, #2
 8001b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001b5c:	e003      	b.n	8001b66 <HAL_TIM_PWM_Start+0xaa>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2202      	movs	r2, #2
 8001b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	6839      	ldr	r1, [r7, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 fb8a 	bl	8002288 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a2d      	ldr	r2, [pc, #180]	@ (8001c30 <HAL_TIM_PWM_Start+0x174>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d004      	beq.n	8001b88 <HAL_TIM_PWM_Start+0xcc>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a2c      	ldr	r2, [pc, #176]	@ (8001c34 <HAL_TIM_PWM_Start+0x178>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d101      	bne.n	8001b8c <HAL_TIM_PWM_Start+0xd0>
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e000      	b.n	8001b8e <HAL_TIM_PWM_Start+0xd2>
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d007      	beq.n	8001ba2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001ba0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a22      	ldr	r2, [pc, #136]	@ (8001c30 <HAL_TIM_PWM_Start+0x174>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d022      	beq.n	8001bf2 <HAL_TIM_PWM_Start+0x136>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bb4:	d01d      	beq.n	8001bf2 <HAL_TIM_PWM_Start+0x136>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a1f      	ldr	r2, [pc, #124]	@ (8001c38 <HAL_TIM_PWM_Start+0x17c>)
 8001bbc:	4293      	cmp	r3, r2
 8001bbe:	d018      	beq.n	8001bf2 <HAL_TIM_PWM_Start+0x136>
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a1d      	ldr	r2, [pc, #116]	@ (8001c3c <HAL_TIM_PWM_Start+0x180>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d013      	beq.n	8001bf2 <HAL_TIM_PWM_Start+0x136>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a1c      	ldr	r2, [pc, #112]	@ (8001c40 <HAL_TIM_PWM_Start+0x184>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d00e      	beq.n	8001bf2 <HAL_TIM_PWM_Start+0x136>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a16      	ldr	r2, [pc, #88]	@ (8001c34 <HAL_TIM_PWM_Start+0x178>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d009      	beq.n	8001bf2 <HAL_TIM_PWM_Start+0x136>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a18      	ldr	r2, [pc, #96]	@ (8001c44 <HAL_TIM_PWM_Start+0x188>)
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d004      	beq.n	8001bf2 <HAL_TIM_PWM_Start+0x136>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a16      	ldr	r2, [pc, #88]	@ (8001c48 <HAL_TIM_PWM_Start+0x18c>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d111      	bne.n	8001c16 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f003 0307 	and.w	r3, r3, #7
 8001bfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	2b06      	cmp	r3, #6
 8001c02:	d010      	beq.n	8001c26 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f042 0201 	orr.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c14:	e007      	b.n	8001c26 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f042 0201 	orr.w	r2, r2, #1
 8001c24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3710      	adds	r7, #16
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	40010000 	.word	0x40010000
 8001c34:	40010400 	.word	0x40010400
 8001c38:	40000400 	.word	0x40000400
 8001c3c:	40000800 	.word	0x40000800
 8001c40:	40000c00 	.word	0x40000c00
 8001c44:	40014000 	.word	0x40014000
 8001c48:	40001800 	.word	0x40001800

08001c4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b086      	sub	sp, #24
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d101      	bne.n	8001c6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001c66:	2302      	movs	r3, #2
 8001c68:	e0ae      	b.n	8001dc8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2b0c      	cmp	r3, #12
 8001c76:	f200 809f 	bhi.w	8001db8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001c7a:	a201      	add	r2, pc, #4	@ (adr r2, 8001c80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c80:	08001cb5 	.word	0x08001cb5
 8001c84:	08001db9 	.word	0x08001db9
 8001c88:	08001db9 	.word	0x08001db9
 8001c8c:	08001db9 	.word	0x08001db9
 8001c90:	08001cf5 	.word	0x08001cf5
 8001c94:	08001db9 	.word	0x08001db9
 8001c98:	08001db9 	.word	0x08001db9
 8001c9c:	08001db9 	.word	0x08001db9
 8001ca0:	08001d37 	.word	0x08001d37
 8001ca4:	08001db9 	.word	0x08001db9
 8001ca8:	08001db9 	.word	0x08001db9
 8001cac:	08001db9 	.word	0x08001db9
 8001cb0:	08001d77 	.word	0x08001d77
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f934 	bl	8001f28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	699a      	ldr	r2, [r3, #24]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0208 	orr.w	r2, r2, #8
 8001cce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	699a      	ldr	r2, [r3, #24]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f022 0204 	bic.w	r2, r2, #4
 8001cde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	6999      	ldr	r1, [r3, #24]
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	691a      	ldr	r2, [r3, #16]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	619a      	str	r2, [r3, #24]
      break;
 8001cf2:	e064      	b.n	8001dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68b9      	ldr	r1, [r7, #8]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f000 f984 	bl	8002008 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	699a      	ldr	r2, [r3, #24]
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	699a      	ldr	r2, [r3, #24]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	6999      	ldr	r1, [r3, #24]
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	021a      	lsls	r2, r3, #8
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	430a      	orrs	r2, r1
 8001d32:	619a      	str	r2, [r3, #24]
      break;
 8001d34:	e043      	b.n	8001dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68b9      	ldr	r1, [r7, #8]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f000 f9d9 	bl	80020f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	69da      	ldr	r2, [r3, #28]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f042 0208 	orr.w	r2, r2, #8
 8001d50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	69da      	ldr	r2, [r3, #28]
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 0204 	bic.w	r2, r2, #4
 8001d60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	69d9      	ldr	r1, [r3, #28]
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	691a      	ldr	r2, [r3, #16]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	430a      	orrs	r2, r1
 8001d72:	61da      	str	r2, [r3, #28]
      break;
 8001d74:	e023      	b.n	8001dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	68b9      	ldr	r1, [r7, #8]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f000 fa2d 	bl	80021dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	69da      	ldr	r2, [r3, #28]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	69da      	ldr	r2, [r3, #28]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001da0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	69d9      	ldr	r1, [r3, #28]
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	021a      	lsls	r2, r3, #8
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	430a      	orrs	r2, r1
 8001db4:	61da      	str	r2, [r3, #28]
      break;
 8001db6:	e002      	b.n	8001dbe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	75fb      	strb	r3, [r7, #23]
      break;
 8001dbc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a46      	ldr	r2, [pc, #280]	@ (8001efc <TIM_Base_SetConfig+0x12c>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d013      	beq.n	8001e10 <TIM_Base_SetConfig+0x40>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dee:	d00f      	beq.n	8001e10 <TIM_Base_SetConfig+0x40>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	4a43      	ldr	r2, [pc, #268]	@ (8001f00 <TIM_Base_SetConfig+0x130>)
 8001df4:	4293      	cmp	r3, r2
 8001df6:	d00b      	beq.n	8001e10 <TIM_Base_SetConfig+0x40>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	4a42      	ldr	r2, [pc, #264]	@ (8001f04 <TIM_Base_SetConfig+0x134>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d007      	beq.n	8001e10 <TIM_Base_SetConfig+0x40>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	4a41      	ldr	r2, [pc, #260]	@ (8001f08 <TIM_Base_SetConfig+0x138>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d003      	beq.n	8001e10 <TIM_Base_SetConfig+0x40>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a40      	ldr	r2, [pc, #256]	@ (8001f0c <TIM_Base_SetConfig+0x13c>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d108      	bne.n	8001e22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	68fa      	ldr	r2, [r7, #12]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a35      	ldr	r2, [pc, #212]	@ (8001efc <TIM_Base_SetConfig+0x12c>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d02b      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e30:	d027      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a32      	ldr	r2, [pc, #200]	@ (8001f00 <TIM_Base_SetConfig+0x130>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d023      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a31      	ldr	r2, [pc, #196]	@ (8001f04 <TIM_Base_SetConfig+0x134>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d01f      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a30      	ldr	r2, [pc, #192]	@ (8001f08 <TIM_Base_SetConfig+0x138>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d01b      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a2f      	ldr	r2, [pc, #188]	@ (8001f0c <TIM_Base_SetConfig+0x13c>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d017      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a2e      	ldr	r2, [pc, #184]	@ (8001f10 <TIM_Base_SetConfig+0x140>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d013      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a2d      	ldr	r2, [pc, #180]	@ (8001f14 <TIM_Base_SetConfig+0x144>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d00f      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a2c      	ldr	r2, [pc, #176]	@ (8001f18 <TIM_Base_SetConfig+0x148>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d00b      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a2b      	ldr	r2, [pc, #172]	@ (8001f1c <TIM_Base_SetConfig+0x14c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d007      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a2a      	ldr	r2, [pc, #168]	@ (8001f20 <TIM_Base_SetConfig+0x150>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d003      	beq.n	8001e82 <TIM_Base_SetConfig+0xb2>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a29      	ldr	r2, [pc, #164]	@ (8001f24 <TIM_Base_SetConfig+0x154>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d108      	bne.n	8001e94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	695b      	ldr	r3, [r3, #20]
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	68fa      	ldr	r2, [r7, #12]
 8001ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	689a      	ldr	r2, [r3, #8]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a10      	ldr	r2, [pc, #64]	@ (8001efc <TIM_Base_SetConfig+0x12c>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d003      	beq.n	8001ec8 <TIM_Base_SetConfig+0xf8>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a12      	ldr	r2, [pc, #72]	@ (8001f0c <TIM_Base_SetConfig+0x13c>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d103      	bne.n	8001ed0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	691a      	ldr	r2, [r3, #16]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d105      	bne.n	8001eee <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	f023 0201 	bic.w	r2, r3, #1
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	611a      	str	r2, [r3, #16]
  }
}
 8001eee:	bf00      	nop
 8001ef0:	3714      	adds	r7, #20
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	40010000 	.word	0x40010000
 8001f00:	40000400 	.word	0x40000400
 8001f04:	40000800 	.word	0x40000800
 8001f08:	40000c00 	.word	0x40000c00
 8001f0c:	40010400 	.word	0x40010400
 8001f10:	40014000 	.word	0x40014000
 8001f14:	40014400 	.word	0x40014400
 8001f18:	40014800 	.word	0x40014800
 8001f1c:	40001800 	.word	0x40001800
 8001f20:	40001c00 	.word	0x40001c00
 8001f24:	40002000 	.word	0x40002000

08001f28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a1b      	ldr	r3, [r3, #32]
 8001f36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	f023 0201 	bic.w	r2, r3, #1
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	699b      	ldr	r3, [r3, #24]
 8001f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	f023 0303 	bic.w	r3, r3, #3
 8001f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	68fa      	ldr	r2, [r7, #12]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	f023 0302 	bic.w	r3, r3, #2
 8001f70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	697a      	ldr	r2, [r7, #20]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	4a20      	ldr	r2, [pc, #128]	@ (8002000 <TIM_OC1_SetConfig+0xd8>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d003      	beq.n	8001f8c <TIM_OC1_SetConfig+0x64>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a1f      	ldr	r2, [pc, #124]	@ (8002004 <TIM_OC1_SetConfig+0xdc>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d10c      	bne.n	8001fa6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	f023 0308 	bic.w	r3, r3, #8
 8001f92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	697a      	ldr	r2, [r7, #20]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	f023 0304 	bic.w	r3, r3, #4
 8001fa4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a15      	ldr	r2, [pc, #84]	@ (8002000 <TIM_OC1_SetConfig+0xd8>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d003      	beq.n	8001fb6 <TIM_OC1_SetConfig+0x8e>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a14      	ldr	r2, [pc, #80]	@ (8002004 <TIM_OC1_SetConfig+0xdc>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d111      	bne.n	8001fda <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001fbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	695b      	ldr	r3, [r3, #20]
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	4313      	orrs	r3, r2
 8001fd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685a      	ldr	r2, [r3, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	697a      	ldr	r2, [r7, #20]
 8001ff2:	621a      	str	r2, [r3, #32]
}
 8001ff4:	bf00      	nop
 8001ff6:	371c      	adds	r7, #28
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	40010000 	.word	0x40010000
 8002004:	40010400 	.word	0x40010400

08002008 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002008:	b480      	push	{r7}
 800200a:	b087      	sub	sp, #28
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1b      	ldr	r3, [r3, #32]
 8002016:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a1b      	ldr	r3, [r3, #32]
 800201c:	f023 0210 	bic.w	r2, r3, #16
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	699b      	ldr	r3, [r3, #24]
 800202e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002036:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800203e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	021b      	lsls	r3, r3, #8
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	4313      	orrs	r3, r2
 800204a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	f023 0320 	bic.w	r3, r3, #32
 8002052:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	011b      	lsls	r3, r3, #4
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	4313      	orrs	r3, r2
 800205e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a22      	ldr	r2, [pc, #136]	@ (80020ec <TIM_OC2_SetConfig+0xe4>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d003      	beq.n	8002070 <TIM_OC2_SetConfig+0x68>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	4a21      	ldr	r2, [pc, #132]	@ (80020f0 <TIM_OC2_SetConfig+0xe8>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d10d      	bne.n	800208c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	011b      	lsls	r3, r3, #4
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	4313      	orrs	r3, r2
 8002082:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800208a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	4a17      	ldr	r2, [pc, #92]	@ (80020ec <TIM_OC2_SetConfig+0xe4>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d003      	beq.n	800209c <TIM_OC2_SetConfig+0x94>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4a16      	ldr	r2, [pc, #88]	@ (80020f0 <TIM_OC2_SetConfig+0xe8>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d113      	bne.n	80020c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80020a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80020aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4313      	orrs	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	009b      	lsls	r3, r3, #2
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685a      	ldr	r2, [r3, #4]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	621a      	str	r2, [r3, #32]
}
 80020de:	bf00      	nop
 80020e0:	371c      	adds	r7, #28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40010000 	.word	0x40010000
 80020f0:	40010400 	.word	0x40010400

080020f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b087      	sub	sp, #28
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002122:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f023 0303 	bic.w	r3, r3, #3
 800212a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68fa      	ldr	r2, [r7, #12]
 8002132:	4313      	orrs	r3, r2
 8002134:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800213c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	021b      	lsls	r3, r3, #8
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	4313      	orrs	r3, r2
 8002148:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a21      	ldr	r2, [pc, #132]	@ (80021d4 <TIM_OC3_SetConfig+0xe0>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d003      	beq.n	800215a <TIM_OC3_SetConfig+0x66>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a20      	ldr	r2, [pc, #128]	@ (80021d8 <TIM_OC3_SetConfig+0xe4>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d10d      	bne.n	8002176 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002160:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	021b      	lsls	r3, r3, #8
 8002168:	697a      	ldr	r2, [r7, #20]
 800216a:	4313      	orrs	r3, r2
 800216c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a16      	ldr	r2, [pc, #88]	@ (80021d4 <TIM_OC3_SetConfig+0xe0>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d003      	beq.n	8002186 <TIM_OC3_SetConfig+0x92>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a15      	ldr	r2, [pc, #84]	@ (80021d8 <TIM_OC3_SetConfig+0xe4>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d113      	bne.n	80021ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800218c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800218e:	693b      	ldr	r3, [r7, #16]
 8002190:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002194:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	695b      	ldr	r3, [r3, #20]
 800219a:	011b      	lsls	r3, r3, #4
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	4313      	orrs	r3, r2
 80021a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	699b      	ldr	r3, [r3, #24]
 80021a6:	011b      	lsls	r3, r3, #4
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	693a      	ldr	r2, [r7, #16]
 80021b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685a      	ldr	r2, [r3, #4]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	621a      	str	r2, [r3, #32]
}
 80021c8:	bf00      	nop
 80021ca:	371c      	adds	r7, #28
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	40010000 	.word	0x40010000
 80021d8:	40010400 	.word	0x40010400

080021dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80021dc:	b480      	push	{r7}
 80021de:	b087      	sub	sp, #28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	69db      	ldr	r3, [r3, #28]
 8002202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800220a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002212:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	021b      	lsls	r3, r3, #8
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	4313      	orrs	r3, r2
 800221e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002226:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	031b      	lsls	r3, r3, #12
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	4313      	orrs	r3, r2
 8002232:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a12      	ldr	r2, [pc, #72]	@ (8002280 <TIM_OC4_SetConfig+0xa4>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d003      	beq.n	8002244 <TIM_OC4_SetConfig+0x68>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a11      	ldr	r2, [pc, #68]	@ (8002284 <TIM_OC4_SetConfig+0xa8>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d109      	bne.n	8002258 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800224a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	695b      	ldr	r3, [r3, #20]
 8002250:	019b      	lsls	r3, r3, #6
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	4313      	orrs	r3, r2
 8002256:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685a      	ldr	r2, [r3, #4]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	621a      	str	r2, [r3, #32]
}
 8002272:	bf00      	nop
 8002274:	371c      	adds	r7, #28
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	40010000 	.word	0x40010000
 8002284:	40010400 	.word	0x40010400

08002288 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002288:	b480      	push	{r7}
 800228a:	b087      	sub	sp, #28
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002294:	68bb      	ldr	r3, [r7, #8]
 8002296:	f003 031f 	and.w	r3, r3, #31
 800229a:	2201      	movs	r2, #1
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6a1a      	ldr	r2, [r3, #32]
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	43db      	mvns	r3, r3
 80022aa:	401a      	ands	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6a1a      	ldr	r2, [r3, #32]
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	f003 031f 	and.w	r3, r3, #31
 80022ba:	6879      	ldr	r1, [r7, #4]
 80022bc:	fa01 f303 	lsl.w	r3, r1, r3
 80022c0:	431a      	orrs	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	621a      	str	r2, [r3, #32]
}
 80022c6:	bf00      	nop
 80022c8:	371c      	adds	r7, #28
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
	...

080022d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d101      	bne.n	80022ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80022e8:	2302      	movs	r3, #2
 80022ea:	e05a      	b.n	80023a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2202      	movs	r2, #2
 80022f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002312:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	4313      	orrs	r3, r2
 800231c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68fa      	ldr	r2, [r7, #12]
 8002324:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a21      	ldr	r2, [pc, #132]	@ (80023b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d022      	beq.n	8002376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002338:	d01d      	beq.n	8002376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a1d      	ldr	r2, [pc, #116]	@ (80023b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d018      	beq.n	8002376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a1b      	ldr	r2, [pc, #108]	@ (80023b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d013      	beq.n	8002376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a1a      	ldr	r2, [pc, #104]	@ (80023bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d00e      	beq.n	8002376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a18      	ldr	r2, [pc, #96]	@ (80023c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d009      	beq.n	8002376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a17      	ldr	r2, [pc, #92]	@ (80023c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d004      	beq.n	8002376 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a15      	ldr	r2, [pc, #84]	@ (80023c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d10c      	bne.n	8002390 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800237c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	68ba      	ldr	r2, [r7, #8]
 8002384:	4313      	orrs	r3, r2
 8002386:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	68ba      	ldr	r2, [r7, #8]
 800238e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	2200      	movs	r2, #0
 800239c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3714      	adds	r7, #20
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40010000 	.word	0x40010000
 80023b4:	40000400 	.word	0x40000400
 80023b8:	40000800 	.word	0x40000800
 80023bc:	40000c00 	.word	0x40000c00
 80023c0:	40010400 	.word	0x40010400
 80023c4:	40014000 	.word	0x40014000
 80023c8:	40001800 	.word	0x40001800

080023cc <std>:
 80023cc:	2300      	movs	r3, #0
 80023ce:	b510      	push	{r4, lr}
 80023d0:	4604      	mov	r4, r0
 80023d2:	e9c0 3300 	strd	r3, r3, [r0]
 80023d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80023da:	6083      	str	r3, [r0, #8]
 80023dc:	8181      	strh	r1, [r0, #12]
 80023de:	6643      	str	r3, [r0, #100]	@ 0x64
 80023e0:	81c2      	strh	r2, [r0, #14]
 80023e2:	6183      	str	r3, [r0, #24]
 80023e4:	4619      	mov	r1, r3
 80023e6:	2208      	movs	r2, #8
 80023e8:	305c      	adds	r0, #92	@ 0x5c
 80023ea:	f000 f9f9 	bl	80027e0 <memset>
 80023ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002424 <std+0x58>)
 80023f0:	6263      	str	r3, [r4, #36]	@ 0x24
 80023f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002428 <std+0x5c>)
 80023f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80023f6:	4b0d      	ldr	r3, [pc, #52]	@ (800242c <std+0x60>)
 80023f8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80023fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002430 <std+0x64>)
 80023fc:	6323      	str	r3, [r4, #48]	@ 0x30
 80023fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002434 <std+0x68>)
 8002400:	6224      	str	r4, [r4, #32]
 8002402:	429c      	cmp	r4, r3
 8002404:	d006      	beq.n	8002414 <std+0x48>
 8002406:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800240a:	4294      	cmp	r4, r2
 800240c:	d002      	beq.n	8002414 <std+0x48>
 800240e:	33d0      	adds	r3, #208	@ 0xd0
 8002410:	429c      	cmp	r4, r3
 8002412:	d105      	bne.n	8002420 <std+0x54>
 8002414:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800241c:	f000 ba58 	b.w	80028d0 <__retarget_lock_init_recursive>
 8002420:	bd10      	pop	{r4, pc}
 8002422:	bf00      	nop
 8002424:	08002631 	.word	0x08002631
 8002428:	08002653 	.word	0x08002653
 800242c:	0800268b 	.word	0x0800268b
 8002430:	080026af 	.word	0x080026af
 8002434:	200000d4 	.word	0x200000d4

08002438 <stdio_exit_handler>:
 8002438:	4a02      	ldr	r2, [pc, #8]	@ (8002444 <stdio_exit_handler+0xc>)
 800243a:	4903      	ldr	r1, [pc, #12]	@ (8002448 <stdio_exit_handler+0x10>)
 800243c:	4803      	ldr	r0, [pc, #12]	@ (800244c <stdio_exit_handler+0x14>)
 800243e:	f000 b869 	b.w	8002514 <_fwalk_sglue>
 8002442:	bf00      	nop
 8002444:	2000000c 	.word	0x2000000c
 8002448:	08003171 	.word	0x08003171
 800244c:	2000001c 	.word	0x2000001c

08002450 <cleanup_stdio>:
 8002450:	6841      	ldr	r1, [r0, #4]
 8002452:	4b0c      	ldr	r3, [pc, #48]	@ (8002484 <cleanup_stdio+0x34>)
 8002454:	4299      	cmp	r1, r3
 8002456:	b510      	push	{r4, lr}
 8002458:	4604      	mov	r4, r0
 800245a:	d001      	beq.n	8002460 <cleanup_stdio+0x10>
 800245c:	f000 fe88 	bl	8003170 <_fflush_r>
 8002460:	68a1      	ldr	r1, [r4, #8]
 8002462:	4b09      	ldr	r3, [pc, #36]	@ (8002488 <cleanup_stdio+0x38>)
 8002464:	4299      	cmp	r1, r3
 8002466:	d002      	beq.n	800246e <cleanup_stdio+0x1e>
 8002468:	4620      	mov	r0, r4
 800246a:	f000 fe81 	bl	8003170 <_fflush_r>
 800246e:	68e1      	ldr	r1, [r4, #12]
 8002470:	4b06      	ldr	r3, [pc, #24]	@ (800248c <cleanup_stdio+0x3c>)
 8002472:	4299      	cmp	r1, r3
 8002474:	d004      	beq.n	8002480 <cleanup_stdio+0x30>
 8002476:	4620      	mov	r0, r4
 8002478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800247c:	f000 be78 	b.w	8003170 <_fflush_r>
 8002480:	bd10      	pop	{r4, pc}
 8002482:	bf00      	nop
 8002484:	200000d4 	.word	0x200000d4
 8002488:	2000013c 	.word	0x2000013c
 800248c:	200001a4 	.word	0x200001a4

08002490 <global_stdio_init.part.0>:
 8002490:	b510      	push	{r4, lr}
 8002492:	4b0b      	ldr	r3, [pc, #44]	@ (80024c0 <global_stdio_init.part.0+0x30>)
 8002494:	4c0b      	ldr	r4, [pc, #44]	@ (80024c4 <global_stdio_init.part.0+0x34>)
 8002496:	4a0c      	ldr	r2, [pc, #48]	@ (80024c8 <global_stdio_init.part.0+0x38>)
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	4620      	mov	r0, r4
 800249c:	2200      	movs	r2, #0
 800249e:	2104      	movs	r1, #4
 80024a0:	f7ff ff94 	bl	80023cc <std>
 80024a4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80024a8:	2201      	movs	r2, #1
 80024aa:	2109      	movs	r1, #9
 80024ac:	f7ff ff8e 	bl	80023cc <std>
 80024b0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80024b4:	2202      	movs	r2, #2
 80024b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024ba:	2112      	movs	r1, #18
 80024bc:	f7ff bf86 	b.w	80023cc <std>
 80024c0:	2000020c 	.word	0x2000020c
 80024c4:	200000d4 	.word	0x200000d4
 80024c8:	08002439 	.word	0x08002439

080024cc <__sfp_lock_acquire>:
 80024cc:	4801      	ldr	r0, [pc, #4]	@ (80024d4 <__sfp_lock_acquire+0x8>)
 80024ce:	f000 ba00 	b.w	80028d2 <__retarget_lock_acquire_recursive>
 80024d2:	bf00      	nop
 80024d4:	20000215 	.word	0x20000215

080024d8 <__sfp_lock_release>:
 80024d8:	4801      	ldr	r0, [pc, #4]	@ (80024e0 <__sfp_lock_release+0x8>)
 80024da:	f000 b9fb 	b.w	80028d4 <__retarget_lock_release_recursive>
 80024de:	bf00      	nop
 80024e0:	20000215 	.word	0x20000215

080024e4 <__sinit>:
 80024e4:	b510      	push	{r4, lr}
 80024e6:	4604      	mov	r4, r0
 80024e8:	f7ff fff0 	bl	80024cc <__sfp_lock_acquire>
 80024ec:	6a23      	ldr	r3, [r4, #32]
 80024ee:	b11b      	cbz	r3, 80024f8 <__sinit+0x14>
 80024f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024f4:	f7ff bff0 	b.w	80024d8 <__sfp_lock_release>
 80024f8:	4b04      	ldr	r3, [pc, #16]	@ (800250c <__sinit+0x28>)
 80024fa:	6223      	str	r3, [r4, #32]
 80024fc:	4b04      	ldr	r3, [pc, #16]	@ (8002510 <__sinit+0x2c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d1f5      	bne.n	80024f0 <__sinit+0xc>
 8002504:	f7ff ffc4 	bl	8002490 <global_stdio_init.part.0>
 8002508:	e7f2      	b.n	80024f0 <__sinit+0xc>
 800250a:	bf00      	nop
 800250c:	08002451 	.word	0x08002451
 8002510:	2000020c 	.word	0x2000020c

08002514 <_fwalk_sglue>:
 8002514:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002518:	4607      	mov	r7, r0
 800251a:	4688      	mov	r8, r1
 800251c:	4614      	mov	r4, r2
 800251e:	2600      	movs	r6, #0
 8002520:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002524:	f1b9 0901 	subs.w	r9, r9, #1
 8002528:	d505      	bpl.n	8002536 <_fwalk_sglue+0x22>
 800252a:	6824      	ldr	r4, [r4, #0]
 800252c:	2c00      	cmp	r4, #0
 800252e:	d1f7      	bne.n	8002520 <_fwalk_sglue+0xc>
 8002530:	4630      	mov	r0, r6
 8002532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002536:	89ab      	ldrh	r3, [r5, #12]
 8002538:	2b01      	cmp	r3, #1
 800253a:	d907      	bls.n	800254c <_fwalk_sglue+0x38>
 800253c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002540:	3301      	adds	r3, #1
 8002542:	d003      	beq.n	800254c <_fwalk_sglue+0x38>
 8002544:	4629      	mov	r1, r5
 8002546:	4638      	mov	r0, r7
 8002548:	47c0      	blx	r8
 800254a:	4306      	orrs	r6, r0
 800254c:	3568      	adds	r5, #104	@ 0x68
 800254e:	e7e9      	b.n	8002524 <_fwalk_sglue+0x10>

08002550 <iprintf>:
 8002550:	b40f      	push	{r0, r1, r2, r3}
 8002552:	b507      	push	{r0, r1, r2, lr}
 8002554:	4906      	ldr	r1, [pc, #24]	@ (8002570 <iprintf+0x20>)
 8002556:	ab04      	add	r3, sp, #16
 8002558:	6808      	ldr	r0, [r1, #0]
 800255a:	f853 2b04 	ldr.w	r2, [r3], #4
 800255e:	6881      	ldr	r1, [r0, #8]
 8002560:	9301      	str	r3, [sp, #4]
 8002562:	f000 fadb 	bl	8002b1c <_vfiprintf_r>
 8002566:	b003      	add	sp, #12
 8002568:	f85d eb04 	ldr.w	lr, [sp], #4
 800256c:	b004      	add	sp, #16
 800256e:	4770      	bx	lr
 8002570:	20000018 	.word	0x20000018

08002574 <_puts_r>:
 8002574:	6a03      	ldr	r3, [r0, #32]
 8002576:	b570      	push	{r4, r5, r6, lr}
 8002578:	6884      	ldr	r4, [r0, #8]
 800257a:	4605      	mov	r5, r0
 800257c:	460e      	mov	r6, r1
 800257e:	b90b      	cbnz	r3, 8002584 <_puts_r+0x10>
 8002580:	f7ff ffb0 	bl	80024e4 <__sinit>
 8002584:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002586:	07db      	lsls	r3, r3, #31
 8002588:	d405      	bmi.n	8002596 <_puts_r+0x22>
 800258a:	89a3      	ldrh	r3, [r4, #12]
 800258c:	0598      	lsls	r0, r3, #22
 800258e:	d402      	bmi.n	8002596 <_puts_r+0x22>
 8002590:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002592:	f000 f99e 	bl	80028d2 <__retarget_lock_acquire_recursive>
 8002596:	89a3      	ldrh	r3, [r4, #12]
 8002598:	0719      	lsls	r1, r3, #28
 800259a:	d502      	bpl.n	80025a2 <_puts_r+0x2e>
 800259c:	6923      	ldr	r3, [r4, #16]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d135      	bne.n	800260e <_puts_r+0x9a>
 80025a2:	4621      	mov	r1, r4
 80025a4:	4628      	mov	r0, r5
 80025a6:	f000 f8c5 	bl	8002734 <__swsetup_r>
 80025aa:	b380      	cbz	r0, 800260e <_puts_r+0x9a>
 80025ac:	f04f 35ff 	mov.w	r5, #4294967295
 80025b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80025b2:	07da      	lsls	r2, r3, #31
 80025b4:	d405      	bmi.n	80025c2 <_puts_r+0x4e>
 80025b6:	89a3      	ldrh	r3, [r4, #12]
 80025b8:	059b      	lsls	r3, r3, #22
 80025ba:	d402      	bmi.n	80025c2 <_puts_r+0x4e>
 80025bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80025be:	f000 f989 	bl	80028d4 <__retarget_lock_release_recursive>
 80025c2:	4628      	mov	r0, r5
 80025c4:	bd70      	pop	{r4, r5, r6, pc}
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	da04      	bge.n	80025d4 <_puts_r+0x60>
 80025ca:	69a2      	ldr	r2, [r4, #24]
 80025cc:	429a      	cmp	r2, r3
 80025ce:	dc17      	bgt.n	8002600 <_puts_r+0x8c>
 80025d0:	290a      	cmp	r1, #10
 80025d2:	d015      	beq.n	8002600 <_puts_r+0x8c>
 80025d4:	6823      	ldr	r3, [r4, #0]
 80025d6:	1c5a      	adds	r2, r3, #1
 80025d8:	6022      	str	r2, [r4, #0]
 80025da:	7019      	strb	r1, [r3, #0]
 80025dc:	68a3      	ldr	r3, [r4, #8]
 80025de:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80025e2:	3b01      	subs	r3, #1
 80025e4:	60a3      	str	r3, [r4, #8]
 80025e6:	2900      	cmp	r1, #0
 80025e8:	d1ed      	bne.n	80025c6 <_puts_r+0x52>
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	da11      	bge.n	8002612 <_puts_r+0x9e>
 80025ee:	4622      	mov	r2, r4
 80025f0:	210a      	movs	r1, #10
 80025f2:	4628      	mov	r0, r5
 80025f4:	f000 f85f 	bl	80026b6 <__swbuf_r>
 80025f8:	3001      	adds	r0, #1
 80025fa:	d0d7      	beq.n	80025ac <_puts_r+0x38>
 80025fc:	250a      	movs	r5, #10
 80025fe:	e7d7      	b.n	80025b0 <_puts_r+0x3c>
 8002600:	4622      	mov	r2, r4
 8002602:	4628      	mov	r0, r5
 8002604:	f000 f857 	bl	80026b6 <__swbuf_r>
 8002608:	3001      	adds	r0, #1
 800260a:	d1e7      	bne.n	80025dc <_puts_r+0x68>
 800260c:	e7ce      	b.n	80025ac <_puts_r+0x38>
 800260e:	3e01      	subs	r6, #1
 8002610:	e7e4      	b.n	80025dc <_puts_r+0x68>
 8002612:	6823      	ldr	r3, [r4, #0]
 8002614:	1c5a      	adds	r2, r3, #1
 8002616:	6022      	str	r2, [r4, #0]
 8002618:	220a      	movs	r2, #10
 800261a:	701a      	strb	r2, [r3, #0]
 800261c:	e7ee      	b.n	80025fc <_puts_r+0x88>
	...

08002620 <puts>:
 8002620:	4b02      	ldr	r3, [pc, #8]	@ (800262c <puts+0xc>)
 8002622:	4601      	mov	r1, r0
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	f7ff bfa5 	b.w	8002574 <_puts_r>
 800262a:	bf00      	nop
 800262c:	20000018 	.word	0x20000018

08002630 <__sread>:
 8002630:	b510      	push	{r4, lr}
 8002632:	460c      	mov	r4, r1
 8002634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002638:	f000 f8fc 	bl	8002834 <_read_r>
 800263c:	2800      	cmp	r0, #0
 800263e:	bfab      	itete	ge
 8002640:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002642:	89a3      	ldrhlt	r3, [r4, #12]
 8002644:	181b      	addge	r3, r3, r0
 8002646:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800264a:	bfac      	ite	ge
 800264c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800264e:	81a3      	strhlt	r3, [r4, #12]
 8002650:	bd10      	pop	{r4, pc}

08002652 <__swrite>:
 8002652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002656:	461f      	mov	r7, r3
 8002658:	898b      	ldrh	r3, [r1, #12]
 800265a:	05db      	lsls	r3, r3, #23
 800265c:	4605      	mov	r5, r0
 800265e:	460c      	mov	r4, r1
 8002660:	4616      	mov	r6, r2
 8002662:	d505      	bpl.n	8002670 <__swrite+0x1e>
 8002664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002668:	2302      	movs	r3, #2
 800266a:	2200      	movs	r2, #0
 800266c:	f000 f8d0 	bl	8002810 <_lseek_r>
 8002670:	89a3      	ldrh	r3, [r4, #12]
 8002672:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002676:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800267a:	81a3      	strh	r3, [r4, #12]
 800267c:	4632      	mov	r2, r6
 800267e:	463b      	mov	r3, r7
 8002680:	4628      	mov	r0, r5
 8002682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002686:	f000 b8e7 	b.w	8002858 <_write_r>

0800268a <__sseek>:
 800268a:	b510      	push	{r4, lr}
 800268c:	460c      	mov	r4, r1
 800268e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002692:	f000 f8bd 	bl	8002810 <_lseek_r>
 8002696:	1c43      	adds	r3, r0, #1
 8002698:	89a3      	ldrh	r3, [r4, #12]
 800269a:	bf15      	itete	ne
 800269c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800269e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80026a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80026a6:	81a3      	strheq	r3, [r4, #12]
 80026a8:	bf18      	it	ne
 80026aa:	81a3      	strhne	r3, [r4, #12]
 80026ac:	bd10      	pop	{r4, pc}

080026ae <__sclose>:
 80026ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026b2:	f000 b89d 	b.w	80027f0 <_close_r>

080026b6 <__swbuf_r>:
 80026b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026b8:	460e      	mov	r6, r1
 80026ba:	4614      	mov	r4, r2
 80026bc:	4605      	mov	r5, r0
 80026be:	b118      	cbz	r0, 80026c8 <__swbuf_r+0x12>
 80026c0:	6a03      	ldr	r3, [r0, #32]
 80026c2:	b90b      	cbnz	r3, 80026c8 <__swbuf_r+0x12>
 80026c4:	f7ff ff0e 	bl	80024e4 <__sinit>
 80026c8:	69a3      	ldr	r3, [r4, #24]
 80026ca:	60a3      	str	r3, [r4, #8]
 80026cc:	89a3      	ldrh	r3, [r4, #12]
 80026ce:	071a      	lsls	r2, r3, #28
 80026d0:	d501      	bpl.n	80026d6 <__swbuf_r+0x20>
 80026d2:	6923      	ldr	r3, [r4, #16]
 80026d4:	b943      	cbnz	r3, 80026e8 <__swbuf_r+0x32>
 80026d6:	4621      	mov	r1, r4
 80026d8:	4628      	mov	r0, r5
 80026da:	f000 f82b 	bl	8002734 <__swsetup_r>
 80026de:	b118      	cbz	r0, 80026e8 <__swbuf_r+0x32>
 80026e0:	f04f 37ff 	mov.w	r7, #4294967295
 80026e4:	4638      	mov	r0, r7
 80026e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	6922      	ldr	r2, [r4, #16]
 80026ec:	1a98      	subs	r0, r3, r2
 80026ee:	6963      	ldr	r3, [r4, #20]
 80026f0:	b2f6      	uxtb	r6, r6
 80026f2:	4283      	cmp	r3, r0
 80026f4:	4637      	mov	r7, r6
 80026f6:	dc05      	bgt.n	8002704 <__swbuf_r+0x4e>
 80026f8:	4621      	mov	r1, r4
 80026fa:	4628      	mov	r0, r5
 80026fc:	f000 fd38 	bl	8003170 <_fflush_r>
 8002700:	2800      	cmp	r0, #0
 8002702:	d1ed      	bne.n	80026e0 <__swbuf_r+0x2a>
 8002704:	68a3      	ldr	r3, [r4, #8]
 8002706:	3b01      	subs	r3, #1
 8002708:	60a3      	str	r3, [r4, #8]
 800270a:	6823      	ldr	r3, [r4, #0]
 800270c:	1c5a      	adds	r2, r3, #1
 800270e:	6022      	str	r2, [r4, #0]
 8002710:	701e      	strb	r6, [r3, #0]
 8002712:	6962      	ldr	r2, [r4, #20]
 8002714:	1c43      	adds	r3, r0, #1
 8002716:	429a      	cmp	r2, r3
 8002718:	d004      	beq.n	8002724 <__swbuf_r+0x6e>
 800271a:	89a3      	ldrh	r3, [r4, #12]
 800271c:	07db      	lsls	r3, r3, #31
 800271e:	d5e1      	bpl.n	80026e4 <__swbuf_r+0x2e>
 8002720:	2e0a      	cmp	r6, #10
 8002722:	d1df      	bne.n	80026e4 <__swbuf_r+0x2e>
 8002724:	4621      	mov	r1, r4
 8002726:	4628      	mov	r0, r5
 8002728:	f000 fd22 	bl	8003170 <_fflush_r>
 800272c:	2800      	cmp	r0, #0
 800272e:	d0d9      	beq.n	80026e4 <__swbuf_r+0x2e>
 8002730:	e7d6      	b.n	80026e0 <__swbuf_r+0x2a>
	...

08002734 <__swsetup_r>:
 8002734:	b538      	push	{r3, r4, r5, lr}
 8002736:	4b29      	ldr	r3, [pc, #164]	@ (80027dc <__swsetup_r+0xa8>)
 8002738:	4605      	mov	r5, r0
 800273a:	6818      	ldr	r0, [r3, #0]
 800273c:	460c      	mov	r4, r1
 800273e:	b118      	cbz	r0, 8002748 <__swsetup_r+0x14>
 8002740:	6a03      	ldr	r3, [r0, #32]
 8002742:	b90b      	cbnz	r3, 8002748 <__swsetup_r+0x14>
 8002744:	f7ff fece 	bl	80024e4 <__sinit>
 8002748:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800274c:	0719      	lsls	r1, r3, #28
 800274e:	d422      	bmi.n	8002796 <__swsetup_r+0x62>
 8002750:	06da      	lsls	r2, r3, #27
 8002752:	d407      	bmi.n	8002764 <__swsetup_r+0x30>
 8002754:	2209      	movs	r2, #9
 8002756:	602a      	str	r2, [r5, #0]
 8002758:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800275c:	81a3      	strh	r3, [r4, #12]
 800275e:	f04f 30ff 	mov.w	r0, #4294967295
 8002762:	e033      	b.n	80027cc <__swsetup_r+0x98>
 8002764:	0758      	lsls	r0, r3, #29
 8002766:	d512      	bpl.n	800278e <__swsetup_r+0x5a>
 8002768:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800276a:	b141      	cbz	r1, 800277e <__swsetup_r+0x4a>
 800276c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002770:	4299      	cmp	r1, r3
 8002772:	d002      	beq.n	800277a <__swsetup_r+0x46>
 8002774:	4628      	mov	r0, r5
 8002776:	f000 f8af 	bl	80028d8 <_free_r>
 800277a:	2300      	movs	r3, #0
 800277c:	6363      	str	r3, [r4, #52]	@ 0x34
 800277e:	89a3      	ldrh	r3, [r4, #12]
 8002780:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002784:	81a3      	strh	r3, [r4, #12]
 8002786:	2300      	movs	r3, #0
 8002788:	6063      	str	r3, [r4, #4]
 800278a:	6923      	ldr	r3, [r4, #16]
 800278c:	6023      	str	r3, [r4, #0]
 800278e:	89a3      	ldrh	r3, [r4, #12]
 8002790:	f043 0308 	orr.w	r3, r3, #8
 8002794:	81a3      	strh	r3, [r4, #12]
 8002796:	6923      	ldr	r3, [r4, #16]
 8002798:	b94b      	cbnz	r3, 80027ae <__swsetup_r+0x7a>
 800279a:	89a3      	ldrh	r3, [r4, #12]
 800279c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80027a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027a4:	d003      	beq.n	80027ae <__swsetup_r+0x7a>
 80027a6:	4621      	mov	r1, r4
 80027a8:	4628      	mov	r0, r5
 80027aa:	f000 fd2f 	bl	800320c <__smakebuf_r>
 80027ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80027b2:	f013 0201 	ands.w	r2, r3, #1
 80027b6:	d00a      	beq.n	80027ce <__swsetup_r+0x9a>
 80027b8:	2200      	movs	r2, #0
 80027ba:	60a2      	str	r2, [r4, #8]
 80027bc:	6962      	ldr	r2, [r4, #20]
 80027be:	4252      	negs	r2, r2
 80027c0:	61a2      	str	r2, [r4, #24]
 80027c2:	6922      	ldr	r2, [r4, #16]
 80027c4:	b942      	cbnz	r2, 80027d8 <__swsetup_r+0xa4>
 80027c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80027ca:	d1c5      	bne.n	8002758 <__swsetup_r+0x24>
 80027cc:	bd38      	pop	{r3, r4, r5, pc}
 80027ce:	0799      	lsls	r1, r3, #30
 80027d0:	bf58      	it	pl
 80027d2:	6962      	ldrpl	r2, [r4, #20]
 80027d4:	60a2      	str	r2, [r4, #8]
 80027d6:	e7f4      	b.n	80027c2 <__swsetup_r+0x8e>
 80027d8:	2000      	movs	r0, #0
 80027da:	e7f7      	b.n	80027cc <__swsetup_r+0x98>
 80027dc:	20000018 	.word	0x20000018

080027e0 <memset>:
 80027e0:	4402      	add	r2, r0
 80027e2:	4603      	mov	r3, r0
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d100      	bne.n	80027ea <memset+0xa>
 80027e8:	4770      	bx	lr
 80027ea:	f803 1b01 	strb.w	r1, [r3], #1
 80027ee:	e7f9      	b.n	80027e4 <memset+0x4>

080027f0 <_close_r>:
 80027f0:	b538      	push	{r3, r4, r5, lr}
 80027f2:	4d06      	ldr	r5, [pc, #24]	@ (800280c <_close_r+0x1c>)
 80027f4:	2300      	movs	r3, #0
 80027f6:	4604      	mov	r4, r0
 80027f8:	4608      	mov	r0, r1
 80027fa:	602b      	str	r3, [r5, #0]
 80027fc:	f7fe f876 	bl	80008ec <_close>
 8002800:	1c43      	adds	r3, r0, #1
 8002802:	d102      	bne.n	800280a <_close_r+0x1a>
 8002804:	682b      	ldr	r3, [r5, #0]
 8002806:	b103      	cbz	r3, 800280a <_close_r+0x1a>
 8002808:	6023      	str	r3, [r4, #0]
 800280a:	bd38      	pop	{r3, r4, r5, pc}
 800280c:	20000210 	.word	0x20000210

08002810 <_lseek_r>:
 8002810:	b538      	push	{r3, r4, r5, lr}
 8002812:	4d07      	ldr	r5, [pc, #28]	@ (8002830 <_lseek_r+0x20>)
 8002814:	4604      	mov	r4, r0
 8002816:	4608      	mov	r0, r1
 8002818:	4611      	mov	r1, r2
 800281a:	2200      	movs	r2, #0
 800281c:	602a      	str	r2, [r5, #0]
 800281e:	461a      	mov	r2, r3
 8002820:	f7fe f88b 	bl	800093a <_lseek>
 8002824:	1c43      	adds	r3, r0, #1
 8002826:	d102      	bne.n	800282e <_lseek_r+0x1e>
 8002828:	682b      	ldr	r3, [r5, #0]
 800282a:	b103      	cbz	r3, 800282e <_lseek_r+0x1e>
 800282c:	6023      	str	r3, [r4, #0]
 800282e:	bd38      	pop	{r3, r4, r5, pc}
 8002830:	20000210 	.word	0x20000210

08002834 <_read_r>:
 8002834:	b538      	push	{r3, r4, r5, lr}
 8002836:	4d07      	ldr	r5, [pc, #28]	@ (8002854 <_read_r+0x20>)
 8002838:	4604      	mov	r4, r0
 800283a:	4608      	mov	r0, r1
 800283c:	4611      	mov	r1, r2
 800283e:	2200      	movs	r2, #0
 8002840:	602a      	str	r2, [r5, #0]
 8002842:	461a      	mov	r2, r3
 8002844:	f7fe f819 	bl	800087a <_read>
 8002848:	1c43      	adds	r3, r0, #1
 800284a:	d102      	bne.n	8002852 <_read_r+0x1e>
 800284c:	682b      	ldr	r3, [r5, #0]
 800284e:	b103      	cbz	r3, 8002852 <_read_r+0x1e>
 8002850:	6023      	str	r3, [r4, #0]
 8002852:	bd38      	pop	{r3, r4, r5, pc}
 8002854:	20000210 	.word	0x20000210

08002858 <_write_r>:
 8002858:	b538      	push	{r3, r4, r5, lr}
 800285a:	4d07      	ldr	r5, [pc, #28]	@ (8002878 <_write_r+0x20>)
 800285c:	4604      	mov	r4, r0
 800285e:	4608      	mov	r0, r1
 8002860:	4611      	mov	r1, r2
 8002862:	2200      	movs	r2, #0
 8002864:	602a      	str	r2, [r5, #0]
 8002866:	461a      	mov	r2, r3
 8002868:	f7fe f824 	bl	80008b4 <_write>
 800286c:	1c43      	adds	r3, r0, #1
 800286e:	d102      	bne.n	8002876 <_write_r+0x1e>
 8002870:	682b      	ldr	r3, [r5, #0]
 8002872:	b103      	cbz	r3, 8002876 <_write_r+0x1e>
 8002874:	6023      	str	r3, [r4, #0]
 8002876:	bd38      	pop	{r3, r4, r5, pc}
 8002878:	20000210 	.word	0x20000210

0800287c <__errno>:
 800287c:	4b01      	ldr	r3, [pc, #4]	@ (8002884 <__errno+0x8>)
 800287e:	6818      	ldr	r0, [r3, #0]
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	20000018 	.word	0x20000018

08002888 <__libc_init_array>:
 8002888:	b570      	push	{r4, r5, r6, lr}
 800288a:	4d0d      	ldr	r5, [pc, #52]	@ (80028c0 <__libc_init_array+0x38>)
 800288c:	4c0d      	ldr	r4, [pc, #52]	@ (80028c4 <__libc_init_array+0x3c>)
 800288e:	1b64      	subs	r4, r4, r5
 8002890:	10a4      	asrs	r4, r4, #2
 8002892:	2600      	movs	r6, #0
 8002894:	42a6      	cmp	r6, r4
 8002896:	d109      	bne.n	80028ac <__libc_init_array+0x24>
 8002898:	4d0b      	ldr	r5, [pc, #44]	@ (80028c8 <__libc_init_array+0x40>)
 800289a:	4c0c      	ldr	r4, [pc, #48]	@ (80028cc <__libc_init_array+0x44>)
 800289c:	f000 fd24 	bl	80032e8 <_init>
 80028a0:	1b64      	subs	r4, r4, r5
 80028a2:	10a4      	asrs	r4, r4, #2
 80028a4:	2600      	movs	r6, #0
 80028a6:	42a6      	cmp	r6, r4
 80028a8:	d105      	bne.n	80028b6 <__libc_init_array+0x2e>
 80028aa:	bd70      	pop	{r4, r5, r6, pc}
 80028ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80028b0:	4798      	blx	r3
 80028b2:	3601      	adds	r6, #1
 80028b4:	e7ee      	b.n	8002894 <__libc_init_array+0xc>
 80028b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80028ba:	4798      	blx	r3
 80028bc:	3601      	adds	r6, #1
 80028be:	e7f2      	b.n	80028a6 <__libc_init_array+0x1e>
 80028c0:	08003414 	.word	0x08003414
 80028c4:	08003414 	.word	0x08003414
 80028c8:	08003414 	.word	0x08003414
 80028cc:	08003418 	.word	0x08003418

080028d0 <__retarget_lock_init_recursive>:
 80028d0:	4770      	bx	lr

080028d2 <__retarget_lock_acquire_recursive>:
 80028d2:	4770      	bx	lr

080028d4 <__retarget_lock_release_recursive>:
 80028d4:	4770      	bx	lr
	...

080028d8 <_free_r>:
 80028d8:	b538      	push	{r3, r4, r5, lr}
 80028da:	4605      	mov	r5, r0
 80028dc:	2900      	cmp	r1, #0
 80028de:	d041      	beq.n	8002964 <_free_r+0x8c>
 80028e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80028e4:	1f0c      	subs	r4, r1, #4
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	bfb8      	it	lt
 80028ea:	18e4      	addlt	r4, r4, r3
 80028ec:	f000 f8e0 	bl	8002ab0 <__malloc_lock>
 80028f0:	4a1d      	ldr	r2, [pc, #116]	@ (8002968 <_free_r+0x90>)
 80028f2:	6813      	ldr	r3, [r2, #0]
 80028f4:	b933      	cbnz	r3, 8002904 <_free_r+0x2c>
 80028f6:	6063      	str	r3, [r4, #4]
 80028f8:	6014      	str	r4, [r2, #0]
 80028fa:	4628      	mov	r0, r5
 80028fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002900:	f000 b8dc 	b.w	8002abc <__malloc_unlock>
 8002904:	42a3      	cmp	r3, r4
 8002906:	d908      	bls.n	800291a <_free_r+0x42>
 8002908:	6820      	ldr	r0, [r4, #0]
 800290a:	1821      	adds	r1, r4, r0
 800290c:	428b      	cmp	r3, r1
 800290e:	bf01      	itttt	eq
 8002910:	6819      	ldreq	r1, [r3, #0]
 8002912:	685b      	ldreq	r3, [r3, #4]
 8002914:	1809      	addeq	r1, r1, r0
 8002916:	6021      	streq	r1, [r4, #0]
 8002918:	e7ed      	b.n	80028f6 <_free_r+0x1e>
 800291a:	461a      	mov	r2, r3
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	b10b      	cbz	r3, 8002924 <_free_r+0x4c>
 8002920:	42a3      	cmp	r3, r4
 8002922:	d9fa      	bls.n	800291a <_free_r+0x42>
 8002924:	6811      	ldr	r1, [r2, #0]
 8002926:	1850      	adds	r0, r2, r1
 8002928:	42a0      	cmp	r0, r4
 800292a:	d10b      	bne.n	8002944 <_free_r+0x6c>
 800292c:	6820      	ldr	r0, [r4, #0]
 800292e:	4401      	add	r1, r0
 8002930:	1850      	adds	r0, r2, r1
 8002932:	4283      	cmp	r3, r0
 8002934:	6011      	str	r1, [r2, #0]
 8002936:	d1e0      	bne.n	80028fa <_free_r+0x22>
 8002938:	6818      	ldr	r0, [r3, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	6053      	str	r3, [r2, #4]
 800293e:	4408      	add	r0, r1
 8002940:	6010      	str	r0, [r2, #0]
 8002942:	e7da      	b.n	80028fa <_free_r+0x22>
 8002944:	d902      	bls.n	800294c <_free_r+0x74>
 8002946:	230c      	movs	r3, #12
 8002948:	602b      	str	r3, [r5, #0]
 800294a:	e7d6      	b.n	80028fa <_free_r+0x22>
 800294c:	6820      	ldr	r0, [r4, #0]
 800294e:	1821      	adds	r1, r4, r0
 8002950:	428b      	cmp	r3, r1
 8002952:	bf04      	itt	eq
 8002954:	6819      	ldreq	r1, [r3, #0]
 8002956:	685b      	ldreq	r3, [r3, #4]
 8002958:	6063      	str	r3, [r4, #4]
 800295a:	bf04      	itt	eq
 800295c:	1809      	addeq	r1, r1, r0
 800295e:	6021      	streq	r1, [r4, #0]
 8002960:	6054      	str	r4, [r2, #4]
 8002962:	e7ca      	b.n	80028fa <_free_r+0x22>
 8002964:	bd38      	pop	{r3, r4, r5, pc}
 8002966:	bf00      	nop
 8002968:	2000021c 	.word	0x2000021c

0800296c <sbrk_aligned>:
 800296c:	b570      	push	{r4, r5, r6, lr}
 800296e:	4e0f      	ldr	r6, [pc, #60]	@ (80029ac <sbrk_aligned+0x40>)
 8002970:	460c      	mov	r4, r1
 8002972:	6831      	ldr	r1, [r6, #0]
 8002974:	4605      	mov	r5, r0
 8002976:	b911      	cbnz	r1, 800297e <sbrk_aligned+0x12>
 8002978:	f000 fca6 	bl	80032c8 <_sbrk_r>
 800297c:	6030      	str	r0, [r6, #0]
 800297e:	4621      	mov	r1, r4
 8002980:	4628      	mov	r0, r5
 8002982:	f000 fca1 	bl	80032c8 <_sbrk_r>
 8002986:	1c43      	adds	r3, r0, #1
 8002988:	d103      	bne.n	8002992 <sbrk_aligned+0x26>
 800298a:	f04f 34ff 	mov.w	r4, #4294967295
 800298e:	4620      	mov	r0, r4
 8002990:	bd70      	pop	{r4, r5, r6, pc}
 8002992:	1cc4      	adds	r4, r0, #3
 8002994:	f024 0403 	bic.w	r4, r4, #3
 8002998:	42a0      	cmp	r0, r4
 800299a:	d0f8      	beq.n	800298e <sbrk_aligned+0x22>
 800299c:	1a21      	subs	r1, r4, r0
 800299e:	4628      	mov	r0, r5
 80029a0:	f000 fc92 	bl	80032c8 <_sbrk_r>
 80029a4:	3001      	adds	r0, #1
 80029a6:	d1f2      	bne.n	800298e <sbrk_aligned+0x22>
 80029a8:	e7ef      	b.n	800298a <sbrk_aligned+0x1e>
 80029aa:	bf00      	nop
 80029ac:	20000218 	.word	0x20000218

080029b0 <_malloc_r>:
 80029b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029b4:	1ccd      	adds	r5, r1, #3
 80029b6:	f025 0503 	bic.w	r5, r5, #3
 80029ba:	3508      	adds	r5, #8
 80029bc:	2d0c      	cmp	r5, #12
 80029be:	bf38      	it	cc
 80029c0:	250c      	movcc	r5, #12
 80029c2:	2d00      	cmp	r5, #0
 80029c4:	4606      	mov	r6, r0
 80029c6:	db01      	blt.n	80029cc <_malloc_r+0x1c>
 80029c8:	42a9      	cmp	r1, r5
 80029ca:	d904      	bls.n	80029d6 <_malloc_r+0x26>
 80029cc:	230c      	movs	r3, #12
 80029ce:	6033      	str	r3, [r6, #0]
 80029d0:	2000      	movs	r0, #0
 80029d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80029d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002aac <_malloc_r+0xfc>
 80029da:	f000 f869 	bl	8002ab0 <__malloc_lock>
 80029de:	f8d8 3000 	ldr.w	r3, [r8]
 80029e2:	461c      	mov	r4, r3
 80029e4:	bb44      	cbnz	r4, 8002a38 <_malloc_r+0x88>
 80029e6:	4629      	mov	r1, r5
 80029e8:	4630      	mov	r0, r6
 80029ea:	f7ff ffbf 	bl	800296c <sbrk_aligned>
 80029ee:	1c43      	adds	r3, r0, #1
 80029f0:	4604      	mov	r4, r0
 80029f2:	d158      	bne.n	8002aa6 <_malloc_r+0xf6>
 80029f4:	f8d8 4000 	ldr.w	r4, [r8]
 80029f8:	4627      	mov	r7, r4
 80029fa:	2f00      	cmp	r7, #0
 80029fc:	d143      	bne.n	8002a86 <_malloc_r+0xd6>
 80029fe:	2c00      	cmp	r4, #0
 8002a00:	d04b      	beq.n	8002a9a <_malloc_r+0xea>
 8002a02:	6823      	ldr	r3, [r4, #0]
 8002a04:	4639      	mov	r1, r7
 8002a06:	4630      	mov	r0, r6
 8002a08:	eb04 0903 	add.w	r9, r4, r3
 8002a0c:	f000 fc5c 	bl	80032c8 <_sbrk_r>
 8002a10:	4581      	cmp	r9, r0
 8002a12:	d142      	bne.n	8002a9a <_malloc_r+0xea>
 8002a14:	6821      	ldr	r1, [r4, #0]
 8002a16:	1a6d      	subs	r5, r5, r1
 8002a18:	4629      	mov	r1, r5
 8002a1a:	4630      	mov	r0, r6
 8002a1c:	f7ff ffa6 	bl	800296c <sbrk_aligned>
 8002a20:	3001      	adds	r0, #1
 8002a22:	d03a      	beq.n	8002a9a <_malloc_r+0xea>
 8002a24:	6823      	ldr	r3, [r4, #0]
 8002a26:	442b      	add	r3, r5
 8002a28:	6023      	str	r3, [r4, #0]
 8002a2a:	f8d8 3000 	ldr.w	r3, [r8]
 8002a2e:	685a      	ldr	r2, [r3, #4]
 8002a30:	bb62      	cbnz	r2, 8002a8c <_malloc_r+0xdc>
 8002a32:	f8c8 7000 	str.w	r7, [r8]
 8002a36:	e00f      	b.n	8002a58 <_malloc_r+0xa8>
 8002a38:	6822      	ldr	r2, [r4, #0]
 8002a3a:	1b52      	subs	r2, r2, r5
 8002a3c:	d420      	bmi.n	8002a80 <_malloc_r+0xd0>
 8002a3e:	2a0b      	cmp	r2, #11
 8002a40:	d917      	bls.n	8002a72 <_malloc_r+0xc2>
 8002a42:	1961      	adds	r1, r4, r5
 8002a44:	42a3      	cmp	r3, r4
 8002a46:	6025      	str	r5, [r4, #0]
 8002a48:	bf18      	it	ne
 8002a4a:	6059      	strne	r1, [r3, #4]
 8002a4c:	6863      	ldr	r3, [r4, #4]
 8002a4e:	bf08      	it	eq
 8002a50:	f8c8 1000 	streq.w	r1, [r8]
 8002a54:	5162      	str	r2, [r4, r5]
 8002a56:	604b      	str	r3, [r1, #4]
 8002a58:	4630      	mov	r0, r6
 8002a5a:	f000 f82f 	bl	8002abc <__malloc_unlock>
 8002a5e:	f104 000b 	add.w	r0, r4, #11
 8002a62:	1d23      	adds	r3, r4, #4
 8002a64:	f020 0007 	bic.w	r0, r0, #7
 8002a68:	1ac2      	subs	r2, r0, r3
 8002a6a:	bf1c      	itt	ne
 8002a6c:	1a1b      	subne	r3, r3, r0
 8002a6e:	50a3      	strne	r3, [r4, r2]
 8002a70:	e7af      	b.n	80029d2 <_malloc_r+0x22>
 8002a72:	6862      	ldr	r2, [r4, #4]
 8002a74:	42a3      	cmp	r3, r4
 8002a76:	bf0c      	ite	eq
 8002a78:	f8c8 2000 	streq.w	r2, [r8]
 8002a7c:	605a      	strne	r2, [r3, #4]
 8002a7e:	e7eb      	b.n	8002a58 <_malloc_r+0xa8>
 8002a80:	4623      	mov	r3, r4
 8002a82:	6864      	ldr	r4, [r4, #4]
 8002a84:	e7ae      	b.n	80029e4 <_malloc_r+0x34>
 8002a86:	463c      	mov	r4, r7
 8002a88:	687f      	ldr	r7, [r7, #4]
 8002a8a:	e7b6      	b.n	80029fa <_malloc_r+0x4a>
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	42a3      	cmp	r3, r4
 8002a92:	d1fb      	bne.n	8002a8c <_malloc_r+0xdc>
 8002a94:	2300      	movs	r3, #0
 8002a96:	6053      	str	r3, [r2, #4]
 8002a98:	e7de      	b.n	8002a58 <_malloc_r+0xa8>
 8002a9a:	230c      	movs	r3, #12
 8002a9c:	6033      	str	r3, [r6, #0]
 8002a9e:	4630      	mov	r0, r6
 8002aa0:	f000 f80c 	bl	8002abc <__malloc_unlock>
 8002aa4:	e794      	b.n	80029d0 <_malloc_r+0x20>
 8002aa6:	6005      	str	r5, [r0, #0]
 8002aa8:	e7d6      	b.n	8002a58 <_malloc_r+0xa8>
 8002aaa:	bf00      	nop
 8002aac:	2000021c 	.word	0x2000021c

08002ab0 <__malloc_lock>:
 8002ab0:	4801      	ldr	r0, [pc, #4]	@ (8002ab8 <__malloc_lock+0x8>)
 8002ab2:	f7ff bf0e 	b.w	80028d2 <__retarget_lock_acquire_recursive>
 8002ab6:	bf00      	nop
 8002ab8:	20000214 	.word	0x20000214

08002abc <__malloc_unlock>:
 8002abc:	4801      	ldr	r0, [pc, #4]	@ (8002ac4 <__malloc_unlock+0x8>)
 8002abe:	f7ff bf09 	b.w	80028d4 <__retarget_lock_release_recursive>
 8002ac2:	bf00      	nop
 8002ac4:	20000214 	.word	0x20000214

08002ac8 <__sfputc_r>:
 8002ac8:	6893      	ldr	r3, [r2, #8]
 8002aca:	3b01      	subs	r3, #1
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	b410      	push	{r4}
 8002ad0:	6093      	str	r3, [r2, #8]
 8002ad2:	da08      	bge.n	8002ae6 <__sfputc_r+0x1e>
 8002ad4:	6994      	ldr	r4, [r2, #24]
 8002ad6:	42a3      	cmp	r3, r4
 8002ad8:	db01      	blt.n	8002ade <__sfputc_r+0x16>
 8002ada:	290a      	cmp	r1, #10
 8002adc:	d103      	bne.n	8002ae6 <__sfputc_r+0x1e>
 8002ade:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ae2:	f7ff bde8 	b.w	80026b6 <__swbuf_r>
 8002ae6:	6813      	ldr	r3, [r2, #0]
 8002ae8:	1c58      	adds	r0, r3, #1
 8002aea:	6010      	str	r0, [r2, #0]
 8002aec:	7019      	strb	r1, [r3, #0]
 8002aee:	4608      	mov	r0, r1
 8002af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <__sfputs_r>:
 8002af6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002af8:	4606      	mov	r6, r0
 8002afa:	460f      	mov	r7, r1
 8002afc:	4614      	mov	r4, r2
 8002afe:	18d5      	adds	r5, r2, r3
 8002b00:	42ac      	cmp	r4, r5
 8002b02:	d101      	bne.n	8002b08 <__sfputs_r+0x12>
 8002b04:	2000      	movs	r0, #0
 8002b06:	e007      	b.n	8002b18 <__sfputs_r+0x22>
 8002b08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b0c:	463a      	mov	r2, r7
 8002b0e:	4630      	mov	r0, r6
 8002b10:	f7ff ffda 	bl	8002ac8 <__sfputc_r>
 8002b14:	1c43      	adds	r3, r0, #1
 8002b16:	d1f3      	bne.n	8002b00 <__sfputs_r+0xa>
 8002b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002b1c <_vfiprintf_r>:
 8002b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b20:	460d      	mov	r5, r1
 8002b22:	b09d      	sub	sp, #116	@ 0x74
 8002b24:	4614      	mov	r4, r2
 8002b26:	4698      	mov	r8, r3
 8002b28:	4606      	mov	r6, r0
 8002b2a:	b118      	cbz	r0, 8002b34 <_vfiprintf_r+0x18>
 8002b2c:	6a03      	ldr	r3, [r0, #32]
 8002b2e:	b90b      	cbnz	r3, 8002b34 <_vfiprintf_r+0x18>
 8002b30:	f7ff fcd8 	bl	80024e4 <__sinit>
 8002b34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002b36:	07d9      	lsls	r1, r3, #31
 8002b38:	d405      	bmi.n	8002b46 <_vfiprintf_r+0x2a>
 8002b3a:	89ab      	ldrh	r3, [r5, #12]
 8002b3c:	059a      	lsls	r2, r3, #22
 8002b3e:	d402      	bmi.n	8002b46 <_vfiprintf_r+0x2a>
 8002b40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002b42:	f7ff fec6 	bl	80028d2 <__retarget_lock_acquire_recursive>
 8002b46:	89ab      	ldrh	r3, [r5, #12]
 8002b48:	071b      	lsls	r3, r3, #28
 8002b4a:	d501      	bpl.n	8002b50 <_vfiprintf_r+0x34>
 8002b4c:	692b      	ldr	r3, [r5, #16]
 8002b4e:	b99b      	cbnz	r3, 8002b78 <_vfiprintf_r+0x5c>
 8002b50:	4629      	mov	r1, r5
 8002b52:	4630      	mov	r0, r6
 8002b54:	f7ff fdee 	bl	8002734 <__swsetup_r>
 8002b58:	b170      	cbz	r0, 8002b78 <_vfiprintf_r+0x5c>
 8002b5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002b5c:	07dc      	lsls	r4, r3, #31
 8002b5e:	d504      	bpl.n	8002b6a <_vfiprintf_r+0x4e>
 8002b60:	f04f 30ff 	mov.w	r0, #4294967295
 8002b64:	b01d      	add	sp, #116	@ 0x74
 8002b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b6a:	89ab      	ldrh	r3, [r5, #12]
 8002b6c:	0598      	lsls	r0, r3, #22
 8002b6e:	d4f7      	bmi.n	8002b60 <_vfiprintf_r+0x44>
 8002b70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002b72:	f7ff feaf 	bl	80028d4 <__retarget_lock_release_recursive>
 8002b76:	e7f3      	b.n	8002b60 <_vfiprintf_r+0x44>
 8002b78:	2300      	movs	r3, #0
 8002b7a:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b7c:	2320      	movs	r3, #32
 8002b7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002b82:	f8cd 800c 	str.w	r8, [sp, #12]
 8002b86:	2330      	movs	r3, #48	@ 0x30
 8002b88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8002d38 <_vfiprintf_r+0x21c>
 8002b8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002b90:	f04f 0901 	mov.w	r9, #1
 8002b94:	4623      	mov	r3, r4
 8002b96:	469a      	mov	sl, r3
 8002b98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002b9c:	b10a      	cbz	r2, 8002ba2 <_vfiprintf_r+0x86>
 8002b9e:	2a25      	cmp	r2, #37	@ 0x25
 8002ba0:	d1f9      	bne.n	8002b96 <_vfiprintf_r+0x7a>
 8002ba2:	ebba 0b04 	subs.w	fp, sl, r4
 8002ba6:	d00b      	beq.n	8002bc0 <_vfiprintf_r+0xa4>
 8002ba8:	465b      	mov	r3, fp
 8002baa:	4622      	mov	r2, r4
 8002bac:	4629      	mov	r1, r5
 8002bae:	4630      	mov	r0, r6
 8002bb0:	f7ff ffa1 	bl	8002af6 <__sfputs_r>
 8002bb4:	3001      	adds	r0, #1
 8002bb6:	f000 80a7 	beq.w	8002d08 <_vfiprintf_r+0x1ec>
 8002bba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002bbc:	445a      	add	r2, fp
 8002bbe:	9209      	str	r2, [sp, #36]	@ 0x24
 8002bc0:	f89a 3000 	ldrb.w	r3, [sl]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 809f 	beq.w	8002d08 <_vfiprintf_r+0x1ec>
 8002bca:	2300      	movs	r3, #0
 8002bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002bd4:	f10a 0a01 	add.w	sl, sl, #1
 8002bd8:	9304      	str	r3, [sp, #16]
 8002bda:	9307      	str	r3, [sp, #28]
 8002bdc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002be0:	931a      	str	r3, [sp, #104]	@ 0x68
 8002be2:	4654      	mov	r4, sl
 8002be4:	2205      	movs	r2, #5
 8002be6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bea:	4853      	ldr	r0, [pc, #332]	@ (8002d38 <_vfiprintf_r+0x21c>)
 8002bec:	f7fd faf0 	bl	80001d0 <memchr>
 8002bf0:	9a04      	ldr	r2, [sp, #16]
 8002bf2:	b9d8      	cbnz	r0, 8002c2c <_vfiprintf_r+0x110>
 8002bf4:	06d1      	lsls	r1, r2, #27
 8002bf6:	bf44      	itt	mi
 8002bf8:	2320      	movmi	r3, #32
 8002bfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002bfe:	0713      	lsls	r3, r2, #28
 8002c00:	bf44      	itt	mi
 8002c02:	232b      	movmi	r3, #43	@ 0x2b
 8002c04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002c08:	f89a 3000 	ldrb.w	r3, [sl]
 8002c0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c0e:	d015      	beq.n	8002c3c <_vfiprintf_r+0x120>
 8002c10:	9a07      	ldr	r2, [sp, #28]
 8002c12:	4654      	mov	r4, sl
 8002c14:	2000      	movs	r0, #0
 8002c16:	f04f 0c0a 	mov.w	ip, #10
 8002c1a:	4621      	mov	r1, r4
 8002c1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c20:	3b30      	subs	r3, #48	@ 0x30
 8002c22:	2b09      	cmp	r3, #9
 8002c24:	d94b      	bls.n	8002cbe <_vfiprintf_r+0x1a2>
 8002c26:	b1b0      	cbz	r0, 8002c56 <_vfiprintf_r+0x13a>
 8002c28:	9207      	str	r2, [sp, #28]
 8002c2a:	e014      	b.n	8002c56 <_vfiprintf_r+0x13a>
 8002c2c:	eba0 0308 	sub.w	r3, r0, r8
 8002c30:	fa09 f303 	lsl.w	r3, r9, r3
 8002c34:	4313      	orrs	r3, r2
 8002c36:	9304      	str	r3, [sp, #16]
 8002c38:	46a2      	mov	sl, r4
 8002c3a:	e7d2      	b.n	8002be2 <_vfiprintf_r+0xc6>
 8002c3c:	9b03      	ldr	r3, [sp, #12]
 8002c3e:	1d19      	adds	r1, r3, #4
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	9103      	str	r1, [sp, #12]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	bfbb      	ittet	lt
 8002c48:	425b      	neglt	r3, r3
 8002c4a:	f042 0202 	orrlt.w	r2, r2, #2
 8002c4e:	9307      	strge	r3, [sp, #28]
 8002c50:	9307      	strlt	r3, [sp, #28]
 8002c52:	bfb8      	it	lt
 8002c54:	9204      	strlt	r2, [sp, #16]
 8002c56:	7823      	ldrb	r3, [r4, #0]
 8002c58:	2b2e      	cmp	r3, #46	@ 0x2e
 8002c5a:	d10a      	bne.n	8002c72 <_vfiprintf_r+0x156>
 8002c5c:	7863      	ldrb	r3, [r4, #1]
 8002c5e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c60:	d132      	bne.n	8002cc8 <_vfiprintf_r+0x1ac>
 8002c62:	9b03      	ldr	r3, [sp, #12]
 8002c64:	1d1a      	adds	r2, r3, #4
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	9203      	str	r2, [sp, #12]
 8002c6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002c6e:	3402      	adds	r4, #2
 8002c70:	9305      	str	r3, [sp, #20]
 8002c72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8002d48 <_vfiprintf_r+0x22c>
 8002c76:	7821      	ldrb	r1, [r4, #0]
 8002c78:	2203      	movs	r2, #3
 8002c7a:	4650      	mov	r0, sl
 8002c7c:	f7fd faa8 	bl	80001d0 <memchr>
 8002c80:	b138      	cbz	r0, 8002c92 <_vfiprintf_r+0x176>
 8002c82:	9b04      	ldr	r3, [sp, #16]
 8002c84:	eba0 000a 	sub.w	r0, r0, sl
 8002c88:	2240      	movs	r2, #64	@ 0x40
 8002c8a:	4082      	lsls	r2, r0
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	3401      	adds	r4, #1
 8002c90:	9304      	str	r3, [sp, #16]
 8002c92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c96:	4829      	ldr	r0, [pc, #164]	@ (8002d3c <_vfiprintf_r+0x220>)
 8002c98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002c9c:	2206      	movs	r2, #6
 8002c9e:	f7fd fa97 	bl	80001d0 <memchr>
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	d03f      	beq.n	8002d26 <_vfiprintf_r+0x20a>
 8002ca6:	4b26      	ldr	r3, [pc, #152]	@ (8002d40 <_vfiprintf_r+0x224>)
 8002ca8:	bb1b      	cbnz	r3, 8002cf2 <_vfiprintf_r+0x1d6>
 8002caa:	9b03      	ldr	r3, [sp, #12]
 8002cac:	3307      	adds	r3, #7
 8002cae:	f023 0307 	bic.w	r3, r3, #7
 8002cb2:	3308      	adds	r3, #8
 8002cb4:	9303      	str	r3, [sp, #12]
 8002cb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002cb8:	443b      	add	r3, r7
 8002cba:	9309      	str	r3, [sp, #36]	@ 0x24
 8002cbc:	e76a      	b.n	8002b94 <_vfiprintf_r+0x78>
 8002cbe:	fb0c 3202 	mla	r2, ip, r2, r3
 8002cc2:	460c      	mov	r4, r1
 8002cc4:	2001      	movs	r0, #1
 8002cc6:	e7a8      	b.n	8002c1a <_vfiprintf_r+0xfe>
 8002cc8:	2300      	movs	r3, #0
 8002cca:	3401      	adds	r4, #1
 8002ccc:	9305      	str	r3, [sp, #20]
 8002cce:	4619      	mov	r1, r3
 8002cd0:	f04f 0c0a 	mov.w	ip, #10
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002cda:	3a30      	subs	r2, #48	@ 0x30
 8002cdc:	2a09      	cmp	r2, #9
 8002cde:	d903      	bls.n	8002ce8 <_vfiprintf_r+0x1cc>
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d0c6      	beq.n	8002c72 <_vfiprintf_r+0x156>
 8002ce4:	9105      	str	r1, [sp, #20]
 8002ce6:	e7c4      	b.n	8002c72 <_vfiprintf_r+0x156>
 8002ce8:	fb0c 2101 	mla	r1, ip, r1, r2
 8002cec:	4604      	mov	r4, r0
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e7f0      	b.n	8002cd4 <_vfiprintf_r+0x1b8>
 8002cf2:	ab03      	add	r3, sp, #12
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	462a      	mov	r2, r5
 8002cf8:	4b12      	ldr	r3, [pc, #72]	@ (8002d44 <_vfiprintf_r+0x228>)
 8002cfa:	a904      	add	r1, sp, #16
 8002cfc:	4630      	mov	r0, r6
 8002cfe:	f3af 8000 	nop.w
 8002d02:	4607      	mov	r7, r0
 8002d04:	1c78      	adds	r0, r7, #1
 8002d06:	d1d6      	bne.n	8002cb6 <_vfiprintf_r+0x19a>
 8002d08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002d0a:	07d9      	lsls	r1, r3, #31
 8002d0c:	d405      	bmi.n	8002d1a <_vfiprintf_r+0x1fe>
 8002d0e:	89ab      	ldrh	r3, [r5, #12]
 8002d10:	059a      	lsls	r2, r3, #22
 8002d12:	d402      	bmi.n	8002d1a <_vfiprintf_r+0x1fe>
 8002d14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002d16:	f7ff fddd 	bl	80028d4 <__retarget_lock_release_recursive>
 8002d1a:	89ab      	ldrh	r3, [r5, #12]
 8002d1c:	065b      	lsls	r3, r3, #25
 8002d1e:	f53f af1f 	bmi.w	8002b60 <_vfiprintf_r+0x44>
 8002d22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002d24:	e71e      	b.n	8002b64 <_vfiprintf_r+0x48>
 8002d26:	ab03      	add	r3, sp, #12
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	462a      	mov	r2, r5
 8002d2c:	4b05      	ldr	r3, [pc, #20]	@ (8002d44 <_vfiprintf_r+0x228>)
 8002d2e:	a904      	add	r1, sp, #16
 8002d30:	4630      	mov	r0, r6
 8002d32:	f000 f879 	bl	8002e28 <_printf_i>
 8002d36:	e7e4      	b.n	8002d02 <_vfiprintf_r+0x1e6>
 8002d38:	080033d8 	.word	0x080033d8
 8002d3c:	080033e2 	.word	0x080033e2
 8002d40:	00000000 	.word	0x00000000
 8002d44:	08002af7 	.word	0x08002af7
 8002d48:	080033de 	.word	0x080033de

08002d4c <_printf_common>:
 8002d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d50:	4616      	mov	r6, r2
 8002d52:	4698      	mov	r8, r3
 8002d54:	688a      	ldr	r2, [r1, #8]
 8002d56:	690b      	ldr	r3, [r1, #16]
 8002d58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	bfb8      	it	lt
 8002d60:	4613      	movlt	r3, r2
 8002d62:	6033      	str	r3, [r6, #0]
 8002d64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002d68:	4607      	mov	r7, r0
 8002d6a:	460c      	mov	r4, r1
 8002d6c:	b10a      	cbz	r2, 8002d72 <_printf_common+0x26>
 8002d6e:	3301      	adds	r3, #1
 8002d70:	6033      	str	r3, [r6, #0]
 8002d72:	6823      	ldr	r3, [r4, #0]
 8002d74:	0699      	lsls	r1, r3, #26
 8002d76:	bf42      	ittt	mi
 8002d78:	6833      	ldrmi	r3, [r6, #0]
 8002d7a:	3302      	addmi	r3, #2
 8002d7c:	6033      	strmi	r3, [r6, #0]
 8002d7e:	6825      	ldr	r5, [r4, #0]
 8002d80:	f015 0506 	ands.w	r5, r5, #6
 8002d84:	d106      	bne.n	8002d94 <_printf_common+0x48>
 8002d86:	f104 0a19 	add.w	sl, r4, #25
 8002d8a:	68e3      	ldr	r3, [r4, #12]
 8002d8c:	6832      	ldr	r2, [r6, #0]
 8002d8e:	1a9b      	subs	r3, r3, r2
 8002d90:	42ab      	cmp	r3, r5
 8002d92:	dc26      	bgt.n	8002de2 <_printf_common+0x96>
 8002d94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002d98:	6822      	ldr	r2, [r4, #0]
 8002d9a:	3b00      	subs	r3, #0
 8002d9c:	bf18      	it	ne
 8002d9e:	2301      	movne	r3, #1
 8002da0:	0692      	lsls	r2, r2, #26
 8002da2:	d42b      	bmi.n	8002dfc <_printf_common+0xb0>
 8002da4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002da8:	4641      	mov	r1, r8
 8002daa:	4638      	mov	r0, r7
 8002dac:	47c8      	blx	r9
 8002dae:	3001      	adds	r0, #1
 8002db0:	d01e      	beq.n	8002df0 <_printf_common+0xa4>
 8002db2:	6823      	ldr	r3, [r4, #0]
 8002db4:	6922      	ldr	r2, [r4, #16]
 8002db6:	f003 0306 	and.w	r3, r3, #6
 8002dba:	2b04      	cmp	r3, #4
 8002dbc:	bf02      	ittt	eq
 8002dbe:	68e5      	ldreq	r5, [r4, #12]
 8002dc0:	6833      	ldreq	r3, [r6, #0]
 8002dc2:	1aed      	subeq	r5, r5, r3
 8002dc4:	68a3      	ldr	r3, [r4, #8]
 8002dc6:	bf0c      	ite	eq
 8002dc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002dcc:	2500      	movne	r5, #0
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	bfc4      	itt	gt
 8002dd2:	1a9b      	subgt	r3, r3, r2
 8002dd4:	18ed      	addgt	r5, r5, r3
 8002dd6:	2600      	movs	r6, #0
 8002dd8:	341a      	adds	r4, #26
 8002dda:	42b5      	cmp	r5, r6
 8002ddc:	d11a      	bne.n	8002e14 <_printf_common+0xc8>
 8002dde:	2000      	movs	r0, #0
 8002de0:	e008      	b.n	8002df4 <_printf_common+0xa8>
 8002de2:	2301      	movs	r3, #1
 8002de4:	4652      	mov	r2, sl
 8002de6:	4641      	mov	r1, r8
 8002de8:	4638      	mov	r0, r7
 8002dea:	47c8      	blx	r9
 8002dec:	3001      	adds	r0, #1
 8002dee:	d103      	bne.n	8002df8 <_printf_common+0xac>
 8002df0:	f04f 30ff 	mov.w	r0, #4294967295
 8002df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002df8:	3501      	adds	r5, #1
 8002dfa:	e7c6      	b.n	8002d8a <_printf_common+0x3e>
 8002dfc:	18e1      	adds	r1, r4, r3
 8002dfe:	1c5a      	adds	r2, r3, #1
 8002e00:	2030      	movs	r0, #48	@ 0x30
 8002e02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002e06:	4422      	add	r2, r4
 8002e08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002e0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002e10:	3302      	adds	r3, #2
 8002e12:	e7c7      	b.n	8002da4 <_printf_common+0x58>
 8002e14:	2301      	movs	r3, #1
 8002e16:	4622      	mov	r2, r4
 8002e18:	4641      	mov	r1, r8
 8002e1a:	4638      	mov	r0, r7
 8002e1c:	47c8      	blx	r9
 8002e1e:	3001      	adds	r0, #1
 8002e20:	d0e6      	beq.n	8002df0 <_printf_common+0xa4>
 8002e22:	3601      	adds	r6, #1
 8002e24:	e7d9      	b.n	8002dda <_printf_common+0x8e>
	...

08002e28 <_printf_i>:
 8002e28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e2c:	7e0f      	ldrb	r7, [r1, #24]
 8002e2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002e30:	2f78      	cmp	r7, #120	@ 0x78
 8002e32:	4691      	mov	r9, r2
 8002e34:	4680      	mov	r8, r0
 8002e36:	460c      	mov	r4, r1
 8002e38:	469a      	mov	sl, r3
 8002e3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002e3e:	d807      	bhi.n	8002e50 <_printf_i+0x28>
 8002e40:	2f62      	cmp	r7, #98	@ 0x62
 8002e42:	d80a      	bhi.n	8002e5a <_printf_i+0x32>
 8002e44:	2f00      	cmp	r7, #0
 8002e46:	f000 80d2 	beq.w	8002fee <_printf_i+0x1c6>
 8002e4a:	2f58      	cmp	r7, #88	@ 0x58
 8002e4c:	f000 80b9 	beq.w	8002fc2 <_printf_i+0x19a>
 8002e50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002e54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002e58:	e03a      	b.n	8002ed0 <_printf_i+0xa8>
 8002e5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002e5e:	2b15      	cmp	r3, #21
 8002e60:	d8f6      	bhi.n	8002e50 <_printf_i+0x28>
 8002e62:	a101      	add	r1, pc, #4	@ (adr r1, 8002e68 <_printf_i+0x40>)
 8002e64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002e68:	08002ec1 	.word	0x08002ec1
 8002e6c:	08002ed5 	.word	0x08002ed5
 8002e70:	08002e51 	.word	0x08002e51
 8002e74:	08002e51 	.word	0x08002e51
 8002e78:	08002e51 	.word	0x08002e51
 8002e7c:	08002e51 	.word	0x08002e51
 8002e80:	08002ed5 	.word	0x08002ed5
 8002e84:	08002e51 	.word	0x08002e51
 8002e88:	08002e51 	.word	0x08002e51
 8002e8c:	08002e51 	.word	0x08002e51
 8002e90:	08002e51 	.word	0x08002e51
 8002e94:	08002fd5 	.word	0x08002fd5
 8002e98:	08002eff 	.word	0x08002eff
 8002e9c:	08002f8f 	.word	0x08002f8f
 8002ea0:	08002e51 	.word	0x08002e51
 8002ea4:	08002e51 	.word	0x08002e51
 8002ea8:	08002ff7 	.word	0x08002ff7
 8002eac:	08002e51 	.word	0x08002e51
 8002eb0:	08002eff 	.word	0x08002eff
 8002eb4:	08002e51 	.word	0x08002e51
 8002eb8:	08002e51 	.word	0x08002e51
 8002ebc:	08002f97 	.word	0x08002f97
 8002ec0:	6833      	ldr	r3, [r6, #0]
 8002ec2:	1d1a      	adds	r2, r3, #4
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	6032      	str	r2, [r6, #0]
 8002ec8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002ecc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e09d      	b.n	8003010 <_printf_i+0x1e8>
 8002ed4:	6833      	ldr	r3, [r6, #0]
 8002ed6:	6820      	ldr	r0, [r4, #0]
 8002ed8:	1d19      	adds	r1, r3, #4
 8002eda:	6031      	str	r1, [r6, #0]
 8002edc:	0606      	lsls	r6, r0, #24
 8002ede:	d501      	bpl.n	8002ee4 <_printf_i+0xbc>
 8002ee0:	681d      	ldr	r5, [r3, #0]
 8002ee2:	e003      	b.n	8002eec <_printf_i+0xc4>
 8002ee4:	0645      	lsls	r5, r0, #25
 8002ee6:	d5fb      	bpl.n	8002ee0 <_printf_i+0xb8>
 8002ee8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002eec:	2d00      	cmp	r5, #0
 8002eee:	da03      	bge.n	8002ef8 <_printf_i+0xd0>
 8002ef0:	232d      	movs	r3, #45	@ 0x2d
 8002ef2:	426d      	negs	r5, r5
 8002ef4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ef8:	4859      	ldr	r0, [pc, #356]	@ (8003060 <_printf_i+0x238>)
 8002efa:	230a      	movs	r3, #10
 8002efc:	e011      	b.n	8002f22 <_printf_i+0xfa>
 8002efe:	6821      	ldr	r1, [r4, #0]
 8002f00:	6833      	ldr	r3, [r6, #0]
 8002f02:	0608      	lsls	r0, r1, #24
 8002f04:	f853 5b04 	ldr.w	r5, [r3], #4
 8002f08:	d402      	bmi.n	8002f10 <_printf_i+0xe8>
 8002f0a:	0649      	lsls	r1, r1, #25
 8002f0c:	bf48      	it	mi
 8002f0e:	b2ad      	uxthmi	r5, r5
 8002f10:	2f6f      	cmp	r7, #111	@ 0x6f
 8002f12:	4853      	ldr	r0, [pc, #332]	@ (8003060 <_printf_i+0x238>)
 8002f14:	6033      	str	r3, [r6, #0]
 8002f16:	bf14      	ite	ne
 8002f18:	230a      	movne	r3, #10
 8002f1a:	2308      	moveq	r3, #8
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002f22:	6866      	ldr	r6, [r4, #4]
 8002f24:	60a6      	str	r6, [r4, #8]
 8002f26:	2e00      	cmp	r6, #0
 8002f28:	bfa2      	ittt	ge
 8002f2a:	6821      	ldrge	r1, [r4, #0]
 8002f2c:	f021 0104 	bicge.w	r1, r1, #4
 8002f30:	6021      	strge	r1, [r4, #0]
 8002f32:	b90d      	cbnz	r5, 8002f38 <_printf_i+0x110>
 8002f34:	2e00      	cmp	r6, #0
 8002f36:	d04b      	beq.n	8002fd0 <_printf_i+0x1a8>
 8002f38:	4616      	mov	r6, r2
 8002f3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f3e:	fb03 5711 	mls	r7, r3, r1, r5
 8002f42:	5dc7      	ldrb	r7, [r0, r7]
 8002f44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f48:	462f      	mov	r7, r5
 8002f4a:	42bb      	cmp	r3, r7
 8002f4c:	460d      	mov	r5, r1
 8002f4e:	d9f4      	bls.n	8002f3a <_printf_i+0x112>
 8002f50:	2b08      	cmp	r3, #8
 8002f52:	d10b      	bne.n	8002f6c <_printf_i+0x144>
 8002f54:	6823      	ldr	r3, [r4, #0]
 8002f56:	07df      	lsls	r7, r3, #31
 8002f58:	d508      	bpl.n	8002f6c <_printf_i+0x144>
 8002f5a:	6923      	ldr	r3, [r4, #16]
 8002f5c:	6861      	ldr	r1, [r4, #4]
 8002f5e:	4299      	cmp	r1, r3
 8002f60:	bfde      	ittt	le
 8002f62:	2330      	movle	r3, #48	@ 0x30
 8002f64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002f68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002f6c:	1b92      	subs	r2, r2, r6
 8002f6e:	6122      	str	r2, [r4, #16]
 8002f70:	f8cd a000 	str.w	sl, [sp]
 8002f74:	464b      	mov	r3, r9
 8002f76:	aa03      	add	r2, sp, #12
 8002f78:	4621      	mov	r1, r4
 8002f7a:	4640      	mov	r0, r8
 8002f7c:	f7ff fee6 	bl	8002d4c <_printf_common>
 8002f80:	3001      	adds	r0, #1
 8002f82:	d14a      	bne.n	800301a <_printf_i+0x1f2>
 8002f84:	f04f 30ff 	mov.w	r0, #4294967295
 8002f88:	b004      	add	sp, #16
 8002f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f8e:	6823      	ldr	r3, [r4, #0]
 8002f90:	f043 0320 	orr.w	r3, r3, #32
 8002f94:	6023      	str	r3, [r4, #0]
 8002f96:	4833      	ldr	r0, [pc, #204]	@ (8003064 <_printf_i+0x23c>)
 8002f98:	2778      	movs	r7, #120	@ 0x78
 8002f9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002f9e:	6823      	ldr	r3, [r4, #0]
 8002fa0:	6831      	ldr	r1, [r6, #0]
 8002fa2:	061f      	lsls	r7, r3, #24
 8002fa4:	f851 5b04 	ldr.w	r5, [r1], #4
 8002fa8:	d402      	bmi.n	8002fb0 <_printf_i+0x188>
 8002faa:	065f      	lsls	r7, r3, #25
 8002fac:	bf48      	it	mi
 8002fae:	b2ad      	uxthmi	r5, r5
 8002fb0:	6031      	str	r1, [r6, #0]
 8002fb2:	07d9      	lsls	r1, r3, #31
 8002fb4:	bf44      	itt	mi
 8002fb6:	f043 0320 	orrmi.w	r3, r3, #32
 8002fba:	6023      	strmi	r3, [r4, #0]
 8002fbc:	b11d      	cbz	r5, 8002fc6 <_printf_i+0x19e>
 8002fbe:	2310      	movs	r3, #16
 8002fc0:	e7ac      	b.n	8002f1c <_printf_i+0xf4>
 8002fc2:	4827      	ldr	r0, [pc, #156]	@ (8003060 <_printf_i+0x238>)
 8002fc4:	e7e9      	b.n	8002f9a <_printf_i+0x172>
 8002fc6:	6823      	ldr	r3, [r4, #0]
 8002fc8:	f023 0320 	bic.w	r3, r3, #32
 8002fcc:	6023      	str	r3, [r4, #0]
 8002fce:	e7f6      	b.n	8002fbe <_printf_i+0x196>
 8002fd0:	4616      	mov	r6, r2
 8002fd2:	e7bd      	b.n	8002f50 <_printf_i+0x128>
 8002fd4:	6833      	ldr	r3, [r6, #0]
 8002fd6:	6825      	ldr	r5, [r4, #0]
 8002fd8:	6961      	ldr	r1, [r4, #20]
 8002fda:	1d18      	adds	r0, r3, #4
 8002fdc:	6030      	str	r0, [r6, #0]
 8002fde:	062e      	lsls	r6, r5, #24
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	d501      	bpl.n	8002fe8 <_printf_i+0x1c0>
 8002fe4:	6019      	str	r1, [r3, #0]
 8002fe6:	e002      	b.n	8002fee <_printf_i+0x1c6>
 8002fe8:	0668      	lsls	r0, r5, #25
 8002fea:	d5fb      	bpl.n	8002fe4 <_printf_i+0x1bc>
 8002fec:	8019      	strh	r1, [r3, #0]
 8002fee:	2300      	movs	r3, #0
 8002ff0:	6123      	str	r3, [r4, #16]
 8002ff2:	4616      	mov	r6, r2
 8002ff4:	e7bc      	b.n	8002f70 <_printf_i+0x148>
 8002ff6:	6833      	ldr	r3, [r6, #0]
 8002ff8:	1d1a      	adds	r2, r3, #4
 8002ffa:	6032      	str	r2, [r6, #0]
 8002ffc:	681e      	ldr	r6, [r3, #0]
 8002ffe:	6862      	ldr	r2, [r4, #4]
 8003000:	2100      	movs	r1, #0
 8003002:	4630      	mov	r0, r6
 8003004:	f7fd f8e4 	bl	80001d0 <memchr>
 8003008:	b108      	cbz	r0, 800300e <_printf_i+0x1e6>
 800300a:	1b80      	subs	r0, r0, r6
 800300c:	6060      	str	r0, [r4, #4]
 800300e:	6863      	ldr	r3, [r4, #4]
 8003010:	6123      	str	r3, [r4, #16]
 8003012:	2300      	movs	r3, #0
 8003014:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003018:	e7aa      	b.n	8002f70 <_printf_i+0x148>
 800301a:	6923      	ldr	r3, [r4, #16]
 800301c:	4632      	mov	r2, r6
 800301e:	4649      	mov	r1, r9
 8003020:	4640      	mov	r0, r8
 8003022:	47d0      	blx	sl
 8003024:	3001      	adds	r0, #1
 8003026:	d0ad      	beq.n	8002f84 <_printf_i+0x15c>
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	079b      	lsls	r3, r3, #30
 800302c:	d413      	bmi.n	8003056 <_printf_i+0x22e>
 800302e:	68e0      	ldr	r0, [r4, #12]
 8003030:	9b03      	ldr	r3, [sp, #12]
 8003032:	4298      	cmp	r0, r3
 8003034:	bfb8      	it	lt
 8003036:	4618      	movlt	r0, r3
 8003038:	e7a6      	b.n	8002f88 <_printf_i+0x160>
 800303a:	2301      	movs	r3, #1
 800303c:	4632      	mov	r2, r6
 800303e:	4649      	mov	r1, r9
 8003040:	4640      	mov	r0, r8
 8003042:	47d0      	blx	sl
 8003044:	3001      	adds	r0, #1
 8003046:	d09d      	beq.n	8002f84 <_printf_i+0x15c>
 8003048:	3501      	adds	r5, #1
 800304a:	68e3      	ldr	r3, [r4, #12]
 800304c:	9903      	ldr	r1, [sp, #12]
 800304e:	1a5b      	subs	r3, r3, r1
 8003050:	42ab      	cmp	r3, r5
 8003052:	dcf2      	bgt.n	800303a <_printf_i+0x212>
 8003054:	e7eb      	b.n	800302e <_printf_i+0x206>
 8003056:	2500      	movs	r5, #0
 8003058:	f104 0619 	add.w	r6, r4, #25
 800305c:	e7f5      	b.n	800304a <_printf_i+0x222>
 800305e:	bf00      	nop
 8003060:	080033e9 	.word	0x080033e9
 8003064:	080033fa 	.word	0x080033fa

08003068 <__sflush_r>:
 8003068:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800306c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003070:	0716      	lsls	r6, r2, #28
 8003072:	4605      	mov	r5, r0
 8003074:	460c      	mov	r4, r1
 8003076:	d454      	bmi.n	8003122 <__sflush_r+0xba>
 8003078:	684b      	ldr	r3, [r1, #4]
 800307a:	2b00      	cmp	r3, #0
 800307c:	dc02      	bgt.n	8003084 <__sflush_r+0x1c>
 800307e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003080:	2b00      	cmp	r3, #0
 8003082:	dd48      	ble.n	8003116 <__sflush_r+0xae>
 8003084:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003086:	2e00      	cmp	r6, #0
 8003088:	d045      	beq.n	8003116 <__sflush_r+0xae>
 800308a:	2300      	movs	r3, #0
 800308c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003090:	682f      	ldr	r7, [r5, #0]
 8003092:	6a21      	ldr	r1, [r4, #32]
 8003094:	602b      	str	r3, [r5, #0]
 8003096:	d030      	beq.n	80030fa <__sflush_r+0x92>
 8003098:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800309a:	89a3      	ldrh	r3, [r4, #12]
 800309c:	0759      	lsls	r1, r3, #29
 800309e:	d505      	bpl.n	80030ac <__sflush_r+0x44>
 80030a0:	6863      	ldr	r3, [r4, #4]
 80030a2:	1ad2      	subs	r2, r2, r3
 80030a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80030a6:	b10b      	cbz	r3, 80030ac <__sflush_r+0x44>
 80030a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80030aa:	1ad2      	subs	r2, r2, r3
 80030ac:	2300      	movs	r3, #0
 80030ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80030b0:	6a21      	ldr	r1, [r4, #32]
 80030b2:	4628      	mov	r0, r5
 80030b4:	47b0      	blx	r6
 80030b6:	1c43      	adds	r3, r0, #1
 80030b8:	89a3      	ldrh	r3, [r4, #12]
 80030ba:	d106      	bne.n	80030ca <__sflush_r+0x62>
 80030bc:	6829      	ldr	r1, [r5, #0]
 80030be:	291d      	cmp	r1, #29
 80030c0:	d82b      	bhi.n	800311a <__sflush_r+0xb2>
 80030c2:	4a2a      	ldr	r2, [pc, #168]	@ (800316c <__sflush_r+0x104>)
 80030c4:	410a      	asrs	r2, r1
 80030c6:	07d6      	lsls	r6, r2, #31
 80030c8:	d427      	bmi.n	800311a <__sflush_r+0xb2>
 80030ca:	2200      	movs	r2, #0
 80030cc:	6062      	str	r2, [r4, #4]
 80030ce:	04d9      	lsls	r1, r3, #19
 80030d0:	6922      	ldr	r2, [r4, #16]
 80030d2:	6022      	str	r2, [r4, #0]
 80030d4:	d504      	bpl.n	80030e0 <__sflush_r+0x78>
 80030d6:	1c42      	adds	r2, r0, #1
 80030d8:	d101      	bne.n	80030de <__sflush_r+0x76>
 80030da:	682b      	ldr	r3, [r5, #0]
 80030dc:	b903      	cbnz	r3, 80030e0 <__sflush_r+0x78>
 80030de:	6560      	str	r0, [r4, #84]	@ 0x54
 80030e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80030e2:	602f      	str	r7, [r5, #0]
 80030e4:	b1b9      	cbz	r1, 8003116 <__sflush_r+0xae>
 80030e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80030ea:	4299      	cmp	r1, r3
 80030ec:	d002      	beq.n	80030f4 <__sflush_r+0x8c>
 80030ee:	4628      	mov	r0, r5
 80030f0:	f7ff fbf2 	bl	80028d8 <_free_r>
 80030f4:	2300      	movs	r3, #0
 80030f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80030f8:	e00d      	b.n	8003116 <__sflush_r+0xae>
 80030fa:	2301      	movs	r3, #1
 80030fc:	4628      	mov	r0, r5
 80030fe:	47b0      	blx	r6
 8003100:	4602      	mov	r2, r0
 8003102:	1c50      	adds	r0, r2, #1
 8003104:	d1c9      	bne.n	800309a <__sflush_r+0x32>
 8003106:	682b      	ldr	r3, [r5, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d0c6      	beq.n	800309a <__sflush_r+0x32>
 800310c:	2b1d      	cmp	r3, #29
 800310e:	d001      	beq.n	8003114 <__sflush_r+0xac>
 8003110:	2b16      	cmp	r3, #22
 8003112:	d11e      	bne.n	8003152 <__sflush_r+0xea>
 8003114:	602f      	str	r7, [r5, #0]
 8003116:	2000      	movs	r0, #0
 8003118:	e022      	b.n	8003160 <__sflush_r+0xf8>
 800311a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800311e:	b21b      	sxth	r3, r3
 8003120:	e01b      	b.n	800315a <__sflush_r+0xf2>
 8003122:	690f      	ldr	r7, [r1, #16]
 8003124:	2f00      	cmp	r7, #0
 8003126:	d0f6      	beq.n	8003116 <__sflush_r+0xae>
 8003128:	0793      	lsls	r3, r2, #30
 800312a:	680e      	ldr	r6, [r1, #0]
 800312c:	bf08      	it	eq
 800312e:	694b      	ldreq	r3, [r1, #20]
 8003130:	600f      	str	r7, [r1, #0]
 8003132:	bf18      	it	ne
 8003134:	2300      	movne	r3, #0
 8003136:	eba6 0807 	sub.w	r8, r6, r7
 800313a:	608b      	str	r3, [r1, #8]
 800313c:	f1b8 0f00 	cmp.w	r8, #0
 8003140:	dde9      	ble.n	8003116 <__sflush_r+0xae>
 8003142:	6a21      	ldr	r1, [r4, #32]
 8003144:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003146:	4643      	mov	r3, r8
 8003148:	463a      	mov	r2, r7
 800314a:	4628      	mov	r0, r5
 800314c:	47b0      	blx	r6
 800314e:	2800      	cmp	r0, #0
 8003150:	dc08      	bgt.n	8003164 <__sflush_r+0xfc>
 8003152:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800315a:	81a3      	strh	r3, [r4, #12]
 800315c:	f04f 30ff 	mov.w	r0, #4294967295
 8003160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003164:	4407      	add	r7, r0
 8003166:	eba8 0800 	sub.w	r8, r8, r0
 800316a:	e7e7      	b.n	800313c <__sflush_r+0xd4>
 800316c:	dfbffffe 	.word	0xdfbffffe

08003170 <_fflush_r>:
 8003170:	b538      	push	{r3, r4, r5, lr}
 8003172:	690b      	ldr	r3, [r1, #16]
 8003174:	4605      	mov	r5, r0
 8003176:	460c      	mov	r4, r1
 8003178:	b913      	cbnz	r3, 8003180 <_fflush_r+0x10>
 800317a:	2500      	movs	r5, #0
 800317c:	4628      	mov	r0, r5
 800317e:	bd38      	pop	{r3, r4, r5, pc}
 8003180:	b118      	cbz	r0, 800318a <_fflush_r+0x1a>
 8003182:	6a03      	ldr	r3, [r0, #32]
 8003184:	b90b      	cbnz	r3, 800318a <_fflush_r+0x1a>
 8003186:	f7ff f9ad 	bl	80024e4 <__sinit>
 800318a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0f3      	beq.n	800317a <_fflush_r+0xa>
 8003192:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003194:	07d0      	lsls	r0, r2, #31
 8003196:	d404      	bmi.n	80031a2 <_fflush_r+0x32>
 8003198:	0599      	lsls	r1, r3, #22
 800319a:	d402      	bmi.n	80031a2 <_fflush_r+0x32>
 800319c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800319e:	f7ff fb98 	bl	80028d2 <__retarget_lock_acquire_recursive>
 80031a2:	4628      	mov	r0, r5
 80031a4:	4621      	mov	r1, r4
 80031a6:	f7ff ff5f 	bl	8003068 <__sflush_r>
 80031aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80031ac:	07da      	lsls	r2, r3, #31
 80031ae:	4605      	mov	r5, r0
 80031b0:	d4e4      	bmi.n	800317c <_fflush_r+0xc>
 80031b2:	89a3      	ldrh	r3, [r4, #12]
 80031b4:	059b      	lsls	r3, r3, #22
 80031b6:	d4e1      	bmi.n	800317c <_fflush_r+0xc>
 80031b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80031ba:	f7ff fb8b 	bl	80028d4 <__retarget_lock_release_recursive>
 80031be:	e7dd      	b.n	800317c <_fflush_r+0xc>

080031c0 <__swhatbuf_r>:
 80031c0:	b570      	push	{r4, r5, r6, lr}
 80031c2:	460c      	mov	r4, r1
 80031c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80031c8:	2900      	cmp	r1, #0
 80031ca:	b096      	sub	sp, #88	@ 0x58
 80031cc:	4615      	mov	r5, r2
 80031ce:	461e      	mov	r6, r3
 80031d0:	da0d      	bge.n	80031ee <__swhatbuf_r+0x2e>
 80031d2:	89a3      	ldrh	r3, [r4, #12]
 80031d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80031d8:	f04f 0100 	mov.w	r1, #0
 80031dc:	bf14      	ite	ne
 80031de:	2340      	movne	r3, #64	@ 0x40
 80031e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80031e4:	2000      	movs	r0, #0
 80031e6:	6031      	str	r1, [r6, #0]
 80031e8:	602b      	str	r3, [r5, #0]
 80031ea:	b016      	add	sp, #88	@ 0x58
 80031ec:	bd70      	pop	{r4, r5, r6, pc}
 80031ee:	466a      	mov	r2, sp
 80031f0:	f000 f848 	bl	8003284 <_fstat_r>
 80031f4:	2800      	cmp	r0, #0
 80031f6:	dbec      	blt.n	80031d2 <__swhatbuf_r+0x12>
 80031f8:	9901      	ldr	r1, [sp, #4]
 80031fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80031fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003202:	4259      	negs	r1, r3
 8003204:	4159      	adcs	r1, r3
 8003206:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800320a:	e7eb      	b.n	80031e4 <__swhatbuf_r+0x24>

0800320c <__smakebuf_r>:
 800320c:	898b      	ldrh	r3, [r1, #12]
 800320e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003210:	079d      	lsls	r5, r3, #30
 8003212:	4606      	mov	r6, r0
 8003214:	460c      	mov	r4, r1
 8003216:	d507      	bpl.n	8003228 <__smakebuf_r+0x1c>
 8003218:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800321c:	6023      	str	r3, [r4, #0]
 800321e:	6123      	str	r3, [r4, #16]
 8003220:	2301      	movs	r3, #1
 8003222:	6163      	str	r3, [r4, #20]
 8003224:	b003      	add	sp, #12
 8003226:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003228:	ab01      	add	r3, sp, #4
 800322a:	466a      	mov	r2, sp
 800322c:	f7ff ffc8 	bl	80031c0 <__swhatbuf_r>
 8003230:	9f00      	ldr	r7, [sp, #0]
 8003232:	4605      	mov	r5, r0
 8003234:	4639      	mov	r1, r7
 8003236:	4630      	mov	r0, r6
 8003238:	f7ff fbba 	bl	80029b0 <_malloc_r>
 800323c:	b948      	cbnz	r0, 8003252 <__smakebuf_r+0x46>
 800323e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003242:	059a      	lsls	r2, r3, #22
 8003244:	d4ee      	bmi.n	8003224 <__smakebuf_r+0x18>
 8003246:	f023 0303 	bic.w	r3, r3, #3
 800324a:	f043 0302 	orr.w	r3, r3, #2
 800324e:	81a3      	strh	r3, [r4, #12]
 8003250:	e7e2      	b.n	8003218 <__smakebuf_r+0xc>
 8003252:	89a3      	ldrh	r3, [r4, #12]
 8003254:	6020      	str	r0, [r4, #0]
 8003256:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800325a:	81a3      	strh	r3, [r4, #12]
 800325c:	9b01      	ldr	r3, [sp, #4]
 800325e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003262:	b15b      	cbz	r3, 800327c <__smakebuf_r+0x70>
 8003264:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003268:	4630      	mov	r0, r6
 800326a:	f000 f81d 	bl	80032a8 <_isatty_r>
 800326e:	b128      	cbz	r0, 800327c <__smakebuf_r+0x70>
 8003270:	89a3      	ldrh	r3, [r4, #12]
 8003272:	f023 0303 	bic.w	r3, r3, #3
 8003276:	f043 0301 	orr.w	r3, r3, #1
 800327a:	81a3      	strh	r3, [r4, #12]
 800327c:	89a3      	ldrh	r3, [r4, #12]
 800327e:	431d      	orrs	r5, r3
 8003280:	81a5      	strh	r5, [r4, #12]
 8003282:	e7cf      	b.n	8003224 <__smakebuf_r+0x18>

08003284 <_fstat_r>:
 8003284:	b538      	push	{r3, r4, r5, lr}
 8003286:	4d07      	ldr	r5, [pc, #28]	@ (80032a4 <_fstat_r+0x20>)
 8003288:	2300      	movs	r3, #0
 800328a:	4604      	mov	r4, r0
 800328c:	4608      	mov	r0, r1
 800328e:	4611      	mov	r1, r2
 8003290:	602b      	str	r3, [r5, #0]
 8003292:	f7fd fb37 	bl	8000904 <_fstat>
 8003296:	1c43      	adds	r3, r0, #1
 8003298:	d102      	bne.n	80032a0 <_fstat_r+0x1c>
 800329a:	682b      	ldr	r3, [r5, #0]
 800329c:	b103      	cbz	r3, 80032a0 <_fstat_r+0x1c>
 800329e:	6023      	str	r3, [r4, #0]
 80032a0:	bd38      	pop	{r3, r4, r5, pc}
 80032a2:	bf00      	nop
 80032a4:	20000210 	.word	0x20000210

080032a8 <_isatty_r>:
 80032a8:	b538      	push	{r3, r4, r5, lr}
 80032aa:	4d06      	ldr	r5, [pc, #24]	@ (80032c4 <_isatty_r+0x1c>)
 80032ac:	2300      	movs	r3, #0
 80032ae:	4604      	mov	r4, r0
 80032b0:	4608      	mov	r0, r1
 80032b2:	602b      	str	r3, [r5, #0]
 80032b4:	f7fd fb36 	bl	8000924 <_isatty>
 80032b8:	1c43      	adds	r3, r0, #1
 80032ba:	d102      	bne.n	80032c2 <_isatty_r+0x1a>
 80032bc:	682b      	ldr	r3, [r5, #0]
 80032be:	b103      	cbz	r3, 80032c2 <_isatty_r+0x1a>
 80032c0:	6023      	str	r3, [r4, #0]
 80032c2:	bd38      	pop	{r3, r4, r5, pc}
 80032c4:	20000210 	.word	0x20000210

080032c8 <_sbrk_r>:
 80032c8:	b538      	push	{r3, r4, r5, lr}
 80032ca:	4d06      	ldr	r5, [pc, #24]	@ (80032e4 <_sbrk_r+0x1c>)
 80032cc:	2300      	movs	r3, #0
 80032ce:	4604      	mov	r4, r0
 80032d0:	4608      	mov	r0, r1
 80032d2:	602b      	str	r3, [r5, #0]
 80032d4:	f7fd fb3e 	bl	8000954 <_sbrk>
 80032d8:	1c43      	adds	r3, r0, #1
 80032da:	d102      	bne.n	80032e2 <_sbrk_r+0x1a>
 80032dc:	682b      	ldr	r3, [r5, #0]
 80032de:	b103      	cbz	r3, 80032e2 <_sbrk_r+0x1a>
 80032e0:	6023      	str	r3, [r4, #0]
 80032e2:	bd38      	pop	{r3, r4, r5, pc}
 80032e4:	20000210 	.word	0x20000210

080032e8 <_init>:
 80032e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032ea:	bf00      	nop
 80032ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032ee:	bc08      	pop	{r3}
 80032f0:	469e      	mov	lr, r3
 80032f2:	4770      	bx	lr

080032f4 <_fini>:
 80032f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032f6:	bf00      	nop
 80032f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032fa:	bc08      	pop	{r3}
 80032fc:	469e      	mov	lr, r3
 80032fe:	4770      	bx	lr
