{"sha": "d766c52b7be15b3149b22cb6a32e6dec88f82b59", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDc2NmM1MmI3YmUxNWIzMTQ5YjIyY2I2YTMyZTZkZWM4OGY4MmI1OQ==", "commit": {"author": {"name": "Jiong Wang", "email": "jiong.wang@arm.com", "date": "2017-01-19T23:51:49Z"}, "committer": {"name": "Jiong Wang", "email": "jiwang@gcc.gnu.org", "date": "2017-01-19T23:51:49Z"}, "message": "[AArch64] Add commandline support for -march=armv8.3-a\n\ngcc/\n\t* config/aarch64/aarch64-arches.def: New entry for \"armv8.3-a\".\n\t* config/aarch64/aarch64.h (AARCH64_FL_V8_3, AARCH64_FL_FOR_ARCH8_3,\n\tAARCH64_ISA_V8_3, TARGET_ARMV8_3): New.\n\t* doc/invoke.texi (AArch64 Options): Document \"armv8.3-a\".\n\nFrom-SVN: r244663", "tree": {"sha": "cd7bd710f5fb4476f96f0cafd3ce9062bf6f517a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cd7bd710f5fb4476f96f0cafd3ce9062bf6f517a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d766c52b7be15b3149b22cb6a32e6dec88f82b59", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d766c52b7be15b3149b22cb6a32e6dec88f82b59", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d766c52b7be15b3149b22cb6a32e6dec88f82b59", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d766c52b7be15b3149b22cb6a32e6dec88f82b59/comments", "author": null, "committer": null, "parents": [{"sha": "bd9cf60b31567aa6cf035882b6c1b406ed903e7b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bd9cf60b31567aa6cf035882b6c1b406ed903e7b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bd9cf60b31567aa6cf035882b6c1b406ed903e7b"}], "stats": {"total": 21, "additions": 20, "deletions": 1}, "files": [{"sha": "a1940791d9c65221cbbc475d57c451ca60c95a16", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d766c52b7be15b3149b22cb6a32e6dec88f82b59/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d766c52b7be15b3149b22cb6a32e6dec88f82b59/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d766c52b7be15b3149b22cb6a32e6dec88f82b59", "patch": "@@ -1,3 +1,10 @@\n+2017-01-19  Jiong Wang  <jiong.wang@arm.com>\n+\n+\t* config/aarch64/aarch64-arches.def: New entry for \"armv8.3-a\".\n+\t* config/aarch64/aarch64.h (AARCH64_FL_V8_3, AARCH64_FL_FOR_ARCH8_3,\n+\tAARCH64_ISA_V8_3, TARGET_ARMV8_3): New.\n+\t* doc/invoke.texi (AArch64 Options): Document \"armv8.3-a\".\n+\n 2017-01-19  Michael Meissner  <meissner@linux.vnet.ibm.com>\n \n \t* config/rs6000/rs6000-cpus.def (ISA_3_0_MASKS_SERVER): Enable"}, {"sha": "a92de658490b7ad240f79fc0d25b6b9dbf5ba760", "filename": "gcc/config/aarch64/aarch64-arches.def", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d766c52b7be15b3149b22cb6a32e6dec88f82b59/gcc%2Fconfig%2Faarch64%2Faarch64-arches.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d766c52b7be15b3149b22cb6a32e6dec88f82b59/gcc%2Fconfig%2Faarch64%2Faarch64-arches.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-arches.def?ref=d766c52b7be15b3149b22cb6a32e6dec88f82b59", "patch": "@@ -33,5 +33,6 @@\n AARCH64_ARCH(\"armv8-a\",\t      generic,\t     8A,\t8,  AARCH64_FL_FOR_ARCH8)\n AARCH64_ARCH(\"armv8.1-a\",     generic,\t     8_1A,\t8,  AARCH64_FL_FOR_ARCH8_1)\n AARCH64_ARCH(\"armv8.2-a\",     generic,\t     8_2A,\t8,  AARCH64_FL_FOR_ARCH8_2)\n+AARCH64_ARCH(\"armv8.3-a\",     generic,\t     8_3A,\t8,  AARCH64_FL_FOR_ARCH8_3)\n \n #undef AARCH64_ARCH"}, {"sha": "e4fb96fd0376a7b2993e216f83dd9ac8d4c7c6e1", "filename": "gcc/config/aarch64/aarch64.h", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d766c52b7be15b3149b22cb6a32e6dec88f82b59/gcc%2Fconfig%2Faarch64%2Faarch64.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d766c52b7be15b3149b22cb6a32e6dec88f82b59/gcc%2Fconfig%2Faarch64%2Faarch64.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.h?ref=d766c52b7be15b3149b22cb6a32e6dec88f82b59", "patch": "@@ -138,6 +138,8 @@ extern unsigned aarch64_architecture_version;\n /* ARMv8.2-A architecture extensions.  */\n #define AARCH64_FL_V8_2\t      (1 << 8)  /* Has ARMv8.2-A features.  */\n #define AARCH64_FL_F16\t      (1 << 9)  /* Has ARMv8.2-A FP16 extensions.  */\n+/* ARMv8.3-A architecture extensions.  */\n+#define AARCH64_FL_V8_3\t      (1 << 10)  /* Has ARMv8.3-A features.  */\n \n /* Has FP and SIMD.  */\n #define AARCH64_FL_FPSIMD     (AARCH64_FL_FP | AARCH64_FL_SIMD)\n@@ -151,6 +153,8 @@ extern unsigned aarch64_architecture_version;\n   (AARCH64_FL_FOR_ARCH8 | AARCH64_FL_LSE | AARCH64_FL_CRC | AARCH64_FL_V8_1)\n #define AARCH64_FL_FOR_ARCH8_2\t\t\t\\\n   (AARCH64_FL_FOR_ARCH8_1 | AARCH64_FL_V8_2)\n+#define AARCH64_FL_FOR_ARCH8_3\t\t\t\\\n+  (AARCH64_FL_FOR_ARCH8_2 | AARCH64_FL_V8_3)\n \n /* Macros to test ISA flags.  */\n \n@@ -162,6 +166,7 @@ extern unsigned aarch64_architecture_version;\n #define AARCH64_ISA_RDMA\t   (aarch64_isa_flags & AARCH64_FL_V8_1)\n #define AARCH64_ISA_V8_2\t   (aarch64_isa_flags & AARCH64_FL_V8_2)\n #define AARCH64_ISA_F16\t\t   (aarch64_isa_flags & AARCH64_FL_F16)\n+#define AARCH64_ISA_V8_3\t   (aarch64_isa_flags & AARCH64_FL_V8_3)\n \n /* Crypto is an optional extension to AdvSIMD.  */\n #define TARGET_CRYPTO (TARGET_SIMD && AARCH64_ISA_CRYPTO)\n@@ -176,6 +181,9 @@ extern unsigned aarch64_architecture_version;\n #define TARGET_FP_F16INST (TARGET_FLOAT && AARCH64_ISA_F16)\n #define TARGET_SIMD_F16INST (TARGET_SIMD && AARCH64_ISA_F16)\n \n+/* ARMv8.3-A features.  */\n+#define TARGET_ARMV8_3\t(AARCH64_ISA_V8_3)\n+\n /* Make sure this is always defined so we don't have to check for ifdefs\n    but rather use normal ifs.  */\n #ifndef TARGET_FIX_ERR_A53_835769_DEFAULT"}, {"sha": "fab7b7348ecb3266f573b1ff64da227768744033", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 4, "deletions": 1, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d766c52b7be15b3149b22cb6a32e6dec88f82b59/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d766c52b7be15b3149b22cb6a32e6dec88f82b59/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=d766c52b7be15b3149b22cb6a32e6dec88f82b59", "patch": "@@ -14010,7 +14010,10 @@ more feature modifiers.  This option has the form\n @option{-march=@var{arch}@r{@{}+@r{[}no@r{]}@var{feature}@r{@}*}}.\n \n The permissible values for @var{arch} are @samp{armv8-a},\n-@samp{armv8.1-a}, @samp{armv8.2-a} or @var{native}.\n+@samp{armv8.1-a}, @samp{armv8.2-a}, @samp{armv8.3-a} or @var{native}.\n+\n+The value @samp{armv8.3-a} implies @samp{armv8.2-a} and enables compiler\n+support for the ARMv8.3-A architecture extensions.\n \n The value @samp{armv8.2-a} implies @samp{armv8.1-a} and enables compiler\n support for the ARMv8.2-A architecture extensions."}]}