module wideexpr_00526(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((ctrl[4]?s2:$signed(s1)))>>>($signed($signed((ctrl[1]?((u4)^(1'sb0))>>((s0)^~(u4)):s7))));
  assign y1 = 2'sb01;
  assign y2 = ~|(($signed(3'sb000))<<(u3));
  assign y3 = (((ctrl[7]?s4:2'sb10))+(+({((((ctrl[6]?+(3'sb001):$signed(s6)))&(-(6'sb101001)))<<($signed((s7)<<(s7))))+((s0)>>>((ctrl[5]?(ctrl[3]?(s2)|(4'sb1010):s1):s3))),s5,|(((((2'sb10)<<(s6))<<(+(1'sb0)))+(+($signed(4'sb1100))))>=(+(~^(s0)))),$signed($signed($signed(~&($signed(u2)))))})))<<(($signed(({2{(-(((2'sb10)<<(s2))^(s0)))<<((-(3'b010))<<(+((s6)&(s7))))}})<<((ctrl[0]?(ctrl[4]?$signed(((ctrl[6]?s4:2'b00))<<<($signed(1'sb1))):(1'sb0)>>(6'b010101)):(ctrl[3]?(ctrl[3]?s7:1'sb1):(3'sb000)<<<((ctrl[0]?4'sb0010:(s5)^~(1'sb0))))))))>>>($signed(s6)));
  assign y4 = ($unsigned(2'sb10))<=(((5'sb11111)!=(s5))<(3'sb011));
  assign y5 = s0;
  assign y6 = (ctrl[5]?!((ctrl[7]?($unsigned({!(s7),((s4)+(1'sb0))-($signed(s1))}))>>($signed((s0)>>>(((u5)|(2'sb11))^~(~(u0))))):$signed(3'b101))):(ctrl[0]?(ctrl[6]?$unsigned((ctrl[5]?$signed($signed((u2)+(u1))):+(s4))):!((ctrl[0]?(ctrl[6]?$signed((s5)>>>(s1)):(3'sb001)-((ctrl[7]?s1:s2))):$signed(($unsigned(1'sb1))^({3{5'sb11111}}))))):({2{(ctrl[0]?(+(s2))==(s7):~|((|(u4))>>({2{u2}})))}})<<<(1'sb1)));
  assign y7 = 3'sb001;
endmodule
