$date
	Tue Sep 11 11:25:02 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0042 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0042 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0042 $end
$var reg 1 # p $end
$upscope $end
$scope module Exemplo0042 $end
$var wire 1 $ t1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
1"
0!
$end
#3
0"
#6
1"
#9
0"
#12
1"
1!
#15
0"
#18
1"
#21
0"
#24
1"
0!
#27
0"
#30
1"
#33
0"
#36
1"
1!
#39
0"
#42
1"
#45
0"
#48
1"
0!
#51
0"
#54
1"
#57
0"
#60
1"
1!
#63
0"
#66
1"
#69
0"
#72
1"
0!
#75
0"
#78
1"
#81
0"
#84
1"
1!
#87
0"
#90
1"
#93
0"
#96
1"
0!
#99
0"
#102
1"
#105
0"
#108
1"
1!
#111
0"
#114
1"
#117
0"
#120
1"
0!
#123
0"
#126
1"
#129
0"
#132
1"
1!
#135
0"
#138
1"
#141
0"
#144
1"
0!
#147
0"
#150
1"
#153
0"
#156
1"
1!
#159
0"
#162
1"
#165
0"
#168
1"
0!
#171
0"
#174
1"
#177
0"
#180
1"
1!
#183
0"
#186
1"
#189
0"
#192
1"
0!
#195
0"
#198
1"
#201
0"
#204
1"
1!
#207
0"
#210
1"
#213
0"
#216
1"
0!
#219
0"
#222
1"
#225
0"
#228
1"
1!
#231
0"
#234
1"
#237
0"
#240
1"
0!
#243
0"
#246
1"
#249
0"
#252
1"
1!
#255
0"
#258
1"
#261
0"
#264
1"
0!
#267
0"
#270
1"
#273
0"
#276
1"
1!
#279
0"
#282
1"
#285
0"
#288
1"
0!
#291
0"
#294
1"
#297
0"
#300
1"
1!
#303
0"
#306
1"
#309
0"
#312
1"
0!
#315
0"
#318
1"
#321
0"
#324
1"
1!
#327
0"
#330
1"
#333
0"
#336
1"
0!
#339
0"
#342
1"
#345
0"
#348
1"
1!
#351
0"
#354
1"
#357
0"
#360
1"
0!
#363
0"
#366
1"
#369
0"
#372
1"
1!
#375
0"
#376
