
*** Running vivado
    with args -log system_v_tpg_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_v_tpg_0_1.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_v_tpg_0_1.tcl -notrace

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chh' on host 'chh-GF63-Thin-10UC' (Linux_x86_64 version 5.13.0-30-generic) on Thu Mar 10 03:38:25 KST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1'
Sourcing Tcl script '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project system_v_tpg_0_1 
INFO: [HLS 200-10] Creating and opening project '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution prj 
INFO: [HLS 200-10] Creating and opening solution '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls -I /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 6.667 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix system_v_tpg_0_1_ 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 219.506 MB.
INFO: [HLS 200-10] Analyzing design file '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/v_tpg.cpp' ... 
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:385:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:388:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:390:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:391:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:394:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:395:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:396:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:397:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:398:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:401:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:402:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:403:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:404:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:405:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:406:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:407:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:408:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:409:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:410:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:411:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:412:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:413:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:414:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:415:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:416:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:417:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:418:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:419:38
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:422:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:423:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:424:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:425:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:427:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:430:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:431:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:432:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:433:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:434:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:436:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:437:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:438:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:439:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:440:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:441:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:442:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:443:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:444:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:445:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:446:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:447:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:448:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:449:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:450:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:452:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:453:23
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:420:9
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:832:38
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1237:15
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1237:15
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1237:103
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1237:103
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1241:15
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1241:15
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1241:107
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1241:107
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1245:15
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1245:15
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1245:109
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1245:109
WARNING: [HLS 207-5301] unused parameter 'print': /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_core.h:598:9
WARNING: [HLS 207-5499] the pragma is not supported and will be ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_core.h:699:9
WARNING: [HLS 207-4610] the argument to '__builtin_assume' has side effects that will be discarded: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_io.h:162:23
WARNING: [HLS 207-4610] the argument to '__builtin_assume' has side effects that will be discarded: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_io.h:228:23
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:116:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:116:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:116:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:130:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:130:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:130:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:144:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:144:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:144:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:174:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:174:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:174:87
WARNING: [HLS 207-5301] unused parameter 'val': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:183:44
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:183:65
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:183:75
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:183:85
WARNING: [HLS 207-5301] unused parameter 'src': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:192:31
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:192:65
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:192:75
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:192:85
WARNING: [HLS 207-5301] unused parameter 'val': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:201:44
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:201:85
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:215:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:215:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:215:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:226:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:226:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:226:87
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:237:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:237:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:237:87
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:248:78
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:248:89
WARNING: [HLS 207-5301] unused parameter 'p0': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:261:67
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:261:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:261:87
WARNING: [HLS 207-5301] unused parameter 'p1': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:289:77
WARNING: [HLS 207-5301] unused parameter 'p2': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:289:87
WARNING: [HLS 207-5301] unused parameter 'sqsum': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_arithm.h:319:54
WARNING: [HLS 207-5301] unused parameter 'cast': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_imgproc.h:278:27
WARNING: [HLS 207-5541] unknown HLS pragma ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_imgproc.h:1157:9
WARNING: [HLS 207-5301] unused parameter 'flags': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_undistort.h:163:39
WARNING: [HLS 207-4610] the argument to '__builtin_assume' has side effects that will be discarded: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_undistort.h:380:35
WARNING: [HLS 207-5301] unused parameter 'x': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_undistort.h:435:24
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_haar.h:192:43
WARNING: [HLS 207-5301] unused parameter 'ovrlayId': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:270:21
WARNING: [HLS 207-5301] unused parameter 'maskId': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:270:35
WARNING: [HLS 207-5301] unused parameter 'crossHairX': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:270:82
WARNING: [HLS 207-5301] unused parameter 'crossHairY': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:271:8
WARNING: [HLS 207-5301] unused parameter 'boxSize': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:272:33
WARNING: [HLS 207-5301] unused parameter 'boxColorR': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:272:47
WARNING: [HLS 207-5301] unused parameter 'boxColorG': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:272:63
WARNING: [HLS 207-5301] unused parameter 'boxColorB': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:272:79
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:385:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:388:33
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:390:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:391:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:394:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:395:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:396:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:397:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:398:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:401:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:402:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:403:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:404:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:405:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:406:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:407:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:408:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:409:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:410:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:411:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:412:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:413:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:414:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:415:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:416:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:417:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:418:38
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:419:38
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:422:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:423:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:424:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:425:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:427:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:430:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:431:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:432:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:433:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:434:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:436:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:437:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:438:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:439:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:440:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:441:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:442:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:443:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:444:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:445:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:446:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:447:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:448:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:449:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:450:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:452:23
WARNING: [HLS 207-5515] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:453:23
WARNING: [HLS 207-5518] extra token before variable expression is ignored: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:832:38
WARNING: [HLS 207-5301] unused parameter 'y': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1023:46
WARNING: [HLS 207-5301] unused parameter 'y': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1071:44
WARNING: [HLS 207-5301] unused parameter 'x': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1071:51
WARNING: [HLS 207-5301] unused parameter 'y': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1191:41
WARNING: [HLS 207-5301] unused parameter 'height': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1191:76
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1237:15
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1237:15
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1237:103
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1237:103
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1241:15
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1241:15
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1241:107
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1241:107
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1245:15
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1245:15
WARNING: [HLS 207-4586] operator '<<' has lower precedence than '-'; '-' will be evaluated first: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1245:109
INFO: [HLS 207-4423] place parentheses around the '-' expression to silence this warning: /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1245:109
WARNING: [HLS 207-5301] unused parameter 'y': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1229:39
WARNING: [HLS 207-5301] unused parameter 'rampStart': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1229:53
WARNING: [HLS 207-5301] unused parameter 'width': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1574:57
WARNING: [HLS 207-5301] unused parameter 'height': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1574:68
WARNING: [HLS 207-5301] unused parameter 'dpDynamicRange': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1575:6
WARNING: [HLS 207-5301] unused parameter 'dpYUVCoef': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1575:25
WARNING: [HLS 207-5301] unused parameter 'y': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1675:56
WARNING: [HLS 207-5301] unused parameter 'width': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1675:70
WARNING: [HLS 207-5301] unused parameter 'height': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1675:81
WARNING: [HLS 207-5301] unused parameter 'color': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1675:92
WARNING: [HLS 207-5301] unused parameter 'width': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1691:59
WARNING: [HLS 207-5301] unused parameter 'height': /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1691:70
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.75 seconds. CPU system time: 0.89 seconds. Elapsed time: 28.01 seconds; current allocated memory: 228.680 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(ap_uint<30>, int, int, ap_uint<10>&)' into 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::write(hls::Scalar<3, ap_uint<10> > const&)' into 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::operator<<(hls::Scalar<3, ap_uint<10> > const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:782:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:858:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::operator<<(hls::Scalar<3, ap_uint<10> > const&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:850:9)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:835:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:834:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<30, ap_uint<10> >(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, int, int, ap_uint<10>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:833:2)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:817:21)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::operator>>(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:797:17)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::read(hls::Scalar<3, ap_uint<10> >&)' into 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::operator>>(hls::Scalar<3, ap_uint<10> >&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1026:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1049:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1073:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1088:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1109:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1130:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1151:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1173:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1193:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1285:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1327:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1355:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1395:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1231:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1486:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1509:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1783:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1578:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1578:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1677:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1694:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::operator<<(hls::Scalar<3, ap_uint<10> > const&)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:703:11)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:509:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::operator>>(hls::Scalar<3, ap_uint<10> >&)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:527:12)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul> const&)' into 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul> const&)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<10> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:879:18)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>::operator<<(hls::axis<ap_uint<30>, 1ul, 1ul, 1ul> const&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:991:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::operator>>(hls::Scalar<3, ap_uint<10> >&)' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:964:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:279:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:281:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:282:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:284:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:287:47)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:287:38)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:287:30)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:287:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:285:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:285:22)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::Scalar<3, ap_uint<10> >, 0>::stream()' into 'v_tpgHlsDataFlow(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned short&, bool&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, int&, hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, bool&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:284:45)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:782:18)
INFO: [HLS 214-210] Disaggregating variable 'tmp' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1578:18)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp25'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp24'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp23'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp22'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp21'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp20'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp19'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp15'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp14'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp12'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp10'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp8'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:509:18)
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:879:18)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned short, unsigned char, unsigned short, int)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&)' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:504:0)
WARNING: [HLS 214-281] Estimating pipelined function 'tpgPatternCrossHatch' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1394:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'mapComp' on dimension 1
INFO: [HLS 214-270] Inferring complete partitioning for array 'mapComp' on dimension 2
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_class.hls::Scalars' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<30>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i48.s_class.hls::Scalars' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<10> >, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.15 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.36 seconds; current allocated memory: 231.228 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 231.235 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 241.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_ref.h:414: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 254.242 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_937_2' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:929) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:781) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_969_4' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:881) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_827_2' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:827) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1578) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp17'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp18'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp21'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp23'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref.tmp25'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:879) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mapComp'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:782) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mapComp'  in dimension 2 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:279:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'AXIvideo2MultiPixStream'
	 'tpgBackground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1371:13) to (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1390:2) in function 'tpgPatternTartanColorBars'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1736:13) to (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1778:2) in function 'tpgPatternDPColorSquare'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/src/hls/hls_video_core.h:0) to (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1672:2) in function 'tpgPatternDPColorRamp'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1552:13) to (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1571:2) in function 'tpgPatternCheckerBoard'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1216:81) to (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1224:6) in function 'tpgBackground'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145:9) to (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:994:8) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-602] Inlining function 'tpgPatternDPColorRamp' into 'tpgBackground' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:663) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgBackground' (/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:0:6)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 291.382 MB.
WARNING: [HLS 200-1449] Process tpgBackground has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process MultiPixStream2AXIvideo has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.8 seconds; current allocated memory: 488.493 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 489.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 489.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	25	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 489.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 489.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	13	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 489.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 489.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	35	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 490.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 490.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	17	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 490.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 490.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	50	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 490.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 491.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSquare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	15	107	30	2	3	2	3	15	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSquare'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternDPColorSquare'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 491.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 492.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	2	73	5	2.5	3	2.5	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoard'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternCheckerBoard'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 492.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 492.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 493.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 493.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	3	86	8	2.7	3	2	2	5	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternCrossHatch'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 493.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 493.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	2	72	5	2.5	3	2.5	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColorBars'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternTartanColorBars'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 494.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 494.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 494.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 494.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1260_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1244)
   b  constant 65515
   c  constant 131200
  DSP Expression: add_ln1260_1 = zext_ln1258_2 * 65515 + 131200
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1260) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1240)
   b  constant 262037
   c  'bitconcatenate' operation ('shl_ln5', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1260)
  DSP Expression: add_ln1260 = zext_ln1258_1 * 262037 + zext_ln1260
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1259) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r')
   b  constant 131029
   c  'add' operation ('add_ln1259', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1259)
  DSP Expression: add_ln1259_1 = add_ln1259 + zext_ln1258 * 131029
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1259_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1240)
   b  constant 262059
   c  constant 131200
  DSP Expression: add_ln1259 = zext_ln1258_1 * 262059 + 131200
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1258_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1240)
   b  constant 150
   c  'add' operation ('add_ln1258', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1258)
  DSP Expression: add_ln1258_1 = zext_ln1258_1 * 150 + zext_ln1258_5
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1258) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r')
   b  constant 77
   c  constant 16512
  DSP Expression: add_ln1258 = zext_ln1258 * 77 + 16512
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1258_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1244)
   b  constant 29
  DSP Expression: mul_ln1258_2 = zext_ln1258_3 * 29
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1312) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('tpgSinTableArray_load', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1311) on array 'tpgSinTableArray'
   b  constant 221
  DSP Expression: mul_ln1312 = sext_ln1311 * 221
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1303_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'call' operation ('tmp', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1303) to 'reg<int>'
   b  wire read operation ('p_read_7') on port 'p_read6'
   c  'add' operation ('add_ln1307_1', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:1307)
  DSP Expression: add_ln1307 = add_ln1307_1 + tmp * p_read_7
INFO: [HLS 200-486] Changing DSP48 latency (root=add_ln1303) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation ('x', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:692) on local variable 'x'
   d  'load' operation ('x', /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1/prj/.autopilot/db/v_tpg.cpp:692) on local variable 'x'
  DSP Expression: mul_ln1303 = (zext_ln1303 + 131071) * zext_ln1303
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 37	0	19	381	45	2.4	5	2.3	5	21	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_521_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 3 to 10 with current asap = 3, alap = 10
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 1 to 8 with current asap = 1, alap = 8
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_521_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 496.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 500.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	120	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 500.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 501.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	49	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_937_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_937_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 501.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 502.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	37	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 502.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 502.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	17	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 502.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 503.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	19	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 503.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 504.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 504.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 505.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 505.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 506.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 507.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 508.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSquare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternDPColorSquare' pipeline 'tpgPatternDPColorSquare' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSquare'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 510.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternCheckerBoard' pipeline 'tpgPatternCheckerBoard' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoard'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 513.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 515.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternCrossHatch' pipeline 'tpgPatternCrossHatch' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 516.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternTartanColorBars' pipeline 'tpgPatternTartanColorBars' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColorBars'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 518.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 520.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_521_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'xBar_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_521_2' pipeline 'VITIS_LOOP_521_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_6s_18s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7ns_15ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_7s_18s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8ns_17ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8s_17ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_8s_18s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_5ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_8ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_521_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 526.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 536.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 539.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 541.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 543.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/enableInput' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'enableInput', 'passthruStartX', 'passthruStartY', 'passthruEndX', 'passthruEndY', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 546.182 MB.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarArray' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgCheckerBoardArray' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_y28' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_v26' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_u24' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternCrossHatch_whiYuv_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternCrossHatch_blkYuv_1' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgPatternTartanColorBars_tpgTartanBarArray' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'passthruStartX_c_channel_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruStartY_c_channel_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruEndX_c_channel_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'passthruEndY_c_channel_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndId_c_channel_U(system_v_tpg_0_1_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'motionSpeed_c_channel_U(system_v_tpg_0_1_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateHorContStart_c_channel_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateHorContDelta_c_channel_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateVerContStart_c_channel_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ZplateVerContDelta_c_channel_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dpDynamicRange_c_channel_U(system_v_tpg_0_1_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dpYUVCoef_c_channel_U(system_v_tpg_0_1_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_U(system_v_tpg_0_1_fifo_w48_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'height_c_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'width_c_U(system_v_tpg_0_1_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'enableInput_c_U(system_v_tpg_0_1_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'colorFormat_c_U(system_v_tpg_0_1_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(system_v_tpg_0_1_fifo_w48_d16_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.31 seconds; current allocated memory: 549.479 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 556.442 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix system_v_tpg_0_1_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix system_v_tpg_0_1_.
INFO: [HLS 200-789] **** Estimated Fmax: 217.96 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53.44 seconds. CPU system time: 1.56 seconds. Elapsed time: 54.36 seconds; current allocated memory: 556.438 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -vendor xilinx.com -library ip -version 8.1 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 03:39:33 2022...
INFO: [HLS 200-802] Generated output file system_v_tpg_0_1/prj/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.28 seconds. CPU system time: 0.72 seconds. Elapsed time: 14.19 seconds; current allocated memory: 563.859 MB.
INFO: [HLS 200-112] Total CPU user time: 68.42 seconds. Total CPU system time: 2.63 seconds. Total elapsed time: 69.85 seconds; peak allocated memory: 556.442 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Mar 10 03:39:35 2022...
compile_c: Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 2527.547 ; gain = 0.000 ; free physical = 3445 ; free virtual = 8682
Command: synth_design -top system_v_tpg_0_1 -part xczu3eg-sbva484-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16996
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2657.359 ; gain = 41.812 ; free physical = 1112 ; free virtual = 6301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/synth/system_v_tpg_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_v_tpg' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_v_tpg.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_v_tpgHlsDataFlow' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_entry_proc' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_entry_proc' (1#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_AXIvideo2MultiPixStream' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_flow_control_loop_pipe_sequential_init' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_flow_control_loop_pipe_sequential_init' (2#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (3#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_width' (4#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_width.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (5#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_reg_unsigned_short_s' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_reg_unsigned_short_s' (6#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_AXIvideo2MultiPixStream' (7#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_AXIvideo2MultiPixStream.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgBackground' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv' (8#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_redYuv.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv' (9#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_grnYuv.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv' (10#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_bluYuv.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternCrossHatch_blkYuv_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCrossHatch_blkYuv_1.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternCrossHatch_blkYuv_1.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCrossHatch_blkYuv_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternCrossHatch_blkYuv_1' (11#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCrossHatch_blkYuv_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternCrossHatch_whiYuv_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCrossHatch_whiYuv_1.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternCrossHatch_whiYuv_1.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCrossHatch_whiYuv_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternCrossHatch_whiYuv_1' (12#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCrossHatch_whiYuv_1.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_y28' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_y28.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_y28.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_y28.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_y28' (13#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_y28.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_v26' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_v26.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_v26.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_v26.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_v26' (14#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_v26.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_u24' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_u24.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_u24.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_u24.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_u24' (15#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgBarSelYuv_u24.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r' (16#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g' (17#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b' (18#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray' (19#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.v:29]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.v:30]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit' (20#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2_tpgSinTableArray_9bit.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarArray' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarArray.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarArray.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarArray.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarArray' (21#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarArray.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r' (22#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g' (23#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b' (24#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y' (25#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v' (26#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y' (27#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v' (28#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u' (29#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u' (30#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternDPColorSquare' (31#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternDPColorSquare.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgCheckerBoardArray' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternCheckerBoard_tpgCheckerBoardArray.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard_tpgCheckerBoardArray' (32#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard_tpgCheckerBoardArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternCheckerBoard' (33#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCheckerBoard.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternCrossHatch' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCrossHatch.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_reg_ap_uint_10_s' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_reg_ap_uint_10_s' (34#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternCrossHatch' (35#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternCrossHatch.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternTartanColorBars' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternTartanColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_tpgPatternTartanColorBars_tpgTartanBarArray' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternTartanColorBars_tpgTartanBarArray.v:6]
INFO: [Synth 8-3876] $readmem data file './system_v_tpg_0_1_tpgPatternTartanColorBars_tpgTartanBarArray.dat' is read successfully [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternTartanColorBars_tpgTartanBarArray.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternTartanColorBars_tpgTartanBarArray' (36#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternTartanColorBars_tpgTartanBarArray.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgPatternTartanColorBars' (37#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgPatternTartanColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_reg_int_s' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_reg_int_s' (38#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' (39#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1' (40#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1' (41#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1' (42#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2' (43#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1' (44#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3' (45#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1' (46#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4' (47#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1' (48#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5' (49#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1' (50#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6' (51#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1' (52#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7' (53#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1' (54#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8' (55#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1' (56#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9' (57#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1' (58#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2' (59#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_tpgBackground' (60#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_MultiPixStream2AXIvideo' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2' (61#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_937_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_MultiPixStream2AXIvideo' (62#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_fifo_w16_d2_S' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w16_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_fifo_w16_d2_S_shiftReg' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w16_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_fifo_w16_d2_S_shiftReg' (63#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w16_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_fifo_w16_d2_S' (64#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w16_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_fifo_w8_d2_S' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_fifo_w8_d2_S_shiftReg' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_fifo_w8_d2_S_shiftReg' (65#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w8_d2_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_fifo_w8_d2_S' (66#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w8_d2_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_fifo_w48_d16_S' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w48_d16_S.v:42]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_fifo_w48_d16_S_shiftReg' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w48_d16_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_fifo_w48_d16_S_shiftReg' (67#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w48_d16_S.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_fifo_w48_d16_S' (68#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_fifo_w48_d16_S.v:42]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_v_tpgHlsDataFlow' (69#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_CTRL_s_axi' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_CTRL_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_CTRL_s_axi.v:398]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_CTRL_s_axi' (70#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_regslice_both' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_regslice_both' (71#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_regslice_both__parameterized0' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_regslice_both__parameterized0' (71#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'system_v_tpg_0_1_regslice_both__parameterized1' [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_regslice_both__parameterized1' (71#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1_v_tpg' (72#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/hdl/verilog/system_v_tpg_0_1_v_tpg.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_v_tpg_0_1' (73#1) [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/synth/system_v_tpg_0_1.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2751.266 ; gain = 135.719 ; free physical = 1923 ; free virtual = 6233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.109 ; gain = 150.562 ; free physical = 2051 ; free virtual = 6363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2766.109 ; gain = 150.562 ; free physical = 2051 ; free virtual = 6363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2766.109 ; gain = 0.000 ; free physical = 2039 ; free virtual = 6352
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/system_v_tpg_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/system_v_tpg_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/dont_touch.xdc]
Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/system_v_tpg_0_1.xdc] for cell 'inst'
Finished Parsing XDC File [/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.gen/sources_1/bd/system/ip/system_v_tpg_0_1/system_v_tpg_0_1.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.797 ; gain = 0.000 ; free physical = 2046 ; free virtual = 6367
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2942.797 ; gain = 0.000 ; free physical = 2041 ; free virtual = 6362
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2942.797 ; gain = 327.250 ; free physical = 3972 ; free virtual = 8294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2942.797 ; gain = 327.250 ; free physical = 3972 ; free virtual = 8293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2942.797 ; gain = 327.250 ; free physical = 3970 ; free virtual = 8291
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'system_v_tpg_0_1_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'system_v_tpg_0_1_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'system_v_tpg_0_1_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'system_v_tpg_0_1_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2942.797 ; gain = 327.250 ; free physical = 3957 ; free virtual = 8282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 8     
	   2 Input   14 Bit       Adders := 7     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 13    
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 12    
	   3 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 16    
+---XORs : 
	   2 Input     10 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 46    
+---Registers : 
	               32 Bit    Registers := 7     
	               30 Bit    Registers := 5     
	               28 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 26    
	               16 Bit    Registers := 89    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 13    
	               10 Bit    Registers := 107   
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 45    
	                1 Bit    Registers := 356   
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	  31 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 45    
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 99    
	   4 Input   10 Bit        Muxes := 9     
	   9 Input   10 Bit        Muxes := 15    
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 19    
	   9 Input    8 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 12    
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 20    
	   9 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 216   
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A''*(B:0x1d)')'.
DSP Report: register mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_tmp0 is absorbed into DSP mul_mul_10ns_5ns_15_4_1_U115/system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x4080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10ns_7ns_15ns_17_4_1_U109/system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x96)')')'.
DSP Report: register mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_10ns_8ns_17ns_18_4_1_U112/system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+(A:0x3fffffff))*B2)'.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U108/system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p, operation Mode is: C+(A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U114/system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: Generating DSP mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (A''*(B:0xdd)')'.
DSP Report: register mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/a_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_tmp_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_tmp0 is absorbed into DSP mul_mul_20s_8ns_28_4_1_U117/system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ffd5)')')'.
DSP Report: register mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_10ns_7s_18s_18_4_1_U113/system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3ff95)')')'.
DSP Report: register mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8s_18s_18_4_1_U110/system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_10ns_8s_17ns_18_4_1_U111/system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x3ffeb)')')'.
DSP Report: register mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p is absorbed into DSP mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/m is absorbed into DSP mac_muladd_10ns_6s_18s_18_4_1_U116/system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8_U/p_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2942.797 ; gain = 327.250 ; free physical = 3711 ; free virtual = 8125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------+--------------------------------+---------------+----------------+
|Module Name                                                  | RTL Object                     | Depth x Width | Implemented As | 
+-------------------------------------------------------------+--------------------------------+---------------+----------------+
|system_v_tpg_0_1_tpgPatternCheckerBoard_tpgCheckerBoardArray | p_0_out                        | 32x1          | LUT            | 
|system_v_tpg_0_1_tpgPatternTartanColorBars_tpgTartanBarArray | p_0_out                        | 64x3          | LUT            | 
|system_v_tpg_0_1_tpgPatternCheckerBoard                      | p_0_out                        | 32x1          | LUT            | 
|system_v_tpg_0_1_tpgPatternTartanColorBars                   | p_0_out                        | 64x3          | LUT            | 
|system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q0_reg | 2048x9        | Block RAM      | 
|system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q2_reg | 2048x9        | Block RAM      | 
|system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q1_reg | 2048x9        | Block RAM      | 
|system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2     | p_0_out                        | 2048x20       | Block RAM      | 
|system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q0_reg | 2048x9        | Block RAM      | 
|system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q2_reg | 2048x9        | Block RAM      | 
|system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2     | tpgSinTableArray_9bit_U/q1_reg | 2048x9        | Block RAM      | 
|system_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_521_2     | p_0_out                        | 2048x20       | Block RAM      | 
+-------------------------------------------------------------+--------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below)
+---------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                              | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_v_tpg_0_1_mul_mul_10ns_5ns_15_4_1_DSP48_7         | (A''*(B:0x1d)')'            | 11     | 6      | -      | -      | 17     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|system_v_tpg_0_1_mac_muladd_10ns_7ns_15ns_17_4_1_DSP48_1 | (C:0x4080)+(A2*(B:0x4d)')'  | 17     | 17     | 16     | -      | 17     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|system_v_tpg_0_1_mac_muladd_10ns_8ns_17ns_18_4_1_DSP48_4 | (C+(A''*(B:0x96)')')'       | 18     | 18     | 18     | -      | 18     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|system_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | ((D+(A:0x3fffffff))*B2)'    | 1      | 17     | -      | 17     | 34     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|system_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6  | C+(A2*B2)'                  | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|system_v_tpg_0_1_mul_mul_20s_8ns_28_4_1_DSP48_9          | (A''*(B:0xdd)')'            | 20     | 9      | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|system_v_tpg_0_1_mac_muladd_10ns_8s_18s_18_4_1_DSP48_2   | (C+(A2*(B:0x3ffab)')')'     | 18     | 18     | 18     | -      | 18     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|system_v_tpg_0_1_mac_muladd_10ns_7s_18s_18_4_1_DSP48_5   | (PCIN+(A''*(B:0x3ffd5)')')' | 18     | 18     | -      | -      | 18     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|system_v_tpg_0_1_mac_muladd_10ns_8s_17ns_18_4_1_DSP48_3  | (C'+(A2*(B:0x3ff95)')')'    | 18     | 18     | 18     | -      | 18     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|system_v_tpg_0_1_mac_muladd_10ns_6s_18s_18_4_1_DSP48_8   | (C+(A''*(B:0x3ffeb)')')'    | 18     | 18     | 18     | -      | 18     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+---------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3320.172 ; gain = 704.625 ; free physical = 2623 ; free virtual = 7040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3367.211 ; gain = 751.664 ; free physical = 2573 ; free virtual = 6990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/tpgSinTableArray_9bit_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/tpgSinTableArray_9bit_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/tpgSinTableArray_9bit_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_428 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_5_429 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3386.219 ; gain = 770.672 ; free physical = 2558 ; free virtual = 6975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3397.125 ; gain = 781.578 ; free physical = 2560 ; free virtual = 6976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 3397.125 ; gain = 781.578 ; free physical = 2560 ; free virtual = 6976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3397.125 ; gain = 781.578 ; free physical = 2561 ; free virtual = 6977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3397.125 ; gain = 781.578 ; free physical = 2561 ; free virtual = 6977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3397.125 ; gain = 781.578 ; free physical = 2561 ; free virtual = 6977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3397.125 ; gain = 781.578 ; free physical = 2561 ; free virtual = 6977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/icmp_ln521_reg_3731_pp0_iter3_reg_reg[0]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/icmp_ln1051_reg_3770_pp0_iter9_reg_reg[0]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/icmp_ln1028_reg_3735_pp0_iter8_reg_reg[0]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/icmp_ln1635_reg_3741_pp0_iter10_reg_reg[0]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/b_reg_3792_pp0_iter6_reg_reg[9]              | 5      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/add_ln1258_1_reg_3843_pp0_iter10_reg_reg[17] | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/rSerie_V_reg[3]                              | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/rSerie_V_reg[0]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/or_ln692_reg_3774_pp0_iter11_reg_reg[0]      | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/b_reg_3792_pp0_iter10_reg_reg[9]             | 4      | 9     | NO           | NO                 | YES               | 9      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/add_ln1259_1_reg_3849_pp0_iter10_reg_reg[17] | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/add_ln1260_reg_3832_pp0_iter10_reg_reg[17]   | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/gSerie_V_reg[3]                              | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/gSerie_V_reg[0]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/bSerie_V_reg[3]                              | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/bSerie_V_reg[0]                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/icmp_ln1057_reg_3813_pp0_iter8_reg_reg[0]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/icmp_ln1286_reg_3762_pp0_iter3_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/and_ln1293_reg_3766_pp0_iter4_reg_reg[0]     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/ap_loop_exit_ready_pp0_iter11_reg_reg        | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_v_tpg_0_1_v_tpg | grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/x_2_reg_3704_pp0_iter8_reg_reg[15]           | 9      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 48     | 48         | 48     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    71|
|2     |DSP_ALU         |    10|
|3     |DSP_A_B_DATA    |    10|
|7     |DSP_C_DATA      |    10|
|9     |DSP_MULTIPLIER  |    10|
|11    |DSP_M_DATA      |    10|
|12    |DSP_OUTPUT      |    10|
|14    |DSP_PREADD      |    10|
|15    |DSP_PREADD_DATA |    10|
|17    |LUT1            |    77|
|18    |LUT2            |   377|
|19    |LUT3            |  1054|
|20    |LUT4            |   389|
|21    |LUT5            |   497|
|22    |LUT6            |  1025|
|23    |RAMB18E2        |     3|
|25    |RAMB36E2        |     1|
|26    |SRL16E          |   157|
|27    |FDRE            |  3064|
|28    |FDSE            |    86|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3397.125 ; gain = 781.578 ; free physical = 2561 ; free virtual = 6977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3397.125 ; gain = 604.891 ; free physical = 2601 ; free virtual = 7017
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 3397.133 ; gain = 781.578 ; free physical = 2601 ; free virtual = 7017
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3411.062 ; gain = 0.000 ; free physical = 2689 ; free virtual = 7105
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/grp_v_tpgHlsDataFlow_fu_343/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_521_2_fu_516/tpgSinTableArray_9bit_U/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3446.047 ; gain = 0.000 ; free physical = 2771 ; free virtual = 7188
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances

Synth Design complete, checksum: 36ebabf8
INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:54 . Memory (MB): peak = 3446.047 ; gain = 918.500 ; free physical = 2940 ; free virtual = 7357
INFO: [Common 17-1381] The checkpoint '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_v_tpg_0_1, cache-ID = 1f6030f0d3eb93c6
INFO: [Common 17-1381] The checkpoint '/home/chh/projects/ultra96_proj/ultra96_vivado_proj/ultra96_vivado_proj.runs/system_v_tpg_0_1_synth_1/system_v_tpg_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_v_tpg_0_1_utilization_synth.rpt -pb system_v_tpg_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 03:40:33 2022...
