<?xml version='1.0' encoding='utf-8'?>
<models>
    <!-- Global <const0> source -->
    <model name="GND">
        <output_ports>
            <port name="GND"/>
        </output_ports>
    </model>
    <!-- Global <const1> source -->
    <model name="VCC">
        <output_ports>
            <port name="VCC"/>
        </output_ports>
    </model>
    <!-- 4-input LUT used in the SLC -->
    <model name="LUT4">
        <input_ports>
            <port name="I0" combinational_sink_ports="O"/>
            <port name="I1" combinational_sink_ports="O"/>
            <port name="I2" combinational_sink_ports="O"/>
            <port name="I3" combinational_sink_ports="O"/>
        </input_ports>
        <output_ports>
            <port name="O"/>
        </output_ports>
    </model>
    <!-- Full Adder used in the SLC -->
<!--<model name="FULL_ADDER">
        <input_ports>
            <port name="A" combinational_sink_ports="S CO"/>
            <port name="B" combinational_sink_ports="S CO"/>
            <port name="CI" combinational_sink_ports="S CO"/>
        </input_ports>
        <output_ports>
            <port name="CO"/>
            <port name="S"/>
        </output_ports>
    </model> -->
    <!-- Flip-flop model used in SLC -->
    <model name="FF">
        <input_ports>
            <port name="QCK" is_clock="1"/>
            <port name="D" clock="QCK"/>
            <port name="QEN" clock="QCK"/>
            <port name="QST" clock="QCK"/>
            <port name="QRT" clock="QCK"/>
        </input_ports>
        <output_ports>
            <port name="CQZ" clock="QCK"/>
        </output_ports>
    </model>
    <!-- Input buffer as a I/O cell -->
    <model name="IN_BUFF">
        <input_ports>
            <port name="A" combinational_sink_ports="Q"/>
        </input_ports>
        <output_ports>
            <port name="Q"/>
        </output_ports>
    </model>
    <!-- Output buffer as a I/O cell -->
    <model name="OUT_BUFF">
        <input_ports>
            <port name="A" combinational_sink_ports="Q"/>
        </input_ports>
        <output_ports>
            <port name="Q"/>
        </output_ports>
    </model>
    <!-- D output buffer (constant generator) as a I/O cell -->
<!--<model name="D_BUFF">
        <input_ports>
            <port name="EN" combinational_sink_ports="Q"/>
        </input_ports>
        <output_ports>
            <port name="Q"/>
        </output_ports>
    </model>-->
    <!-- Input buffer (registered) as a I/O cell -->
<!--<model name="IN_REG">
        <input_ports>
            <port name="clk" is_clock="1"/>
            <port name="dataIn" clock="clk"/>
            <port name="rst" clock="clk"/>
            <port name="sel" clock="clk"/>
            <port name="hold" clock="clk"/>
        </input_ports>
        <output_ports>
            <port name="dataOut" clock="clk"/>
        </output_ports>
    </model>-->
    <!-- Output buffer (registered) as a I/O cell -->
<!--<model name="OUT_REG">
        <input_ports>
            <port name="clk" is_clock="1"/>
            <port name="dataIn" clock="clk"/>
            <port name="rst" clock="clk"/>
            <port name="sel" clock="clk"/>
            <port name="hold" clock="clk"/>
        </input_ports>
        <output_ports>
            <port name="dataOut" clock="clk"/>
        </output_ports>
    </model>-->
</models>
