<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\impl\gwsynthesis\tangnano20k_step8.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\tangnano20k_step8.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 13 23:00:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18751</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8226</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>62</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk3_579m</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>clk3_579m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.632
<td>0.000</td>
<td>17.463</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>120.651(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>49.526(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk3_579m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk3_579m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3_579m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.061</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.649</td>
</tr>
<tr>
<td>2</td>
<td>0.165</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.423</td>
</tr>
<tr>
<td>3</td>
<td>0.397</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.191</td>
</tr>
<tr>
<td>4</td>
<td>0.439</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.149</td>
</tr>
<tr>
<td>5</td>
<td>0.581</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.007</td>
</tr>
<tr>
<td>6</td>
<td>0.611</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.977</td>
</tr>
<tr>
<td>7</td>
<td>0.632</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.956</td>
</tr>
<tr>
<td>8</td>
<td>0.653</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.935</td>
</tr>
<tr>
<td>9</td>
<td>0.824</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.764</td>
</tr>
<tr>
<td>10</td>
<td>0.915</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.673</td>
</tr>
<tr>
<td>11</td>
<td>0.915</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.673</td>
</tr>
<tr>
<td>12</td>
<td>0.915</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.673</td>
</tr>
<tr>
<td>13</td>
<td>0.920</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_a_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.668</td>
</tr>
<tr>
<td>14</td>
<td>1.066</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.522</td>
</tr>
<tr>
<td>15</td>
<td>1.092</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_sdram/ff_wdata_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.496</td>
</tr>
<tr>
<td>16</td>
<td>1.157</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.431</td>
</tr>
<tr>
<td>17</td>
<td>1.163</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.425</td>
</tr>
<tr>
<td>18</td>
<td>1.163</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.425</td>
</tr>
<tr>
<td>19</td>
<td>1.169</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_sdram/ff_wdata_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.419</td>
</tr>
<tr>
<td>20</td>
<td>1.275</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_sdram/ff_wdata_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.313</td>
</tr>
<tr>
<td>21</td>
<td>1.325</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_sdram/ff_wdata_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.263</td>
</tr>
<tr>
<td>22</td>
<td>1.409</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_sdram/ff_wdata_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.179</td>
</tr>
<tr>
<td>23</td>
<td>1.422</td>
<td>u_z80/u_cz80/ff_a_1_s0/Q</td>
<td>u_sdram/ff_address_14_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.166</td>
</tr>
<tr>
<td>24</td>
<td>1.428</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_is_write_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.160</td>
</tr>
<tr>
<td>25</td>
<td>1.455</td>
<td>u_z80/u_cz80/ir_0_s0/Q</td>
<td>u_sdram/ff_wdata_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>10.133</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_7_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_6_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_5_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_3_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_2_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>7</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_1_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>8</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
<td>u_vram/ff_ram_ff_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>9</td>
<td>0.060</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>10</td>
<td>0.060</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>11</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>12</td>
<td>0.060</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>13</td>
<td>0.074</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_13_s0/Q</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[10]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>14</td>
<td>0.074</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_11_s0/Q</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[9]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>15</td>
<td>0.074</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_9_s0/Q</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>16</td>
<td>0.074</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_d_13_s0/Q</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[10]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>17</td>
<td>0.074</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>18</td>
<td>0.074</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>19</td>
<td>0.074</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>20</td>
<td>0.074</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_0_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>21</td>
<td>0.076</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>22</td>
<td>0.082</td>
<td>u_opll/u_ikaopll/u_EG/cyc19r_start_attack_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>23</td>
<td>0.198</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/Q</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>24</td>
<td>0.198</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_6_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>25</td>
<td>0.202</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_d_1_s0/Q</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_7_s1</td>
</tr>
<tr>
<td>2</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_address_13_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_send_data_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">d_2_s7/F</td>
</tr>
<tr>
<td>16.113</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s4/I1</td>
</tr>
<tr>
<td>16.662</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s4/F</td>
</tr>
<tr>
<td>16.838</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s3/I2</td>
</tr>
<tr>
<td>17.300</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_2_s3/F</td>
</tr>
<tr>
<td>18.024</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.897, 33.452%; route: 7.520, 64.556%; tC2Q: 0.232, 1.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">d_2_s7/F</td>
</tr>
<tr>
<td>16.065</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>u_ppi/u_ppi_0/n82_s2/I1</td>
</tr>
<tr>
<td>16.620</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n82_s2/F</td>
</tr>
<tr>
<td>16.872</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td>u_ppi/u_ppi_0/n82_s1/I1</td>
</tr>
<tr>
<td>17.442</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C42[3][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n82_s1/F</td>
</tr>
<tr>
<td>17.798</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.011, 35.113%; route: 7.180, 62.856%; tC2Q: 0.232, 2.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">d_2_s7/F</td>
</tr>
<tr>
<td>16.113</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s4/I1</td>
</tr>
<tr>
<td>16.662</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s4/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s3/I2</td>
</tr>
<tr>
<td>17.237</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C42[2][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s3/F</td>
</tr>
<tr>
<td>17.565</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.005, 35.789%; route: 6.954, 62.138%; tC2Q: 0.232, 2.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">d_2_s7/F</td>
</tr>
<tr>
<td>16.065</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s4/I1</td>
</tr>
<tr>
<td>16.635</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C41[2][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_5_s4/F</td>
</tr>
<tr>
<td>16.809</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s3/I1</td>
</tr>
<tr>
<td>17.379</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C42[3][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_1_s3/F</td>
</tr>
<tr>
<td>17.523</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 36.112%; route: 6.891, 61.807%; tC2Q: 0.232, 2.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">d_2_s7/F</td>
</tr>
<tr>
<td>16.113</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s4/I1</td>
</tr>
<tr>
<td>16.662</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s4/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s3/I2</td>
</tr>
<tr>
<td>17.237</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_6_s3/F</td>
</tr>
<tr>
<td>17.382</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.005, 36.386%; route: 6.770, 61.506%; tC2Q: 0.232, 2.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">d_2_s7/F</td>
</tr>
<tr>
<td>16.065</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>u_ppi/u_ppi_0/n82_s2/I1</td>
</tr>
<tr>
<td>16.635</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C41[0][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n82_s2/F</td>
</tr>
<tr>
<td>16.638</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s3/I1</td>
</tr>
<tr>
<td>17.208</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_4_s3/F</td>
</tr>
<tr>
<td>17.352</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.026, 36.675%; route: 6.719, 61.211%; tC2Q: 0.232, 2.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">d_2_s7/F</td>
</tr>
<tr>
<td>16.065</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s4/I1</td>
</tr>
<tr>
<td>16.635</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C41[2][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_5_s4/F</td>
</tr>
<tr>
<td>16.638</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s3/I1</td>
</tr>
<tr>
<td>17.187</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_5_s3/F</td>
</tr>
<tr>
<td>17.331</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.005, 36.554%; route: 6.719, 61.329%; tC2Q: 0.232, 2.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">d_2_s7/F</td>
</tr>
<tr>
<td>16.113</td>
<td>1.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s4/I1</td>
</tr>
<tr>
<td>16.662</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s4/F</td>
</tr>
<tr>
<td>16.838</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s3/I2</td>
</tr>
<tr>
<td>17.165</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_3_s3/F</td>
</tr>
<tr>
<td>17.310</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.762, 34.403%; route: 6.941, 63.475%; tC2Q: 0.232, 2.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>16.677</td>
<td>1.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>u_ppi/u_ppi_0/n69_s1/I0</td>
</tr>
<tr>
<td>17.139</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n69_s1/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.348, 31.103%; route: 7.184, 66.742%; tC2Q: 0.232, 2.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>16.677</td>
<td>1.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_ppi/u_ppi_0/n70_s1/I0</td>
</tr>
<tr>
<td>17.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n70_s1/F</td>
</tr>
<tr>
<td>17.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.257, 30.515%; route: 7.184, 67.311%; tC2Q: 0.232, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>16.677</td>
<td>1.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_ppi/u_ppi_0/n67_s1/I0</td>
</tr>
<tr>
<td>17.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n67_s1/F</td>
</tr>
<tr>
<td>17.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.257, 30.515%; route: 7.184, 67.311%; tC2Q: 0.232, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>17.048</td>
<td>2.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 27.039%; route: 7.555, 70.787%; tC2Q: 0.232, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>17.042</td>
<td>2.233</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_a_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_a_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.886, 27.054%; route: 7.550, 70.771%; tC2Q: 0.232, 2.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>16.434</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[2][A]</td>
<td>u_ppi/u_ppi_0/n72_s1/I0</td>
</tr>
<tr>
<td>16.896</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C42[2][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n72_s1/F</td>
</tr>
<tr>
<td>16.896</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.348, 31.820%; route: 6.942, 65.975%; tC2Q: 0.232, 2.205%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>d_4_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">d_4_s7/F</td>
</tr>
<tr>
<td>16.321</td>
<td>1.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>w_sdram_d_4_s0/I0</td>
</tr>
<tr>
<td>16.870</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td style=" background: #97FFFF;">w_sdram_d_4_s0/F</td>
</tr>
<tr>
<td>16.870</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_sdram/ff_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_4_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>u_sdram/ff_wdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.435, 32.727%; route: 6.829, 65.062%; tC2Q: 0.232, 2.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>16.434</td>
<td>1.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_ppi/u_ppi_0/n71_s1/I0</td>
</tr>
<tr>
<td>16.805</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n71_s1/F</td>
</tr>
<tr>
<td>16.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.257, 31.226%; route: 6.942, 66.550%; tC2Q: 0.232, 2.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>16.428</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>u_ppi/u_ppi_0/n73_s1/I0</td>
</tr>
<tr>
<td>16.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n73_s1/F</td>
</tr>
<tr>
<td>16.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.257, 31.243%; route: 6.936, 66.532%; tC2Q: 0.232, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>16.428</td>
<td>1.619</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_ppi/u_ppi_0/n68_s1/I0</td>
</tr>
<tr>
<td>16.799</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n68_s1/F</td>
</tr>
<tr>
<td>16.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.257, 31.243%; route: 6.936, 66.532%; tC2Q: 0.232, 2.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>14.809</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>16.423</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>w_sdram_d_0_s0/I0</td>
</tr>
<tr>
<td>16.794</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td style=" background: #97FFFF;">w_sdram_d_0_s0/F</td>
</tr>
<tr>
<td>16.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>u_sdram/ff_wdata_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>u_sdram/ff_wdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.257, 31.260%; route: 6.930, 66.513%; tC2Q: 0.232, 2.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>d_3_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">d_3_s7/F</td>
</tr>
<tr>
<td>16.117</td>
<td>1.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>w_sdram_d_3_s0/I0</td>
</tr>
<tr>
<td>16.687</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">w_sdram_d_3_s0/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_sdram/ff_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_3_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>u_sdram/ff_wdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.456, 33.512%; route: 6.625, 64.239%; tC2Q: 0.232, 2.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>d_2_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R11C29[1][A]</td>
<td style=" background: #97FFFF;">d_2_s7/F</td>
</tr>
<tr>
<td>16.088</td>
<td>1.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>w_sdram_d_2_s0/I0</td>
</tr>
<tr>
<td>16.637</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" background: #97FFFF;">w_sdram_d_2_s0/F</td>
</tr>
<tr>
<td>16.637</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_sdram/ff_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_2_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>u_sdram/ff_wdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.435, 33.471%; route: 6.596, 64.269%; tC2Q: 0.232, 2.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.292</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>d_1_s7/I2</td>
</tr>
<tr>
<td>14.847</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>39</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">d_1_s7/F</td>
</tr>
<tr>
<td>16.183</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>w_sdram_d_1_s0/I0</td>
</tr>
<tr>
<td>16.554</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">w_sdram_d_1_s0/F</td>
</tr>
<tr>
<td>16.554</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>u_sdram/ff_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>u_sdram/ff_wdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.295, 32.370%; route: 6.652, 65.351%; tC2Q: 0.232, 2.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>u_z80/u_cz80/ff_a_1_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>52</td>
<td>R11C10[2][B]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_1_s0/Q</td>
</tr>
<tr>
<td>9.320</td>
<td>2.714</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[3][B]</td>
<td>u_megarom_slot1/n510_s6/I0</td>
</tr>
<tr>
<td>9.890</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C40[3][B]</td>
<td style=" background: #97FFFF;">u_megarom_slot1/n510_s6/F</td>
</tr>
<tr>
<td>10.064</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C40[1][B]</td>
<td>w_sdram_address_22_s6/I2</td>
</tr>
<tr>
<td>10.581</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C40[1][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s6/F</td>
</tr>
<tr>
<td>10.983</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td>w_sdram_address_17_s9/I0</td>
</tr>
<tr>
<td>11.500</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">w_sdram_address_17_s9/F</td>
</tr>
<tr>
<td>12.166</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>u_sdram/n225_s7/I0</td>
</tr>
<tr>
<td>12.715</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n225_s7/F</td>
</tr>
<tr>
<td>12.716</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[2][A]</td>
<td>u_sdram/n225_s6/I0</td>
</tr>
<tr>
<td>13.233</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R17C41[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n225_s6/F</td>
</tr>
<tr>
<td>13.756</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>u_sdram/n225_s14/I0</td>
</tr>
<tr>
<td>14.209</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n225_s14/F</td>
</tr>
<tr>
<td>14.631</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>u_sdram/n1341_s1/I1</td>
</tr>
<tr>
<td>15.180</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R21C42[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n1341_s1/F</td>
</tr>
<tr>
<td>16.541</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_address_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_sdram/ff_address_14_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_address_14_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[0][B]</td>
<td>u_sdram/ff_address_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.672, 36.119%; route: 6.262, 61.599%; tC2Q: 0.232, 2.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>8.984</td>
<td>2.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td>u_exp_slot0/n28_s7/I3</td>
</tr>
<tr>
<td>9.533</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C43[3][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s7/F</td>
</tr>
<tr>
<td>9.706</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[3][A]</td>
<td>u_exp_slot0/n28_s3/I1</td>
</tr>
<tr>
<td>10.261</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R14C43[3][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s3/F</td>
</tr>
<tr>
<td>11.190</td>
<td>0.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[3][B]</td>
<td>w_sdram_address_22_s3/I3</td>
</tr>
<tr>
<td>11.561</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C40[3][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s3/F</td>
</tr>
<tr>
<td>12.230</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[3][B]</td>
<td>w_sdram_address_22_s1/I1</td>
</tr>
<tr>
<td>12.785</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R15C41[3][B]</td>
<td style=" background: #97FFFF;">w_sdram_address_22_s1/F</td>
</tr>
<tr>
<td>13.487</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>u_sdram/n179_s5/I0</td>
</tr>
<tr>
<td>13.949</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n179_s5/F</td>
</tr>
<tr>
<td>13.951</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][B]</td>
<td>u_sdram/n179_s7/I3</td>
</tr>
<tr>
<td>14.404</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R23C41[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n179_s7/F</td>
</tr>
<tr>
<td>14.808</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C43[3][A]</td>
<td>u_sdram/n179_s1/I0</td>
</tr>
<tr>
<td>15.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C43[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n179_s1/F</td>
</tr>
<tr>
<td>15.841</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td>u_sdram/ff_is_write_s3/I0</td>
</tr>
<tr>
<td>16.390</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C46[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_is_write_s3/F</td>
</tr>
<tr>
<td>16.534</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_is_write_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C46[1][A]</td>
<td>u_sdram/ff_is_write_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C46[1][A]</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.865, 38.043%; route: 6.063, 59.674%; tC2Q: 0.232, 2.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>u_z80/u_cz80/ir_0_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>70</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_0_s0/Q</td>
</tr>
<tr>
<td>7.955</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][B]</td>
<td>u_z80/u_cz80/n3430_s1/I0</td>
</tr>
<tr>
<td>8.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R14C27[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s1/F</td>
</tr>
<tr>
<td>9.634</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_z80/u_cz80/u_mcode/mcycles_d_1_s20/I0</td>
</tr>
<tr>
<td>10.189</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/u_mcode/mcycles_d_1_s20/F</td>
</tr>
<tr>
<td>11.417</td>
<td>1.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td>u_z80/n279_s18/I1</td>
</tr>
<tr>
<td>11.788</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C25[1][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s18/F</td>
</tr>
<tr>
<td>12.036</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td>u_z80/n279_s8/I3</td>
</tr>
<tr>
<td>12.591</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C27[3][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s8/F</td>
</tr>
<tr>
<td>13.246</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>u_z80/n279_s4/I3</td>
</tr>
<tr>
<td>13.617</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s4/F</td>
</tr>
<tr>
<td>14.338</td>
<td>0.720</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>d_5_s7/I2</td>
</tr>
<tr>
<td>14.855</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">d_5_s7/F</td>
</tr>
<tr>
<td>15.937</td>
<td>1.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>w_sdram_d_5_s0/I0</td>
</tr>
<tr>
<td>16.507</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td style=" background: #97FFFF;">w_sdram_d_5_s0/F</td>
</tr>
<tr>
<td>16.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_wdata_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>u_sdram/ff_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>u_sdram/ff_wdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.456, 34.107%; route: 6.445, 63.603%; tC2Q: 0.232, 2.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C16[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_7_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/ff_ram_ff_ram_0_7_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_vram/ff_ram_ff_ram_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C16[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_6_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/ff_ram_ff_ram_0_6_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_vram/ff_ram_ff_ram_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C16[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_5_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/ff_ram_ff_ram_0_5_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_vram/ff_ram_ff_ram_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C16[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_4_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>u_vram/ff_ram_ff_ram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C16[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_3_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>u_vram/ff_ram_ff_ram_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C16[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_2_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_vram/ff_ram_ff_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_vram/ff_ram_ff_ram_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C16[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_1_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_vram/ff_ram_ff_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>u_vram/ff_ram_ff_ram_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_vram/ff_ram_ff_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C16[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R32C16[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_color_bus/ff_dram_we_n_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">u_vram/ff_ram_ff_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>u_vram/ff_ram_ff_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>u_vram/ff_ram_ff_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C27[2][A]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R44C27[2][A]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C29[2][A]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R43C29[2][A]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C17[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C30[0][B]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_13_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C30[0][B]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_13_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_11_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_11_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][B]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_9_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C29[2][B]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_d_9_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_d_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C27[0][A]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_d_13_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C27[0][A]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_even/ff_d_13_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[0][B]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C8[0][B]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C8[0][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C8[0][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C32[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_4_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_0_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_0_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[2][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C11[2][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_EG/cyc19r_start_attack_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C32[1][A]</td>
<td>u_opll/u_ikaopll/u_EG/cyc19r_start_attack_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R30C32[1][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/cyc19r_start_attack_s0/Q</td>
</tr>
<tr>
<td>5.945</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 38.911%; tC2Q: 0.202, 61.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C8[1][A]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>u_v9918/u_v9918_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_6_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R32C32[0][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_6_s0/Q</td>
</tr>
<tr>
<td>6.062</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C26[1][B]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_d_1_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C26[1][B]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_even/ff_d_1_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>u_video_out/i182/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_address_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_address_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_address_13_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_address_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_address_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_send_data_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_send_data_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_send_data_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/ff_address_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/ff_address_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/ff_address_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2677</td>
<td>lcd_clk_d</td>
<td>-0.061</td>
<td>2.442</td>
</tr>
<tr>
<td>1193</td>
<td>n1710_5</td>
<td>7.172</td>
<td>1.849</td>
</tr>
<tr>
<td>509</td>
<td>n86_4</td>
<td>15.900</td>
<td>1.859</td>
</tr>
<tr>
<td>215</td>
<td>O_sdram_clk_d</td>
<td>2.215</td>
<td>2.442</td>
</tr>
<tr>
<td>170</td>
<td>m_nc_sel_z_6</td>
<td>17.046</td>
<td>1.793</td>
</tr>
<tr>
<td>166</td>
<td>ff_reset_n</td>
<td>8.231</td>
<td>1.710</td>
</tr>
<tr>
<td>147</td>
<td>w_vdp_enable</td>
<td>16.322</td>
<td>2.058</td>
</tr>
<tr>
<td>114</td>
<td>n672_5</td>
<td>20.226</td>
<td>1.954</td>
</tr>
<tr>
<td>99</td>
<td>w_cpu_enable</td>
<td>2.215</td>
<td>2.198</td>
</tr>
<tr>
<td>96</td>
<td>regaddra[2]</td>
<td>6.921</td>
<td>1.687</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C42</td>
<td>91.67%</td>
</tr>
<tr>
<td>R23C12</td>
<td>91.67%</td>
</tr>
<tr>
<td>R18C36</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C13</td>
<td>87.50%</td>
</tr>
<tr>
<td>R15C34</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C37</td>
<td>86.11%</td>
</tr>
<tr>
<td>R11C49</td>
<td>86.11%</td>
</tr>
<tr>
<td>R15C41</td>
<td>84.72%</td>
</tr>
<tr>
<td>R44C26</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
