{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669233541910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669233541911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 16:59:01 2022 " "Processing started: Wed Nov 23 16:59:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669233541911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669233541911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaRefri -c MaquinaRefri " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaRefri -c MaquinaRefri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669233541911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669233542393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669233542393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mealy-maquinaRefri " "Found design unit 1: mealy-maquinaRefri" {  } { { "mealy.vhd" "" { Text "C:/Users/11815722/Desktop/MaquinaRefriFPGA/mealy.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669233550054 ""} { "Info" "ISGN_ENTITY_NAME" "1 mealy " "Found entity 1: mealy" {  } { { "mealy.vhd" "" { Text "C:/Users/11815722/Desktop/MaquinaRefriFPGA/mealy.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669233550054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669233550054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinarefri.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maquinarefri.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaRefri " "Found entity 1: MaquinaRefri" {  } { { "MaquinaRefri.bdf" "" { Schematic "C:/Users/11815722/Desktop/MaquinaRefriFPGA/MaquinaRefri.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669233550056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669233550056 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaquinaRefri " "Elaborating entity \"MaquinaRefri\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669233550085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display-7segment-binary.bdf 1 1 " "Using design file display-7segment-binary.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display-7segment-binary " "Found entity 1: display-7segment-binary" {  } { { "display-7segment-binary.bdf" "" { Schematic "C:/Users/11815722/Desktop/MaquinaRefriFPGA/display-7segment-binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669233550095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669233550095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display-7segment-binary display-7segment-binary:inst4 " "Elaborating entity \"display-7segment-binary\" for hierarchy \"display-7segment-binary:inst4\"" {  } { { "MaquinaRefri.bdf" "inst4" { Schematic "C:/Users/11815722/Desktop/MaquinaRefriFPGA/MaquinaRefri.bdf" { { 368 304 400 528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669233550095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy mealy:inst " "Elaborating entity \"mealy\" for hierarchy \"mealy:inst\"" {  } { { "MaquinaRefri.bdf" "inst" { Schematic "C:/Users/11815722/Desktop/MaquinaRefriFPGA/MaquinaRefri.bdf" { { 168 576 784 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669233550096 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "botao mealy.vhd(24) " "VHDL Process Statement warning at mealy.vhd(24): signal \"botao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mealy.vhd" "" { Text "C:/Users/11815722/Desktop/MaquinaRefriFPGA/mealy.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669233550097 "|MaquinaRefri|mealy:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estadoAtual mealy.vhd(27) " "VHDL Process Statement warning at mealy.vhd(27): signal \"estadoAtual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mealy.vhd" "" { Text "C:/Users/11815722/Desktop/MaquinaRefriFPGA/mealy.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669233550097 "|MaquinaRefri|mealy:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/11815722/Desktop/MaquinaRefriFPGA/debouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669233550118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669233550118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst2 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst2\"" {  } { { "MaquinaRefri.bdf" "inst2" { Schematic "C:/Users/11815722/Desktop/MaquinaRefriFPGA/MaquinaRefri.bdf" { { 168 184 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669233550119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debouncer.v(71) " "Verilog HDL assignment warning at debouncer.v(71): truncated value with size 32 to match size of target (16)" {  } { { "debouncer.v" "" { Text "C:/Users/11815722/Desktop/MaquinaRefriFPGA/debouncer.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669233550120 "|MaquinaRefri|debouncer:inst2"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mealy:inst\|saida\[1\] mealy:inst\|saida\[1\]~_emulated mealy:inst\|saida\[1\]~1 " "Register \"mealy:inst\|saida\[1\]\" is converted into an equivalent circuit using register \"mealy:inst\|saida\[1\]~_emulated\" and latch \"mealy:inst\|saida\[1\]~1\"" {  } { { "mealy.vhd" "" { Text "C:/Users/11815722/Desktop/MaquinaRefriFPGA/mealy.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669233550518 "|MaquinaRefri|mealy:inst|saida[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mealy:inst\|saida\[0\] mealy:inst\|saida\[0\]~_emulated mealy:inst\|saida\[0\]~5 " "Register \"mealy:inst\|saida\[0\]\" is converted into an equivalent circuit using register \"mealy:inst\|saida\[0\]~_emulated\" and latch \"mealy:inst\|saida\[0\]~5\"" {  } { { "mealy.vhd" "" { Text "C:/Users/11815722/Desktop/MaquinaRefriFPGA/mealy.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669233550518 "|MaquinaRefri|mealy:inst|saida[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1669233550518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669233550650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669233551018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669233551018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669233551057 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669233551057 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669233551057 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669233551057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669233551075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 16:59:11 2022 " "Processing ended: Wed Nov 23 16:59:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669233551075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669233551075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669233551075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669233551075 ""}
