-- a10vs_ip.vhd

-- Generated using ACDS version 23.1 993

library IEEE;
library a10vs_ip_altera_voltage_sensor_231;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use a10vs_ip_altera_voltage_sensor_231.a10vs_ip_pkg.all;

entity a10vs_ip is
	port (
		clock_clk                  : in  std_logic                     := '0';             --            clock.clk
		controller_csr_address     : in  std_logic                     := '0';             --   controller_csr.address
		controller_csr_read        : in  std_logic                     := '0';             --                 .read
		controller_csr_write       : in  std_logic                     := '0';             --                 .write
		controller_csr_writedata   : in  std_logic_vector(31 downto 0) := (others => '0'); --                 .writedata
		controller_csr_readdata    : out std_logic_vector(31 downto 0);                    --                 .readdata
		reset_sink_reset           : in  std_logic                     := '0';             --       reset_sink.reset
		sample_store_csr_address   : in  std_logic_vector(3 downto 0)  := (others => '0'); -- sample_store_csr.address
		sample_store_csr_read      : in  std_logic                     := '0';             --                 .read
		sample_store_csr_write     : in  std_logic                     := '0';             --                 .write
		sample_store_csr_writedata : in  std_logic_vector(31 downto 0) := (others => '0'); --                 .writedata
		sample_store_csr_readdata  : out std_logic_vector(31 downto 0);                    --                 .readdata
		sample_store_irq_irq       : out std_logic                                         -- sample_store_irq.irq
	);
end entity a10vs_ip;

architecture rtl of a10vs_ip is
begin

	voltage_sensor_0 : component a10vs_ip_altera_voltage_sensor_231.a10vs_ip_pkg.a10vs_ip_altera_voltage_sensor_231_dihpyaa
		generic map (
			MEM_TYPE => 0
		)
		port map (
			clock_clk                  => clock_clk,                  --            clock.clk
			reset_sink_reset           => reset_sink_reset,           --       reset_sink.reset
			controller_csr_address     => controller_csr_address,     --   controller_csr.address
			controller_csr_read        => controller_csr_read,        --                 .read
			controller_csr_write       => controller_csr_write,       --                 .write
			controller_csr_writedata   => controller_csr_writedata,   --                 .writedata
			controller_csr_readdata    => controller_csr_readdata,    --                 .readdata
			sample_store_csr_address   => sample_store_csr_address,   -- sample_store_csr.address
			sample_store_csr_read      => sample_store_csr_read,      --                 .read
			sample_store_csr_write     => sample_store_csr_write,     --                 .write
			sample_store_csr_writedata => sample_store_csr_writedata, --                 .writedata
			sample_store_csr_readdata  => sample_store_csr_readdata,  --                 .readdata
			sample_store_irq_irq       => sample_store_irq_irq        -- sample_store_irq.irq
		);

end architecture rtl; -- of a10vs_ip
