
---------- Begin Simulation Statistics ----------
final_tick                               2541823553500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206356                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   206353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.33                       # Real time elapsed on the host
host_tick_rate                              581199476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194422                       # Number of instructions simulated
sim_ops                                       4194422                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011814                       # Number of seconds simulated
sim_ticks                                 11813708500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.613794                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377542                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846245                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2413                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74652                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            802928                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53168                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278776                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225608                       # Number of indirect misses.
system.cpu.branchPred.lookups                  974660                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63825                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26912                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194422                       # Number of instructions committed
system.cpu.committedOps                       4194422                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.629815                       # CPI: cycles per instruction
system.cpu.discardedOps                        188788                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606404                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450973                       # DTB hits
system.cpu.dtb.data_misses                       7708                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405128                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848514                       # DTB read hits
system.cpu.dtb.read_misses                       6918                       # DTB read misses
system.cpu.dtb.write_accesses                  201276                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602459                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3371915                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1026955                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658574                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16723809                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177626                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953670                       # ITB accesses
system.cpu.itb.fetch_acv                          502                       # ITB acv
system.cpu.itb.fetch_hits                      946415                       # ITB hits
system.cpu.itb.fetch_misses                      7255                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4217     69.36%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6080                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14423                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2680     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5130                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10907467500     92.30%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9082500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17902500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               883344500      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11817797000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902985                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946784                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7984669000     67.56%     67.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3833128000     32.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23613821                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85394      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540508     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838973     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592376     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104843      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194422                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6890012                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22742456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22742456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22742456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22742456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116627.979487                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116627.979487                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116627.979487                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116627.979487                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12977492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12977492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12977492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12977492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66551.241026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66551.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66551.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66551.241026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22392959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22392959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116629.994792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116629.994792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12777995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12777995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66552.057292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66552.057292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.262631                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539413490000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.262631                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203914                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203914                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128165                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34851                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86528                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34255                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29015                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29015                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87118                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40940                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11109312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11109312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6696064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6696497                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17817073                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157487                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002788                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052724                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157048     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157487                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820693539                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376319750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461884250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5571520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10048384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5571520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5571520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34851                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34851                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471614819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378955008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850569827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471614819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471614819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188803033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188803033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188803033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471614819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378955008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039372861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000129168500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7320                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7320                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406767                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111683                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157006                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121160                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157006                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2207                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5864                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2008987250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4758243500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13701.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32451.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103919                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157006                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121160                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.857339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.368833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.735523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34394     42.27%     42.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24305     29.87%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9906     12.17%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4608      5.66%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2387      2.93%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1410      1.73%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          906      1.11%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          615      0.76%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2837      3.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7320                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.029235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.401154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.822933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1321     18.05%     18.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5521     75.42%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           284      3.88%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.22%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.61%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.34%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            6      0.08%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.18%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7320                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7320                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.752180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6526     89.15%     89.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.15%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              480      6.56%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              171      2.34%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      0.71%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7320                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9384128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7611072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10048384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7754240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11813703500                       # Total gap between requests
system.mem_ctrls.avgGap                      42469.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4938496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4445632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7611072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418030968.006363093853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376311299.707454264164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644257643.567216873169                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2504688750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2253554750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290476614500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28771.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32216.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397462.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315345240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167602380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560440020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309488580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5162106390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189427200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7636818690                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.437035                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    441685000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10977603500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265679400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141189180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486476760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311289480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5110685550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232728960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7480458210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.201523                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    553853500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10865435000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11806508500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626485                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626485                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626485                       # number of overall hits
system.cpu.icache.overall_hits::total         1626485                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87119                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87119                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87119                       # number of overall misses
system.cpu.icache.overall_misses::total         87119                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5354802500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5354802500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5354802500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5354802500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1713604                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1713604                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1713604                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1713604                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050840                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050840                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050840                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050840                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61465.380686                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61465.380686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61465.380686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61465.380686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86528                       # number of writebacks
system.cpu.icache.writebacks::total             86528                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87119                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87119                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87119                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87119                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5267684500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5267684500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5267684500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5267684500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050840                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050840                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050840                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050840                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60465.392165                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60465.392165                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60465.392165                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60465.392165                       # average overall mshr miss latency
system.cpu.icache.replacements                  86528                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626485                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626485                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87119                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87119                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5354802500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5354802500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1713604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1713604                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61465.380686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61465.380686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5267684500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5267684500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60465.392165                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60465.392165                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.803227                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649803                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86606                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.049523                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.803227                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995709                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3514326                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3514326                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311713                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311713                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311713                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311713                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105753                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105753                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105753                       # number of overall misses
system.cpu.dcache.overall_misses::total        105753                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6784964000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6784964000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6784964000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6784964000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417466                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417466                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074607                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074607                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074607                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074607                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64158.595974                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64158.595974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64158.595974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64158.595974                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34675                       # number of writebacks
system.cpu.dcache.writebacks::total             34675                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36682                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36682                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69071                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4403606500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4403606500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4403606500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4403606500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048729                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048729                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63754.781312                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63754.781312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63754.781312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63754.781312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68927                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3309453500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3309453500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830322                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67183.384084                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67183.384084                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2682214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2682214500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048226                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048226                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66983.355393                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66983.355393                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3475510500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3475510500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096217                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096217                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61521.082258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61521.082258                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29028                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721392000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721392000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59301.088604                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59301.088604                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10289                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64153000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64153000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080107                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080107                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71599.330357                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71599.330357                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63257000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63257000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080107                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080107                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70599.330357                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70599.330357                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541823553500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.483481                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373521                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68927                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.927184                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.483481                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949491                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601079736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 264250                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753284                       # Number of bytes of host memory used
host_op_rate                                   264250                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   144.50                       # Real time elapsed on the host
host_tick_rate                              394481497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38185272                       # Number of instructions simulated
sim_ops                                      38185272                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057004                       # Number of seconds simulated
sim_ticks                                 57004320000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.920043                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2740169                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4814067                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             111080                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345032                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4429251                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             211670                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1015799                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           804129                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6244087                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1068552                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        65782                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33249663                       # Number of instructions committed
system.cpu.committedOps                      33249663                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.412246                       # CPI: cycles per instruction
system.cpu.discardedOps                       2608309                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6409285                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9607636                       # DTB hits
system.cpu.dtb.data_misses                      14253                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3609198                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5404642                       # DTB read hits
system.cpu.dtb.read_misses                      12928                       # DTB read misses
system.cpu.dtb.write_accesses                 2800087                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4202994                       # DTB write hits
system.cpu.dtb.write_misses                      1325                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613377                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25884274                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7539127                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4390987                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61357587                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293062                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10250289                       # ITB accesses
system.cpu.itb.fetch_acv                         1188                       # ITB acv
system.cpu.itb.fetch_hits                    10246789                       # ITB hits
system.cpu.itb.fetch_misses                      3500                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   321      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.59% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15670     27.89%     28.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.76% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.77% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.61% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.87%     33.48% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.49% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56180                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63434                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6955     39.85%     39.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10314     59.10%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17452                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6584     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6584     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13351                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48212915000     84.57%     84.57% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               228937500      0.40%     84.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                72162500      0.13%     85.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8492693500     14.90%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          57006708500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638356                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765013                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1091                      
system.cpu.kern.mode_good::user                  1069                      
system.cpu.kern.mode_good::idle                    22                      
system.cpu.kern.mode_switch::kernel              1874                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1069                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  46                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.582177                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.478261                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.730010                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32259734500     56.59%     56.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23873396000     41.88%     98.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            873578000      1.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      321                       # number of times the context was actually changed
system.cpu.numCycles                        113456040                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327991      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18471791     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533648      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282152      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                4454856     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428168     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771519      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771810      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184209      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33249663                       # Class of committed instruction
system.cpu.quiesceCycles                       552600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52098453                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          765                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       745076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1489502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15476266078                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15476266078                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15476266078                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15476266078                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118037.617002                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118037.617002                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118037.617002                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118037.617002                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1048                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   36                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.111111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8913241877                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8913241877                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8913241877                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8913241877                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67981.373906                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67981.373906                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67981.373906                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67981.373906                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     34906381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     34906381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117529.902357                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117529.902357                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20056381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20056381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67529.902357                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67529.902357                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15441359697                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15441359697                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118038.769699                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118038.769699                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8893185496                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8893185496                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67982.398911                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67982.398911                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             504560                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       266978                       # Transaction distribution
system.membus.trans_dist::WritebackClean       353357                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124088                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               51                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110636                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110636                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         353358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149680                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1060057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1060057                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       780039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       787565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2109853                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45228736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45228736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25355392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25363033                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78964313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              361                       # Total snoops (count)
system.membus.snoopTraffic                      19904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            748304                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001084                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032903                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  747493     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     811      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              748304                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7055500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4036885162                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1396515250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1854441000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22613888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16641024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39255232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22613888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22613888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17086592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17086592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          353342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          260016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              613363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       266978                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266978                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396704811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         291925665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           5614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             688636089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396704811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396704811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299742055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299742055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299742055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396704811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        291925665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          5614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            988378144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    551206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    259774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    257696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000224639750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33757                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33756                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1504635                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             520540                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      613363                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     619985                       # Number of write requests accepted
system.mem_ctrls.readBursts                    613363                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   619985                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95888                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68779                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30132                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7231424500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2587375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16934080750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13974.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32724.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       538                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   375334                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  407850                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                613363                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               619985                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  481870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       285495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.564602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.385622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.681288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       117686     41.22%     41.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        81309     28.48%     69.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33183     11.62%     81.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14126      4.95%     86.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8604      3.01%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4630      1.62%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2893      1.01%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2315      0.81%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20749      7.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       285495                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.329393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.066649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8412     24.92%     24.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4213     12.48%     37.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         17829     52.82%     90.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1524      4.51%     94.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           652      1.93%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           390      1.16%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           196      0.58%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           143      0.42%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            93      0.28%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            80      0.24%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            58      0.17%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            25      0.07%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           30      0.09%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           19      0.06%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           19      0.06%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           16      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           25      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33756                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.328702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.297264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.374125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30422     90.12%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2892      8.57%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           310      0.92%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            77      0.23%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            24      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            13      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33757                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33118400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6136832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35276992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39255232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39679040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       618.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    688.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    696.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57004320000                       # Total gap between requests
system.mem_ctrls.avgGap                      46219.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16625536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16492544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35276992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 291653965.874867022038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 289320949.710478067398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 5613.609635199578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 618847694.350182652473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       353342                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       260016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       619985                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8811168000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8122313000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       599750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1449364667999                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24936.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31237.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    119950.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2337741.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1102151820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            585784815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1953346920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1484296560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4499779440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23403813540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2182425600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35211598695                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.700530                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5444636750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1903460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49659455250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            936475260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            497725635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1741745880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1393176240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4499779440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23548762260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2060401440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34678066155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.341020                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5120695250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1903460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49983495000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               785000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683136078                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5564000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              526000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     812879.166667                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    316938.130452                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2682500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58963546500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292636500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13709213                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13709213                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13709213                       # number of overall hits
system.cpu.icache.overall_hits::total        13709213                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       353358                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         353358                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       353358                       # number of overall misses
system.cpu.icache.overall_misses::total        353358                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19837935000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19837935000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19837935000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19837935000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14062571                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14062571                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14062571                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14062571                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025128                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025128                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025128                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025128                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56141.179767                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56141.179767                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56141.179767                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56141.179767                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       353357                       # number of writebacks
system.cpu.icache.writebacks::total            353357                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       353358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       353358                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       353358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       353358                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19484577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19484577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19484577000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19484577000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025128                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025128                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025128                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025128                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55141.179767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55141.179767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55141.179767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55141.179767                       # average overall mshr miss latency
system.cpu.icache.replacements                 353357                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13709213                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13709213                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       353358                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        353358                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19837935000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19837935000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14062571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14062571                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025128                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56141.179767                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56141.179767                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       353358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       353358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19484577000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19484577000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025128                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55141.179767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55141.179767                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14079045                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            353357                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.843685                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28478500                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28478500                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9001767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9001767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9001767                       # number of overall hits
system.cpu.dcache.overall_hits::total         9001767                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       366185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         366185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       366185                       # number of overall misses
system.cpu.dcache.overall_misses::total        366185                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23208462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23208462000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23208462000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23208462000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9367952                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9367952                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9367952                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9367952                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63379.062496                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63379.062496                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63379.062496                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63379.062496                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136162                       # number of writebacks
system.cpu.dcache.writebacks::total            136162                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       108011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       108011                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108011                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       258174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16180505500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16180505500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16180505500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16180505500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256147000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256147000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027559                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027559                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027559                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027559                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62672.869847                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62672.869847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62672.869847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62672.869847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68069.891044                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68069.891044                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 259953                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5133895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5133895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       150979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        150979                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10011047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10011047000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5284874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5284874                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66307.546083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66307.546083                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3491                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       147488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       147488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9637009500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9637009500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256147000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256147000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65340.973503                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65340.973503                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168296.320631                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168296.320631                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3867872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3867872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13197415000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13197415000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052707                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61324.568088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61324.568088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110686                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110686                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6543496000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6543496000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59117.648122                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59117.648122                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106791                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106791                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146672500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146672500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108693                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017499                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017499                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77114.879075                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77114.879075                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144434500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144434500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017444                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76178.533755                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76178.533755                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108553                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108553                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108553                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108553                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59256183000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.603598                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9244745                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            260019                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.554113                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.603598                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19430415                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19430415                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3089702755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319799                       # Simulator instruction rate (inst/s)
host_mem_usage                                 761476                       # Number of bytes of host memory used
host_op_rate                                   319799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1629.31                       # Real time elapsed on the host
host_tick_rate                              299896191                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   521050658                       # Number of instructions simulated
sim_ops                                     521050658                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.488623                       # Number of seconds simulated
sim_ticks                                488623018500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             69.991268                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                29310967                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             41878034                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              15782                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3697451                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          48580133                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             787069                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3087845                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2300776                       # Number of indirect misses.
system.cpu.branchPred.lookups                56259462                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2614246                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       113016                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   482865386                       # Number of instructions committed
system.cpu.committedOps                     482865386                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.992573                       # CPI: cycles per instruction
system.cpu.discardedOps                      10266259                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                133310005                       # DTB accesses
system.cpu.dtb.data_acv                           106                       # DTB access violations
system.cpu.dtb.data_hits                    135414464                       # DTB hits
system.cpu.dtb.data_misses                     332087                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94611368                       # DTB read accesses
system.cpu.dtb.read_acv                           105                       # DTB read access violations
system.cpu.dtb.read_hits                     95226573                       # DTB read hits
system.cpu.dtb.read_misses                     288698                       # DTB read misses
system.cpu.dtb.write_accesses                38698637                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    40187891                       # DTB write hits
system.cpu.dtb.write_misses                     43389                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            80230220                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          264862365                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         104305726                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         42805641                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       338062825                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.501864                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               117702564                       # ITB accesses
system.cpu.itb.fetch_acv                          635                       # ITB acv
system.cpu.itb.fetch_hits                   117682912                       # ITB hits
system.cpu.itb.fetch_misses                     19652                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   300      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17689     17.00%     17.29% # number of callpals executed
system.cpu.kern.callpal::rdps                    1204      1.16%     18.45% # number of callpals executed
system.cpu.kern.callpal::rti                     2102      2.02%     20.47% # number of callpals executed
system.cpu.kern.callpal::callsys                  512      0.49%     20.96% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     20.96% # number of callpals executed
system.cpu.kern.callpal::rdunique               82231     79.04%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 104041                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     221717                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7219     35.54%     35.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      22      0.11%     35.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     500      2.46%     38.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12572     61.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20313                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7218     48.26%     48.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       22      0.15%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      500      3.34%     51.74% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7218     48.26%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 14958                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             478761156500     98.15%     98.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                42325000      0.01%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               624055000      0.13%     98.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8371195000      1.72%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         487798731500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999861                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.574133                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.736376                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2066                      
system.cpu.kern.mode_good::user                  2058                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2378                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2058                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.868797                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.926457                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        24229784000      4.97%      4.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         455719980500     93.42%     98.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7848853000      1.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      300                       # number of times the context was actually changed
system.cpu.numCycles                        962144425                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            34261188      7.10%      7.10% # Class of committed instruction
system.cpu.op_class_0::IntAlu               237965386     49.28%     56.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                1689909      0.35%     56.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              48843199     10.12%     66.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              10985107      2.27%     69.12% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2020724      0.42%     69.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11187877      2.32%     71.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1034203      0.21%     72.07% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.07% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               264575      0.05%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.12% # Class of committed instruction
system.cpu.op_class_0::MemRead               61849233     12.81%     84.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite              34450638      7.13%     92.07% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          31457099      6.51%     98.58% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5517932      1.14%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1338316      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                482865386                       # Class of committed instruction
system.cpu.quiesceCycles                     15101612                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       624081600                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          189                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3469997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6939950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1462632108                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1462632108                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1462632108                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1462632108                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118087.526885                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118087.526885                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118087.526885                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118087.526885                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            50                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           25                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    842660096                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    842660096                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    842660096                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    842660096                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68033.271113                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68033.271113                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68033.271113                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68033.271113                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3921482                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3921482                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115337.705882                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115337.705882                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2221482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2221482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65337.705882                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65337.705882                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1458710626                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1458710626                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118095.096017                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118095.096017                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    840438614                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    840438614                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68040.690900                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68040.690900                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 245                       # Transaction distribution
system.membus.trans_dist::ReadResp            2215447                       # Transaction distribution
system.membus.trans_dist::WriteReq                851                       # Transaction distribution
system.membus.trans_dist::WriteResp               851                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1764080                       # Transaction distribution
system.membus.trans_dist::WritebackClean       483615                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1222255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1242398                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1242397                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         483615                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1731588                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1450786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1450786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8921823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8924017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10399575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     61898944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     61898944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    302441664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    302446902                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               365136374                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              120                       # Total snoops (count)
system.membus.snoopTraffic                       7680                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3471049                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000054                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007379                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3470860     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     189      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3471049                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16785394006                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15796024000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2549838249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       30947584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      190331072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          221278656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     30947584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30947584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    112901120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       112901120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          483556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2973923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3457479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1764080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1764080                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63336320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         389525390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             452861711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63336320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63336320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      231059765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            231059765                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      231059765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63336320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        389525390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            683921476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2104492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    380408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2716274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011719788000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       128654                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       128654                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8392446                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1978335                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3457480                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2247599                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3457480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2247599                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 360798                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                143107                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            216158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            134524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            184861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            239674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            269912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            145079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            164994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            204828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            201864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            153524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           204140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           263075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           152002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           175020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           207726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            169082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            100123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            143487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            190243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            174661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             90762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            104689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            144653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            114107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            81147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           176612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            96709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           120575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           155630                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36824664500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15483410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             94887452000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11891.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30641.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        47                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2295530                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1625200                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3457480                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2247599                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2975847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  116585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 115296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 128779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 131983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 130030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 129886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 130437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 129091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 129304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 129415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 129749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 129161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 129116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 128995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 128733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 128830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 128812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    168                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1280455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.966840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.035431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   288.640440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       502984     39.28%     39.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       353696     27.62%     66.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       133608     10.43%     77.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70623      5.52%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        61185      4.78%     87.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23362      1.82%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15473      1.21%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12779      1.00%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106745      8.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1280455                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       128654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.069395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.038324                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        128376     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          210      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           46      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           11      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        128654                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       128654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.357797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.981251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        127620     99.20%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1024      0.80%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        128654                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              198187648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23091072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               134687744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               221278720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            143846336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       405.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       275.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    452.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    294.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  488623016000                       # Total gap between requests
system.mem_ctrls.avgGap                      85647.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     24346112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    173841536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    134687744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49825962.098017700016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 355778441.493951022625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 275647562.436725437641                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       483556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2973924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2247599                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12658709250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  82228742750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11882571754750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26178.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27649.91                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5286784.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4839292080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2572148535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10971695280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5151075120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38571733200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     169253212770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45102217440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       276461374425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.796870                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 115344343500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16316300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 356962375000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4303106640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2287178190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11138614200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5834394000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38571733200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     170729194710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43859285280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       276723506220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.333340                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 112085152000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16316300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 360221566500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13203                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13203                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5238                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796038                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1352500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1341000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64553108                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              835500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               97000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               32000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     118017804.687500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    314162546.806290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       186500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974402000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    481069879000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7553139500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    118858682                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        118858682                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    118858682                       # number of overall hits
system.cpu.icache.overall_hits::total       118858682                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       483614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         483614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       483614                       # number of overall misses
system.cpu.icache.overall_misses::total        483614                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  27941468500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27941468500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  27941468500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27941468500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    119342296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    119342296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    119342296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    119342296                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57776.384679                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57776.384679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57776.384679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57776.384679                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       483615                       # number of writebacks
system.cpu.icache.writebacks::total            483615                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       483614                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       483614                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       483614                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       483614                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27457853500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27457853500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27457853500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27457853500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56776.382611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56776.382611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56776.382611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56776.382611                       # average overall mshr miss latency
system.cpu.icache.replacements                 483615                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    118858682                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       118858682                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       483614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        483614                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  27941468500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27941468500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    119342296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    119342296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57776.384679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57776.384679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       483614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       483614                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27457853500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27457853500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56776.382611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56776.382611                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           119354301                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            484127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            246.535105                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          150                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         239168207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        239168207                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    121656225                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        121656225                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    121656225                       # number of overall hits
system.cpu.dcache.overall_hits::total       121656225                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4089429                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4089429                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4089429                       # number of overall misses
system.cpu.dcache.overall_misses::total       4089429                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 246490539000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 246490539000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 246490539000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 246490539000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    125745654                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    125745654                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    125745654                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    125745654                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032521                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032521                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032521                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60275.050380                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60275.050380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60275.050380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60275.050380                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1751728                       # number of writebacks
system.cpu.dcache.writebacks::total           1751728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1118653                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1118653                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1118653                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1118653                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2970776                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2970776                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2970776                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2970776                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1096                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1096                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 173762757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 173762757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 173762757500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 173762757500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     41994500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     41994500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023625                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023625                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023625                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023625                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58490.696539                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58490.696539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58490.696539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58490.696539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 38316.149635                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 38316.149635                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2973949                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     84065068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        84065068                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1835743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1835743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 106652790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 106652790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     85900811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     85900811                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58097.887340                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58097.887340                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1728496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1728496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  98695813000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  98695813000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     41994500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     41994500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57099.242926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57099.242926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171406.122449                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171406.122449                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37591157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37591157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2253686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2253686                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 139837749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 139837749000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39844843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39844843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62048.461498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62048.461498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1011406                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1011406                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1242280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1242280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          851                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  75066944500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  75066944500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60426.751216                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60426.751216                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        74542                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        74542                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3177                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3177                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    244663500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    244663500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        77719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        77719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040878                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040878                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77010.859301                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77010.859301                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3176                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3176                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    241430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    241430500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040865                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040865                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76017.159950                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76017.159950                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        77610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        77610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        77610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        77610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 488623018500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           125043513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2974973                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.031814                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          752                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         254775915                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        254775915                       # Number of data accesses

---------- End Simulation Statistics   ----------
