Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Aug 21 00:16:06 2023
| Host         : DESKTOP-GVBPSC1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file mul_methodology_drc_routed.rpt -pb mul_methodology_drc_routed.pb -rpx mul_methodology_drc_routed.rpx
| Design       : mul
| Device       : xa7a12tcpg238-2I
| Speed File   : -2I
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-23 | Warning  | Combinational loop found | 8          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between P_OBUF[1]_inst_i_1/I2 and P_OBUF[1]_inst_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between P_OBUF[2]_inst_i_1/I2 and P_OBUF[2]_inst_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between P_OBUF[3]_inst_i_1/I1 and P_OBUF[3]_inst_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between P_OBUF[3]_inst_i_3/I0 and P_OBUF[3]_inst_i_3/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between P_OBUF[4]_inst_i_2/I4 and P_OBUF[4]_inst_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between P_OBUF[5]_inst_i_2/I3 and P_OBUF[5]_inst_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between P_OBUF[7]_inst_i_1/I4 and P_OBUF[7]_inst_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between P_OBUF[7]_inst_i_3/I5 and P_OBUF[7]_inst_i_3/O to disable the timing loop
Related violations: <none>


