<!-- Compiled by morty-0.9.0 / 2025-06-12 15:37:52.464459850 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_modify_address_intf</a></h1>
<div class="docblock">
<p>Interface variant of <a href="module.axi_modify_address"><code>axi_modify_address</code></a></p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_SLV_PORT_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_SLV_PORT_ADDR_WIDTH">AXI_SLV_PORT_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Address width of slave port</p>
</div><h3 id="parameter.AXI_MST_PORT_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_MST_PORT_ADDR_WIDTH">AXI_MST_PORT_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Address width of master port</p>
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Data width of slave and master port</p>
</div><h3 id="parameter.AXI_ID_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ID_WIDTH">AXI_ID_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>ID width of slave and master port</p>
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_USER_WIDTH">AXI_USER_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>User signal width of slave and master port</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.slv" class="impl"><code class="in-band"><a href="#port.slv">slv</a><span class="type-annotation">: AXI_BUS.Slave</span></code></h3><div class="docblock">
<p>Slave port</p>
</div><h3 id="port.mst_aw_addr_i" class="impl"><code class="in-band"><a href="#port.mst_aw_addr_i">mst_aw_addr_i</a><span class="type-annotation">: input  mst_addr_t</span></code></h3><div class="docblock">
<p>AW address on master port; must remain stable while an AW handshake is pending.</p>
</div><h3 id="port.mst_ar_addr_i" class="impl"><code class="in-band"><a href="#port.mst_ar_addr_i">mst_ar_addr_i</a><span class="type-annotation">: input  mst_addr_t</span></code></h3><div class="docblock">
<p>AR address on master port; must remain stable while an AR handshake is pending.</p>
</div><h3 id="port.mst" class="impl"><code class="in-band"><a href="#port.mst">mst</a><span class="type-annotation">: AXI_BUS.Master</span></code></h3><div class="docblock">
<p>Master port</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_addr_t.html">slv_addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_aw_chan_t.html">slv_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_aw_chan_t.html">mst_aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_t.html">w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_chan_t.html">b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_ar_chan_t.html">slv_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_ar_chan_t.html">mst_ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_t.html">r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_req_t.html">slv_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_req_t.html">mst_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_resp_t.html">axi_resp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.slv_req" class="impl"><code class="in-band"><a href="#signal.slv_req">slv_req</a><span class="type-annotation">: slv_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.mst_req" class="impl"><code class="in-band"><a href="#signal.mst_req">mst_req</a><span class="type-annotation">: mst_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.slv_resp" class="impl"><code class="in-band"><a href="#signal.slv_resp">slv_resp</a><span class="type-annotation">: axi_resp_t</span></code></h3><div class="docblock">
</div><h3 id="signal.mst_resp" class="impl"><code class="in-band"><a href="#signal.mst_resp">mst_resp</a><span class="type-annotation">: axi_resp_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
