[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"always_signal_assign_large","Alias":"","Message":"Always block has more signal assignments than the specified limit. Total count 7, Specified limit 5, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Line 102.","Module":"SPI_Slave","Category":"Rtl Design Style","UniqueModuleName":"SPI_Slave_1488861109","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.6.1.3","ID":"b1224321","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:102","argList":"1=7!@!2=5!@!3=SPI_Slave","argFileList":"4=0","argSignalList":"","argInstanceList":"","argLineList":"5=102","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":1,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_duplicate_assign","Alias":"","Message":"Signal is assigned more than once in a sequential block. Signal counter1, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 4, First Assign at Line 125, Second Assign at Line 137.","Module":"SPI_Slave","Category":"Rtl Design Style","UniqueModuleName":"SPI_Slave_1488861109","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.2.3.3","ID":"3776b834","IsNew":"0","instanceList":"","signalList":"0","fileLineList":"0:125,0:137","argList":"3=SPI_Slave!@!1=4","argFileList":"4=0","argSignalList":"6=0","argInstanceList":"","argLineList":"7=125!@!8=137","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":2,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_duplicate_assign","Alias":"","Message":"Signal is assigned more than once in a sequential block. Signal rx_data, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 3, First Assign at Line 128, Second Assign at Line 140.","Module":"SPI_Slave","Category":"Rtl Design Style","UniqueModuleName":"SPI_Slave_1488861109","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.2.3.3","ID":"b25edcee","IsNew":"0","instanceList":"","signalList":"1","fileLineList":"0:128,0:140","argList":"3=SPI_Slave!@!1=3","argFileList":"4=0","argSignalList":"6=1","argInstanceList":"","argLineList":"7=128!@!8=140","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":3,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_duplicate_assign","Alias":"","Message":"Signal is assigned more than once in a sequential block. Signal rx_valid, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 4, First Assign at Line 129, Second Assign at Line 141.","Module":"SPI_Slave","Category":"Rtl Design Style","UniqueModuleName":"SPI_Slave_1488861109","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.2.3.3","ID":"f4fc5312","IsNew":"0","instanceList":"","signalList":"2","fileLineList":"0:129,0:141","argList":"3=SPI_Slave!@!1=4","argFileList":"4=0","argSignalList":"6=2","argInstanceList":"","argLineList":"7=129!@!8=141","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":4,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_duplicate_assign","Alias":"","Message":"Signal is assigned more than once in a sequential block. Signal ADD_or_DATA, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 2, First Assign at Line 142, Second Assign at Line 167.","Module":"SPI_Slave","Category":"Rtl Design Style","UniqueModuleName":"SPI_Slave_1488861109","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.2.3.3","ID":"9a06b9fe","IsNew":"0","instanceList":"","signalList":"3","fileLineList":"0:142,0:167","argList":"3=SPI_Slave!@!1=2","argFileList":"4=0","argSignalList":"6=3","argInstanceList":"","argLineList":"7=142!@!8=167","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":5,"Severity":"Warning","Status":"uninspected","Check":"seq_block_has_duplicate_assign","Alias":"","Message":"Signal is assigned more than once in a sequential block. Signal counter2, Module SPI_Slave, File C:/Users/User/Documents/My-Github/SPI_Project/SPI_Slave.v, Total Assigns Count 2, First Assign at Line 156, Second Assign at Line 164.","Module":"SPI_Slave","Category":"Rtl Design Style","UniqueModuleName":"SPI_Slave_1488861109","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"2.2.3.3","ID":"8e35b5df","IsNew":"0","instanceList":"","signalList":"4","fileLineList":"0:156,0:164","argList":"3=SPI_Slave!@!1=2","argFileList":"4=0","argSignalList":"6=4","argInstanceList":"","argLineList":"7=156!@!8=164","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":6,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter MEM_DEPTH, Total count 2, First module: Module RAM, File C:/Users/User/Documents/My-Github/SPI_Project/RAM.v, Line 10, Second module: Module SPI_Wrapper, File C:/Users/User/Documents/My-Github/SPI_Project/Wrapper.v, Line 1","Module":"RAM","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"ba24b45d","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:10,2:1","argList":"9=MEM_DEPTH!@!1=2!@!10=RAM!@!12=SPI_Wrapper","argFileList":"11=1!@!13=2","argSignalList":"","argInstanceList":"","argLineList":"7=10!@!8=1","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":7,"Severity":"Info","Status":"uninspected","Check":"parameter_name_duplicate","Alias":"","Message":"Same parameter name is used in more than one module. Parameter ADDR_SIZE, Total count 2, First module: Module RAM, File C:/Users/User/Documents/My-Github/SPI_Project/RAM.v, Line 11, Second module: Module SPI_Wrapper, File C:/Users/User/Documents/My-Github/SPI_Project/Wrapper.v, Line 1","Module":"RAM","Category":"Nomenclature Style","UniqueModuleName":"","State":"open","priority":"1","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Nomenclature Style","STARC Reference":"1.1.4.3, 3.2.2.2","ID":"8d79670a","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:11,2:1","argList":"9=ADDR_SIZE!@!1=2!@!10=RAM!@!12=SPI_Wrapper","argFileList":"11=1!@!13=2","argSignalList":"","argInstanceList":"","argLineList":"7=11!@!8=1","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":8,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module RAM, File C:/Users/User/Documents/My-Github/SPI_Project/RAM.v, Line 14.","Module":"RAM","Category":"Rtl Design Style","UniqueModuleName":"RAM_937137344","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"ca78f81a","IsNew":"0","instanceList":"","signalList":"","fileLineList":"1:14","argList":"3=RAM","argFileList":"4=1","argSignalList":"","argInstanceList":"","argLineList":"5=14","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""},
{"recid":9,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module SPI_Wrapper, File C:/Users/User/Documents/My-Github/SPI_Project/Wrapper.v, Line 2.","Module":"SPI_Wrapper","Category":"Rtl Design Style","UniqueModuleName":"SPI_Wrapper_840707847","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"fd033dd7","IsNew":"0","instanceList":"","signalList":"","fileLineList":"2:2","argList":"3=SPI_Wrapper","argFileList":"4=2","argSignalList":"","argInstanceList":"","argLineList":"5=2","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
