// Seed: 47500898
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout tri id_4;
  input wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  inout wire id_1;
  parameter id_9 = -1, id_10 = id_10;
  assign id_4 = -1'h0 ? 1 : 1;
endmodule
module module_0 (
    input supply0 id_0,
    output supply1 module_1,
    input tri1 id_2,
    output wand id_3,
    output supply0 id_4,
    input tri0 id_5
    , id_16,
    output uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wand id_9,
    input wire id_10,
    input supply0 id_11,
    input uwire id_12,
    input uwire id_13,
    input tri0 id_14
);
  logic id_17;
  ;
  nand primCall (
      id_4, id_13, id_5, id_0, id_17, id_2, id_14, id_7, id_16, id_8, id_12, id_11, id_10
  );
  module_0 modCall_1 (
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16,
      id_17
  );
endmodule
