

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Wed Nov 20 21:02:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.353 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 6 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 7 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 8 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 9 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 10 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum_cache = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_0_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 11 'bitconcatenate' 'sum_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_1_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln128_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_2_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 13 'bitconcatenate' 'shl_ln128_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln128_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_3_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 14 'bitconcatenate' 'shl_ln128_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln128_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_4_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 15 'bitconcatenate' 'shl_ln128_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_1 = add i22 %shl_ln, i22 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 16 'add' 'add_ln128_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_2 = add i22 %shl_ln128_2, i22 %shl_ln128_3" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 17 'add' 'add_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln128_3 = add i22 %add_ln128_2, i22 %shl_ln128_1" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 18 'add' 'add_ln128_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln128 = add i22 %add_ln128_3, i22 %add_ln128_1" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 19 'add' 'add_ln128' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i22 %add_ln128" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 20 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.51ns)   --->   "%mul_ln73 = mul i37 %sext_ln73, i37 13107" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 21 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %mul_ln73, i32 16, i32 36" [firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 22 'partselect' 'mean' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i21 %mean" [firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 23 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.82ns)   --->   "%sub_ln134 = sub i22 %sum_cache, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 24 'sub' 'sub_ln134' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i22 %sub_ln134" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 25 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.51ns)   --->   "%mul_ln135 = mul i38 %sext_ln135, i38 %sext_ln135" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 26 'mul' 'mul_ln135' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%diff_5 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 27 'partselect' 'diff_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.82ns)   --->   "%sub_ln134_1 = sub i22 %shl_ln, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 28 'sub' 'sub_ln134_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i22 %sub_ln134_1" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 29 'sext' 'sext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.51ns)   --->   "%mul_ln135_1 = mul i38 %sext_ln135_1, i38 %sext_ln135_1" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 30 'mul' 'mul_ln135_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%diff = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_1, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 31 'partselect' 'diff' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.82ns)   --->   "%sub_ln134_2 = sub i22 %shl_ln128_1, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 32 'sub' 'sub_ln134_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln135_2 = sext i22 %sub_ln134_2" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 33 'sext' 'sext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.51ns)   --->   "%mul_ln135_2 = mul i38 %sext_ln135_2, i38 %sext_ln135_2" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 34 'mul' 'mul_ln135_2' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%diff_2 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_2, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 35 'partselect' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.82ns)   --->   "%sub_ln134_3 = sub i22 %shl_ln128_2, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 36 'sub' 'sub_ln134_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln135_3 = sext i22 %sub_ln134_3" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 37 'sext' 'sext_ln135_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.51ns)   --->   "%mul_ln135_3 = mul i38 %sext_ln135_3, i38 %sext_ln135_3" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 38 'mul' 'mul_ln135_3' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%diff_3 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_3, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 39 'partselect' 'diff_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%sub_ln134_4 = sub i22 %shl_ln128_3, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 40 'sub' 'sub_ln134_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln135_4 = sext i22 %sub_ln134_4" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 41 'sext' 'sext_ln135_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.51ns)   --->   "%mul_ln135_4 = mul i38 %sext_ln135_4, i38 %sext_ln135_4" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 42 'mul' 'mul_ln135_4' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%diff_4 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_4, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 43 'partselect' 'diff_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_2 = add i22 %diff_3, i22 %diff_4" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 44 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln136_3 = add i22 %add_ln136_2, i22 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 45 'add' 'add_ln136_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_1 = add i22 %diff_5, i22 %diff" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 46 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln136 = add i22 %add_ln136_3, i22 %add_ln136_1" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 47 'add' 'add_ln136' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i22 %add_ln136" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 48 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.51ns)   --->   "%mul_ln73_1 = mul i37 %sext_ln73_1, i37 13107" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 49 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i37.i32.i32, i37 %mul_ln73_1, i32 18, i32 36" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i19 %tmp_1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 51 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %mul_ln73_1, i32 36" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 52 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i37.i32.i32, i37 %mul_ln73_1, i32 16, i32 17" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 53 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i2.i14, i2 %tmp, i14 0" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.78ns)   --->   "%icmp_ln140 = icmp_eq  i16 %tmp_s, i16 0" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 55 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.80ns)   --->   "%add_ln140 = add i20 %sext_ln140, i20 1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 56 'add' 'add_ln140' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln140 = select i1 %icmp_ln140, i20 %sext_ln140, i20 %add_ln140" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 57 'select' 'select_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.34ns) (out node of the LUT)   --->   "%index = select i1 %tmp_2, i20 %select_ln140, i20 %sext_ln140" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 58 'select' 'index' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.64>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i20 %index" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 59 'sext' 'sext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sext_ln140_1, i32 20" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 60 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.34ns)   --->   "%index_1 = select i1 %tmp_3, i20 0, i20 %index" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 61 'select' 'index_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i20 %index_1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 62 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i20.i32.i32, i20 %index_1, i32 14, i32 19" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 63 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%icmp_ln143 = icmp_ne  i6 %tmp_4, i6 0" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 64 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.34ns)   --->   "%index_2 = select i1 %icmp_ln143, i14 16383, i14 %trunc_ln140" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 65 'select' 'index_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i14 %index_2" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 66 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i11 %invert_sqr_table, i64 0, i64 %zext_ln144" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 67 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.24ns)   --->   "%deno_inver = load i14 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 68 'load' 'deno_inver' <Predicate = true> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16384> <ROM>

State 5 <SV = 4> <Delay = 3.75>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 69 'specpipeline' 'specpipeline_ln128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/2] (1.24ns)   --->   "%deno_inver = load i14 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 70 'load' 'deno_inver' <Predicate = true> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 16384> <ROM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i22 %sub_ln134" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 71 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln149_1 = sext i11 %deno_inver" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 72 'sext' 'sext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.51ns)   --->   "%mul_ln149 = mul i26 %sext_ln149, i26 %sext_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 73 'mul' 'mul_ln149' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln149, i32 10, i32 25" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 74 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln149_2 = sext i22 %sub_ln134_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 75 'sext' 'sext_ln149_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.51ns)   --->   "%mul_ln149_1 = mul i26 %sext_ln149_2, i26 %sext_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 76 'mul' 'mul_ln149_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln149_1, i32 10, i32 25" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 77 'partselect' 'trunc_ln149_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln149_3 = sext i22 %sub_ln134_2" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 78 'sext' 'sext_ln149_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.51ns)   --->   "%mul_ln149_2 = mul i26 %sext_ln149_3, i26 %sext_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 79 'mul' 'mul_ln149_2' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln149_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln149_2, i32 10, i32 25" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 80 'partselect' 'trunc_ln149_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln149_4 = sext i22 %sub_ln134_3" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 81 'sext' 'sext_ln149_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (2.51ns)   --->   "%mul_ln149_3 = mul i26 %sext_ln149_4, i26 %sext_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 82 'mul' 'mul_ln149_3' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln149_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln149_3, i32 10, i32 25" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 83 'partselect' 'trunc_ln149_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln149_5 = sext i22 %sub_ln134_4" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 84 'sext' 'sext_ln149_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (2.51ns)   --->   "%mul_ln149_4 = mul i26 %sext_ln149_5, i26 %sext_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 85 'mul' 'mul_ln149_4' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln149_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln149_4, i32 10, i32 25" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 86 'partselect' 'trunc_ln149_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %trunc_ln3" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 87 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 88 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln149_2" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 89 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln149_3" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 90 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln149_4" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 91 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 92 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.902ns
The critical path consists of the following:
	wire read operation ('data_4_val_read', firmware/nnet_utils/nnet_layernorm.h:128) on port 'data_4_val' (firmware/nnet_utils/nnet_layernorm.h:128) [8]  (0.000 ns)
	'add' operation 22 bit ('add_ln128_2', firmware/nnet_utils/nnet_layernorm.h:128) [19]  (0.000 ns)
	'add' operation 22 bit ('add_ln128_3', firmware/nnet_utils/nnet_layernorm.h:128) [20]  (0.696 ns)
	'add' operation 22 bit ('add_ln128', firmware/nnet_utils/nnet_layernorm.h:128) [21]  (0.696 ns)
	'mul' operation 37 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:130) [23]  (2.510 ns)

 <State 2>: 4.027ns
The critical path consists of the following:
	'sub' operation 22 bit ('sub_ln134_2', firmware/nnet_utils/nnet_layernorm.h:134) [34]  (0.821 ns)
	'mul' operation 38 bit ('mul_ln135_2', firmware/nnet_utils/nnet_layernorm.h:135) [36]  (2.510 ns)
	'add' operation 22 bit ('add_ln136_3', firmware/nnet_utils/nnet_layernorm.h:136) [48]  (0.696 ns)

 <State 3>: 4.353ns
The critical path consists of the following:
	'add' operation 22 bit ('add_ln136_1', firmware/nnet_utils/nnet_layernorm.h:136) [46]  (0.000 ns)
	'add' operation 22 bit ('add_ln136', firmware/nnet_utils/nnet_layernorm.h:136) [49]  (0.696 ns)
	'mul' operation 37 bit ('mul_ln73_1', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:138) [51]  (2.510 ns)
	'add' operation 20 bit ('add_ln140', firmware/nnet_utils/nnet_layernorm.h:140) [58]  (0.803 ns)
	'select' operation 20 bit ('select_ln140', firmware/nnet_utils/nnet_layernorm.h:140) [59]  (0.000 ns)
	'select' operation 20 bit ('index', firmware/nnet_utils/nnet_layernorm.h:140) [60]  (0.344 ns)

 <State 4>: 2.641ns
The critical path consists of the following:
	'select' operation 20 bit ('index', firmware/nnet_utils/nnet_layernorm.h:142) [63]  (0.344 ns)
	'icmp' operation 1 bit ('icmp_ln143', firmware/nnet_utils/nnet_layernorm.h:143) [66]  (0.706 ns)
	'select' operation 14 bit ('index', firmware/nnet_utils/nnet_layernorm.h:143) [67]  (0.342 ns)
	'getelementptr' operation 14 bit ('invert_sqr_table_addr', firmware/nnet_utils/nnet_layernorm.h:144) [69]  (0.000 ns)
	'load' operation 11 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:144) on array 'invert_sqr_table' [70]  (1.248 ns)

 <State 5>: 3.758ns
The critical path consists of the following:
	'load' operation 11 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:144) on array 'invert_sqr_table' [70]  (1.248 ns)
	'mul' operation 26 bit ('mul_ln149', firmware/nnet_utils/nnet_layernorm.h:149) [73]  (2.510 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
