#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5614a6203770 .scope module, "uart_tb" "uart_tb" 2 5;
 .timescale -9 -9;
P_0x5614a61fa260 .param/l "BIT_PERIOD_NS" 0 2 8, C4<00000000000000000000000000001010000>;
P_0x5614a61fa2a0 .param/l "CLOCK_PERIOD_NS" 0 2 6, +C4<00000000000000000000000000010100>;
P_0x5614a61fa2e0 .param/l "TICKS_PER_BIT" 0 2 7, C4<100>;
v0x5614a62263d0_0 .var "clk", 0 0;
v0x5614a62264e0_0 .net "rx_busy", 0 0, v0x5614a62241f0_0;  1 drivers
v0x5614a62265a0_0 .net "rx_data", 7 0, L_0x5614a61d98b0;  1 drivers
v0x5614a62266a0_0 .var "rx_din_serial", 0 0;
v0x5614a6226770_0 .var "rx_enable", 0 0;
v0x5614a6226860_0 .net "rx_recv", 0 0, v0x5614a62242b0_0;  1 drivers
v0x5614a6226930_0 .net "tx_busy", 0 0, L_0x5614a62023d0;  1 drivers
v0x5614a6226a00_0 .var "tx_data", 7 0;
v0x5614a6226ad0_0 .net "tx_done", 0 0, L_0x5614a61d77f0;  1 drivers
v0x5614a6226ba0_0 .net "tx_dout_serial", 0 0, L_0x5614a61d7620;  1 drivers
v0x5614a6226c70_0 .var "tx_start", 0 0;
S_0x5614a6204a00 .scope module, "UART_RX_INST" "uart_rx" 2 58, 3 1 0, S_0x5614a6203770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_enable"
    .port_info 2 /INPUT 1 "i_din"
    .port_info 3 /OUTPUT 8 "o_rxdata"
    .port_info 4 /OUTPUT 1 "o_recvdata"
    .port_info 5 /OUTPUT 1 "o_busy"
P_0x5614a61e2ec0 .param/l "STATE_DONE" 1 3 39, C4<10000>;
P_0x5614a61e2f00 .param/l "STATE_IDLE" 1 3 35, C4<00001>;
P_0x5614a61e2f40 .param/l "STATE_RECEIVE_DATA" 1 3 37, C4<00100>;
P_0x5614a61e2f80 .param/l "STATE_RECEIVE_START" 1 3 36, C4<00010>;
P_0x5614a61e2fc0 .param/l "STATE_RECEIVE_STOP" 1 3 38, C4<01000>;
P_0x5614a61e3000 .param/l "TICKS_BITS_SIZE" 1 3 13, C4<00000000000000000000000000000011>;
P_0x5614a61e3040 .param/l "TICKS_PER_BIT" 0 3 2, C4<100>;
P_0x5614a61e3080 .param/l "TICKS_TO_BIT" 1 3 14, C4<000000000000000000000000000000011>;
P_0x5614a61e30c0 .param/l "TICKS_TO_MIDLE" 1 3 15, C4<000000000000000000000000000000001>;
L_0x5614a61d98b0 .functor BUFZ 8, v0x5614a6224450_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5614a61d9a90 .functor NOT 1, v0x5614a62266a0_0, C4<0>, C4<0>, C4<0>;
L_0x5614a61d7450 .functor AND 1, L_0x5614a61d9a90, v0x5614a6223d50_0, C4<1>, C4<1>;
v0x5614a61eccf0_0 .net *"_s2", 0 0, L_0x5614a61d9a90;  1 drivers
v0x5614a61ecde0_0 .var "bit_counter", 3 0;
v0x5614a61ecc50_0 .net "bit_counter_ovf_signal", 0 0, L_0x5614a6226f40;  1 drivers
v0x5614a62005b0_0 .var "bit_ticks_comparator", 2 0;
v0x5614a6201ff0_0 .var "bit_ticks_counter", 2 0;
v0x5614a62029d0_0 .net "bit_ticks_ovf_signal", 0 0, L_0x5614a6226e10;  1 drivers
v0x5614a6223c70_0 .var "currentState", 4 0;
v0x5614a6223d50_0 .var "din_buff", 0 0;
v0x5614a6223e10_0 .net "din_negedge_signal", 0 0, L_0x5614a61d7450;  1 drivers
v0x5614a6223ed0_0 .net "i_clk", 0 0, v0x5614a62263d0_0;  1 drivers
v0x5614a6223f90_0 .net "i_din", 0 0, v0x5614a62266a0_0;  1 drivers
v0x5614a6224050_0 .net "i_enable", 0 0, v0x5614a6226770_0;  1 drivers
v0x5614a6224110_0 .var "nextState", 4 0;
v0x5614a62241f0_0 .var "o_busy", 0 0;
v0x5614a62242b0_0 .var "o_recvdata", 0 0;
v0x5614a6224370_0 .net "o_rxdata", 7 0, L_0x5614a61d98b0;  alias, 1 drivers
v0x5614a6224450_0 .var "rx_data", 7 0;
E_0x5614a61d6ff0 .event posedge, v0x5614a6223ed0_0;
E_0x5614a61d6d90/0 .event edge, v0x5614a6223c70_0, v0x5614a6224050_0, v0x5614a6223e10_0, v0x5614a62029d0_0;
E_0x5614a61d6d90/1 .event edge, v0x5614a6223d50_0, v0x5614a61ecc50_0;
E_0x5614a61d6d90 .event/or E_0x5614a61d6d90/0, E_0x5614a61d6d90/1;
L_0x5614a6226e10 .cmp/eq 3, v0x5614a6201ff0_0, v0x5614a62005b0_0;
L_0x5614a6226f40 .part v0x5614a61ecde0_0, 3, 1;
S_0x5614a62245f0 .scope task, "UART_SOFT_WRITE_BYTE" "UART_SOFT_WRITE_BYTE" 2 23, 2 23 0, S_0x5614a6203770;
 .timescale -9 -9;
v0x5614a6224790_0 .var "i_data", 7 0;
v0x5614a6224870_0 .var/i "ii", 31 0;
TD_uart_tb.UART_SOFT_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a62266a0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5614a6224870_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5614a6224870_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5614a6224790_0;
    %load/vec4 v0x5614a6224870_0;
    %part/s 1;
    %store/vec4 v0x5614a62266a0_0, 0, 1;
    %delay 80, 0;
    %load/vec4 v0x5614a6224870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5614a6224870_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a62266a0_0, 0, 1;
    %delay 80, 0;
    %end;
S_0x5614a6224950 .scope module, "UART_TX_INST" "uart_tx" 2 67, 4 1 0, S_0x5614a6203770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_start"
    .port_info 2 /INPUT 8 "i_data"
    .port_info 3 /OUTPUT 1 "o_done"
    .port_info 4 /OUTPUT 1 "o_busy"
    .port_info 5 /OUTPUT 1 "o_dout"
P_0x5614a6224b20 .param/l "STATE_DONE" 1 4 17, C4<10000>;
P_0x5614a6224b60 .param/l "STATE_IDLE" 1 4 13, C4<00001>;
P_0x5614a6224ba0 .param/l "STATE_SEND_BITS" 1 4 15, C4<00100>;
P_0x5614a6224be0 .param/l "STATE_SEND_START" 1 4 14, C4<00010>;
P_0x5614a6224c20 .param/l "STATE_SEND_STOP" 1 4 16, C4<01000>;
P_0x5614a6224c60 .param/l "TICKS_BITS_SIZE" 1 4 11, C4<00000000000000000000000000000011>;
P_0x5614a6224ca0 .param/l "TICKS_PER_BIT" 0 4 2, C4<100>;
L_0x5614a61d7620 .functor BUFZ 1, v0x5614a6225eb0_0, C4<0>, C4<0>, C4<0>;
L_0x5614a61d77f0 .functor BUFZ 1, v0x5614a6225570_0, C4<0>, C4<0>, C4<0>;
L_0x5614a62023d0 .functor BUFZ 1, v0x5614a6225380_0, C4<0>, C4<0>, C4<0>;
L_0x7fb20d27c060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5614a62250b0_0 .net/2u *"_s10", 31 0, L_0x7fb20d27c060;  1 drivers
v0x5614a62251b0_0 .net *"_s6", 31 0, L_0x5614a6227130;  1 drivers
L_0x7fb20d27c018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5614a6225290_0 .net *"_s9", 28 0, L_0x7fb20d27c018;  1 drivers
v0x5614a6225380_0 .var "busy_flag", 0 0;
v0x5614a6225440_0 .var "currentState", 4 0;
v0x5614a6225570_0 .var "done_flag", 0 0;
v0x5614a6225630_0 .net "i_clk", 0 0, v0x5614a62263d0_0;  alias, 1 drivers
v0x5614a62256d0_0 .net "i_data", 7 0, v0x5614a6226a00_0;  1 drivers
v0x5614a6225790_0 .net "i_start", 0 0, v0x5614a6226c70_0;  1 drivers
v0x5614a6225850_0 .var "nextState", 4 0;
v0x5614a6225930_0 .net "o_busy", 0 0, L_0x5614a62023d0;  alias, 1 drivers
v0x5614a62259f0_0 .net "o_done", 0 0, L_0x5614a61d77f0;  alias, 1 drivers
v0x5614a6225ab0_0 .net "o_dout", 0 0, L_0x5614a61d7620;  alias, 1 drivers
v0x5614a6225b70_0 .var "ticks_counter", 2 0;
v0x5614a6225c50_0 .net "ticks_counter_ovf", 0 0, L_0x5614a62372c0;  1 drivers
v0x5614a6225d10_0 .var "tx_bit_counter", 3 0;
v0x5614a6225df0_0 .net "tx_bit_counter_ovf", 0 0, L_0x5614a6237430;  1 drivers
v0x5614a6225eb0_0 .var "tx_output", 0 0;
v0x5614a6225f70_0 .var "tx_reg", 7 0;
E_0x5614a61f4600/0 .event edge, v0x5614a6225440_0, v0x5614a6225790_0, v0x5614a6225c50_0, v0x5614a6225df0_0;
E_0x5614a61f4600/1 .event edge, v0x5614a6225f70_0;
E_0x5614a61f4600 .event/or E_0x5614a61f4600/0, E_0x5614a61f4600/1;
L_0x5614a6227130 .concat [ 3 29 0 0], v0x5614a6225b70_0, L_0x7fb20d27c018;
L_0x5614a62372c0 .cmp/eq 32, L_0x5614a6227130, L_0x7fb20d27c060;
L_0x5614a6237430 .part v0x5614a6225d10_0, 3, 1;
S_0x5614a6226110 .scope task, "UART_TX_WRITE_BYTE" "UART_TX_WRITE_BYTE" 2 44, 2 44 0, S_0x5614a6203770;
 .timescale -9 -9;
v0x5614a62262d0_0 .var "i_data", 7 0;
E_0x5614a61d7220 .event posedge, v0x5614a62259f0_0;
TD_uart_tb.UART_TX_WRITE_BYTE ;
    %wait E_0x5614a61d6ff0;
    %wait E_0x5614a61d6ff0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5614a6226c70_0, 0;
    %load/vec4 v0x5614a62262d0_0;
    %assign/vec4 v0x5614a6226a00_0, 0;
    %wait E_0x5614a61d6ff0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5614a6226c70_0, 0;
    %wait E_0x5614a61d7220;
    %end;
    .scope S_0x5614a6204a00;
T_2 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5614a6223c70_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5614a6201ff0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5614a61ecde0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6223d50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5614a6224450_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x5614a6204a00;
T_3 ;
    %wait E_0x5614a61d6d90;
    %load/vec4 v0x5614a6223c70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a62242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a62241f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5614a62005b0_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a62242b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a62241f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5614a62005b0_0, 0, 3;
    %load/vec4 v0x5614a6224050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x5614a6223e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
T_3.10 ;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
T_3.8 ;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a62242b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a62241f0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5614a62005b0_0, 0, 3;
    %load/vec4 v0x5614a62029d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v0x5614a6223d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
T_3.14 ;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
T_3.12 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a62242b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a62241f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5614a62005b0_0, 0, 3;
    %load/vec4 v0x5614a61ecc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
T_3.16 ;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a62242b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a62241f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5614a62005b0_0, 0, 3;
    %load/vec4 v0x5614a62029d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.17, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
T_3.18 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a62242b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a62241f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5614a62005b0_0, 0, 3;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5614a6224110_0, 0, 5;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5614a6204a00;
T_4 ;
    %wait E_0x5614a61d6ff0;
    %load/vec4 v0x5614a6224110_0;
    %assign/vec4 v0x5614a6223c70_0, 0;
    %load/vec4 v0x5614a6223f90_0;
    %assign/vec4 v0x5614a6223d50_0, 0;
    %load/vec4 v0x5614a6223c70_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5614a6201ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614a61ecde0_0, 0;
T_4.0 ;
    %load/vec4 v0x5614a6223c70_0;
    %cmpi/e 2, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5614a6223c70_0;
    %cmpi/e 4, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5614a6223c70_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5614a62029d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5614a6201ff0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5614a6201ff0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5614a6201ff0_0, 0;
T_4.5 ;
T_4.2 ;
    %load/vec4 v0x5614a6223c70_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5614a62029d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5614a61ecde0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5614a61ecde0_0, 0;
    %load/vec4 v0x5614a6224450_0;
    %parti/s 7, 1, 2;
    %pad/u 8;
    %assign/vec4 v0x5614a6224450_0, 0;
    %load/vec4 v0x5614a6223d50_0;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5614a6224450_0, 4, 5;
T_4.8 ;
T_4.6 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5614a6224950;
T_5 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5614a6225440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5614a6225f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614a6225d10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5614a6225b70_0, 0;
    %end;
    .thread T_5;
    .scope S_0x5614a6224950;
T_6 ;
    %wait E_0x5614a61f4600;
    %load/vec4 v0x5614a6225440_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a6225570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a6225380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6225eb0_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a6225570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a6225380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6225eb0_0, 0, 1;
    %load/vec4 v0x5614a6225790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
T_6.8 ;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a6225570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6225380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a6225eb0_0, 0, 1;
    %load/vec4 v0x5614a6225c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
T_6.10 ;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a6225570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6225380_0, 0, 1;
    %load/vec4 v0x5614a6225df0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.12, 8;
T_6.11 ; End of true expr.
    %load/vec4 v0x5614a6225f70_0;
    %parti/s 1, 0, 2;
    %jmp/0 T_6.12, 8;
 ; End of false expr.
    %blend;
T_6.12;
    %store/vec4 v0x5614a6225eb0_0, 0, 1;
    %load/vec4 v0x5614a6225df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
T_6.14 ;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a6225570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6225380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6225eb0_0, 0, 1;
    %load/vec4 v0x5614a6225c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
T_6.16 ;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6225570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6225380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6225eb0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5614a6225850_0, 0, 5;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5614a6224950;
T_7 ;
    %wait E_0x5614a61d6ff0;
    %load/vec4 v0x5614a6225850_0;
    %assign/vec4 v0x5614a6225440_0, 0;
    %load/vec4 v0x5614a6225440_0;
    %cmpi/e 2, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5614a6225440_0;
    %cmpi/e 4, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5614a6225440_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5614a6225c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5614a6225b70_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5614a6225b70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5614a6225b70_0, 0;
T_7.3 ;
T_7.0 ;
    %load/vec4 v0x5614a6225440_0;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x5614a6225c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5614a6225d10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5614a6225d10_0, 0;
    %load/vec4 v0x5614a6225f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x5614a6225f70_0, 0;
T_7.6 ;
T_7.4 ;
    %load/vec4 v0x5614a6225440_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x5614a6225790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x5614a62256d0_0;
    %assign/vec4 v0x5614a6225f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5614a6225d10_0, 0;
T_7.10 ;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5614a6203770;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a62263d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5614a6226c70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5614a6226a00_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a62266a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5614a6226770_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x5614a6203770;
T_9 ;
    %delay 10, 0;
    %load/vec4 v0x5614a62263d0_0;
    %inv;
    %assign/vec4 v0x5614a62263d0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5614a6203770;
T_10 ;
    %vpi_call 2 82 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5614a6203770 {0 0 0};
    %wait E_0x5614a61d6ff0;
    %wait E_0x5614a61d6ff0;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0x5614a6224790_0, 0, 8;
    %fork TD_uart_tb.UART_SOFT_WRITE_BYTE, S_0x5614a62245f0;
    %join;
    %wait E_0x5614a61d6ff0;
    %delay 80, 0;
    %load/vec4 v0x5614a62265a0_0;
    %cmpi/e 171, 0, 8;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 92 "$display", "[UART RX]: Frist Test Passed - Correct Byte Received\012" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 2 94 "$display", "[UART RX]: Frist Test Failed - Incorrect Byte Received\012" {0 0 0};
T_10.1 ;
    %load/vec4 v0x5614a6226ba0_0;
    %cassign/vec4 v0x5614a62266a0_0;
    %cassign/link v0x5614a62266a0_0, v0x5614a6226ba0_0;
    %vpi_call 2 98 "$display", "[UART TX]: Sending data to UART RX module\012" {0 0 0};
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5614a62262d0_0, 0, 8;
    %fork TD_uart_tb.UART_TX_WRITE_BYTE, S_0x5614a6226110;
    %join;
    %wait E_0x5614a61d6ff0;
    %delay 80, 0;
    %load/vec4 v0x5614a62265a0_0;
    %cmpi/e 13, 0, 8;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 103 "$display", "[UART RX]: Second Test Passed - Correct Byte Received\012" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call 2 105 "$display", "[UART RX]: Second Test Failed - Incorrect Byte Received\012" {0 0 0};
T_10.3 ;
    %vpi_call 2 107 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "/home/matt/Projects/Quartus/Verilog Projects/UART Project/uart_rx.v";
    "/home/matt/Projects/Quartus/Verilog Projects/UART Project/uart_tx.v";
