# TODO list

- add formal assertions

- verilator sim: 
    - set default values to 'X
    - find a way to force re-evaliation of assignations in generate constructs for tb

- LINT :
    - remove `-Wno-LATCH` 

- 10BASE-R
    - add testbench for full pcs tx lite in 16b
- TX
    - test 10G version

. RX 
    - fake gearbox in tb
    - write 10G version
    - test 10G version
    - deskew tb broken : fix
