void F_1 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nmemset ( V_2 , 0 , sizeof( struct V_1 ) ) ;\r\nV_2 -> V_4 = V_5 ;\r\nif ( V_3 & V_6 )\r\nV_2 -> V_7 = 1 ;\r\nif ( V_3 & V_8 )\r\nV_2 -> V_9 = 1 ;\r\n}\r\nvoid F_2 ( struct V_1 * V_2 , T_1 V_3 )\r\n{\r\nmemset ( V_2 , 0 , sizeof( struct V_1 ) ) ;\r\nif ( V_3 & V_10 ) {\r\nV_2 -> V_11 = 1 ;\r\nV_2 -> V_4 = V_12 ;\r\n} else {\r\nV_2 -> V_11 = 0 ;\r\nV_2 -> V_4 = V_13 ;\r\nV_2 -> V_14 = 0x7e ;\r\n}\r\nV_2 -> V_15 = 0x7e ;\r\nif ( V_3 & V_6 ) {\r\nV_2 -> V_7 = 1 ;\r\nV_2 -> V_4 = V_16 ;\r\n} else\r\nV_2 -> V_17 = 8 ;\r\nif ( V_3 & V_8 )\r\nV_2 -> V_9 = 1 ;\r\n}\r\nstatic int\r\nF_3 ( struct V_1 * V_2 )\r\n{\r\nint V_18 ;\r\nif ( V_2 -> V_19 < 2 )\r\nV_18 = - V_20 ;\r\nelse if ( V_2 -> V_21 != 0xf0b8 )\r\nV_18 = - V_22 ;\r\nelse {\r\nV_2 -> V_19 -= 2 ;\r\nV_18 = V_2 -> V_19 ;\r\n}\r\nreturn V_18 ;\r\n}\r\nint F_4 ( struct V_1 * V_2 , const T_2 * V_23 , int V_24 ,\r\nint * V_25 , T_2 * V_26 , int V_27 )\r\n{\r\nint V_18 = 0 ;\r\nstatic const unsigned char V_28 [] = {\r\n0x00 , 0x00 , 0x00 , 0x20 , 0x30 , 0x38 , 0x3c , 0x3e , 0x3f\r\n} ;\r\nstatic const unsigned char V_29 [] = {\r\n0x00 , 0x7e , 0xfc , 0xf9 , 0xf3 , 0xe7 , 0xcf , 0x9f , 0x3f\r\n} ;\r\nstatic const unsigned char V_30 [] = {\r\n0x00 , 0x00 , 0x80 , 0xc0 , 0xe0 , 0xf0 , 0xf8 , 0xfc , 0xfe , 0xff\r\n} ;\r\n#define F_5 ( T_3 ) \\r\ndo {\\r\nif (h->cbin == fast_flag[h->bit_shift]) {\\r\nh->ffvalue = fast_flag_value[h->bit_shift];\\r\nh->state = HDLC_FAST_FLAG;\\r\nh->ffbit_shift = h->bit_shift;\\r\nh->bit_shift = 1;\\r\n} else {\\r\nh->state = HDLC_GET_DATA;\\r\nh->data_received = 0;\\r\n} \\r\n} while (0)\r\n#define F_6 ( T_3 ) \\r\ndo {\\r\nh->shift_reg = fast_abort[h->ffbit_shift - 1];\\r\nh->hdlc_bits1 = h->ffbit_shift - 2;\\r\nif (h->hdlc_bits1 < 0)\\r\nh->hdlc_bits1 = 0;\\r\nh->data_bits = h->ffbit_shift - 1;\\r\nh->state = HDLC_GET_DATA;\\r\nh->data_received = 0;\\r\n} while (0)\r\n* V_25 = V_24 ;\r\nwhile ( V_24 > 0 ) {\r\nif ( V_2 -> V_31 == 0 ) {\r\nif ( V_2 -> V_9 == 0 )\r\nV_2 -> V_15 = F_7 ( * V_23 ++ ) ;\r\nelse\r\nV_2 -> V_15 = * V_23 ++ ;\r\nV_24 -- ;\r\nV_2 -> V_31 = 8 ;\r\nif ( V_2 -> V_7 )\r\nV_2 -> V_31 -- ;\r\n}\r\nswitch ( V_2 -> V_4 ) {\r\ncase V_32 :\r\nreturn 0 ;\r\ncase V_33 :\r\nif ( V_2 -> V_15 == 0xff ) {\r\nV_2 -> V_31 = 0 ;\r\nbreak;\r\n}\r\nV_2 -> V_4 = V_34 ;\r\nV_2 -> V_35 = 0 ;\r\nV_2 -> V_31 = 8 ;\r\nbreak;\r\ncase V_34 :\r\nif ( ! ( V_2 -> V_15 & 0x80 ) ) {\r\nV_2 -> V_4 = V_36 ;\r\nV_2 -> V_35 = 0 ;\r\n} else {\r\nif ( ( ! V_2 -> V_7 ) &&\r\n( ++ V_2 -> V_35 >= 8 ) &&\r\n( V_2 -> V_31 == 1 ) )\r\nV_2 -> V_4 = V_33 ;\r\n}\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_31 -- ;\r\nbreak;\r\ncase V_36 :\r\nif ( V_2 -> V_15 & 0x80 ) {\r\nV_2 -> V_35 ++ ;\r\nif ( V_2 -> V_35 == 6 )\r\nV_2 -> V_4 = V_37 ;\r\n} else\r\nV_2 -> V_35 = 0 ;\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_31 -- ;\r\nbreak;\r\ncase V_37 :\r\nif ( V_2 -> V_15 & 0x80 ) {\r\nV_2 -> V_4 = V_34 ;\r\n} else {\r\nV_2 -> V_4 = V_5 ;\r\nV_2 -> V_21 = 0xffff ;\r\nV_2 -> V_38 = 0 ;\r\nV_2 -> V_35 = 0 ;\r\nV_2 -> V_17 = 0 ;\r\nV_2 -> V_39 = 0 ;\r\n}\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_31 -- ;\r\nbreak;\r\ncase V_5 :\r\nif ( V_2 -> V_15 & 0x80 ) {\r\nV_2 -> V_35 ++ ;\r\nswitch ( V_2 -> V_35 ) {\r\ncase 6 :\r\nbreak;\r\ncase 7 :\r\nif ( V_2 -> V_39 )\r\nV_18 = - V_20 ;\r\nif ( ! V_2 -> V_7 ) {\r\nif ( V_2 -> V_15 == V_30\r\n[ V_2 -> V_31 + 1 ] ) {\r\nV_2 -> V_4 =\r\nV_33 ;\r\nV_2 -> V_31 = 1 ;\r\nbreak;\r\n}\r\n} else\r\nV_2 -> V_4 = V_34 ;\r\nbreak;\r\ndefault:\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_38 |= 0x80 ;\r\nV_2 -> V_17 ++ ;\r\nbreak;\r\n}\r\n} else {\r\nswitch ( V_2 -> V_35 ) {\r\ncase 5 :\r\nbreak;\r\ncase 6 :\r\nif ( V_2 -> V_39 )\r\nV_18 = F_3 ( V_2 ) ;\r\nV_2 -> V_21 = 0xffff ;\r\nV_2 -> V_38 = 0 ;\r\nV_2 -> V_17 = 0 ;\r\nif ( ! V_2 -> V_7 )\r\nF_5 ( V_2 ) ;\r\nelse {\r\nV_2 -> V_4 = V_5 ;\r\nV_2 -> V_39 = 0 ;\r\n}\r\nbreak;\r\ndefault:\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_17 ++ ;\r\nbreak;\r\n}\r\nV_2 -> V_35 = 0 ;\r\n}\r\nif ( V_18 ) {\r\nV_2 -> V_19 = 0 ;\r\n* V_25 -= V_24 ;\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_31 -- ;\r\nreturn V_18 ;\r\n}\r\nif ( V_2 -> V_17 == 8 ) {\r\nV_2 -> V_17 = 0 ;\r\nV_2 -> V_39 = 1 ;\r\nV_2 -> V_21 = F_8 ( V_2 -> V_21 ,\r\nV_2 -> V_38 ) ;\r\nif ( V_2 -> V_19 < V_27 )\r\nV_26 [ V_2 -> V_19 ++ ] = V_2 -> V_38 ;\r\nelse {\r\nV_18 = - V_40 ;\r\nV_2 -> V_19 = 0 ;\r\n}\r\n}\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_31 -- ;\r\nbreak;\r\ncase V_41 :\r\nif ( V_2 -> V_15 == V_2 -> V_14 ) {\r\nV_2 -> V_31 = 0 ;\r\nbreak;\r\n} else {\r\nif ( V_2 -> V_15 == 0xff ) {\r\nV_2 -> V_4 = V_33 ;\r\nV_2 -> V_31 = 0 ;\r\n} else if ( V_2 -> V_42 == 8 ) {\r\nV_2 -> V_4 = V_37 ;\r\nbreak;\r\n} else\r\nF_6 ( V_2 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n}\r\n* V_25 -= V_24 ;\r\nreturn 0 ;\r\n}\r\nint F_9 ( struct V_1 * V_2 , const T_2 * V_23 , T_4 V_24 ,\r\nint * V_25 , T_2 * V_26 , int V_27 )\r\n{\r\nstatic const unsigned char V_43 [] = {\r\n0x7e , 0x3f , 0x9f , 0xcf , 0xe7 , 0xf3 , 0xf9 , 0xfc , 0x7e\r\n} ;\r\nint V_44 = 0 ;\r\n* V_25 = V_24 ;\r\nif ( ( V_24 == 1 ) && ( V_2 -> V_4 == V_13 ) )\r\nV_2 -> V_4 = V_45 ;\r\nwhile ( V_27 > 0 ) {\r\nif ( V_2 -> V_31 == 0 ) {\r\nif ( V_24 && ! V_2 -> V_46 ) {\r\nV_2 -> V_38 = * V_23 ++ ;\r\nV_24 -- ;\r\nif ( V_24 == 0 )\r\nV_2 -> V_46 = 1 ;\r\nV_2 -> V_31 = 8 ;\r\n} else {\r\nif ( V_2 -> V_4 == V_47 ) {\r\nif ( V_2 -> V_39 ) {\r\nV_2 -> V_4 = V_48 ;\r\nV_2 -> V_21 ^= 0xffff ;\r\nV_2 -> V_31 = 8 ;\r\nV_2 -> V_38 =\r\nV_2 -> V_21 & 0xff ;\r\n} else if ( ! V_2 -> V_7 )\r\nV_2 -> V_4 =\r\nV_13 ;\r\nelse\r\nV_2 -> V_4 =\r\nV_16 ;\r\n}\r\n}\r\n}\r\nswitch ( V_2 -> V_4 ) {\r\ncase V_32 :\r\nwhile ( V_27 -- )\r\n* V_26 ++ = 0xff ;\r\nreturn V_27 ;\r\ncase V_13 :\r\nV_2 -> V_46 = 0 ;\r\nif ( V_24 == 0 ) {\r\nif ( V_2 -> V_9 == 0 )\r\n* V_26 ++ = F_7 ( V_2 -> V_14 ) ;\r\nelse\r\n* V_26 ++ = V_2 -> V_14 ;\r\nV_44 ++ ;\r\nV_27 -- ;\r\nbreak;\r\n}\r\ncase V_45 :\r\nif ( V_2 -> V_31 == 8 ) {\r\nV_2 -> V_15 = V_2 -> V_14 >>\r\n( 8 - V_2 -> V_17 ) ;\r\nV_2 -> V_4 = V_47 ;\r\nV_2 -> V_21 = 0xffff ;\r\nV_2 -> V_35 = 0 ;\r\nV_2 -> V_39 = 1 ;\r\n}\r\nbreak;\r\ncase V_16 :\r\nV_2 -> V_46 = 0 ;\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_17 ++ ;\r\nV_2 -> V_35 = 0 ;\r\nV_2 -> V_4 = V_49 ;\r\nbreak;\r\ncase V_49 :\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_17 ++ ;\r\nV_2 -> V_15 ++ ;\r\nif ( ++ V_2 -> V_35 == 6 )\r\nV_2 -> V_4 = V_50 ;\r\nbreak;\r\ncase V_50 :\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_17 ++ ;\r\nif ( V_24 == 0 ) {\r\nV_2 -> V_4 = V_16 ;\r\nbreak;\r\n}\r\nif ( V_2 -> V_31 == 8 ) {\r\nV_2 -> V_4 = V_47 ;\r\nV_2 -> V_21 = 0xffff ;\r\nV_2 -> V_35 = 0 ;\r\nV_2 -> V_39 = 1 ;\r\n}\r\nbreak;\r\ncase V_12 :\r\nV_2 -> V_39 = 1 ;\r\nif ( V_2 -> V_17 == 8 ) {\r\nV_2 -> V_4 = V_47 ;\r\nV_2 -> V_21 = 0xffff ;\r\nV_2 -> V_35 = 0 ;\r\nbreak;\r\n}\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_17 ++ ;\r\nif ( V_2 -> V_38 & 0x01 )\r\nV_2 -> V_15 ++ ;\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_31 -- ;\r\nif ( V_2 -> V_31 == 0 ) {\r\nV_2 -> V_4 = V_47 ;\r\nV_2 -> V_21 = 0xffff ;\r\nV_2 -> V_35 = 0 ;\r\n}\r\nbreak;\r\ncase V_47 :\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_17 ++ ;\r\nif ( V_2 -> V_35 == 5 ) {\r\nV_2 -> V_35 = 0 ;\r\nbreak;\r\n}\r\nif ( V_2 -> V_31 == 8 )\r\nV_2 -> V_21 = F_8 ( V_2 -> V_21 ,\r\nV_2 -> V_38 ) ;\r\nif ( V_2 -> V_38 & 0x01 ) {\r\nV_2 -> V_35 ++ ;\r\nV_2 -> V_15 ++ ;\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_31 -- ;\r\n} else {\r\nV_2 -> V_35 = 0 ;\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_31 -- ;\r\n}\r\nbreak;\r\ncase V_48 :\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_17 ++ ;\r\nif ( V_2 -> V_35 == 5 ) {\r\nV_2 -> V_35 = 0 ;\r\nbreak;\r\n}\r\nif ( V_2 -> V_38 & 0x01 ) {\r\nV_2 -> V_35 ++ ;\r\nV_2 -> V_15 ++ ;\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_31 -- ;\r\n} else {\r\nV_2 -> V_35 = 0 ;\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_31 -- ;\r\n}\r\nif ( V_2 -> V_31 == 0 ) {\r\nV_2 -> V_38 = ( V_2 -> V_21 >> 8 ) ;\r\nV_2 -> V_4 = V_51 ;\r\nV_2 -> V_31 = 8 ;\r\n}\r\nbreak;\r\ncase V_51 :\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_17 ++ ;\r\nif ( V_2 -> V_35 == 5 ) {\r\nV_2 -> V_35 = 0 ;\r\nbreak;\r\n}\r\nif ( V_2 -> V_38 & 0x01 ) {\r\nV_2 -> V_35 ++ ;\r\nV_2 -> V_15 ++ ;\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_31 -- ;\r\n} else {\r\nV_2 -> V_35 = 0 ;\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_31 -- ;\r\n}\r\nif ( V_2 -> V_31 == 0 ) {\r\nV_2 -> V_38 = 0x7e ;\r\nV_2 -> V_4 = V_52 ;\r\nV_2 -> V_31 = 8 ;\r\n}\r\nbreak;\r\ncase V_52 :\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_17 ++ ;\r\nif ( V_2 -> V_35 == 5 ) {\r\nV_2 -> V_35 = 0 ;\r\nbreak;\r\n}\r\nif ( V_2 -> V_38 & 0x01 )\r\nV_2 -> V_15 ++ ;\r\nV_2 -> V_38 >>= 1 ;\r\nV_2 -> V_31 -- ;\r\nif ( V_2 -> V_31 == 0 ) {\r\nV_2 -> V_14 =\r\nV_43 [ V_2 -> V_17 ] ;\r\nif ( V_2 -> V_11 ) {\r\nV_2 -> V_14 = 0x7e ;\r\nV_2 -> V_4 = V_53 ;\r\nV_2 -> V_31 = 8 - V_2 -> V_17 ;\r\nif ( V_2 -> V_31 == 0 )\r\nV_2 -> V_4 =\r\nV_54 ;\r\n} else {\r\nif ( ! V_2 -> V_7 ) {\r\nV_2 -> V_4 =\r\nV_13 ;\r\nV_2 -> V_39 = 0 ;\r\n} else {\r\nV_2 -> V_4 = V_16 ;\r\nV_2 -> V_39 = 0 ;\r\n}\r\nif ( V_27 > 1 )\r\nV_27 = 1 ;\r\n}\r\n}\r\nbreak;\r\ncase V_53 :\r\nV_2 -> V_46 = 0 ;\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_15 ++ ;\r\nV_2 -> V_17 ++ ;\r\nV_2 -> V_31 -- ;\r\nif ( V_2 -> V_31 == 0 ) {\r\nV_2 -> V_4 = V_54 ;\r\nV_2 -> V_31 = 0 ;\r\n}\r\nbreak;\r\ncase V_54 :\r\nV_2 -> V_46 = 0 ;\r\nV_2 -> V_15 = 0xff ;\r\nV_2 -> V_17 = 8 ;\r\nif ( V_2 -> V_31 == 8 ) {\r\nV_2 -> V_15 = 0x7e ;\r\nV_2 -> V_4 = V_12 ;\r\n} else {\r\nif ( V_2 -> V_9 == 0 )\r\n* V_26 ++ = F_7 ( V_2 -> V_15 ) ;\r\nelse\r\n* V_26 ++ = V_2 -> V_15 ;\r\nV_2 -> V_31 = 0 ;\r\nV_2 -> V_17 = 0 ;\r\nV_44 ++ ;\r\nV_27 = 0 ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_2 -> V_7 ) {\r\nif ( V_2 -> V_17 == 7 ) {\r\nV_2 -> V_15 <<= 1 ;\r\nV_2 -> V_15 ++ ;\r\nV_2 -> V_17 ++ ;\r\n}\r\n}\r\nif ( V_2 -> V_17 == 8 ) {\r\nif ( V_2 -> V_9 == 0 )\r\n* V_26 ++ = F_7 ( V_2 -> V_15 ) ;\r\nelse\r\n* V_26 ++ = V_2 -> V_15 ;\r\nV_2 -> V_17 = 0 ;\r\nV_44 ++ ;\r\nV_27 -- ;\r\n}\r\n}\r\n* V_25 -= V_24 ;\r\nreturn V_44 ;\r\n}
