; or1k instruction bus master
[master or1k_i]
slaves =
 ddr2
 rom0

; or1k data bus master
[master or1k_d]
slaves =
 ddr2
 uart0
 gpio_sw
 gpio_pbtn
 gpio_led
 gpio_pmod
 sseg_ctrl
 rgb_led
 xadc0
 ddr2_cfg0
 ps2_0
 spi_flash
 i2c_temp
 spi_accel
 eth0
 dbg_cnt

; debug master
[master dbg]
slaves =
 ddr2
 uart0
 gpio_sw
 gpio_pbtn
 gpio_led
 gpio_pmod
 sseg_ctrl
 rgb_led
 xadc0
 ddr2_cfg0
 ps2_0
 spi_flash
 i2c_temp
 spi_accel
 eth0
 diila
 dbg_cnt

[master vga0_master]
slaves =
 ddr2

[master eth0_master]
slaves =
 ddr2

; DDR2 SDRAM (128MB)
; Have several ports with buffering features,
; so we split each port into a seperate slave
[slave ddr2]
offset=0
size=0x8000000

;[slave ddr2_dbus]
;offset=0
;size=0x8000000

;[slave ddr2_ibus]
;offset=0
;size=0x8000000

;[slave ddr2_dbg]
;offset=0
;size=0x8000000

;[slave ddr2_vga0]
;offset=0
;size=0x8000000

;[slave ddr2_eth0]
;offset=0
;size=0x8000000

[slave uart0]
datawidth=8
offset=0x90000000
size=32

[slave gpio_sw]
datawidth=16
offset=0x91000000
size=8

[slave gpio_pbtn]
datawidth=5
offset=0x91001000
size=8

[slave gpio_led]
datawidth=16
offset=0x91002000
size=8

[slave gpio_pmod]
datawidth=32
offset=0x91003000
size=8

[slave sseg_ctrl]
datawidth=16
offset=0x91004000
size=64

[slave rgb_led]
datawidth=24
offset=0x91005000
size=16

[slave eth0]
offset=0x92000000
size=4096

;[slave ac97]
;offset=0x93000000
;size=4096

[slave ps2_0]
datawidth=8
offset=0x94000000
size=8

[slave vga0]
offset=0x97000000
size=4096

[slave xadc0]
datawidth=16
offset=0x95000000
size=1024

[slave ddr2_cfg0]
datawidth=16
offset=0x96000000
size=16

[slave spi_flash]
datawidth=8
offset=0xb0000000
size=8

[slave spi_accel]
datawidth=8
offset=0xb1000000
size=8

[slave i2c_temp]
datawidth=8
offset=0xd0000000
size=8

[slave dbg_cnt]
offset=0x9e000000
size=0x80

; 5MB
[slave diila]
offset=0x9f000000
size=0x500000

[slave rom0]
offset=0xf0000000
size=1024
