

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Sun Mar 30 16:39:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Legacy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215  |Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_34_3                 |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    689|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   46|    6286|   5460|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    285|    -|
|Register         |        -|    -|    1596|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   46|    7882|   6434|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   20|       7|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215  |Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6  |        0|  20|  3379|  2568|    0|
    |control_s_axi_U                                                                |control_s_axi                                                       |        0|   0|   474|   808|    0|
    |gmem_m_axi_U                                                                   |gmem_m_axi                                                          |        0|   0|   718|  1318|    0|
    |mul_32ns_32ns_62_2_1_U30                                                       |mul_32ns_32ns_62_2_1                                                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_62_2_1_U34                                                       |mul_32ns_32ns_62_2_1                                                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U28                                                       |mul_32ns_32ns_64_2_1                                                |        0|   3|   165|    50|    0|
    |mul_32ns_33ns_65_2_1_U31                                                       |mul_32ns_33ns_65_2_1                                                |        0|   3|   169|    52|    0|
    |mul_32ns_33s_64_2_1_U32                                                        |mul_32ns_33s_64_2_1                                                 |        0|   3|   169|    52|    0|
    |mul_32ns_64ns_96_5_1_U29                                                       |mul_32ns_64ns_96_5_1                                                |        0|   6|   441|   256|    0|
    |mul_64s_35s_64_5_1_U33                                                         |mul_64s_35s_64_5_1                                                  |        0|   5|   441|   256|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                          |                                                                    |        0|  46|  6286|  5460|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1027_fu_389_p2       |         +|   0|  0|  72|          65|           1|
    |add_ln34_fu_351_p2         |         +|   0|  0|  39|          32|           3|
    |add_ln840_fu_406_p2        |         +|   0|  0|  39|          32|           1|
    |empty_39_fu_448_p2         |         +|   0|  0|  71|          64|          64|
    |sub_i_i434_fu_312_p2       |         +|   0|  0|  40|          33|           3|
    |sub_i_i464_fu_279_p2       |         +|   0|  0|  40|          33|           3|
    |tmp2_fu_341_p2             |         +|   0|  0|  42|          35|           5|
    |tmp_fu_431_p2              |         +|   0|  0|  71|          64|          64|
    |x_V_1_fu_481_p2            |         +|   0|  0|  39|          32|           1|
    |y_V_3_fu_487_p2            |         +|   0|  0|  39|          32|           1|
    |cmp_i4111128_fu_321_p2     |      icmp|   0|  0|  18|          33|           1|
    |icmp_ln1027_1_fu_379_p2    |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_2_fu_476_p2    |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_3_fu_384_p2    |      icmp|   0|  0|  29|          65|          65|
    |icmp_ln1027_fu_364_p2      |      icmp|   0|  0|  18|          32|           1|
    |empty_fu_356_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln1027_1_fu_412_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1027_fu_398_p3    |    select|   0|  0|  32|           1|          32|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 689|         621|         375|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  125|         28|    1|         28|
    |gmem_ARVALID             |    9|          2|    1|          2|
    |gmem_RREADY              |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |grp_fu_291_ce            |    9|          2|    1|          2|
    |grp_fu_291_p0            |   14|          3|   32|         96|
    |grp_fu_291_p1            |   14|          3|   32|         96|
    |grp_fu_443_ce            |   14|          3|    1|          3|
    |grp_fu_443_p0            |   14|          3|   32|         96|
    |grp_fu_443_p1            |   14|          3|   32|         96|
    |iFilter_V_fu_122         |    9|          2|   32|         64|
    |indvar_flatten81_fu_126  |    9|          2|   65|        130|
    |x_V_reg_203              |    9|          2|   32|         64|
    |y_V_fu_118               |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  285|         63|  297|        749|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln1027_reg_692                                                                          |  65|   0|   65|          0|
    |add_ln32_cast_reg_654                                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                   |  27|   0|   27|          0|
    |coeffs_read_reg_570                                                                         |  64|   0|   64|          0|
    |convHeight_read_reg_530                                                                     |  32|   0|   32|          0|
    |convWidth_read_reg_536                                                                      |  32|   0|   32|          0|
    |empty_38_reg_727                                                                            |  64|   0|   64|          0|
    |empty_reg_664                                                                               |  32|   0|   32|          0|
    |gmem_addr_reg_737                                                                           |  64|   0|   64|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg  |   1|   0|    1|          0|
    |iFilter_V_fu_122                                                                            |  32|   0|   32|          0|
    |icmp_ln1027_reg_684                                                                         |   1|   0|    1|          0|
    |indvar_flatten81_fu_126                                                                     |  65|   0|   65|          0|
    |inputHeight_read_reg_545                                                                    |  32|   0|   32|          0|
    |inputWidth_read_reg_551                                                                     |  32|   0|   32|          0|
    |input_r_read_reg_580                                                                        |  64|   0|   64|          0|
    |mul_ln1027_1_reg_743                                                                        |  62|   0|   62|          0|
    |mul_ln1027_reg_717                                                                          |  64|   0|   64|          0|
    |mul_ln15_1_reg_674                                                                          |  96|   0|   96|          0|
    |mul_ln15_2_reg_679                                                                          |  65|   0|   65|          0|
    |mul_ln15_reg_601                                                                            |  64|   0|   64|          0|
    |numChannels_cast_reg_649                                                                    |  32|   0|   62|         30|
    |numChannels_read_reg_564                                                                    |  32|   0|   32|          0|
    |numFilters_read_reg_559                                                                     |  32|   0|   32|          0|
    |output_r_read_reg_575                                                                       |  64|   0|   64|          0|
    |select_ln1027_1_reg_705                                                                     |  32|   0|   32|          0|
    |select_ln1027_reg_697                                                                       |  32|   0|   32|          0|
    |sext_ln34_1_reg_659                                                                         |  62|   0|   64|          2|
    |sub_i_i434_reg_644                                                                          |  33|   0|   33|          0|
    |sub_i_i464_reg_617                                                                          |  33|   0|   33|          0|
    |tmp1_reg_669                                                                                |  62|   0|   62|          0|
    |tmp_reg_722                                                                                 |  64|   0|   64|          0|
    |x_V_1_reg_751                                                                               |  32|   0|   32|          0|
    |x_V_reg_203                                                                                 |  32|   0|   32|          0|
    |y_V_fu_118                                                                                  |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       |1596|   0| 1628|         32|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 23 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%y_V = alloca i32 1"   --->   Operation 28 'alloca' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%iFilter_V = alloca i32 1"   --->   Operation 29 'alloca' 'iFilter_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten81 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 31 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 32 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 33 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 34 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 35 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 36 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 37 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 38 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 39 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 40 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln32 = store i65 0, i65 %indvar_flatten81" [HLS_Legacy/conv2d.cpp:32]   --->   Operation 41 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %iFilter_V" [HLS_Legacy/conv2d.cpp:32]   --->   Operation 42 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %y_V" [HLS_Legacy/conv2d.cpp:32]   --->   Operation 43 'store' 'store_ln32' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i32 %convHeight_read" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 44 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i32 %convWidth_read" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 45 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (6.91ns)   --->   "%mul_ln15 = mul i64 %zext_ln15, i64 %zext_ln15_1" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 46 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 47 [1/2] (6.91ns)   --->   "%mul_ln15 = mul i64 %zext_ln15, i64 %zext_ln15_1" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 47 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln15_2 = zext i32 %numChannels_read" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 48 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i64 %mul_ln15" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 49 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [5/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 50 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 51 [4/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 51 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%inputHeight_cast = zext i32 %inputHeight_read"   --->   Operation 52 'zext' 'inputHeight_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (2.55ns)   --->   "%sub_i_i464 = add i33 %inputHeight_cast, i33 8589934590"   --->   Operation 53 'add' 'sub_i_i464' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [3/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 54 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%convHeight_cast = zext i32 %convHeight_read"   --->   Operation 55 'zext' 'convHeight_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%convWidth_cast = zext i32 %convWidth_read"   --->   Operation 56 'zext' 'convWidth_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (6.91ns)   --->   "%tmp1 = mul i62 %convWidth_cast, i62 %convHeight_cast"   --->   Operation 57 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [2/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 58 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i32 %numFilters_read" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 59 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i33 %sub_i_i464" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 60 'zext' 'zext_ln15_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (6.91ns)   --->   "%mul_ln15_2 = mul i65 %zext_ln15_4, i65 %zext_ln15_5" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 61 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 62 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 200000, void @empty_6, void @empty_17, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_16, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_1, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_8, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_10, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_13, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_0, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_12, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%inputWidth_cast = zext i32 %inputWidth_read"   --->   Operation 90 'zext' 'inputWidth_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (2.55ns)   --->   "%sub_i_i434 = add i33 %inputWidth_cast, i33 8589934590"   --->   Operation 91 'add' 'sub_i_i434' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%numChannels_cast = zext i32 %numChannels_read"   --->   Operation 92 'zext' 'numChannels_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (2.48ns)   --->   "%cmp_i4111128 = icmp_sgt  i33 %sub_i_i434, i33 0"   --->   Operation 93 'icmp' 'cmp_i4111128' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%add_ln32_cast = sext i33 %sub_i_i464"   --->   Operation 94 'sext' 'add_ln32_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %inputWidth_read, i2 0"   --->   Operation 95 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast = zext i34 %tmp_1"   --->   Operation 96 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (2.63ns)   --->   "%tmp2 = add i35 %p_cast, i35 34359738360"   --->   Operation 97 'add' 'tmp2' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i35 %tmp2" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 98 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln34 = add i32 %inputWidth_read, i32 4294967294" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 99 'add' 'add_ln34' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.69ns)   --->   "%empty = select i1 %cmp_i4111128, i32 %add_ln34, i32 0" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 100 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 101 [1/2] (6.91ns)   --->   "%tmp1 = mul i62 %convWidth_cast, i62 %convHeight_cast"   --->   Operation 101 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/5] (6.97ns)   --->   "%mul_ln15_1 = mul i96 %zext_ln15_2, i96 %zext_ln15_3" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 102 'mul' 'mul_ln15_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/2] (6.91ns)   --->   "%mul_ln15_2 = mul i65 %zext_ln15_4, i65 %zext_ln15_5" [HLS_Legacy/conv2d.cpp:15]   --->   Operation 103 'mul' 'mul_ln15_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %convWidth_read, i32 0"   --->   Operation 104 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_34_3" [HLS_Legacy/conv2d.cpp:32]   --->   Operation 105 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.54>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%y_V_2 = load i32 %y_V"   --->   Operation 106 'load' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%indvar_flatten81_load = load i65 %indvar_flatten81"   --->   Operation 107 'load' 'indvar_flatten81_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %y_V_2"   --->   Operation 108 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (2.48ns)   --->   "%icmp_ln1027_1 = icmp_sgt  i33 %sub_i_i464, i33 %zext_ln1027"   --->   Operation 109 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (2.78ns)   --->   "%icmp_ln1027_3 = icmp_eq  i65 %indvar_flatten81_load, i65 %mul_ln15_2"   --->   Operation 110 'icmp' 'icmp_ln1027_3' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (3.54ns)   --->   "%add_ln1027 = add i65 %indvar_flatten81_load, i65 1"   --->   Operation 111 'add' 'add_ln1027' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_3, void %for.inc70.loopexit, void %for.end72.loopexit"   --->   Operation 112 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%iFilter_V_load = load i32 %iFilter_V"   --->   Operation 113 'load' 'iFilter_V_load' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.69ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_1, i32 %y_V_2, i32 0"   --->   Operation 114 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iFilter_V_load, i32 1"   --->   Operation 115 'add' 'add_ln840' <Predicate = (!icmp_ln1027_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_1, i32 %iFilter_V_load, i32 %add_ln840"   --->   Operation 116 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln53 = ret" [HLS_Legacy/conv2d.cpp:53]   --->   Operation 117 'ret' 'ret_ln53' <Predicate = (icmp_ln1027_3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i32 %select_ln1027_1"   --->   Operation 118 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [2/2] (6.91ns)   --->   "%mul_ln1027 = mul i64 %zext_ln1027_1, i64 %add_ln32_cast"   --->   Operation 119 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 120 [1/2] (6.91ns)   --->   "%mul_ln1027 = mul i64 %zext_ln1027_1, i64 %add_ln32_cast"   --->   Operation 120 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.52>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%y_V_cast12 = zext i32 %select_ln1027"   --->   Operation 121 'zext' 'y_V_cast12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (3.52ns)   --->   "%tmp = add i64 %mul_ln1027, i64 %y_V_cast12"   --->   Operation 122 'add' 'tmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 123 [5/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 123 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 124 [4/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 124 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 125 [3/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 125 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 126 [2/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 126 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 127 [1/5] (6.97ns)   --->   "%empty_38 = mul i64 %tmp, i64 %sext_ln34_1"   --->   Operation 127 'mul' 'empty_38' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i32 %select_ln1027_1"   --->   Operation 128 'zext' 'zext_ln1027_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [2/2] (6.91ns)   --->   "%mul_ln1027_1 = mul i62 %zext_ln1027_2, i62 %numChannels_cast"   --->   Operation 129 'mul' 'mul_ln1027_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [1/1] (3.52ns)   --->   "%empty_39 = add i64 %empty_38, i64 %output_r_read"   --->   Operation 130 'add' 'empty_39' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_39, i32 2, i32 63" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 131 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 132 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln34" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln1027_1 = mul i62 %zext_ln1027_2, i62 %numChannels_cast"   --->   Operation 135 'mul' 'mul_ln1027_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [HLS_Legacy/conv2d.cpp:33]   --->   Operation 136 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 137 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr, i32 %empty" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 137 'writereq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 138 [1/1] (1.58ns)   --->   "%br_ln34 = br void %VITIS_LOOP_37_4" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 138 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 20 <SV = 19> <Delay = 4.14>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%x_V = phi i32 0, void %for.inc70.loopexit, i32 %x_V_1, void %VITIS_LOOP_37_4.split"   --->   Operation 139 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i32 %x_V"   --->   Operation 140 'zext' 'zext_ln1027_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (2.48ns)   --->   "%icmp_ln1027_2 = icmp_sgt  i33 %sub_i_i434, i33 %zext_ln1027_3"   --->   Operation 141 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [1/1] (2.55ns)   --->   "%x_V_1 = add i32 %x_V, i32 1"   --->   Operation 142 'add' 'x_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln1027_2, void %for.inc67.loopexit, void %VITIS_LOOP_37_4.split" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 143 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln1027 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, i32 %gmem, i32 %inputHeight_read, i32 %select_ln1027, i32 %convWidth_read, i96 %mul_ln15_1, i64 %mul_ln15, i62 %mul_ln1027_1, i62 %tmp1, i64 %coeffs_read, i32 %select_ln1027, i32 %convWidth_read, i1 %icmp_ln1027, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %acc_loc"   --->   Operation 144 'call' 'call_ln1027' <Predicate = (icmp_ln1027_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 145 [1/1] (2.55ns)   --->   "%y_V_3 = add i32 %select_ln1027, i32 1"   --->   Operation 145 'add' 'y_V_3' <Predicate = (!icmp_ln1027_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln33 = store i65 %add_ln1027, i65 %indvar_flatten81" [HLS_Legacy/conv2d.cpp:33]   --->   Operation 146 'store' 'store_ln33' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_20 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %select_ln1027_1, i32 %iFilter_V" [HLS_Legacy/conv2d.cpp:33]   --->   Operation 147 'store' 'store_ln33' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_20 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %y_V_3, i32 %y_V" [HLS_Legacy/conv2d.cpp:33]   --->   Operation 148 'store' 'store_ln33' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln1027 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, i32 %gmem, i32 %inputHeight_read, i32 %select_ln1027, i32 %convWidth_read, i96 %mul_ln15_1, i64 %mul_ln15, i62 %mul_ln1027_1, i62 %tmp1, i64 %coeffs_read, i32 %select_ln1027, i32 %convWidth_read, i1 %icmp_ln1027, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %acc_loc"   --->   Operation 149 'call' 'call_ln1027' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 150 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 151 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (7.30ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %acc_loc_load, i4 15" [HLS_Legacy/conv2d.cpp:49]   --->   Operation 152 'write' 'write_ln49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_37_4" [HLS_Legacy/conv2d.cpp:34]   --->   Operation 153 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 154 [5/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 154 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 155 [4/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 155 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 156 [3/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 156 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 157 [2/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 157 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 158 [1/5] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr"   --->   Operation 158 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_34_3" [HLS_Legacy/conv2d.cpp:33]   --->   Operation 159 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeffs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numChannels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numFilters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ convHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_V                   (alloca        ) [ 0111111111111111111111111111]
iFilter_V             (alloca        ) [ 0111111111111111111111111111]
indvar_flatten81      (alloca        ) [ 0111111111111111111111111111]
convHeight_read       (read          ) [ 0011111100000000000000000000]
convWidth_read        (read          ) [ 0011111111111111111111111111]
inputHeight_read      (read          ) [ 0011111111111111111111111111]
inputWidth_read       (read          ) [ 0011111111111111111111111111]
numFilters_read       (read          ) [ 0011111100000000000000000000]
numChannels_read      (read          ) [ 0011111110000000000000000000]
coeffs_read           (read          ) [ 0011111111111111111111111111]
output_r_read         (read          ) [ 0011111111111111111111111111]
input_r_read          (read          ) [ 0011111111111111111111111111]
acc_loc               (alloca        ) [ 0011111111111111111111111111]
store_ln32            (store         ) [ 0000000000000000000000000000]
store_ln32            (store         ) [ 0000000000000000000000000000]
store_ln32            (store         ) [ 0000000000000000000000000000]
zext_ln15             (zext          ) [ 0001000000000000000000000000]
zext_ln15_1           (zext          ) [ 0001000000000000000000000000]
mul_ln15              (mul           ) [ 0000111111111111111111111111]
zext_ln15_2           (zext          ) [ 0000011110000000000000000000]
zext_ln15_3           (zext          ) [ 0000011110000000000000000000]
inputHeight_cast      (zext          ) [ 0000000000000000000000000000]
sub_i_i464            (add           ) [ 0000000111111111111111111111]
convHeight_cast       (zext          ) [ 0000000010000000000000000000]
convWidth_cast        (zext          ) [ 0000000010000000000000000000]
zext_ln15_4           (zext          ) [ 0000000010000000000000000000]
zext_ln15_5           (zext          ) [ 0000000010000000000000000000]
spectopmodule_ln15    (spectopmodule ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface ) [ 0000000000000000000000000000]
inputWidth_cast       (zext          ) [ 0000000000000000000000000000]
sub_i_i434            (add           ) [ 0000000001111111111111111111]
numChannels_cast      (zext          ) [ 0000000001111111111111111111]
cmp_i4111128          (icmp          ) [ 0000000000000000000000000000]
add_ln32_cast         (sext          ) [ 0000000001111111111111111111]
tmp_1                 (bitconcatenate) [ 0000000000000000000000000000]
p_cast                (zext          ) [ 0000000000000000000000000000]
tmp2                  (add           ) [ 0000000000000000000000000000]
sext_ln34_1           (sext          ) [ 0000000001111111111111111111]
add_ln34              (add           ) [ 0000000000000000000000000000]
empty                 (select        ) [ 0000000001111111111111111111]
tmp1                  (mul           ) [ 0000000001111111111111111111]
mul_ln15_1            (mul           ) [ 0000000001111111111111111111]
mul_ln15_2            (mul           ) [ 0000000001111111111111111111]
icmp_ln1027           (icmp          ) [ 0000000001111111111111111111]
br_ln32               (br            ) [ 0000000000000000000000000000]
y_V_2                 (load          ) [ 0000000000000000000000000000]
indvar_flatten81_load (load          ) [ 0000000000000000000000000000]
zext_ln1027           (zext          ) [ 0000000000000000000000000000]
icmp_ln1027_1         (icmp          ) [ 0000000000000000000000000000]
icmp_ln1027_3         (icmp          ) [ 0000000001111111111111111111]
add_ln1027            (add           ) [ 0000000000111111111111100000]
br_ln1027             (br            ) [ 0000000000000000000000000000]
iFilter_V_load        (load          ) [ 0000000000000000000000000000]
select_ln1027         (select        ) [ 0000000000111111111111100000]
add_ln840             (add           ) [ 0000000000000000000000000000]
select_ln1027_1       (select        ) [ 0000000000111111111111100000]
ret_ln53              (ret           ) [ 0000000000000000000000000000]
zext_ln1027_1         (zext          ) [ 0000000000010000000000000000]
mul_ln1027            (mul           ) [ 0000000000001000000000000000]
y_V_cast12            (zext          ) [ 0000000000000000000000000000]
tmp                   (add           ) [ 0000000000000111110000000000]
empty_38              (mul           ) [ 0000000000000000001000000000]
zext_ln1027_2         (zext          ) [ 0000000000000000000100000000]
empty_39              (add           ) [ 0000000000000000000000000000]
trunc_ln              (partselect    ) [ 0000000000000000000000000000]
sext_ln34             (sext          ) [ 0000000000000000000000000000]
gmem_addr             (getelementptr ) [ 0000000000000000000111111111]
specloopname_ln0      (specloopname  ) [ 0000000000000000000000000000]
mul_ln1027_1          (mul           ) [ 0000000000000000000011100000]
specloopname_ln33     (specloopname  ) [ 0000000000000000000000000000]
empty_40              (writereq      ) [ 0000000000000000000000000000]
br_ln34               (br            ) [ 0000000001111111111111111111]
x_V                   (phi           ) [ 0000000000000000000011000000]
zext_ln1027_3         (zext          ) [ 0000000000000000000000000000]
icmp_ln1027_2         (icmp          ) [ 0000000001111111111111111111]
x_V_1                 (add           ) [ 0000000001111111111111111111]
br_ln34               (br            ) [ 0000000000000000000000000000]
y_V_3                 (add           ) [ 0000000000000000000000000000]
store_ln33            (store         ) [ 0000000000000000000000000000]
store_ln33            (store         ) [ 0000000000000000000000000000]
store_ln33            (store         ) [ 0000000000000000000000000000]
call_ln1027           (call          ) [ 0000000000000000000000000000]
specloopname_ln34     (specloopname  ) [ 0000000000000000000000000000]
acc_loc_load          (load          ) [ 0000000000000000000000000000]
write_ln49            (write         ) [ 0000000000000000000000000000]
br_ln34               (br            ) [ 0000000001111111111111111111]
empty_37              (writeresp     ) [ 0000000000000000000000000000]
br_ln33               (br            ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numChannels">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numChannels"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="numFilters">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numFilters"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inputWidth">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWidth"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inputHeight">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputHeight"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="convWidth">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convWidth"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="convHeight">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convHeight"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="y_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="iFilter_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iFilter_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten81_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten81/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="acc_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="convHeight_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convHeight_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="convWidth_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="convWidth_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="inputHeight_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputHeight_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="inputWidth_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputWidth_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="numFilters_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numFilters_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="numChannels_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numChannels_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="coeffs_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeffs_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="output_r_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="input_r_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_writeresp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="32" slack="11"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_40/19 empty_37/23 "/>
</bind>
</comp>

<comp id="194" class="1004" name="write_ln49_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="4"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/22 "/>
</bind>
</comp>

<comp id="203" class="1005" name="x_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_V (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="x_V_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_V/20 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="19"/>
<pin id="219" dir="0" index="3" bw="32" slack="11"/>
<pin id="220" dir="0" index="4" bw="32" slack="19"/>
<pin id="221" dir="0" index="5" bw="96" slack="12"/>
<pin id="222" dir="0" index="6" bw="64" slack="17"/>
<pin id="223" dir="0" index="7" bw="62" slack="1"/>
<pin id="224" dir="0" index="8" bw="62" slack="12"/>
<pin id="225" dir="0" index="9" bw="64" slack="19"/>
<pin id="226" dir="0" index="10" bw="32" slack="11"/>
<pin id="227" dir="0" index="11" bw="32" slack="19"/>
<pin id="228" dir="0" index="12" bw="1" slack="12"/>
<pin id="229" dir="0" index="13" bw="32" slack="19"/>
<pin id="230" dir="0" index="14" bw="32" slack="0"/>
<pin id="231" dir="0" index="15" bw="64" slack="19"/>
<pin id="232" dir="0" index="16" bw="32" slack="19"/>
<pin id="233" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1027/20 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln32_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="65" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln32_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln32_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln15_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln15_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln15_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="3"/>
<pin id="266" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln15_3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="96" slack="12"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15_1/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="inputHeight_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="5"/>
<pin id="278" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputHeight_cast/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_i_i464_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i464/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="convHeight_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="6"/>
<pin id="287" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="convHeight_cast/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="convWidth_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="6"/>
<pin id="290" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="convWidth_cast/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="62" slack="12"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/7 empty/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln15_4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="6"/>
<pin id="299" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln15_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="33" slack="1"/>
<pin id="302" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_5/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="33" slack="0"/>
<pin id="306" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln15_2/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="inputWidth_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="7"/>
<pin id="311" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputWidth_cast/8 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_i_i434_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i434/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="numChannels_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="7"/>
<pin id="320" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numChannels_cast/8 "/>
</bind>
</comp>

<comp id="321" class="1004" name="cmp_i4111128_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="33" slack="0"/>
<pin id="323" dir="0" index="1" bw="33" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i4111128/8 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln32_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="33" slack="2"/>
<pin id="329" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_ln32_cast/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="34" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="7"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="34" slack="0"/>
<pin id="339" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="34" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln34_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="35" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34_1/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln34_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="7"/>
<pin id="353" dir="0" index="1" bw="2" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/8 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="32" slack="0"/>
<pin id="360" dir="1" index="3" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln1027_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="7"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="y_V_2_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="8"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_V_2/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="indvar_flatten81_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="65" slack="8"/>
<pin id="374" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten81_load/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln1027_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln1027_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="33" slack="3"/>
<pin id="381" dir="0" index="1" bw="33" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_1/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln1027_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="65" slack="0"/>
<pin id="386" dir="0" index="1" bw="65" slack="1"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_3/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln1027_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="65" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="65" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1027/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="iFilter_V_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="8"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iFilter_V_load/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln1027_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="0" index="2" bw="32" slack="0"/>
<pin id="402" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln840_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln1027_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="32" slack="0"/>
<pin id="416" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1027_1/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln1027_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="33" slack="2"/>
<pin id="426" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1027/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="y_V_cast12_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="3"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_V_cast12/12 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="1"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="1"/>
<pin id="438" dir="0" index="1" bw="35" slack="5"/>
<pin id="439" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_38/13 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln1027_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="9"/>
<pin id="442" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_2/18 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="10"/>
<pin id="446" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1027_1/18 empty_36/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="empty_39_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="1"/>
<pin id="450" dir="0" index="1" bw="64" slack="17"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_39/18 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="62" slack="0"/>
<pin id="454" dir="0" index="1" bw="64" slack="0"/>
<pin id="455" dir="0" index="2" bw="3" slack="0"/>
<pin id="456" dir="0" index="3" bw="7" slack="0"/>
<pin id="457" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/18 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln34_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="62" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/18 "/>
</bind>
</comp>

<comp id="466" class="1004" name="gmem_addr_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/18 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln1027_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_3/20 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln1027_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="33" slack="12"/>
<pin id="478" dir="0" index="1" bw="33" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027_2/20 "/>
</bind>
</comp>

<comp id="481" class="1004" name="x_V_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_V_1/20 "/>
</bind>
</comp>

<comp id="487" class="1004" name="y_V_3_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="11"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_V_3/20 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln33_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="65" slack="11"/>
<pin id="494" dir="0" index="1" bw="65" slack="19"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/20 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln33_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="11"/>
<pin id="498" dir="0" index="1" bw="32" slack="19"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/20 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln33_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="19"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/20 "/>
</bind>
</comp>

<comp id="505" class="1004" name="acc_loc_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="21"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_loc_load/22 "/>
</bind>
</comp>

<comp id="509" class="1005" name="y_V_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="516" class="1005" name="iFilter_V_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iFilter_V "/>
</bind>
</comp>

<comp id="523" class="1005" name="indvar_flatten81_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="65" slack="0"/>
<pin id="525" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten81 "/>
</bind>
</comp>

<comp id="530" class="1005" name="convHeight_read_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="1"/>
<pin id="532" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convHeight_read "/>
</bind>
</comp>

<comp id="536" class="1005" name="convWidth_read_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="inputHeight_read_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="5"/>
<pin id="547" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="inputHeight_read "/>
</bind>
</comp>

<comp id="551" class="1005" name="inputWidth_read_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="7"/>
<pin id="553" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="inputWidth_read "/>
</bind>
</comp>

<comp id="559" class="1005" name="numFilters_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="6"/>
<pin id="561" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="numFilters_read "/>
</bind>
</comp>

<comp id="564" class="1005" name="numChannels_read_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="3"/>
<pin id="566" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="numChannels_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="coeffs_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="64" slack="19"/>
<pin id="572" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="coeffs_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="output_r_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="17"/>
<pin id="577" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="output_r_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="input_r_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="19"/>
<pin id="582" dir="1" index="1" bw="64" slack="19"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="acc_loc_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="19"/>
<pin id="587" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="acc_loc "/>
</bind>
</comp>

<comp id="591" class="1005" name="zext_ln15_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="64" slack="1"/>
<pin id="593" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="596" class="1005" name="zext_ln15_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="1"/>
<pin id="598" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_1 "/>
</bind>
</comp>

<comp id="601" class="1005" name="mul_ln15_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15 "/>
</bind>
</comp>

<comp id="607" class="1005" name="zext_ln15_2_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="96" slack="1"/>
<pin id="609" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_2 "/>
</bind>
</comp>

<comp id="612" class="1005" name="zext_ln15_3_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="96" slack="1"/>
<pin id="614" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_3 "/>
</bind>
</comp>

<comp id="617" class="1005" name="sub_i_i464_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="33" slack="1"/>
<pin id="619" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i464 "/>
</bind>
</comp>

<comp id="624" class="1005" name="convHeight_cast_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="62" slack="1"/>
<pin id="626" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="convHeight_cast "/>
</bind>
</comp>

<comp id="629" class="1005" name="convWidth_cast_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="62" slack="1"/>
<pin id="631" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="convWidth_cast "/>
</bind>
</comp>

<comp id="634" class="1005" name="zext_ln15_4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="65" slack="1"/>
<pin id="636" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="zext_ln15_5_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="65" slack="1"/>
<pin id="641" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15_5 "/>
</bind>
</comp>

<comp id="644" class="1005" name="sub_i_i434_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="33" slack="12"/>
<pin id="646" dir="1" index="1" bw="33" slack="12"/>
</pin_list>
<bind>
<opset="sub_i_i434 "/>
</bind>
</comp>

<comp id="649" class="1005" name="numChannels_cast_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="62" slack="10"/>
<pin id="651" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="numChannels_cast "/>
</bind>
</comp>

<comp id="654" class="1005" name="add_ln32_cast_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="2"/>
<pin id="656" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln32_cast "/>
</bind>
</comp>

<comp id="659" class="1005" name="sext_ln34_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="5"/>
<pin id="661" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln34_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="empty_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="11"/>
<pin id="666" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="62" slack="12"/>
<pin id="671" dir="1" index="1" bw="62" slack="12"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="mul_ln15_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="96" slack="12"/>
<pin id="676" dir="1" index="1" bw="96" slack="12"/>
</pin_list>
<bind>
<opset="mul_ln15_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="mul_ln15_2_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="65" slack="1"/>
<pin id="681" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln15_2 "/>
</bind>
</comp>

<comp id="684" class="1005" name="icmp_ln1027_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="12"/>
<pin id="686" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln1027_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="65" slack="11"/>
<pin id="694" dir="1" index="1" bw="65" slack="11"/>
</pin_list>
<bind>
<opset="add_ln1027 "/>
</bind>
</comp>

<comp id="697" class="1005" name="select_ln1027_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="3"/>
<pin id="699" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="select_ln1027 "/>
</bind>
</comp>

<comp id="705" class="1005" name="select_ln1027_1_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1027_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="zext_ln1027_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="64" slack="1"/>
<pin id="714" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="mul_ln1027_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="1"/>
<pin id="719" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1027 "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="1"/>
<pin id="724" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="727" class="1005" name="empty_38_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="1"/>
<pin id="729" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="732" class="1005" name="zext_ln1027_2_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="62" slack="1"/>
<pin id="734" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1027_2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="gmem_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="743" class="1005" name="mul_ln1027_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="62" slack="1"/>
<pin id="745" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1027_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="x_V_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="0"/>
<pin id="753" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="106" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="112" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="114" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="202"><net_src comp="116" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="234"><net_src comp="108" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="236"><net_src comp="207" pin="4"/><net_sink comp="215" pin=14"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="285" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="325"><net_src comp="312" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="82" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="86" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="88" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="90" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="321" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="30" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="372" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="372" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="92" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="403"><net_src comp="379" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="369" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="30" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="395" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="20" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="379" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="395" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="406" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="427"><net_src comp="420" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="458"><net_src comp="94" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="96" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="98" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="0" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="207" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="207" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="20" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="20" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="504"><net_src comp="487" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="512"><net_src comp="118" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="519"><net_src comp="122" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="526"><net_src comp="126" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="533"><net_src comp="134" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="539"><net_src comp="140" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="543"><net_src comp="536" pin="1"/><net_sink comp="215" pin=4"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="215" pin=11"/></net>

<net id="548"><net_src comp="146" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="554"><net_src comp="152" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="557"><net_src comp="551" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="558"><net_src comp="551" pin="1"/><net_sink comp="215" pin=13"/></net>

<net id="562"><net_src comp="158" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="567"><net_src comp="164" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="573"><net_src comp="170" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="215" pin=9"/></net>

<net id="578"><net_src comp="176" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="583"><net_src comp="182" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="215" pin=15"/></net>

<net id="588"><net_src comp="130" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="215" pin=16"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="594"><net_src comp="252" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="599"><net_src comp="255" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="604"><net_src comp="258" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="215" pin=6"/></net>

<net id="610"><net_src comp="264" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="615"><net_src comp="267" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="620"><net_src comp="279" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="623"><net_src comp="617" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="627"><net_src comp="285" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="632"><net_src comp="288" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="637"><net_src comp="297" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="642"><net_src comp="300" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="647"><net_src comp="312" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="652"><net_src comp="318" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="657"><net_src comp="327" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="662"><net_src comp="347" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="667"><net_src comp="356" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="672"><net_src comp="291" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="215" pin=8"/></net>

<net id="677"><net_src comp="270" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="215" pin=5"/></net>

<net id="682"><net_src comp="303" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="687"><net_src comp="364" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="215" pin=12"/></net>

<net id="695"><net_src comp="389" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="700"><net_src comp="398" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="215" pin=3"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="215" pin=10"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="708"><net_src comp="412" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="711"><net_src comp="705" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="715"><net_src comp="420" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="720"><net_src comp="423" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="725"><net_src comp="431" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="730"><net_src comp="436" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="735"><net_src comp="440" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="740"><net_src comp="466" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="746"><net_src comp="443" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="215" pin=7"/></net>

<net id="754"><net_src comp="481" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="207" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {19 22 23 24 25 26 27 }
 - Input state : 
	Port: Conv2D_HW : gmem | {20 21 }
	Port: Conv2D_HW : input_r | {1 }
	Port: Conv2D_HW : output_r | {1 }
	Port: Conv2D_HW : coeffs | {1 }
	Port: Conv2D_HW : numChannels | {1 }
	Port: Conv2D_HW : numFilters | {1 }
	Port: Conv2D_HW : inputWidth | {1 }
	Port: Conv2D_HW : inputHeight | {1 }
	Port: Conv2D_HW : convWidth | {1 }
	Port: Conv2D_HW : convHeight | {1 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
	State 2
		mul_ln15 : 1
	State 3
	State 4
		mul_ln15_1 : 1
	State 5
	State 6
		sub_i_i464 : 1
	State 7
		tmp1 : 1
		mul_ln15_2 : 1
	State 8
		sub_i_i434 : 1
		cmp_i4111128 : 2
		p_cast : 1
		tmp2 : 2
		sext_ln34_1 : 3
		empty : 3
	State 9
		zext_ln1027 : 1
		icmp_ln1027_1 : 2
		icmp_ln1027_3 : 1
		add_ln1027 : 1
		br_ln1027 : 2
		select_ln1027 : 3
		add_ln840 : 1
		select_ln1027_1 : 3
	State 10
		mul_ln1027 : 1
	State 11
	State 12
		tmp : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		mul_ln1027_1 : 1
		trunc_ln : 1
		sext_ln34 : 2
		gmem_addr : 3
	State 19
	State 20
		zext_ln1027_3 : 1
		icmp_ln1027_2 : 2
		x_V_1 : 1
		br_ln34 : 3
		call_ln1027 : 1
		store_ln33 : 1
	State 21
	State 22
		write_ln49 : 1
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215 |    26   |  9.528  |   4312  |   2486  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                   grp_fu_258                                  |    3    |    0    |   165   |    50   |
|          |                                   grp_fu_270                                  |    6    |    0    |   441   |   256   |
|          |                                   grp_fu_291                                  |    3    |    0    |   165   |    50   |
|    mul   |                                   grp_fu_303                                  |    3    |    0    |   169   |    52   |
|          |                                   grp_fu_423                                  |    3    |    0    |   169   |    52   |
|          |                                   grp_fu_436                                  |    5    |    0    |   441   |   256   |
|          |                                   grp_fu_443                                  |    3    |    0    |   165   |    50   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               sub_i_i464_fu_279                               |    0    |    0    |    0    |    39   |
|          |                               sub_i_i434_fu_312                               |    0    |    0    |    0    |    39   |
|          |                                  tmp2_fu_341                                  |    0    |    0    |    0    |    41   |
|          |                                add_ln34_fu_351                                |    0    |    0    |    0    |    39   |
|    add   |                               add_ln1027_fu_389                               |    0    |    0    |    0    |    72   |
|          |                                add_ln840_fu_406                               |    0    |    0    |    0    |    39   |
|          |                                   tmp_fu_431                                  |    0    |    0    |    0    |    71   |
|          |                                empty_39_fu_448                                |    0    |    0    |    0    |    71   |
|          |                                  x_V_1_fu_481                                 |    0    |    0    |    0    |    39   |
|          |                                  y_V_3_fu_487                                 |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              cmp_i4111128_fu_321                              |    0    |    0    |    0    |    18   |
|          |                               icmp_ln1027_fu_364                              |    0    |    0    |    0    |    18   |
|   icmp   |                              icmp_ln1027_1_fu_379                             |    0    |    0    |    0    |    18   |
|          |                              icmp_ln1027_3_fu_384                             |    0    |    0    |    0    |    29   |
|          |                              icmp_ln1027_2_fu_476                             |    0    |    0    |    0    |    18   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                  empty_fu_356                                 |    0    |    0    |    0    |    32   |
|  select  |                              select_ln1027_fu_398                             |    0    |    0    |    0    |    32   |
|          |                             select_ln1027_1_fu_412                            |    0    |    0    |    0    |    32   |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          convHeight_read_read_fu_134                          |    0    |    0    |    0    |    0    |
|          |                           convWidth_read_read_fu_140                          |    0    |    0    |    0    |    0    |
|          |                          inputHeight_read_read_fu_146                         |    0    |    0    |    0    |    0    |
|          |                          inputWidth_read_read_fu_152                          |    0    |    0    |    0    |    0    |
|   read   |                          numFilters_read_read_fu_158                          |    0    |    0    |    0    |    0    |
|          |                          numChannels_read_read_fu_164                         |    0    |    0    |    0    |    0    |
|          |                            coeffs_read_read_fu_170                            |    0    |    0    |    0    |    0    |
|          |                           output_r_read_read_fu_176                           |    0    |    0    |    0    |    0    |
|          |                            input_r_read_read_fu_182                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                              grp_writeresp_fu_188                             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                            write_ln49_write_fu_194                            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                zext_ln15_fu_252                               |    0    |    0    |    0    |    0    |
|          |                               zext_ln15_1_fu_255                              |    0    |    0    |    0    |    0    |
|          |                               zext_ln15_2_fu_264                              |    0    |    0    |    0    |    0    |
|          |                               zext_ln15_3_fu_267                              |    0    |    0    |    0    |    0    |
|          |                            inputHeight_cast_fu_276                            |    0    |    0    |    0    |    0    |
|          |                             convHeight_cast_fu_285                            |    0    |    0    |    0    |    0    |
|          |                             convWidth_cast_fu_288                             |    0    |    0    |    0    |    0    |
|          |                               zext_ln15_4_fu_297                              |    0    |    0    |    0    |    0    |
|   zext   |                               zext_ln15_5_fu_300                              |    0    |    0    |    0    |    0    |
|          |                             inputWidth_cast_fu_309                            |    0    |    0    |    0    |    0    |
|          |                            numChannels_cast_fu_318                            |    0    |    0    |    0    |    0    |
|          |                                 p_cast_fu_337                                 |    0    |    0    |    0    |    0    |
|          |                               zext_ln1027_fu_375                              |    0    |    0    |    0    |    0    |
|          |                              zext_ln1027_1_fu_420                             |    0    |    0    |    0    |    0    |
|          |                               y_V_cast12_fu_428                               |    0    |    0    |    0    |    0    |
|          |                              zext_ln1027_2_fu_440                             |    0    |    0    |    0    |    0    |
|          |                              zext_ln1027_3_fu_472                             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              add_ln32_cast_fu_327                             |    0    |    0    |    0    |    0    |
|   sext   |                               sext_ln34_1_fu_347                              |    0    |    0    |    0    |    0    |
|          |                                sext_ln34_fu_462                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                  tmp_1_fu_330                                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                trunc_ln_fu_452                                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                               |    52   |  9.528  |   6027  |   3938  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     acc_loc_reg_585    |   32   |
|   add_ln1027_reg_692   |   65   |
|  add_ln32_cast_reg_654 |   64   |
|   coeffs_read_reg_570  |   64   |
| convHeight_cast_reg_624|   62   |
| convHeight_read_reg_530|   32   |
| convWidth_cast_reg_629 |   62   |
| convWidth_read_reg_536 |   32   |
|    empty_38_reg_727    |   64   |
|      empty_reg_664     |   32   |
|    gmem_addr_reg_737   |   32   |
|    iFilter_V_reg_516   |   32   |
|   icmp_ln1027_reg_684  |    1   |
|indvar_flatten81_reg_523|   65   |
|inputHeight_read_reg_545|   32   |
| inputWidth_read_reg_551|   32   |
|  input_r_read_reg_580  |   64   |
|  mul_ln1027_1_reg_743  |   62   |
|   mul_ln1027_reg_717   |   64   |
|   mul_ln15_1_reg_674   |   96   |
|   mul_ln15_2_reg_679   |   65   |
|    mul_ln15_reg_601    |   64   |
|numChannels_cast_reg_649|   62   |
|numChannels_read_reg_564|   32   |
| numFilters_read_reg_559|   32   |
|  output_r_read_reg_575 |   64   |
| select_ln1027_1_reg_705|   32   |
|  select_ln1027_reg_697 |   32   |
|   sext_ln34_1_reg_659  |   64   |
|   sub_i_i434_reg_644   |   33   |
|   sub_i_i464_reg_617   |   33   |
|      tmp1_reg_669      |   62   |
|       tmp_reg_722      |   64   |
|      x_V_1_reg_751     |   32   |
|       x_V_reg_203      |   32   |
|       y_V_reg_509      |   32   |
|  zext_ln1027_1_reg_712 |   64   |
|  zext_ln1027_2_reg_732 |   62   |
|   zext_ln15_1_reg_596  |   64   |
|   zext_ln15_2_reg_607  |   96   |
|   zext_ln15_3_reg_612  |   96   |
|   zext_ln15_4_reg_634  |   65   |
|   zext_ln15_5_reg_639  |   65   |
|    zext_ln15_reg_591   |   64   |
+------------------------+--------+
|          Total         |  2300  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_188 |  p0  |   2  |   1  |    2   |
|      x_V_reg_203     |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_258      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_258      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_270      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_270      |  p1  |   2  |  64  |   128  ||    9    |
|      grp_fu_291      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_291      |  p1  |   2  |  32  |   64   ||    9    |
|      grp_fu_303      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_303      |  p1  |   2  |  33  |   66   ||    9    |
|      grp_fu_423      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_443      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   772  ||  19.056 ||    99   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   52   |    9   |  6027  |  3938  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |  2300  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   52   |   28   |  8327  |  4037  |
+-----------+--------+--------+--------+--------+
