
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Tue Mar 15 15:02:10 2022
Host:		ieng6-ece-20.ucsd.edu (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
Cmin Cmax
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Loading view definition file from /home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/viewDefinition.tcl
*** End library_loading (cpu=0.05min, real=0.05min, mem=23.0M, fe_cpu=0.39min, fe_real=0.63min, fe_mem=756.7M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
*** Netlist is unique.
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading preference file /home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/gui.pref.tcl ...
core
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Loading place ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
timing_enable_default_delay_arc
<CMD> setDrawView place
<CMD> set_ccopt_property -update_io_latency false
can't read "design": no such variable
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/core.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell core
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
Reading timing constraints file './constraints/core.sdc' ...
Current (total cpu=0:00:43.5, real=0:01:40, peak res=1072.0M, current mem=1037.9M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1049.0M, current mem=1049.0M)
Current (total cpu=0:00:43.7, real=0:01:40, peak res=1072.0M, current mem=1049.0M)
Reading latency file '/home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
Reading latency file '/home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
The existing analysis_view 'WC_VIEW' has been replaced with new attributes.
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
The existing analysis_view 'BC_VIEW' has been replaced with new attributes.
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/core.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/15 15:04:51, mem=1095.0M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 11984 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/CON was created. It contains 11984 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1378.5M, init mem=1384.6M)
*info: Placed = 81939         
*info: Unplaced = 0           
Placement Density:63.22%(345363/546268)
Placement Density (including fixed std cells):63.22%(345363/546268)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=1381.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.7 real=0:00:00.7)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Estimated cell power/ground rail width = 0.365 um
Route type trimming info:
  No route type modifications were made.
AAE DB initialization (MEM=1497.46 CPU=0:00:00.3 REAL=0:00:00.0) 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 546267.600um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11984
  Delay constrained sinks:     11984
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11984 clock sinks

Via Selection for Estimated Routes (rule default):

--------------------------------------------------------------------
Layer    Via Cell            Res.     Cap.     RC       Top of Stack
Range                        (Ohm)    (fF)     (fs)     Only
--------------------------------------------------------------------
M1-M2    VIA12_1cut          1.500    0.017    0.025    false
M2-M3    VIA23_1cut          1.500    0.015    0.023    false
M3-M4    VIA34_1cut          1.500    0.015    0.023    false
M4-M5    VIA45_1cut          1.500    0.015    0.023    false
M5-M6    VIA56_1cut          1.500    0.014    0.021    false
M6-M7    VIA67_1cut_FAT_C    0.220    0.071    0.016    false
M7-M8    VIA78_1cut_FAT_C    0.220    0.060    0.013    false
--------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.7 real=0:00:02.7)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.4 real=0:00:03.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.4 real=0:00:03.4)

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT)
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT): 10%
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT): 20%
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT): 30%
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT): 40%
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT): 50%
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT): 60%
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT): 70%
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT): 80%
2022-Mar-15 15:05:06 (2022-Mar-15 22:05:06 GMT): 90%

Finished Levelizing
2022-Mar-15 15:05:07 (2022-Mar-15 22:05:07 GMT)

Starting Activity Propagation
2022-Mar-15 15:05:07 (2022-Mar-15 22:05:07 GMT)
2022-Mar-15 15:05:08 (2022-Mar-15 22:05:08 GMT): 10%
2022-Mar-15 15:05:08 (2022-Mar-15 22:05:08 GMT): 20%

Finished Activity Propagation
2022-Mar-15 15:05:10 (2022-Mar-15 22:05:10 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.2 real=0:00:00.2)
Found 155 advancing pin insertion delay (1.293% of 11984 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 11984 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1610.77 MB )
[NR-eGR] Read 21604 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1610.77 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21604
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=86878  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 86878 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1486 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.07% V. EstWL: 9.875160e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 85392 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.609628e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       276( 0.16%)        36( 0.02%)         3( 0.00%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        25( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        17( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       100( 0.06%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)       120( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              539( 0.04%)        38( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289614
[NR-eGR]     M2  (2V) length: 5.135500e+05um, number of vias: 410043
[NR-eGR]     M3  (3H) length: 5.552626e+05um, number of vias: 34081
[NR-eGR]     M4  (4V) length: 2.900552e+05um, number of vias: 15110
[NR-eGR]     M5  (5H) length: 1.651049e+05um, number of vias: 9593
[NR-eGR]     M6  (6V) length: 3.678770e+04um, number of vias: 8217
[NR-eGR]     M7  (7H) length: 4.572060e+04um, number of vias: 10170
[NR-eGR]     M8  (8V) length: 5.833428e+04um, number of vias: 0
[NR-eGR] Total length: 1.664815e+06um, number of vias: 776828
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.048290e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.12 sec, Real: 4.11 sec, Curr Mem: 1634.99 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:04.3 real=0:00:04.3)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.5 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 546267.600um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/CON:
  Sources:                     pin clk
  Total number of sinks:       11984
  Delay constrained sinks:     11984
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk/CON with 11984 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:10.3 real=0:00:10.3)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1428.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1428.480um^2
      hp wire lengths  : top=0.000um, trunk=4288.800um, leaf=12178.900um, total=16467.700um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 138 CKBD12: 4 CKBD8: 1 
    Bottom-up phase done. (took cpu=0:00:06.6 real=0:00:06.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:37 mem=1731.0M) ***
Total net bbox length = 1.438e+06 (6.602e+05 7.783e+05) (ext = 4.714e+04)
Move report: Detail placement moves 2140 insts, mean move: 1.09 um, max move: 6.00 um
	Max move on inst (psum_mem_instance/Q_reg_98_): (486.40, 407.80) --> (484.00, 411.40)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1731.0MB
Summary Report:
Instances move: 2140 (out of 82082 movable)
Instances flipped: 0
Mean displacement: 1.09 um
Max displacement: 6.00 um (Instance: psum_mem_instance/Q_reg_98_) (486.4, 407.8) -> (484, 411.4)
	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
Total net bbox length = 1.439e+06 (6.607e+05 7.786e+05) (ext = 4.713e+04)
Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1731.0MB
*** Finished refinePlace (0:01:40 mem=1731.0M) ***
    Moved 806, flipped 210 and cell swapped 0 of 12127 clock instance(s) during refinement.
    The largest move was 6 microns for psum_mem_instance/Q_reg_98_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.7 real=0:00:04.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.6,2)                 2
    [2,2.4)                 0
    [2.4,2.8)               1
    [2.8,3.2)               0
    [3.2,3.6)               1
    [3.6,4)                10
    [4,4.4)                 0
    [4.4,4.8)               0
    [4.8,5.2)               0
    [5.2,5.6)               1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         5.6         (199.600,465.400)    (205.200,465.400)    CTS_ccl_a_buf_00356 (a lib_cell CKBD16) at (205.200,465.400), in power domain auto-default
         3.6         (502.200,443.800)    (502.200,440.200)    CTS_ccl_a_buf_00101 (a lib_cell CKBD16) at (502.200,440.200), in power domain auto-default
         3.6         (91.400,249.400)     (91.400,245.800)     CTS_ccl_a_buf_00271 (a lib_cell CKBD16) at (91.400,245.800), in power domain auto-default
         3.6         (502.200,559.000)    (502.200,562.600)    CTS_ccl_a_buf_00517 (a lib_cell CKBD16) at (502.200,562.600), in power domain auto-default
         3.6         (502.200,418.600)    (502.200,415.000)    CTS_ccl_a_buf_00499 (a lib_cell CKBD16) at (502.200,415.000), in power domain auto-default
         3.6         (157.400,249.400)    (157.400,245.800)    CTS_ccl_a_buf_00507 (a lib_cell CKBD16) at (157.400,245.800), in power domain auto-default
         3.6         (270.600,249.400)    (270.600,245.800)    CTS_ccl_a_buf_00497 (a lib_cell CKBD16) at (270.600,245.800), in power domain auto-default
         3.6         (502.200,418.600)    (502.200,422.200)    CTS_ccl_buf_00528 (a lib_cell CKBD16) at (502.200,422.200), in power domain auto-default
         3.6         (197.600,465.400)    (197.600,461.800)    CTS_ccl_buf_00527 (a lib_cell CKBD16) at (197.600,461.800), in power domain auto-default
         3.6         (197.600,416.800)    (197.600,413.200)    CTS_ccl_a_buf_00538 (a lib_cell CKBD16) at (197.600,413.200), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:06.0 real=0:00:06.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1428.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1428.480um^2
      cell capacitance : b=0.780pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.780pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.912pF, leaf=7.460pF, total=8.372pF
      wire lengths     : top=0.000um, trunk=5862.595um, leaf=42985.317um, total=48847.912um
      hp wire lengths  : top=0.000um, trunk=4306.800um, leaf=12231.900um, total=16538.700um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=18 avg=0.063ns sd=0.023ns min=0.011ns max=0.095ns {8 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 87 <= 0.094ns, 24 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 138 CKBD12: 4 CKBD8: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.317, max=0.418, avg=0.356, sd=0.010], skew [0.101 vs 0.057*], 98.3% {0.329, 0.386} (wid=0.042 ws=0.033) (gid=0.389 gs=0.082)
    Skew group summary after 'Clustering':
      skew_group clk/CON: insertion delay [min=0.317, max=0.418, avg=0.356, sd=0.010], skew [0.101 vs 0.057*], 98.3% {0.329, 0.386} (wid=0.042 ws=0.033) (gid=0.389 gs=0.082)
    Legalizer API calls during this step: 2715 succeeded with high effort: 2715 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:13.0 real=0:00:13.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       144 (unrouted=144, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 144 nets for routing of which 144 have one or more fixed wires.
(ccopt eGR): Start to route 144 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1789.15 MB )
[NR-eGR] Read 38508 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38508
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=87021  numIgnoredNets=86877
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 144 clock nets ( 144 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 144 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 144 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.714560e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 103 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 103 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.068320e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 77 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 77 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.057482e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 34 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 34 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.275660e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        28( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               28( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289900
[NR-eGR]     M2  (2V) length: 5.030025e+05um, number of vias: 402712
[NR-eGR]     M3  (3H) length: 5.575195e+05um, number of vias: 40036
[NR-eGR]     M4  (4V) length: 3.037768e+05um, number of vias: 15695
[NR-eGR]     M5  (5H) length: 1.668951e+05um, number of vias: 9917
[NR-eGR]     M6  (6V) length: 3.752250e+04um, number of vias: 8217
[NR-eGR]     M7  (7H) length: 4.572060e+04um, number of vias: 10170
[NR-eGR]     M8  (8V) length: 5.833428e+04um, number of vias: 0
[NR-eGR] Total length: 1.672771e+06um, number of vias: 776647
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.843880e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12270
[NR-eGR]     M2  (2V) length: 1.177880e+04um, number of vias: 14893
[NR-eGR]     M3  (3H) length: 2.037340e+04um, number of vias: 6127
[NR-eGR]     M4  (4V) length: 1.376160e+04um, number of vias: 585
[NR-eGR]     M5  (5H) length: 1.790200e+03um, number of vias: 324
[NR-eGR]     M6  (6V) length: 7.348000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.843880e+04um, number of vias: 34199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.843880e+04um, number of vias: 34199
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.75 sec, Real: 1.75 sec, Curr Mem: 1710.15 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/.rgfNxCgPu
      Early Global Route - eGR->NR step done. (took cpu=0:00:02.0 real=0:00:02.0)
    Routing using eGR only done.
Net route status summary:
  Clock:       144 (unrouted=0, trialRouted=0, noStatus=0, routed=144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1776.02 MB )
[NR-eGR] Read 21604 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1776.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21604
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 144  Num Prerouted Wires = 34485
[NR-eGR] Read numTotalNets=87021  numIgnoredNets=144
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 86877 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1486 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.07% V. EstWL: 9.876780e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 85391 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.573268e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       280( 0.16%)        34( 0.02%)         6( 0.00%)         1( 0.00%)   ( 0.18%) 
[NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       122( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        15( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       104( 0.06%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)       119( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              644( 0.05%)        36( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 2.33 seconds, mem = 1795.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289900
[NR-eGR]     M2  (2V) length: 4.921749e+05um, number of vias: 401079
[NR-eGR]     M3  (3H) length: 5.433539e+05um, number of vias: 42178
[NR-eGR]     M4  (4V) length: 3.068908e+05um, number of vias: 16791
[NR-eGR]     M5  (5H) length: 1.808981e+05um, number of vias: 10205
[NR-eGR]     M6  (6V) length: 4.523762e+04um, number of vias: 8215
[NR-eGR]     M7  (7H) length: 4.649890e+04um, number of vias: 10167
[NR-eGR]     M8  (8V) length: 5.818108e+04um, number of vias: 0
[NR-eGR] Total length: 1.673235e+06um, number of vias: 778535
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.81 seconds, mem = 1741.2M
End of congRepair (cpu=0:00:04.2, real=0:00:04.0)
    Congestion Repair done. (took cpu=0:00:04.3 real=0:00:04.3)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:07.2 real=0:00:07.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'core' of instances=82082 and nets=91376 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1747.258M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.1 real=0:00:01.1)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
    cell areas       : b=1428.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1428.480um^2
    cell capacitance : b=0.780pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.780pF
    sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.926pF, leaf=7.574pF, total=8.500pF
    wire lengths     : top=0.000um, trunk=5862.595um, leaf=42985.317um, total=48847.912um
    hp wire lengths  : top=0.000um, trunk=4306.800um, leaf=12231.900um, total=16538.700um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=18 avg=0.063ns sd=0.023ns min=0.011ns max=0.095ns {8 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 81 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 138 CKBD12: 4 CKBD8: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.318, max=0.419, avg=0.357, sd=0.010], skew [0.100 vs 0.057*], 98.3% {0.328, 0.385} (wid=0.042 ws=0.034) (gid=0.389 gs=0.081)
  Skew group summary after clustering cong repair call:
    skew_group clk/CON: insertion delay [min=0.318, max=0.419, avg=0.357, sd=0.010], skew [0.100 vs 0.057*], 98.3% {0.328, 0.385} (wid=0.042 ws=0.034) (gid=0.389 gs=0.081)
  CongRepair After Initial Clustering done. (took cpu=0:00:09.4 real=0:00:09.4)
  Stage::Clustering done. (took cpu=0:00:22.5 real=0:00:22.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1430.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1430.640um^2
      cell capacitance : b=0.781pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.781pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.926pF, leaf=7.574pF, total=8.500pF
      wire lengths     : top=0.000um, trunk=5862.595um, leaf=42985.917um, total=48848.512um
      hp wire lengths  : top=0.000um, trunk=4306.800um, leaf=12231.900um, total=16538.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=18 avg=0.064ns sd=0.023ns min=0.011ns max=0.095ns {8 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 139 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.318, max=0.419], skew [0.100 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/CON: insertion delay [min=0.318, max=0.419], skew [0.100 vs 0.057*]
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
      cell areas       : b=1430.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1430.640um^2
      cell capacitance : b=0.781pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.781pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.926pF, leaf=7.574pF, total=8.500pF
      wire lengths     : top=0.000um, trunk=5862.595um, leaf=42985.917um, total=48848.512um
      hp wire lengths  : top=0.000um, trunk=4306.800um, leaf=12231.900um, total=16538.700um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=18 avg=0.064ns sd=0.023ns min=0.011ns max=0.095ns {8 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 139 CKBD12: 3 CKBD8: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.318, max=0.419, avg=0.357, sd=0.010], skew [0.100 vs 0.057*], 98.3% {0.328, 0.385} (wid=0.042 ws=0.034) (gid=0.389 gs=0.081)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/CON: insertion delay [min=0.318, max=0.419, avg=0.357, sd=0.010], skew [0.100 vs 0.057*], 98.3% {0.328, 0.385} (wid=0.042 ws=0.034) (gid=0.389 gs=0.081)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.954pF, leaf=7.574pF, total=8.528pF
      wire lengths     : top=0.000um, trunk=6033.295um, leaf=42985.917um, total=49019.212um
      hp wire lengths  : top=0.000um, trunk=4268.800um, leaf=12231.900um, total=16500.700um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=17 avg=0.070ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
    Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.954pF, leaf=7.574pF, total=8.528pF
      wire lengths     : top=0.000um, trunk=6033.295um, leaf=42985.917um, total=49019.212um
      hp wire lengths  : top=0.000um, trunk=4268.800um, leaf=12231.900um, total=16500.700um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=17 avg=0.070ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.954pF, leaf=7.574pF, total=8.528pF
      wire lengths     : top=0.000um, trunk=6033.295um, leaf=42985.917um, total=49019.212um
      hp wire lengths  : top=0.000um, trunk=4268.800um, leaf=12231.900um, total=16500.700um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=17 avg=0.070ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.954pF, leaf=7.574pF, total=8.528pF
      wire lengths     : top=0.000um, trunk=6033.295um, leaf=42985.917um, total=49019.212um
      hp wire lengths  : top=0.000um, trunk=4268.800um, leaf=12231.900um, total=16500.700um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=17 avg=0.070ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
    Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.944pF, leaf=7.578pF, total=8.522pF
      wire lengths     : top=0.000um, trunk=5969.695um, leaf=43014.617um, total=48984.312um
      hp wire lengths  : top=0.000um, trunk=4211.600um, leaf=12231.900um, total=16443.500um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=17 avg=0.069ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.300, max=0.371, avg=0.332, sd=0.016], skew [0.071 vs 0.057*], 97.2% {0.304, 0.361} (wid=0.047 ws=0.031) (gid=0.335 gs=0.064)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/CON: insertion delay [min=0.300, max=0.371, avg=0.332, sd=0.016], skew [0.071 vs 0.057*], 97.2% {0.304, 0.361} (wid=0.047 ws=0.031) (gid=0.335 gs=0.064)
    Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.6 real=0:00:01.6)
  CCOpt::Phase::Construction done. (took cpu=0:00:24.7 real=0:00:24.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
      cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.934pF, leaf=7.578pF, total=8.512pF
      wire lengths     : top=0.000um, trunk=5885.594um, leaf=43014.617um, total=48900.211um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=17 avg=0.069ns sd=0.019ns min=0.036ns max=0.095ns {6 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.300, max=0.371], skew [0.071 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/CON: insertion delay [min=0.300, max=0.371], skew [0.071 vs 0.057*]
    Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1388.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.880um^2
      cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.578pF, total=8.511pF
      wire lengths     : top=0.000um, trunk=5881.193um, leaf=43014.017um, total=48895.211um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 83 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 127 CKBD12: 11 CKBD8: 3 CKBD6: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
    Legalizer API calls during this step: 304 succeeded with high effort: 304 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.1 real=0:00:02.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1388.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.880um^2
      cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.578pF, total=8.511pF
      wire lengths     : top=0.000um, trunk=5881.193um, leaf=43014.017um, total=48895.211um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 83 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 127 CKBD12: 11 CKBD8: 3 CKBD6: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370, avg=0.358, sd=0.006], skew [0.036 vs 0.057], 100% {0.334, 0.370} (wid=0.047 ws=0.032) (gid=0.342 gs=0.028)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370, avg=0.358, sd=0.006], skew [0.036 vs 0.057], 100% {0.334, 0.370} (wid=0.047 ws=0.032) (gid=0.342 gs=0.028)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Reducing Power done. (took cpu=0:00:02.8 real=0:00:02.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.2 real=0:00:01.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 144 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1388.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.880um^2
          cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
          sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.578pF, total=8.511pF
          wire lengths     : top=0.000um, trunk=5881.193um, leaf=43014.017um, total=48895.211um
          hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 83 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 127 CKBD12: 11 CKBD8: 3 CKBD6: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
          cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
          sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
          wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
          hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.5 real=0:00:01.5)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
          cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
          sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
          wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
          hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
      cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
      wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.6 real=0:00:03.6)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
    cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
    cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
    sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
    wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
    hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
      cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
      wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
          cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
          sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
          wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
          hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
      cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
      wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:01.0 real=0:00:01.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
      cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
      wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
      cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
      wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370, avg=0.358, sd=0.006], skew [0.036 vs 0.057], 100% {0.334, 0.370} (wid=0.047 ws=0.032) (gid=0.342 gs=0.028)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/CON: insertion delay [min=0.334, max=0.370, avg=0.358, sd=0.006], skew [0.036 vs 0.057], 100% {0.334, 0.370} (wid=0.047 ws=0.032) (gid=0.342 gs=0.028)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing done. (took cpu=0:00:05.7 real=0:00:05.7)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
    Tried: 144 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
      cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
      wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.333, max=0.370], skew [0.037 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/CON: insertion delay [min=0.333, max=0.370], skew [0.037 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.7 real=0:00:00.7)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
      cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
      wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.333, max=0.370, avg=0.357, sd=0.006], skew [0.037 vs 0.057], 100% {0.333, 0.370} (wid=0.047 ws=0.032) (gid=0.341 gs=0.029)
    Skew group summary after 'Improving clock skew':
      skew_group clk/CON: insertion delay [min=0.333, max=0.370, avg=0.357, sd=0.006], skew [0.037 vs 0.057], 100% {0.333, 0.370} (wid=0.047 ws=0.032) (gid=0.341 gs=0.029)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=12.009pF fall=11.830pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=12.006pF fall=11.827pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
      wire lengths     : top=0.000um, trunk=5879.793um, leaf=43007.817um, total=48887.611um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=17 avg=0.081ns sd=0.016ns min=0.035ns max=0.099ns {2 <= 0.063ns, 5 <= 0.084ns, 7 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.347, max=0.387, avg=0.370, sd=0.007], skew [0.040 vs 0.057], 100% {0.347, 0.387} (wid=0.046 ws=0.032) (gid=0.359 gs=0.035)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/CON: insertion delay [min=0.347, max=0.387, avg=0.370, sd=0.007], skew [0.040 vs 0.057], 100% {0.347, 0.387} (wid=0.046 ws=0.032) (gid=0.359 gs=0.035)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.371 -> 0.387}Legalizer API calls during this step: 294 succeeded with high effort: 294 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:02.6 real=0:00:02.6)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
      wire lengths     : top=0.000um, trunk=5879.793um, leaf=43007.817um, total=48887.611um
      hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=17 avg=0.081ns sd=0.016ns min=0.035ns max=0.099ns {2 <= 0.063ns, 5 <= 0.084ns, 7 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.347, max=0.387, avg=0.370, sd=0.007], skew [0.040 vs 0.057], 100% {0.347, 0.387} (wid=0.046 ws=0.032) (gid=0.359 gs=0.035)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/CON: insertion delay [min=0.347, max=0.387, avg=0.370, sd=0.007], skew [0.040 vs 0.057], 100% {0.347, 0.387} (wid=0.046 ws=0.032) (gid=0.359 gs=0.035)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.371 -> 0.387}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.371 -> 0.387}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.371 -> 0.378}Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=9, resolved=132, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=14, ignoredLeafDriver=0, worse=89, accepted=28
        Max accepted move=73.200um, total accepted move=763.000um, average move=27.250um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=23, resolved=117, predictFail=10, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=67, accepted=19
        Max accepted move=43.800um, total accepted move=282.800um, average move=14.884um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=41, resolved=93, predictFail=2, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=31, ignoredLeafDriver=0, worse=39, accepted=20
        Max accepted move=30.600um, total accepted move=231.800um, average move=11.590um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.371 -> 0.377}Legalizer API calls during this step: 330 succeeded with high effort: 330 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:04.6 real=0:00:04.6)
      Global shorten wires A1...
        BalancingStep Global shorten wires A1 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.371 -> 0.377}Legalizer API calls during this step: 88 succeeded with high effort: 88 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=13, resolved=10, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=6, accepted=1
        Max accepted move=3.600um, total accepted move=3.600um, average move=3.600um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=11, resolved=5, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=1
        Max accepted move=2.800um, total accepted move=2.800um, average move=2.800um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=11, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.371 -> 0.377}Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.5 real=0:00:01.5)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        BalancingStep Global shorten wires B has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.371 -> 0.376}Legalizer API calls during this step: 662 succeeded with high effort: 662 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.4 real=0:00:01.4)
      Move For Wirelength - branch...
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=0, resolved=11, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=6
        Max accepted move=1.200um, total accepted move=3.800um, average move=0.633um
        Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=0, resolved=7, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        BalancingStep Move For Wirelength - branch has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/CON,WC: 0.371 -> 0.376}Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
        cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
        cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
        sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.780pF, leaf=7.589pF, total=8.369pF
        wire lengths     : top=0.000um, trunk=4922.200um, leaf=43089.714um, total=48011.914um
        hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.031ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 80 <= 0.094ns, 28 <= 0.100ns, 17 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.320, max=0.376, avg=0.349, sd=0.007], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.049 ws=0.038) (gid=0.344 gs=0.043)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/CON: insertion delay [min=0.320, max=0.376, avg=0.349, sd=0.007], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.049 ws=0.038) (gid=0.344 gs=0.043)
      BalancingStep Wire Reduction extra effort has increased max latencies (wire and cell) to be greater than the max desired latencies
      {clk/CON,WC: 0.371 -> 0.376}Legalizer API calls during this step: 1193 succeeded with high effort: 1193 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:08.4 real=0:00:08.4)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 144 , Succeeded = 44 , Wirelength increased = 98 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.584pF, total=8.350pF
      wire lengths     : top=0.000um, trunk=4844.499um, leaf=43054.914um, total=47899.414um
      hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 82 <= 0.094ns, 26 <= 0.100ns, 17 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.319, max=0.376, avg=0.348, sd=0.007], skew [0.057 vs 0.057], 100% {0.319, 0.376} (wid=0.049 ws=0.038) (gid=0.344 gs=0.044)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/CON: insertion delay [min=0.319, max=0.376, avg=0.348, sd=0.007], skew [0.057 vs 0.057], 100% {0.319, 0.376} (wid=0.049 ws=0.038) (gid=0.344 gs=0.044)
    BalancingStep Wire Opt OverFix has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/CON,WC: 0.371 -> 0.376}Legalizer API calls during this step: 1193 succeeded with high effort: 1193 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:09.6 real=0:00:09.6)
  Total capacitance is (rise=20.357pF fall=20.177pF), of which (rise=8.350pF fall=8.350pF) is wire, and (rise=12.006pF fall=11.827pF) is gate.
  Stage::Polishing done. (took cpu=0:00:13.6 real=0:00:13.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:02:17 mem=1788.4M) ***
Total net bbox length = 1.439e+06 (6.605e+05 7.786e+05) (ext = 4.706e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1788.4MB
Summary Report:
Instances move: 0 (out of 82081 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.439e+06 (6.605e+05 7.786e+05) (ext = 4.706e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1788.4MB
*** Finished refinePlace (0:02:17 mem=1788.4M) ***
  Moved 0, flipped 0 and cell swapped 0 of 12126 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.7)
  Stage::Updating netlist done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:23.3 real=0:00:23.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       143 (unrouted=143, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 143 nets for routing of which 143 have one or more fixed wires.
(ccopt eGR): Start to route 143 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1814.39 MB )
[NR-eGR] Read 38508 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38508
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=87020  numIgnoredNets=86877
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 143 clock nets ( 143 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 143 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 143 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.640040e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 100 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 100 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.848180e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 73 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 73 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.020726e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 31 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 31 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.216548e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        29( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               29( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289898
[NR-eGR]     M2  (2V) length: 4.922025e+05um, number of vias: 401101
[NR-eGR]     M3  (3H) length: 5.433526e+05um, number of vias: 42139
[NR-eGR]     M4  (4V) length: 3.067424e+05um, number of vias: 16732
[NR-eGR]     M5  (5H) length: 1.805411e+05um, number of vias: 10145
[NR-eGR]     M6  (6V) length: 4.498702e+04um, number of vias: 8215
[NR-eGR]     M7  (7H) length: 4.649890e+04um, number of vias: 10167
[NR-eGR]     M8  (8V) length: 5.818108e+04um, number of vias: 0
[NR-eGR] Total length: 1.672506e+06um, number of vias: 778397
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.770910e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12268
[NR-eGR]     M2  (2V) length: 1.180640e+04um, number of vias: 14915
[NR-eGR]     M3  (3H) length: 2.037210e+04um, number of vias: 6088
[NR-eGR]     M4  (4V) length: 1.361320e+04um, number of vias: 526
[NR-eGR]     M5  (5H) length: 1.433200e+03um, number of vias: 264
[NR-eGR]     M6  (6V) length: 4.842000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.770910e+04um, number of vias: 34061
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.770910e+04um, number of vias: 34061
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.76 sec, Real: 1.76 sec, Curr Mem: 1741.39 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/.rgfh3aYm2
        Early Global Route - eGR->NR step done. (took cpu=0:00:02.0 real=0:00:02.0)
Set FIXED routing status on 143 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.3 real=0:00:02.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'core' of instances=82081 and nets=91375 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1741.391M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.4)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
          cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
          sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
          wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
          hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
        Skew group summary eGRPC initial state:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
          cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
          sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
          wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
          hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
        Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 184 long paths. The largest offset applied was 0.013ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk/CON       11984      184        1.535%      0.013ns       0.375ns         0.362ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.000        3
            0.000        0.005       46
            0.005        0.010       87
            0.010      and above     48
          -------------------------------
          
          Mean=0.007ns Median=0.008ns Std.Dev=0.004ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 128, numSkippedDueToCloseToSkewTarget = 8
        CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk/CON,WC: 0.371 -> 0.375}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
          cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
          sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
          wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
          hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
        Skew group summary eGRPC after downsizing:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.8 real=0:00:00.8)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 143, tested: 143, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
          cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
          sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
          wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
          hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
        Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 10 insts, 20 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
          cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
          cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
          sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
          wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
          hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
        Skew group summary before routing clock trees:
          skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:25 mem=1779.5M) ***
Total net bbox length = 1.439e+06 (6.605e+05 7.786e+05) (ext = 4.706e+04)
Move report: Detail placement moves 864 insts, mean move: 0.91 um, max move: 6.00 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1885): (333.20, 235.00) --> (335.60, 231.40)
	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1779.5MB
Summary Report:
Instances move: 864 (out of 82081 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 6.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1885) (333.2, 235) -> (335.6, 231.4)
	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
Total net bbox length = 1.439e+06 (6.608e+05 7.787e+05) (ext = 4.706e+04)
Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1779.5MB
*** Finished refinePlace (0:02:28 mem=1779.5M) ***
  Moved 212, flipped 5 and cell swapped 0 of 12126 clock instance(s) during refinement.
  The largest move was 3.4 microns for psum_mem_instance/memory4_reg_86_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.2 real=0:00:04.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:11.4 real=0:00:11.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 143 nets for routing of which 143 have one or more fixed wires.
(ccopt eGR): Start to route 143 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1822.55 MB )
[NR-eGR] Read 38508 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38508
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=87020  numIgnoredNets=86877
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 143 clock nets ( 143 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 143 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 143 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.641120e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 100 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 100 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.850340e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 75 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 75 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.027404e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 34 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 34 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.242522e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        32( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               32( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289898
[NR-eGR]     M2  (2V) length: 4.921595e+05um, number of vias: 401098
[NR-eGR]     M3  (3H) length: 5.433622e+05um, number of vias: 42179
[NR-eGR]     M4  (4V) length: 3.068174e+05um, number of vias: 16722
[NR-eGR]     M5  (5H) length: 1.805339e+05um, number of vias: 10142
[NR-eGR]     M6  (6V) length: 4.499042e+04um, number of vias: 8215
[NR-eGR]     M7  (7H) length: 4.649890e+04um, number of vias: 10167
[NR-eGR]     M8  (8V) length: 5.818108e+04um, number of vias: 0
[NR-eGR] Total length: 1.672543e+06um, number of vias: 778421
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.774690e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12268
[NR-eGR]     M2  (2V) length: 1.176340e+04um, number of vias: 14912
[NR-eGR]     M3  (3H) length: 2.038170e+04um, number of vias: 6128
[NR-eGR]     M4  (4V) length: 1.368820e+04um, number of vias: 516
[NR-eGR]     M5  (5H) length: 1.426000e+03um, number of vias: 261
[NR-eGR]     M6  (6V) length: 4.876000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.774690e+04um, number of vias: 34085
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.774690e+04um, number of vias: 34085
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.74 sec, Real: 1.74 sec, Curr Mem: 1751.55 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/.rgfpfKEZs
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.9 real=0:00:01.9)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 143 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 143 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/15 15:06:25, mem=1440.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Mar 15 15:06:25 2022
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=91375)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 15 15:06:29 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 91372 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1587.85 (MB), peak = 1618.38 (MB)
#Merging special wires: starts on Tue Mar 15 15:07:03 2022 with memory = 1588.05 (MB), peak = 1618.38 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
#reading routing guides ......
#
#Finished routing data preparation on Tue Mar 15 15:07:03 2022
#
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 41.82 (MB)
#Total memory = 1588.16 (MB)
#Peak memory = 1618.38 (MB)
#
#
#Start global routing on Tue Mar 15 15:07:03 2022
#
#
#Start global routing initialization on Tue Mar 15 15:07:03 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Mar 15 15:07:03 2022
#
#Start routing resource analysis on Tue Mar 15 15:07:04 2022
#
#Routing resource analysis is done on Tue Mar 15 15:07:05 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3709          80       64009    69.19%
#  M2             V        3717          84       64009     0.41%
#  M3             H        3789           0       64009     0.02%
#  M4             V        3492         309       64009     0.78%
#  M5             H        3789           0       64009     0.00%
#  M6             V        3801           0       64009     0.00%
#  M7             H         947           0       64009     0.00%
#  M8             V         950           0       64009     0.00%
#  --------------------------------------------------------------
#  Total                  24194       1.55%      512072     8.80%
#
#  143 nets (0.16%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 15 15:07:05 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1595.21 (MB), peak = 1618.38 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Tue Mar 15 15:07:05 2022
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1595.77 (MB), peak = 1618.38 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1605.30 (MB), peak = 1618.38 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1607.32 (MB), peak = 1618.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 4355 (skipped).
#Total number of selected nets for routing = 143.
#Total number of unselected nets (but routable) for routing = 86877 (skipped).
#Total number of nets in the design = 91375.
#
#86877 skipped nets do not have any wires.
#143 routable nets have only global wires.
#143 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                143               0  
#------------------------------------------------
#        Total                143               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                143         1486           85391  
#-------------------------------------------------------------
#        Total                143         1486           85391  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           36(0.06%)   (0.06%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     36(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 45294 um.
#Total half perimeter of net bounding box = 16862 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 10515 um.
#Total wire length on LAYER M3 = 19365 um.
#Total wire length on LAYER M4 = 13575 um.
#Total wire length on LAYER M5 = 1356 um.
#Total wire length on LAYER M6 = 483 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 26071
#Up-Via Summary (total 26071):
#           
#-----------------------
# M1              12268
# M2               8497
# M3               4646
# M4                443
# M5                217
#-----------------------
#                 26071 
#
#Total number of involved priority nets 143
#Maximum src to sink distance for priority net 463.5
#Average of max src_to_sink distance for priority net 100.3
#Average of ave src_to_sink distance for priority net 55.0
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.06%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 23.33 (MB)
#Total memory = 1611.49 (MB)
#Peak memory = 1618.38 (MB)
#
#Finished global routing on Tue Mar 15 15:07:13 2022
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.01 (MB), peak = 1618.38 (MB)
#Start Track Assignment.
#Done with 5335 horizontal wires in 2 hboxes and 7006 vertical wires in 2 hboxes.
#Done with 5232 horizontal wires in 2 hboxes and 6882 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 49340 um.
#Total half perimeter of net bounding box = 16862 um.
#Total wire length on LAYER M1 = 3907 um.
#Total wire length on LAYER M2 = 10395 um.
#Total wire length on LAYER M3 = 19000 um.
#Total wire length on LAYER M4 = 14119 um.
#Total wire length on LAYER M5 = 1388 um.
#Total wire length on LAYER M6 = 531 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 26071
#Up-Via Summary (total 26071):
#           
#-----------------------
# M1              12268
# M2               8497
# M3               4646
# M4                443
# M5                217
#-----------------------
#                 26071 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1615.13 (MB), peak = 1618.38 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:47
#Increased memory = 69.02 (MB)
#Total memory = 1615.20 (MB)
#Peak memory = 1618.38 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 4.9% of the total area was rechecked for DRC, and 45.4% required routing.
#   number of violations = 0
#cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1632.93 (MB), peak = 1634.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 143
#Total wire length = 48098 um.
#Total half perimeter of net bounding box = 16862 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 853 um.
#Total wire length on LAYER M3 = 22463 um.
#Total wire length on LAYER M4 = 23146 um.
#Total wire length on LAYER M5 = 1311 um.
#Total wire length on LAYER M6 = 325 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 37799
#Total number of multi-cut vias = 142 (  0.4%)
#Total number of single cut vias = 37657 ( 99.6%)
#Up-Via Summary (total 37799):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12126 ( 98.8%)       142 (  1.2%)      12268
# M2             12231 (100.0%)         0 (  0.0%)      12231
# M3             12893 (100.0%)         0 (  0.0%)      12893
# M4               323 (100.0%)         0 (  0.0%)        323
# M5                84 (100.0%)         0 (  0.0%)         84
#-----------------------------------------------------------
#                37657 ( 99.6%)       142 (  0.4%)      37799 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:08
#Elapsed time = 00:01:08
#Increased memory = -11.51 (MB)
#Total memory = 1603.70 (MB)
#Peak memory = 1634.61 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:01:08
#Increased memory = -11.51 (MB)
#Total memory = 1603.70 (MB)
#Peak memory = 1634.61 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:01
#Elapsed time = 00:02:01
#Increased memory = 120.15 (MB)
#Total memory = 1560.96 (MB)
#Peak memory = 1652.53 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 15 15:08:25 2022
#
% End globalDetailRoute (date=03/15 15:08:25, total cpu=0:02:01, real=0:02:00, peak res=1652.5M, current mem=1560.3M)
        NanoRoute done. (took cpu=0:02:01 real=0:02:01)
      Clock detailed routing done.
Checking guided vs. routed lengths for 143 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           4
        50.000     100.000          99
       100.000     150.000          20
       150.000     200.000          11
       200.000     250.000           8
       250.000     300.000           0
       300.000     350.000           0
       350.000     400.000           0
       400.000     450.000           0
       450.000     500.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          110
        0.000      5.000           21
        5.000     10.000            7
       10.000     15.000            2
       15.000     20.000            1
       20.000     25.000            1
       25.000     30.000            1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_77 (101 terminals)
    Guided length:  max path =    85.600um, total =   346.397um
    Routed length:  max path =    83.400um, total =   450.380um
    Deviation:      max path =    -2.570%,  total =    30.018%

    Net CTS_23 (101 terminals)
    Guided length:  max path =    70.600um, total =   339.701um
    Routed length:  max path =    62.200um, total =   432.560um
    Deviation:      max path =   -11.898%,  total =    27.336%

    Net psum_mem_instance/CTS_5 (101 terminals)
    Guided length:  max path =    87.800um, total =   317.000um
    Routed length:  max path =    84.000um, total =   403.270um
    Deviation:      max path =    -4.328%,  total =    27.215%

    Net CTS_85 (101 terminals)
    Guided length:  max path =    69.200um, total =   331.500um
    Routed length:  max path =    87.400um, total =   395.600um
    Deviation:      max path =    26.301%,  total =    19.336%

    Net CTS_62 (101 terminals)
    Guided length:  max path =    74.400um, total =   340.498um
    Routed length:  max path =    73.800um, total =   427.300um
    Deviation:      max path =    -0.806%,  total =    25.493%

    Net CTS_86 (101 terminals)
    Guided length:  max path =    68.600um, total =   346.200um
    Routed length:  max path =    65.600um, total =   430.520um
    Deviation:      max path =    -4.373%,  total =    24.356%

    Net CTS_24 (90 terminals)
    Guided length:  max path =    83.800um, total =   289.401um
    Routed length:  max path =    83.000um, total =   359.390um
    Deviation:      max path =    -0.955%,  total =    24.184%

    Net CTS_20 (93 terminals)
    Guided length:  max path =    98.000um, total =   320.398um
    Routed length:  max path =    93.000um, total =   394.810um
    Deviation:      max path =    -5.102%,  total =    23.225%

    Net mac_array_instance/CTS_6 (88 terminals)
    Guided length:  max path =    72.400um, total =   354.799um
    Routed length:  max path =    88.400um, total =   378.540um
    Deviation:      max path =    22.099%,  total =     6.691%

    Net CTS_15 (101 terminals)
    Guided length:  max path =    80.800um, total =   356.400um
    Routed length:  max path =    75.800um, total =   434.830um
    Deviation:      max path =    -6.188%,  total =    22.006%

Set FIXED routing status on 143 net(s)
Set FIXED placed status on 142 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1882.43 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1948.30 MB )
[NR-eGR] Read 21604 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1948.30 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21604
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37227
[NR-eGR] Read numTotalNets=87020  numIgnoredNets=143
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 86877 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1486 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.07% V. EstWL: 9.877680e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 85391 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.573780e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       280( 0.16%)        41( 0.02%)         5( 0.00%)         1( 0.00%)   ( 0.19%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       167( 0.10%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)        14( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7  (7)       106( 0.06%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]      M8  (8)       127( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              697( 0.06%)        44( 0.00%)         5( 0.00%)         1( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 289898
[NR-eGR]     M2  (2V) length: 4.897871e+05um, number of vias: 399712
[NR-eGR]     M3  (3H) length: 5.432828e+05um, number of vias: 47639
[NR-eGR]     M4  (4V) length: 3.059734e+05um, number of vias: 16779
[NR-eGR]     M5  (5H) length: 1.830180e+05um, number of vias: 9951
[NR-eGR]     M6  (6V) length: 4.652637e+04um, number of vias: 8224
[NR-eGR]     M7  (7H) length: 4.639340e+04um, number of vias: 10153
[NR-eGR]     M8  (8V) length: 5.858048e+04um, number of vias: 0
[NR-eGR] Total length: 1.673562e+06um, number of vias: 782356
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.95 sec, Real: 3.95 sec, Curr Mem: 1913.53 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:04.4 real=0:00:04.4)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:08 real=0:02:08)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'core' of instances=82081 and nets=91375 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1888.531M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after routing clock trees:
    cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
    cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
    cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
    sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
    wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
    hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
  Skew group summary after routing clock trees:
    skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
  CCOpt::Phase::Routing done. (took cpu=0:02:10 real=0:02:10)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 143, tested: 143, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
      wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
      hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
    Upsizing to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.9 real=0:00:00.9)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 143, tested: 143, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
      wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
      hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
    Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 143, nets tested: 143, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
      wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
      hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
      cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
      cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
      sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
      wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
      hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after post-conditioning:
    cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
    cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
    cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
    sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
    wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
    hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
  Skew group summary after post-conditioning:
    skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.9 real=0:00:03.9)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        142     1380.960       0.754
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      0        0.000       0.000
  All                            142     1380.960       0.754
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4879.100
  Leaf      43218.800
  Total     48097.900
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       3699.200
  Leaf       12530.800
  Total      16230.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ----------------------------------
  Type     Gate      Wire     Total
  ----------------------------------
  Top       0.000    0.000     0.000
  Trunk     0.754    0.767     1.522
  Leaf     11.252    7.691    18.943
  Total    12.006    8.459    20.465
  ----------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
  11984    11.252     0.001       0.000      0.001    0.001
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       17      0.074       0.017      0.031    0.097    {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}           -
  Leaf        0.105      126      0.094       0.004      0.074    0.104    {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}         -
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name      Type      Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  CKBD16    buffer     125      1260.000
  CKBD12    buffer      12        95.040
  CKBD8     buffer       3        17.280
  CKBD6     buffer       2         8.640
  ---------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.320     0.374     0.054       0.057         0.034           0.016           0.348        0.008     100% {0.320, 0.374}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.320     0.374     0.054       0.057         0.034           0.016           0.348        0.008     100% {0.320, 0.374}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:02.7 real=0:00:02.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
  cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
  cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
  sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
  wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
  hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
Skew group summary after update timingGraph:
  skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:03.2 real=0:00:03.2)
Runtime done. (took cpu=0:03:48 real=0:03:48)
Runtime Summary
===============
Clock Runtime:  (25%) Core CTS          54.10 (Init 9.51, Construction 11.65, Implementation 22.52, eGRPC 3.99, PostConditioning 3.87, Other 2.55)
Clock Runtime:  (66%) CTS services     140.64 (RefinePlace 9.71, EarlyGlobalClock 6.80, NanoRoute 120.69, ExtractRC 3.44, TimingAnalysis 0.00)
Clock Runtime:   (7%) Other CTS         16.46 (Init 5.13, CongRepair/EGR-DP 8.66, TimingUpdate 2.66, Other 0.00)
Clock Runtime: (100%) Total            211.19

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1537.7M, totSessionCpu=0:04:47 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 1542.3M, totSessionCpu=0:04:58 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1910.4M)

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Compute RC Scale Done ...
** Profile ** Start :  cpu=0:00:00.0, mem=2041.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2047.7M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2047.67)
Total number of fetched objects 87042
End delay calculation. (MEM=2068.18 CPU=0:00:13.1 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=2041.1 CPU=0:00:16.6 REAL=0:00:17.0)
*** Done Building Timing Graph (cpu=0:00:20.1 real=0:00:20.0 totSessionCpu=0:05:22 mem=2041.1M)
** Profile ** Overall slacks :  cpu=0:00:20.8, mem=2041.1M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2041.1M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.078  | -4.078  | -0.251  |
|           TNS (ns):| -3696.2 | -3692.3 | -3.903  |
|    Violating Paths:|  2888   |  2868   |   20    |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.475%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2041.1M
**optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1629.0M, totSessionCpu=0:05:25 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 82081

Instance distribution across the VT partitions:

 LVT : inst = 41686 (50.8%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 41686 (50.8%)

 HVT : inst = 40395 (49.2%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 40395 (49.2%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1993.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1993.1M) ***
*** Starting optimizing excluded clock nets MEM= 1993.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1993.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:28.1/0:07:09.2 (0.8), mem = 1993.1M
(I,S,L,T): WC_VIEW: 256.255, 192.057, 3.14733, 451.459
(I,S,L,T): WC_VIEW: 256.255, 192.057, 3.14733, 451.459
*** DrvOpt [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:05:37.5/0:07:18.6 (0.8), mem = 2001.1M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -4.078
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:40.6/0:07:21.7 (0.8), mem = 2001.1M
(I,S,L,T): WC_VIEW: 256.255, 192.057, 3.14733, 451.459
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 224 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -4.078 TNS Slack -3696.244 Density 63.48
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.251|   -3.904|
|reg2reg   |-4.078|-3692.340|
|HEPG      |-4.078|-3692.340|
|All Paths |-4.078|-3696.244|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -4.078ns TNS -3692.344ns; HEPG WNS -4.078ns TNS -3692.344ns; all paths WNS -4.078ns TNS -3696.248ns; Real time 0:04:53
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -4.078|   -4.078|-3692.340|-3696.244|    63.48%|   0:00:01.0| 2036.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -4.059|   -4.059|-3691.809|-3695.713|    63.48%|   0:00:01.0| 2084.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -4.054|   -4.054|-3691.637|-3695.541|    63.48%|   0:00:00.0| 2084.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -4.048|   -4.048|-3691.817|-3695.721|    63.48%|   0:00:00.0| 2085.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -4.044|   -4.044|-3691.758|-3695.661|    63.48%|   0:00:01.0| 2085.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -4.040|   -4.040|-3691.680|-3695.583|    63.48%|   0:00:01.0| 2085.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -4.030|   -4.030|-3691.353|-3695.256|    63.48%|   0:00:01.0| 2085.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -4.025|   -4.025|-3691.089|-3694.992|    63.48%|   0:00:01.0| 2086.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -4.012|   -4.012|-3690.842|-3694.745|    63.48%|   0:00:00.0| 2086.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -4.012|   -4.012|-3690.777|-3694.681|    63.48%|   0:00:02.0| 2086.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.999|   -3.999|-3690.007|-3693.910|    63.48%|   0:00:00.0| 2086.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.998|   -3.998|-3689.278|-3693.182|    63.48%|   0:00:03.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.998|   -3.998|-3689.221|-3693.125|    63.48%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.984|   -3.984|-3688.586|-3692.490|    63.48%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.979|   -3.979|-3689.372|-3693.275|    63.49%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.979|   -3.979|-3688.979|-3692.883|    63.48%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.968|   -3.968|-3688.869|-3692.772|    63.49%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.962|   -3.962|-3688.543|-3692.446|    63.50%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.961|   -3.961|-3687.565|-3691.469|    63.50%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.961|   -3.961|-3687.500|-3691.404|    63.51%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.962|   -3.962|-3687.480|-3691.383|    63.51%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_18_/D                  |
|  -3.962|   -3.962|-3687.384|-3691.288|    63.51%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_3_/D                   |
|  -3.962|   -3.962|-3687.182|-3691.086|    63.52%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_3_/D                   |
|  -3.962|   -3.962|-3687.137|-3691.040|    63.52%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_3_/D                   |
|  -3.963|   -3.963|-3686.466|-3690.369|    63.53%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_15_/D                  |
|  -3.963|   -3.963|-3686.226|-3690.130|    63.53%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_15_/D                  |
|  -3.963|   -3.963|-3686.139|-3690.042|    63.53%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.963|   -3.963|-3686.112|-3690.015|    63.53%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.963|   -3.963|-3685.760|-3689.664|    63.53%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.963|   -3.963|-3685.759|-3689.662|    63.53%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.963|   -3.963|-3685.342|-3689.246|    63.54%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.963|   -3.963|-3685.333|-3689.237|    63.54%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.963|   -3.963|-3685.327|-3689.230|    63.54%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.963|   -3.963|-3684.963|-3688.866|    63.54%|   0:00:02.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
|  -3.963|   -3.963|-3684.672|-3688.575|    63.55%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
|  -3.963|   -3.963|-3684.640|-3688.543|    63.55%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
|  -3.963|   -3.963|-3684.602|-3688.506|    63.55%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
|  -3.963|   -3.963|-3684.381|-3688.285|    63.55%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_11_/D                  |
|  -3.963|   -3.963|-3684.125|-3688.029|    63.55%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.963|   -3.963|-3683.566|-3687.470|    63.57%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.963|   -3.963|-3683.552|-3687.456|    63.57%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.963|   -3.963|-3683.518|-3687.421|    63.57%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.964|   -3.964|-3683.475|-3687.378|    63.58%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.964|   -3.964|-3683.006|-3686.909|    63.58%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
|  -3.964|   -3.964|-3682.981|-3686.884|    63.58%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
|  -3.964|   -3.964|-3682.733|-3686.636|    63.59%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
|  -3.964|   -3.964|-3682.730|-3686.634|    63.59%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
|  -3.964|   -3.964|-3682.627|-3686.530|    63.59%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
|  -3.964|   -3.964|-3682.578|-3686.481|    63.60%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
|  -3.964|   -3.964|-3682.762|-3686.666|    63.60%|   0:00:03.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
|  -3.964|   -3.964|-3682.590|-3686.494|    63.61%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
|  -3.964|   -3.964|-3682.533|-3686.437|    63.61%|   0:00:02.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.964|   -3.964|-3682.524|-3686.428|    63.61%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.964|   -3.964|-3682.485|-3686.388|    63.62%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.964|   -3.964|-3682.352|-3686.256|    63.62%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.964|   -3.964|-3682.335|-3686.238|    63.62%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.964|   -3.964|-3682.177|-3686.081|    63.63%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
|  -3.964|   -3.964|-3682.138|-3686.042|    63.63%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
|  -3.964|   -3.964|-3682.125|-3686.028|    63.63%|   0:00:02.0| 2107.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
|  -3.964|   -3.964|-3682.056|-3685.959|    63.64%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
|  -3.964|   -3.964|-3682.040|-3685.944|    63.64%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
|  -3.964|   -3.964|-3682.019|-3685.923|    63.64%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
|  -3.964|   -3.964|-3682.004|-3685.908|    63.64%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_6_/D                   |
|  -3.964|   -3.964|-3681.898|-3685.801|    63.65%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_16_/D                  |
|  -3.964|   -3.964|-3681.864|-3685.767|    63.65%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_16_/D                  |
|  -3.964|   -3.964|-3673.760|-3677.663|    63.65%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3668.560|-3672.463|    63.65%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3664.943|-3668.847|    63.66%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3660.192|-3664.096|    63.66%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3654.561|-3658.465|    63.66%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3647.772|-3651.675|    63.66%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3642.891|-3646.795|    63.67%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3640.451|-3644.355|    63.67%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3639.744|-3643.647|    63.67%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3637.222|-3641.125|    63.68%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3636.655|-3640.559|    63.68%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3636.477|-3640.381|    63.68%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3636.379|-3640.282|    63.68%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3634.030|-3637.933|    63.68%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3631.894|-3635.798|    63.69%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3628.683|-3632.586|    63.69%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3627.150|-3631.053|    63.70%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3626.009|-3629.913|    63.70%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3625.079|-3628.983|    63.71%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3624.143|-3628.046|    63.71%|   0:00:05.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3623.425|-3627.328|    63.72%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3621.210|-3625.113|    63.72%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_18_/D  |
|  -3.964|   -3.964|-3617.918|-3621.821|    63.72%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3617.412|-3621.315|    63.72%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3615.981|-3619.885|    63.73%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3613.048|-3616.952|    63.74%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3612.386|-3616.289|    63.75%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3611.126|-3615.030|    63.75%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_18_/D  |
|  -3.964|   -3.964|-3608.861|-3612.764|    63.75%|   0:00:05.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3607.580|-3611.484|    63.76%|   0:00:47.0| 2159.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3607.383|-3611.287|    63.76%|   0:00:05.0| 2159.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3604.647|-3608.551|    63.77%|   0:00:01.0| 2159.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3596.827|-3600.730|    63.78%|   0:00:08.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3593.359|-3597.263|    63.78%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3591.902|-3595.805|    63.79%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3591.851|-3595.755|    63.79%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3588.638|-3592.542|    63.82%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3587.217|-3591.121|    63.82%|   0:00:06.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3585.443|-3589.346|    63.84%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3583.938|-3587.841|    63.84%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3582.694|-3586.597|    63.85%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3580.452|-3584.356|    63.86%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3579.605|-3583.509|    63.86%|   0:00:10.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
|  -3.964|   -3.964|-3577.784|-3581.687|    63.88%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3577.235|-3581.138|    63.88%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3573.013|-3576.916|    63.89%|   0:00:00.0| 2163.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3572.410|-3576.314|    63.89%|   0:00:01.0| 2165.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3572.383|-3576.287|    63.89%|   0:00:00.0| 2165.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3571.261|-3575.165|    63.90%|   0:00:01.0| 2165.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
|  -3.964|   -3.964|-3568.752|-3572.655|    63.91%|   0:00:28.0| 2166.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
|  -3.964|   -3.964|-3566.094|-3569.997|    63.92%|   0:00:02.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -3.964|   -3.964|-3565.424|-3569.327|    63.92%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -3.964|   -3.964|-3564.243|-3568.146|    63.92%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
|  -3.964|   -3.964|-3562.858|-3566.761|    63.92%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -3.964|   -3.964|-3562.406|-3566.309|    63.92%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
|  -3.964|   -3.964|-3559.158|-3563.062|    63.95%|   0:00:02.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
|  -3.964|   -3.964|-3558.440|-3562.344|    63.95%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
|  -3.964|   -3.964|-3558.262|-3562.166|    63.95%|   0:00:10.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
|  -3.964|   -3.964|-3553.763|-3557.667|    63.97%|   0:00:07.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
|  -3.964|   -3.964|-3553.528|-3557.431|    63.97%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
|  -3.964|   -3.964|-3552.756|-3556.659|    63.97%|   0:00:15.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
|  -3.964|   -3.964|-3550.704|-3554.608|    63.99%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
|  -3.964|   -3.964|-3547.108|-3551.012|    64.00%|   0:00:07.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
|  -3.964|   -3.964|-3544.755|-3548.658|    64.00%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
|  -3.964|   -3.964|-3541.586|-3545.490|    64.01%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
|  -3.964|   -3.964|-3540.429|-3544.333|    64.01%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
|  -3.964|   -3.964|-3539.143|-3543.046|    64.01%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
|  -3.964|   -3.964|-3538.675|-3542.579|    64.02%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
|  -3.964|   -3.964|-3538.068|-3541.972|    64.02%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
|  -3.964|   -3.964|-3536.138|-3540.042|    64.02%|   0:00:20.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -3.964|   -3.964|-3536.125|-3540.029|    64.02%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -3.964|   -3.964|-3534.916|-3538.819|    64.05%|   0:00:04.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -3.964|   -3.964|-3534.764|-3538.668|    64.05%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -3.964|   -3.964|-3533.157|-3537.060|    64.05%|   0:00:01.0| 2169.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -3.964|   -3.964|-3531.083|-3534.987|    64.06%|   0:00:01.0| 2169.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -3.964|   -3.964|-3530.632|-3534.535|    64.06%|   0:00:02.0| 2169.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -3.964|   -3.964|-3529.558|-3533.462|    64.08%|   0:00:01.0| 2169.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
|  -3.964|   -3.964|-3527.982|-3531.885|    64.08%|   0:00:12.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -3.964|   -3.964|-3525.444|-3529.347|    64.13%|   0:00:05.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -3.964|   -3.964|-3525.089|-3528.992|    64.13%|   0:00:00.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -3.964|   -3.964|-3523.900|-3527.803|    64.13%|   0:00:04.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -3.964|   -3.964|-3522.955|-3526.858|    64.14%|   0:00:02.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -3.964|   -3.964|-3522.523|-3526.427|    64.15%|   0:00:01.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -3.964|   -3.964|-3522.204|-3526.107|    64.15%|   0:00:00.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
|  -3.964|   -3.964|-3520.300|-3524.203|    64.15%|   0:00:02.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3520.043|-3523.946|    64.15%|   0:00:01.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3519.147|-3523.051|    64.16%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3519.103|-3523.006|    64.16%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3519.017|-3522.920|    64.16%|   0:00:01.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3517.689|-3521.593|    64.17%|   0:00:01.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3517.673|-3521.577|    64.17%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3517.576|-3521.479|    64.17%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -3.964|   -3.964|-3517.473|-3521.377|    64.17%|   0:00:02.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_18_/D  |
|  -3.964|   -3.964|-3516.989|-3520.892|    64.17%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_18_/D  |
|  -3.964|   -3.964|-3516.052|-3519.956|    64.18%|   0:00:02.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -3.964|   -3.964|-3515.996|-3519.899|    64.18%|   0:00:03.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -3.964|   -3.964|-3515.382|-3519.286|    64.19%|   0:00:01.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -3.964|   -3.964|-3515.365|-3519.269|    64.19%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -3.964|   -3.964|-3515.013|-3518.916|    64.19%|   0:00:09.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -3.964|   -3.964|-3513.946|-3517.849|    64.21%|   0:00:03.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -3.964|   -3.964|-3513.776|-3517.679|    64.21%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -3.964|   -3.964|-3513.271|-3517.174|    64.22%|   0:00:02.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
|  -3.964|   -3.964|-3512.035|-3515.938|    64.22%|   0:00:04.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
|  -3.964|   -3.964|-3512.025|-3515.929|    64.22%|   0:00:00.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
|  -3.964|   -3.964|-3511.022|-3514.926|    64.23%|   0:00:01.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_15_/D   |
|  -3.964|   -3.964|-3510.982|-3514.886|    64.23%|   0:00:01.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_15_/D   |
|  -3.964|   -3.964|-3510.715|-3514.618|    64.24%|   0:00:01.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_15_/D   |
|  -3.964|   -3.964|-3510.636|-3514.539|    64.24%|   0:00:01.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_16_/D   |
|  -3.964|   -3.964|-3510.296|-3514.199|    64.24%|   0:00:06.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3509.744|-3513.647|    64.26%|   0:00:04.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3509.472|-3513.375|    64.27%|   0:00:01.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3509.041|-3512.945|    64.27%|   0:00:26.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3508.987|-3512.890|    64.27%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3508.021|-3511.925|    64.29%|   0:00:03.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3507.951|-3511.854|    64.29%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3507.741|-3511.645|    64.29%|   0:00:14.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3504.613|-3508.516|    64.31%|   0:00:03.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3504.518|-3508.421|    64.31%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
|  -3.964|   -3.964|-3503.272|-3507.176|    64.31%|   0:00:03.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
|  -3.964|   -3.964|-3502.687|-3506.590|    64.31%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
|  -3.964|   -3.964|-3501.950|-3505.854|    64.32%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
|  -3.964|   -3.964|-3501.728|-3505.631|    64.32%|   0:00:01.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
|  -3.964|   -3.964|-3501.489|-3505.392|    64.32%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
|  -3.964|   -3.964|-3501.002|-3504.906|    64.32%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
|  -3.964|   -3.964|-3500.793|-3504.697|    64.32%|   0:00:01.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
|  -3.964|   -3.964|-3500.067|-3503.971|    64.32%|   0:00:15.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -3.964|   -3.964|-3498.876|-3502.779|    64.35%|   0:00:07.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -3.964|   -3.964|-3498.813|-3502.717|    64.35%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -3.964|   -3.964|-3498.757|-3502.660|    64.35%|   0:00:06.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -3.964|   -3.964|-3498.169|-3502.072|    64.37%|   0:00:05.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -3.964|   -3.964|-3497.991|-3501.894|    64.37%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
|  -3.964|   -3.964|-3497.945|-3501.848|    64.37%|   0:00:11.0| 2176.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -3.964|   -3.964|-3497.880|-3501.783|    64.37%|   0:00:00.0| 2176.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -3.964|   -3.964|-3497.745|-3501.649|    64.37%|   0:00:01.0| 2176.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -3.964|   -3.964|-3497.736|-3501.640|    64.37%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
|  -3.964|   -3.964|-3497.652|-3501.556|    64.37%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_16_/D   |
|  -3.964|   -3.964|-3497.618|-3501.522|    64.37%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -3.964|   -3.964|-3497.610|-3501.513|    64.37%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
|  -3.964|   -3.964|-3496.999|-3500.903|    64.38%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_14_/D   |
|  -3.964|   -3.964|-3496.944|-3500.847|    64.38%|   0:00:00.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_14_/D   |
|  -3.964|   -3.964|-3496.298|-3500.201|    64.38%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_13_/D  |
|  -3.964|   -3.964|-3496.225|-3500.128|    64.38%|   0:00:00.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_13_/D  |
|  -3.964|   -3.964|-3495.987|-3499.890|    64.38%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -3.964|   -3.964|-3495.965|-3499.868|    64.38%|   0:00:00.0| 2177.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
|  -3.964|   -3.964|-3495.896|-3499.800|    64.38%|   0:00:01.0| 2177.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_13_/D  |
|  -3.964|   -3.964|-3495.435|-3499.338|    64.38%|   0:00:01.0| 2177.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
|  -3.964|   -3.964|-3495.331|-3499.235|    64.39%|   0:00:00.0| 2177.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
|  -3.964|   -3.964|-3494.997|-3498.901|    64.39%|   0:00:01.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_13_/D  |
|  -3.964|   -3.964|-3494.923|-3498.826|    64.39%|   0:00:02.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_13_/D   |
|  -3.964|   -3.964|-3494.913|-3498.817|    64.39%|   0:00:00.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
|  -3.964|   -3.964|-3494.794|-3498.698|    64.39%|   0:00:01.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
|  -3.964|   -3.964|-3494.543|-3498.447|    64.39%|   0:00:01.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_12_/D   |
|  -3.964|   -3.964|-3494.535|-3498.438|    64.39%|   0:00:00.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_12_/D   |
|  -3.964|   -3.964|-3494.532|-3498.435|    64.40%|   0:00:00.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_12_/D   |
|  -3.964|   -3.964|-3494.479|-3498.383|    64.40%|   0:00:01.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -3.964|   -3.964|-3494.252|-3498.156|    64.40%|   0:00:00.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -3.964|   -3.964|-3494.110|-3498.014|    64.40%|   0:00:01.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -3.964|   -3.964|-3494.103|-3498.007|    64.41%|   0:00:01.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -3.964|   -3.964|-3494.102|-3498.006|    64.41%|   0:00:00.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
|  -3.964|   -3.964|-3493.897|-3497.800|    64.41%|   0:00:02.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -3.964|   -3.964|-3494.213|-3498.117|    64.42%|   0:00:05.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_10_/D   |
|  -3.964|   -3.964|-3494.089|-3497.992|    64.42%|   0:00:00.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_10_/D   |
|  -3.964|   -3.964|-3493.914|-3497.818|    64.42%|   0:00:01.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
|  -3.964|   -3.964|-3493.638|-3497.541|    64.43%|   0:00:00.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
|  -3.964|   -3.964|-3493.314|-3497.218|    64.43%|   0:00:02.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
|  -3.964|   -3.964|-3493.043|-3496.947|    64.43%|   0:00:02.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_10_/D  |
|  -3.964|   -3.964|-3492.990|-3496.893|    64.43%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_10_/D  |
|  -3.964|   -3.964|-3492.569|-3496.472|    64.43%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_11_/D   |
|  -3.964|   -3.964|-3492.453|-3496.356|    64.43%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_11_/D   |
|  -3.964|   -3.964|-3492.342|-3496.246|    64.44%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_10_/D   |
|  -3.964|   -3.964|-3492.286|-3496.189|    64.44%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_10_/D   |
|  -3.964|   -3.964|-3492.212|-3496.115|    64.44%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_10_/D   |
|  -3.964|   -3.964|-3492.178|-3496.082|    64.44%|   0:00:03.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3492.167|-3496.071|    64.44%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3492.097|-3496.000|    64.44%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3492.025|-3495.928|    64.45%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3491.878|-3495.781|    64.45%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
|  -3.964|   -3.964|-3491.733|-3495.637|    64.45%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_11_/D   |
|  -3.964|   -3.964|-3491.730|-3495.634|    64.45%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_11_/D   |
|  -3.964|   -3.964|-3491.654|-3495.557|    64.45%|   0:00:02.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_10_/D  |
|  -3.964|   -3.964|-3491.642|-3495.546|    64.45%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_10_/D  |
|  -3.964|   -3.964|-3491.635|-3495.538|    64.45%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_10_/D  |
|  -3.964|   -3.964|-3491.494|-3495.398|    64.45%|   0:00:04.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_9_/D   |
|  -3.964|   -3.964|-3491.416|-3495.320|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_9_/D   |
|  -3.964|   -3.964|-3491.370|-3495.273|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_9_/D   |
|  -3.964|   -3.964|-3491.360|-3495.263|    64.46%|   0:00:03.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
|  -3.964|   -3.964|-3491.322|-3495.225|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
|  -3.964|   -3.964|-3491.269|-3495.172|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3491.189|-3495.092|    64.46%|   0:00:07.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3490.477|-3494.380|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3490.450|-3494.353|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3490.303|-3494.207|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3490.299|-3494.203|    64.46%|   0:00:01.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3490.256|-3494.159|    64.46%|   0:00:00.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
|  -3.964|   -3.964|-3489.974|-3493.878|    64.46%|   0:00:04.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
|  -3.964|   -3.964|-3489.917|-3493.821|    64.46%|   0:00:00.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
|  -3.964|   -3.964|-3489.914|-3493.818|    64.46%|   0:00:01.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
|  -3.964|   -3.964|-3489.046|-3492.949|    64.47%|   0:00:05.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -3.964|   -3.964|-3488.988|-3492.892|    64.47%|   0:00:00.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -3.964|   -3.964|-3488.838|-3492.741|    64.47%|   0:00:00.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
|  -3.964|   -3.964|-3488.707|-3492.610|    64.47%|   0:00:03.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -3.964|   -3.964|-3488.577|-3492.480|    64.47%|   0:00:01.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -3.964|   -3.964|-3488.553|-3492.456|    64.47%|   0:00:09.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
|  -3.964|   -3.964|-3488.430|-3492.334|    64.48%|   0:00:02.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
|  -3.964|   -3.964|-3488.360|-3492.263|    64.48%|   0:00:02.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
|  -3.964|   -3.964|-3488.212|-3492.115|    64.49%|   0:00:03.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
|  -3.964|   -3.964|-3486.084|-3489.987|    64.49%|   0:00:03.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
|  -3.964|   -3.964|-3485.978|-3489.882|    64.50%|   0:00:14.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -3.964|   -3.964|-3485.964|-3489.867|    64.50%|   0:00:04.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -3.964|   -3.964|-3485.754|-3489.657|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
|  -3.964|   -3.964|-3485.632|-3489.535|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
|  -3.964|   -3.964|-3485.480|-3489.384|    64.50%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -3.964|   -3.964|-3485.473|-3489.376|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -3.964|   -3.964|-3485.470|-3489.373|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
|  -3.964|   -3.964|-3485.250|-3489.154|    64.50%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_/D    |
|  -3.964|   -3.964|-3485.189|-3489.092|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_/D    |
|  -3.964|   -3.964|-3484.808|-3488.711|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
|  -3.964|   -3.964|-3484.453|-3488.356|    64.50%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
|  -3.964|   -3.964|-3482.042|-3485.946|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
|  -3.964|   -3.964|-3481.649|-3485.552|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
|  -3.964|   -3.964|-3481.567|-3485.470|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
|  -3.964|   -3.964|-3481.229|-3485.133|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_7_/D   |
|  -3.964|   -3.964|-3481.135|-3485.039|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
|  -3.964|   -3.964|-3479.889|-3483.793|    64.51%|   0:00:03.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
|  -3.964|   -3.964|-3479.754|-3483.658|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
|  -3.964|   -3.964|-3479.751|-3483.655|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
|  -3.964|   -3.964|-3479.468|-3483.371|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
|  -3.964|   -3.964|-3478.936|-3482.839|    64.51%|   0:00:05.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_7_/D    |
|  -3.964|   -3.964|-3478.841|-3482.745|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_7_/D    |
|  -3.964|   -3.964|-3478.808|-3482.711|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_7_/D    |
|  -3.964|   -3.964|-3478.783|-3482.687|    64.51%|   0:00:02.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
|  -3.964|   -3.964|-3478.598|-3482.501|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
|  -3.964|   -3.964|-3478.558|-3482.461|    64.52%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_6_/D   |
|  -3.964|   -3.964|-3478.412|-3482.316|    64.52%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_6_/D   |
|  -3.964|   -3.964|-3477.922|-3481.825|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -3.964|   -3.964|-3477.920|-3481.824|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
|  -3.964|   -3.964|-3477.196|-3481.099|    64.52%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_6_/D   |
|  -3.964|   -3.964|-3476.859|-3480.763|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_6_/D   |
|  -3.964|   -3.964|-3476.856|-3480.760|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_6_/D   |
|  -3.964|   -3.964|-3476.754|-3480.658|    64.52%|   0:00:14.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_6_/D    |
|  -3.964|   -3.964|-3475.927|-3479.831|    64.55%|   0:00:03.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_6_/D    |
|  -3.964|   -3.964|-3475.909|-3479.812|    64.55%|   0:00:09.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_5_/D   |
|  -3.964|   -3.964|-3475.842|-3479.745|    64.55%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_5_/D   |
|  -3.964|   -3.964|-3475.622|-3479.525|    64.56%|   0:00:02.0| 2183.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
|  -3.964|   -3.964|-3475.481|-3479.384|    64.56%|   0:00:01.0| 2183.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
|  -3.964|   -3.964|-3475.338|-3479.241|    64.56%|   0:00:07.0| 2183.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_5_/D   |
|  -3.964|   -3.964|-3475.000|-3478.904|    64.56%|   0:00:02.0| 2183.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
|  -3.964|   -3.964|-3474.922|-3478.826|    64.56%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
|  -3.964|   -3.964|-3474.921|-3478.824|    64.56%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
|  -3.964|   -3.964|-3474.537|-3478.440|    64.57%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
|  -3.964|   -3.964|-3474.479|-3478.383|    64.57%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
|  -3.964|   -3.964|-3473.978|-3477.882|    64.57%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
|  -3.964|   -3.964|-3473.894|-3477.797|    64.57%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
|  -3.964|   -3.964|-3473.764|-3477.668|    64.58%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_5_/D   |
|  -3.964|   -3.964|-3473.476|-3477.380|    64.58%|   0:00:04.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -3.964|   -3.964|-3472.725|-3476.629|    64.58%|   0:00:08.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -3.964|   -3.964|-3472.122|-3476.025|    64.58%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -3.964|   -3.964|-3472.017|-3475.920|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -3.964|   -3.964|-3471.999|-3475.903|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -3.964|   -3.964|-3471.984|-3475.888|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -3.964|   -3.964|-3471.773|-3475.677|    64.59%|   0:00:05.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_5_/D   |
|  -3.964|   -3.964|-3471.666|-3475.570|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_5_/D   |
|  -3.964|   -3.964|-3471.652|-3475.556|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_5_/D    |
|  -3.964|   -3.964|-3471.548|-3475.452|    64.60%|   0:00:13.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
|  -3.964|   -3.964|-3471.544|-3475.447|    64.60%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
|  -3.964|   -3.964|-3471.528|-3475.431|    64.60%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
|  -3.964|   -3.964|-3471.521|-3475.425|    64.60%|   0:00:02.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
|  -3.964|   -3.964|-3471.650|-3475.553|    64.61%|   0:00:04.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
|  -3.964|   -3.964|-3471.162|-3475.065|    64.61%|   0:00:01.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_4_/D    |
|  -3.964|   -3.964|-3470.038|-3473.942|    64.61%|   0:00:00.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_4_/D    |
|  -3.964|   -3.964|-3468.526|-3472.429|    64.61%|   0:00:01.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -3.964|   -3.964|-3468.460|-3472.364|    64.61%|   0:00:00.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -3.964|   -3.964|-3468.437|-3472.341|    64.61%|   0:00:01.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -3.964|   -3.964|-3468.240|-3472.144|    64.62%|   0:00:02.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -3.964|   -3.964|-3468.055|-3471.959|    64.62%|   0:00:02.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -3.964|   -3.964|-3468.030|-3471.933|    64.62%|   0:00:02.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -3.964|   -3.964|-3467.665|-3471.568|    64.62%|   0:00:02.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_4_/D   |
|  -3.964|   -3.964|-3467.647|-3471.551|    64.62%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_4_/D   |
|  -3.964|   -3.964|-3467.581|-3471.484|    64.62%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -3.964|   -3.964|-3467.347|-3471.251|    64.62%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -3.964|   -3.964|-3467.314|-3471.218|    64.62%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -3.964|   -3.964|-3467.076|-3470.979|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -3.964|   -3.964|-3467.015|-3470.918|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
|  -3.964|   -3.964|-3466.831|-3470.735|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
|  -3.964|   -3.964|-3466.716|-3470.619|    64.63%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
|  -3.964|   -3.964|-3466.569|-3470.472|    64.63%|   0:00:03.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -3.964|   -3.964|-3466.209|-3470.112|    64.63%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
|  -3.964|   -3.964|-3466.169|-3470.073|    64.63%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -3.964|   -3.964|-3466.137|-3470.041|    64.63%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -3.964|   -3.964|-3466.739|-3470.642|    64.63%|   0:00:05.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
|  -3.964|   -3.964|-3466.566|-3470.469|    64.63%|   0:00:03.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
|  -3.964|   -3.964|-3466.547|-3470.450|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
|  -3.964|   -3.964|-3466.419|-3470.322|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
|  -3.964|   -3.964|-3466.344|-3470.247|    64.64%|   0:00:09.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
|  -3.964|   -3.964|-3465.997|-3469.900|    64.64%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
|  -3.964|   -3.964|-3465.963|-3469.866|    64.64%|   0:00:02.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
|  -3.964|   -3.964|-3465.960|-3469.863|    64.64%|   0:00:02.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
|  -3.964|   -3.964|-3465.603|-3469.507|    64.65%|   0:00:05.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.964|   -3.964|-3464.987|-3468.890|    64.65%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.964|   -3.964|-3464.968|-3468.871|    64.65%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.964|   -3.964|-3464.964|-3468.867|    64.65%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/D    |
|  -3.964|   -3.964|-3464.912|-3468.816|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/D    |
|  -3.964|   -3.964|-3464.909|-3468.812|    64.66%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
|  -3.964|   -3.964|-3464.296|-3468.200|    64.66%|   0:00:03.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.964|   -3.964|-3464.128|-3468.032|    64.66%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.964|   -3.964|-3464.010|-3467.913|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.964|   -3.964|-3463.966|-3467.869|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.964|   -3.964|-3463.939|-3467.842|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.964|   -3.964|-3463.928|-3467.831|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.964|   -3.964|-3463.780|-3467.684|    64.66%|   0:00:02.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
|  -3.964|   -3.964|-3463.763|-3467.666|    64.66%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
|  -3.964|   -3.964|-3463.652|-3467.556|    64.67%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
|  -3.964|   -3.964|-3463.599|-3467.502|    64.67%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
|  -3.964|   -3.964|-3463.471|-3467.374|    64.67%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
|  -3.964|   -3.964|-3463.120|-3467.024|    64.67%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
|  -3.964|   -3.964|-3463.103|-3467.006|    64.68%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
|  -3.964|   -3.964|-3462.920|-3466.823|    64.68%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
|  -3.964|   -3.964|-3462.875|-3466.779|    64.68%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
|  -3.964|   -3.964|-3462.811|-3466.714|    64.68%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
|  -3.964|   -3.964|-3462.698|-3466.601|    64.68%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
|  -3.964|   -3.964|-3462.662|-3466.566|    64.68%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_2_/D    |
|  -3.964|   -3.964|-3462.146|-3466.050|    64.69%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
|  -3.964|   -3.964|-3462.135|-3466.039|    64.69%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -3.964|   -3.964|-3461.929|-3465.833|    64.69%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -3.964|   -3.964|-3461.920|-3465.823|    64.69%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
|  -3.964|   -3.964|-3461.658|-3465.561|    64.69%|   0:00:05.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_2_/D    |
|  -3.964|   -3.964|-3461.621|-3465.525|    64.69%|   0:00:02.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -3.964|   -3.964|-3461.609|-3465.513|    64.69%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_2_/D    |
|  -3.964|   -3.964|-3461.535|-3465.439|    64.70%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_2_/D    |
|  -3.964|   -3.964|-3461.500|-3465.404|    64.70%|   0:00:02.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_2_/D    |
|  -3.964|   -3.964|-3461.445|-3465.349|    64.71%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D    |
|  -3.964|   -3.964|-3461.418|-3465.322|    64.71%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -3.964|   -3.964|-3461.417|-3465.321|    64.71%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -3.964|   -3.964|-3461.325|-3465.228|    64.71%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_2_/D    |
|  -3.964|   -3.964|-3461.321|-3465.225|    64.71%|   0:00:01.0| 2188.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_2_/D    |
|  -3.964|   -3.964|-3461.164|-3465.067|    64.71%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3460.914|-3464.817|    64.71%|   0:00:04.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3460.246|-3464.149|    64.72%|   0:00:02.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -3.964|   -3.964|-3460.069|-3463.972|    64.72%|   0:00:02.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
|  -3.964|   -3.964|-3459.925|-3463.828|    64.73%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3459.772|-3463.675|    64.73%|   0:00:01.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3459.548|-3463.451|    64.73%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3459.492|-3463.395|    64.73%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3459.347|-3463.251|    64.73%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3459.251|-3463.154|    64.73%|   0:00:02.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
|  -3.964|   -3.964|-3459.150|-3463.054|    64.74%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
|  -3.964|   -3.964|-3459.081|-3462.984|    64.74%|   0:00:01.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
|  -3.964|   -3.964|-3458.049|-3461.953|    64.75%|   0:00:05.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
|  -3.964|   -3.964|-3458.033|-3461.936|    64.75%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
|  -3.964|   -3.964|-3457.792|-3461.696|    64.75%|   0:00:00.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
|  -3.964|   -3.964|-3457.771|-3461.675|    64.75%|   0:00:01.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
|  -3.964|   -3.964|-3457.757|-3461.660|    64.75%|   0:00:00.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
|  -3.964|   -3.964|-3457.667|-3461.570|    64.76%|   0:00:00.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
|  -3.964|   -3.964|-3457.401|-3461.305|    64.76%|   0:00:01.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
|  -3.964|   -3.964|-3457.334|-3461.238|    64.76%|   0:00:00.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
|  -3.964|   -3.964|-3457.317|-3461.221|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
|  -3.964|   -3.964|-3457.303|-3461.206|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
|  -3.964|   -3.964|-3457.098|-3461.001|    64.76%|   0:00:02.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3456.970|-3460.874|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3456.967|-3460.871|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_1_/D   |
|  -3.964|   -3.964|-3456.916|-3460.819|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_1_/D    |
|  -3.964|   -3.964|-3456.668|-3460.571|    64.76%|   0:00:02.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -3.964|   -3.964|-3456.511|-3460.415|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -3.964|   -3.964|-3456.472|-3460.376|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
|  -3.964|   -3.964|-3456.315|-3460.219|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
|  -3.964|   -3.964|-3456.297|-3460.201|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
|  -3.964|   -3.964|-3456.277|-3460.181|    64.77%|   0:00:02.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
|  -3.964|   -3.964|-3455.622|-3459.525|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_0_/D    |
|  -3.964|   -3.964|-3453.579|-3457.483|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_0_/D   |
|  -3.964|   -3.964|-3453.286|-3457.189|    64.77%|   0:00:01.0| 2192.7M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_120_/D               |
|  -3.964|   -3.964|-3453.233|-3457.137|    64.77%|   0:00:00.0| 2192.7M|        NA|       NA| NA                                                 |
|  -3.964|   -3.964|-3453.233|-3457.137|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:12:47 real=0:12:47 mem=2192.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:12:48 real=0:12:47 mem=2192.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.251|   -3.904|
|reg2reg   |-3.964|-3453.233|
|HEPG      |-3.964|-3453.233|
|All Paths |-3.964|-3457.137|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.964ns TNS -3453.236ns; HEPG WNS -3.964ns TNS -3453.236ns; all paths WNS -3.964ns TNS -3457.140ns; Real time 0:17:40
** GigaOpt Optimizer WNS Slack -3.964 TNS Slack -3457.137 Density 64.77
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:40.1/0:20:20.2 (0.9), mem = 2192.7M
(I,S,L,T): WC_VIEW: 259.904, 195.959, 3.23269, 459.096
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.964  TNS Slack -3457.137 Density 64.77
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    64.77%|        -|  -3.964|-3457.137|   0:00:00.0| 2192.7M|
|    64.63%|      393|  -3.958|-3457.144|   0:00:15.0| 2195.9M|
|    63.74%|     5533|  -3.920|-3466.721|   0:00:59.0| 2201.3M|
|    63.73%|       51|  -3.920|-3466.446|   0:00:03.0| 2204.7M|
|    63.73%|        0|  -3.920|-3466.446|   0:00:01.0| 2209.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.920  TNS Slack -3466.446 Density 63.73
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 143 constrained nets 
Layer 7 has 1225 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:21) (real = 0:01:21) **
(I,S,L,T): WC_VIEW: 255.732, 192.249, 3.15418, 451.135
*** AreaOpt [finish] : cpu/real = 0:01:21.4/0:01:21.3 (1.0), totSession cpu/real = 0:20:01.4/0:21:41.5 (0.9), mem = 2209.2M
End: Area Reclaim Optimization (cpu=0:01:21, real=0:01:21, mem=2196.16M, totSessionCpu=0:20:01).
*** Starting refinePlace (0:20:02 mem=2196.2M) ***
Total net bbox length = 1.451e+06 (6.680e+05 7.830e+05) (ext = 4.707e+04)
Density distribution unevenness ratio = 24.313%
Iteration 10: Total net bbox = 6.614e+05 (3.37e+05 3.24e+05)
              Est.  stn bbox = 7.356e+05 (3.75e+05 3.60e+05)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 2257.7M
Iteration 11: Total net bbox = 6.638e+05 (3.38e+05 3.26e+05)
              Est.  stn bbox = 7.383e+05 (3.76e+05 3.62e+05)
              cpu = 0:00:03.6 real = 0:00:04.0 mem = 2259.2M
Iteration 12: Total net bbox = 6.664e+05 (3.38e+05 3.28e+05)
              Est.  stn bbox = 7.410e+05 (3.76e+05 3.65e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 2262.0M
Density distribution unevenness ratio = 24.009%
Move report: Timing Driven Placement moves 21674 insts, mean move: 3.99 um, max move: 73.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_460_0): (245.20, 416.80) --> (278.60, 377.20)
	Runtime: CPU: 0:00:13.7 REAL: 0:00:15.0 MEM: 2262.0MB
Move report: Detail placement moves 18099 insts, mean move: 0.73 um, max move: 9.00 um
	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1854): (284.40, 377.20) --> (277.20, 379.00)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2262.0MB
Summary Report:
Instances move: 28251 (out of 83755 movable)
Instances flipped: 146
Mean displacement: 3.28 um
Max displacement: 71.80 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_460_0) (245.2, 416.8) -> (277.4, 377.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.483e+06 (6.960e+05 7.865e+05) (ext = 4.707e+04)
Runtime: CPU: 0:00:17.6 REAL: 0:00:19.0 MEM: 2262.0MB
*** Finished refinePlace (0:20:20 mem=2262.0M) ***
Finished re-routing un-routed nets (0:00:00.1 2262.0M)


Density : 0.6373
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:23.1 real=0:00:25.0 mem=2262.0M) ***
** GigaOpt Optimizer WNS Slack -3.920 TNS Slack -3522.665 Density 63.73
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.251|   -3.882|
|reg2reg   |-3.920|-3518.783|
|HEPG      |-3.920|-3518.783|
|All Paths |-3.920|-3522.665|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 143 constrained nets 
Layer 7 has 1225 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:14:34 real=0:14:35 mem=2262.0M) ***

(I,S,L,T): WC_VIEW: 255.738, 192.229, 3.15418, 451.121
*** SetupOpt [finish] : cpu/real = 0:14:46.4/0:14:46.3 (1.0), totSession cpu/real = 0:20:26.9/0:22:07.9 (0.9), mem = 2243.0M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 143 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:27.4/0:22:08.4 (0.9), mem = 2105.0M
(I,S,L,T): WC_VIEW: 255.738, 192.229, 3.15418, 451.121
*info: 143 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.920 TNS Slack -3522.665 Density 63.73
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.251|   -3.882|
|reg2reg   |-3.920|-3518.783|
|HEPG      |-3.920|-3518.783|
|All Paths |-3.920|-3522.665|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.920ns TNS -3518.784ns; HEPG WNS -3.920ns TNS -3518.784ns; all paths WNS -3.920ns TNS -3522.667ns; Real time 0:19:40
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.920|   -3.920|-3518.783|-3522.665|    63.73%|   0:00:00.0| 2142.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.912|   -3.912|-3517.992|-3521.874|    63.73%|   0:00:27.0| 2191.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
|  -3.902|   -3.902|-3517.395|-3521.277|    63.73%|   0:00:03.0| 2191.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.898|   -3.898|-3516.939|-3520.821|    63.74%|   0:00:15.0| 2210.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.893|   -3.893|-3516.504|-3520.386|    63.74%|   0:00:15.0| 2229.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
|  -3.891|   -3.891|-3515.697|-3519.580|    63.73%|   0:00:16.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
|  -3.893|   -3.893|-3515.678|-3519.560|    63.73%|   0:00:06.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
|  -3.892|   -3.892|-3515.649|-3519.531|    63.73%|   0:00:01.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
|  -3.889|   -3.889|-3515.605|-3519.487|    63.73%|   0:00:00.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.886|   -3.886|-3515.910|-3519.792|    63.74%|   0:00:06.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.886|   -3.886|-3515.263|-3519.145|    63.74%|   0:00:20.0| 2194.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
|  -3.877|   -3.877|-3514.494|-3518.377|    63.75%|   0:00:02.0| 2194.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.877|   -3.877|-3514.210|-3518.093|    63.76%|   0:00:14.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.870|   -3.870|-3514.171|-3518.053|    63.76%|   0:00:01.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.871|   -3.871|-3513.721|-3517.604|    63.76%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.862|   -3.862|-3513.315|-3517.198|    63.78%|   0:00:00.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_15_/D                  |
|  -3.861|   -3.861|-3513.186|-3517.068|    63.78%|   0:00:04.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
|  -3.857|   -3.857|-3513.242|-3517.124|    63.80%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
|  -3.856|   -3.856|-3513.224|-3517.106|    63.80%|   0:00:03.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_19_/D                  |
|  -3.853|   -3.853|-3512.877|-3516.760|    63.81%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.853|   -3.853|-3512.868|-3516.751|    63.81%|   0:00:03.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.848|   -3.848|-3512.757|-3516.639|    63.82%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_19_/D                  |
|  -3.847|   -3.847|-3512.717|-3516.599|    63.82%|   0:00:06.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
|  -3.847|   -3.847|-3512.601|-3516.483|    63.82%|   0:00:01.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
|  -3.844|   -3.844|-3512.153|-3516.035|    63.84%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
|  -3.844|   -3.844|-3512.106|-3515.988|    63.84%|   0:00:01.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
|  -3.838|   -3.838|-3511.994|-3515.877|    63.84%|   0:00:00.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
|  -3.838|   -3.838|-3511.882|-3515.765|    63.84%|   0:00:07.0| 2195.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
|  -3.831|   -3.831|-3510.830|-3514.712|    63.86%|   0:00:03.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
|  -3.830|   -3.830|-3510.343|-3514.225|    63.86%|   0:00:08.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
|  -3.824|   -3.824|-3509.662|-3513.544|    63.87%|   0:00:04.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.824|   -3.824|-3509.634|-3513.516|    63.87%|   0:00:07.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.817|   -3.817|-3509.116|-3512.999|    63.88%|   0:00:01.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.817|   -3.817|-3509.061|-3512.944|    63.88%|   0:00:14.0| 2199.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.816|   -3.816|-3508.104|-3511.986|    63.92%|   0:00:11.0| 2217.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
|  -3.813|   -3.813|-3507.917|-3511.799|    63.92%|   0:00:02.0| 2236.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_1_/D                   |
|  -3.813|   -3.813|-3507.900|-3511.783|    63.92%|   0:00:02.0| 2236.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_1_/D                   |
|  -3.811|   -3.811|-3507.231|-3511.113|    63.93%|   0:00:01.0| 2236.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
|  -3.808|   -3.808|-3507.076|-3510.958|    63.93%|   0:00:02.0| 2220.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
|  -3.806|   -3.806|-3506.874|-3510.757|    63.93%|   0:00:02.0| 2239.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
|  -3.806|   -3.806|-3506.830|-3510.713|    63.93%|   0:00:02.0| 2239.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
|  -3.803|   -3.803|-3506.556|-3510.438|    63.94%|   0:00:02.0| 2239.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
|  -3.803|   -3.803|-3506.522|-3510.404|    63.94%|   0:00:01.0| 2239.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
|  -3.803|   -3.803|-3506.433|-3510.316|    63.95%|   0:00:20.0| 2222.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
|  -3.800|   -3.800|-3506.387|-3510.270|    63.95%|   0:00:13.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_9_/D                   |
|  -3.800|   -3.800|-3506.369|-3510.252|    63.95%|   0:00:02.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_9_/D                   |
|  -3.800|   -3.800|-3505.929|-3509.811|    63.96%|   0:00:05.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_2_/D                   |
|  -3.797|   -3.797|-3505.395|-3509.277|    63.97%|   0:00:03.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_16_/D                  |
|  -3.797|   -3.797|-3505.341|-3509.223|    63.97%|   0:00:00.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_16_/D                  |
|  -3.796|   -3.796|-3505.313|-3509.196|    63.97%|   0:00:03.0| 2258.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
|  -3.796|   -3.796|-3505.309|-3509.192|    63.97%|   0:00:00.0| 2258.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
|  -3.797|   -3.797|-3505.203|-3509.085|    63.97%|   0:00:10.0| 2258.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
|  -3.796|   -3.796|-3505.195|-3509.077|    63.97%|   0:00:00.0| 2258.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 88977
End delay calculation. (MEM=0 CPU=0:00:13.4 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:17.3 REAL=0:00:17.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:24.5/0:00:24.4 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 3 and inserted 32 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.739|   -3.739|-3413.037|-3421.649|    64.15%|   0:01:36.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.738|   -3.738|-3413.024|-3421.635|    64.15%|   0:00:02.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.738|   -3.738|-3413.020|-3421.632|    64.15%|   0:00:01.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.737|   -3.737|-3413.058|-3421.670|    64.15%|   0:00:00.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.736|   -3.736|-3413.077|-3421.688|    64.15%|   0:00:00.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.736|   -3.736|-3413.070|-3421.682|    64.15%|   0:00:01.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.735|   -3.735|-3413.098|-3421.710|    64.16%|   0:00:02.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
|  -3.734|   -3.734|-3413.365|-3421.976|    64.17%|   0:00:02.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 34 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.682|   -3.682|-3310.398|-3337.823|    64.17%|   0:00:16.0| 2352.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.673|   -3.673|-3309.728|-3337.154|    64.17%|   0:00:03.0| 2352.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.672|   -3.672|-3310.014|-3337.440|    64.17%|   0:00:16.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.670|   -3.670|-3310.415|-3337.840|    64.17%|   0:00:03.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.670|   -3.670|-3310.410|-3337.836|    64.17%|   0:00:01.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.669|   -3.669|-3310.409|-3337.834|    64.17%|   0:00:00.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.669|   -3.669|-3310.182|-3337.608|    64.18%|   0:00:02.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.669|   -3.669|-3310.202|-3337.628|    64.19%|   0:00:02.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:06 real=0:07:06 mem=2371.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.511|   -3.669| -27.426|-3337.628|    64.19%|   0:00:01.0| 2371.1M|   WC_VIEW|  default| out[56]                                            |
|  -0.440|   -3.669| -26.996|-3337.198|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[107]                                           |
|  -0.428|   -3.669| -26.649|-3336.851|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[108]                                           |
|  -0.419|   -3.669| -26.322|-3336.524|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[109]                                           |
|  -0.407|   -3.669| -26.027|-3336.230|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[19]                                            |
|  -0.386|   -3.669| -25.834|-3336.037|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[104]                                           |
|  -0.375|   -3.669| -25.462|-3335.665|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[117]                                           |
|  -0.363|   -3.669| -25.353|-3335.555|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[14]                                            |
|  -0.354|   -3.669| -25.286|-3335.488|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[18]                                            |
|  -0.343|   -3.669| -25.234|-3335.436|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[56]                                            |
|  -0.332|   -3.669| -25.161|-3335.363|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[17]                                            |
|  -0.324|   -3.669| -25.125|-3335.328|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[115]                                           |
|  -0.313|   -3.669| -24.838|-3335.040|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[109]                                           |
|  -0.302|   -3.669| -24.688|-3334.890|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[15]                                            |
|  -0.296|   -3.669| -24.601|-3334.803|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[17]                                            |
|  -0.296|   -3.669| -24.562|-3334.764|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[17]                                            |
|  -0.287|   -3.669| -24.553|-3334.755|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[17]                                            |
|  -0.283|   -3.669| -24.246|-3334.448|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[19]                                            |
|  -0.277|   -3.669| -24.152|-3334.354|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[16]                                            |
|  -0.273|   -3.669| -23.795|-3333.998|    64.19%|   0:00:01.0| 2371.1M|   WC_VIEW|  default| out[19]                                            |
|  -0.269|   -3.669| -23.156|-3333.358|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[14]                                            |
|  -0.260|   -3.669| -22.876|-3333.078|    64.20%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[108]                                           |
|  -0.252|   -3.669| -21.297|-3331.499|    64.20%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[109]                                           |
|  -0.243|   -3.669| -20.618|-3330.821|    64.21%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[55]                                            |
|  -0.234|   -3.669| -19.619|-3329.821|    64.21%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[56]                                            |
|  -0.226|   -3.669| -18.400|-3328.602|    64.21%|   0:00:01.0| 2371.1M|   WC_VIEW|  default| out[47]                                            |
|  -0.218|   -3.669| -16.940|-3327.142|    64.22%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[43]                                            |
|  -0.218|   -3.669| -15.971|-3326.172|    64.22%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[73]                                            |
|  -0.218|   -3.669| -15.971|-3326.172|    64.22%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[73]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:03.0 mem=2371.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:09 real=0:07:09 mem=2371.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.218|  -15.971|
|reg2reg   |-3.669|-3310.202|
|HEPG      |-3.669|-3310.202|
|All Paths |-3.669|-3326.172|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.669ns TNS -3310.204ns; HEPG WNS -3.669ns TNS -3310.204ns; all paths WNS -3.669ns TNS -3326.175ns; Real time 0:26:49
** GigaOpt Optimizer WNS Slack -3.669 TNS Slack -3326.172 Density 64.22
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:48.5/0:29:29.5 (0.9), mem = 2371.1M
(I,S,L,T): WC_VIEW: 258.728, 194.754, 3.19204, 456.674
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.669  TNS Slack -3326.172 Density 64.22
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    64.22%|        -|  -3.669|-3326.172|   0:00:00.0| 2371.1M|
|    64.15%|      214|  -3.667|-3325.598|   0:00:13.0| 2371.1M|
|    63.61%|     4199|  -3.651|-3332.933|   0:00:54.0| 2371.1M|
|    63.61%|       40|  -3.651|-3332.923|   0:00:02.0| 2371.1M|
|    63.61%|        0|  -3.651|-3332.923|   0:00:01.0| 2371.1M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.651  TNS Slack -3332.923 Density 63.61
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 209 constrained nets 
Layer 7 has 1154 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:12) (real = 0:01:13) **
(I,S,L,T): WC_VIEW: 255.936, 192.271, 3.1378, 451.345
*** AreaOpt [finish] : cpu/real = 0:01:12.9/0:01:12.8 (1.0), totSession cpu/real = 0:29:01.4/0:30:42.3 (0.9), mem = 2371.1M
End: Area Reclaim Optimization (cpu=0:01:13, real=0:01:13, mem=2352.09M, totSessionCpu=0:29:01).
*** Starting refinePlace (0:29:02 mem=2352.1M) ***
Total net bbox length = 1.487e+06 (6.984e+05 7.882e+05) (ext = 5.028e+04)
Density distribution unevenness ratio = 23.987%
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2352.1MB
Move report: Detail placement moves 6861 insts, mean move: 0.52 um, max move: 4.60 um
	Max move on inst (norm_inst/U18058): (581.60, 343.00) --> (578.80, 344.80)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2368.7MB
Summary Report:
Instances move: 6861 (out of 83849 movable)
Instances flipped: 0
Mean displacement: 0.52 um
Max displacement: 4.60 um (Instance: norm_inst/U18058) (581.6, 343) -> (578.8, 344.8)
	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
Total net bbox length = 1.488e+06 (6.996e+05 7.886e+05) (ext = 5.029e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2368.7MB
*** Finished refinePlace (0:29:04 mem=2368.7M) ***
Finished re-routing un-routed nets (0:00:00.0 2368.7M)


Density : 0.6369
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2368.7M) ***
** GigaOpt Optimizer WNS Slack -3.651 TNS Slack -3332.923 Density 63.69
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.218|  -15.178|
|reg2reg   |-3.651|-3317.745|
|HEPG      |-3.651|-3317.745|
|All Paths |-3.651|-3332.923|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -3.651ns TNS -3317.747ns; HEPG WNS -3.651ns TNS -3317.747ns; all paths WNS -3.651ns TNS -3332.924ns; Real time 0:28:07
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.651|   -3.651|-3317.745|-3332.923|    63.69%|   0:00:00.0| 2368.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_5_/D                   |
|  -3.630|   -3.630|-3319.756|-3334.934|    63.70%|   0:02:20.0| 2403.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.628|   -3.628|-3319.736|-3334.913|    63.72%|   0:00:12.0| 2387.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_16_/D                  |
|  -3.625|   -3.625|-3319.622|-3334.799|    63.72%|   0:00:21.0| 2387.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.621|   -3.621|-3321.031|-3336.208|    63.75%|   0:00:19.0| 2369.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.621|   -3.621|-3320.960|-3336.137|    63.75%|   0:00:04.0| 2369.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.611|   -3.611|-3320.384|-3335.562|    63.77%|   0:00:02.0| 2369.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.610|   -3.610|-3319.680|-3334.857|    63.77%|   0:00:03.0| 2369.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.606|   -3.606|-3319.044|-3334.222|    63.81%|   0:00:04.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_10_/D                  |
|  -3.607|   -3.607|-3319.036|-3334.213|    63.81%|   0:00:02.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_10_/D                  |
|  -3.606|   -3.606|-3318.955|-3334.133|    63.83%|   0:00:04.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_13_/D                  |
|  -3.606|   -3.606|-3318.925|-3334.103|    63.83%|   0:00:01.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_13_/D                  |
|  -3.604|   -3.604|-3318.955|-3334.133|    63.85%|   0:00:02.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.604|   -3.604|-3318.785|-3333.963|    63.85%|   0:00:00.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.599|   -3.599|-3318.477|-3333.655|    63.85%|   0:00:02.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_16_/D                  |
|  -3.595|   -3.595|-3318.554|-3333.732|    63.86%|   0:00:09.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.595|   -3.595|-3318.075|-3333.253|    63.86%|   0:00:02.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.594|   -3.594|-3317.937|-3333.114|    63.89%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.593|   -3.593|-3317.688|-3332.866|    63.90%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_15_/D                  |
|  -3.591|   -3.591|-3317.656|-3332.833|    63.91%|   0:00:05.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.590|   -3.590|-3317.626|-3332.803|    63.91%|   0:00:00.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.584|   -3.584|-3317.515|-3332.693|    63.96%|   0:00:08.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_1_/D                   |
|  -3.583|   -3.583|-3317.131|-3332.309|    63.96%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
|  -3.582|   -3.582|-3317.196|-3332.374|    64.00%|   0:00:07.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
|  -3.582|   -3.582|-3317.112|-3332.290|    64.00%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
|  -3.580|   -3.580|-3316.982|-3332.159|    64.02%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
|  -3.580|   -3.580|-3316.777|-3331.955|    64.02%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
|  -3.577|   -3.577|-3316.486|-3331.664|    64.04%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.577|   -3.577|-3316.399|-3331.577|    64.04%|   0:00:01.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.575|   -3.575|-3316.332|-3331.509|    64.05%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_16_/D                  |
|  -3.575|   -3.575|-3316.284|-3331.462|    64.05%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_16_/D                  |
|  -3.576|   -3.576|-3316.200|-3331.377|    64.07%|   0:00:10.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
|  -3.592|   -3.592|-3316.182|-3331.360|    64.28%|   0:00:28.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
|  -3.586|   -3.586|-3316.208|-3331.385|    64.35%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
|  -3.582|   -3.582|-3316.136|-3331.313|    64.35%|   0:00:01.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
|  -3.582|   -3.582|-3316.124|-3331.302|    64.35%|   0:00:00.0| 2407.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_0_/Q                       |
|  -3.581|   -3.581|-3316.086|-3331.263|    64.35%|   0:00:00.0| 2407.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_0_/Q                       |
|  -3.581|   -3.581|-3316.078|-3331.256|    64.35%|   0:00:00.0| 2407.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_0_/Q                       |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 26 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.558|   -3.558|-3278.404|-3298.777|    64.35%|   0:00:17.0| 2398.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.557|   -3.557|-3278.146|-3298.519|    64.35%|   0:00:11.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.557|   -3.557|-3278.110|-3298.483|    64.37%|   0:00:03.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.553|   -3.553|-3277.780|-3298.153|    64.38%|   0:00:01.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.549|   -3.549|-3277.666|-3298.038|    64.38%|   0:00:18.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.549|   -3.549|-3277.550|-3297.923|    64.37%|   0:00:45.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.549|   -3.549|-3277.530|-3297.902|    64.37%|   0:00:08.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.547|   -3.547|-3277.178|-3297.551|    64.39%|   0:00:01.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.546|   -3.546|-3277.137|-3297.510|    64.39%|   0:00:16.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.546|   -3.546|-3276.931|-3297.304|    64.39%|   0:00:02.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.545|   -3.545|-3277.332|-3297.705|    64.41%|   0:00:01.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
|  -3.544|   -3.544|-3277.192|-3297.564|    64.40%|   0:00:07.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.544|   -3.544|-3277.118|-3297.490|    64.40%|   0:00:18.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.544|   -3.544|-3277.114|-3297.487|    64.41%|   0:00:06.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.544|   -3.544|-3277.051|-3297.424|    64.41%|   0:00:01.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.546|   -3.546|-3276.861|-3297.234|    64.59%|   0:00:20.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.547|   -3.547|-3276.392|-3296.764|    64.70%|   0:00:09.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.547|   -3.547|-3276.293|-3296.666|    64.71%|   0:00:01.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 31 insts
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.542|   -3.542|-3270.760|-3313.582|    64.71%|   0:00:11.0| 2428.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_14_/D                  |
|  -3.541|   -3.541|-3270.755|-3313.576|    64.71%|   0:00:01.0| 2428.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
|  -3.540|   -3.540|-3270.694|-3313.516|    64.71%|   0:00:12.0| 2448.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.540|   -3.540|-3270.863|-3313.684|    64.72%|   0:00:07.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_10_/D                  |
|  -3.539|   -3.539|-3270.879|-3313.701|    64.73%|   0:00:03.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_17_/D                  |
|  -3.537|   -3.537|-3270.949|-3313.771|    64.72%|   0:00:05.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
|  -3.536|   -3.536|-3271.019|-3313.841|    64.72%|   0:00:14.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.535|   -3.535|-3270.927|-3313.748|    64.74%|   0:00:16.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.535|   -3.535|-3270.924|-3313.746|    64.74%|   0:00:01.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.535|   -3.535|-3270.834|-3313.656|    64.74%|   0:00:00.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.536|   -3.536|-3276.486|-3319.308|    64.86%|   0:00:13.0| 2505.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
|  -3.536|   -3.536|-3278.707|-3321.529|    64.89%|   0:00:04.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:50 real=0:09:49 mem=2505.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.470|   -3.536| -42.822|-3321.529|    64.89%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[73]                                            |
|  -0.443|   -3.536| -41.761|-3319.058|    64.89%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[2]                                             |
|  -0.432|   -3.536| -41.454|-3318.751|    64.90%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[62]                                            |
|  -0.424|   -3.536| -40.999|-3318.142|    64.90%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[7]                                             |
|  -0.417|   -3.536| -40.644|-3313.512|    64.90%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[34]                                            |
|  -0.409|   -3.536| -40.089|-3304.624|    64.90%|   0:00:01.0| 2505.3M|   WC_VIEW|  default| out[60]                                            |
|  -0.401|   -3.536| -39.705|-3300.540|    64.90%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[32]                                            |
|  -0.394|   -3.536| -39.239|-3298.459|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[77]                                            |
|  -0.386|   -3.536| -38.895|-3297.466|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[7]                                             |
|  -0.378|   -3.536| -38.573|-3297.143|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[5]                                             |
|  -0.369|   -3.536| -38.534|-3297.104|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[36]                                            |
|  -0.362|   -3.536| -38.291|-3295.687|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[35]                                            |
|  -0.361|   -3.536| -38.024|-3295.246|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[125]                                           |
|  -0.353|   -3.536| -37.949|-3295.171|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[79]                                            |
|  -0.344|   -3.536| -37.466|-3294.579|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[64]                                            |
|  -0.342|   -3.536| -36.783|-3292.342|    64.92%|   0:00:01.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
|  -0.342|   -3.536| -36.698|-3292.167|    64.92%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
|  -0.341|   -3.536| -36.697|-3292.166|    64.92%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
|  -0.341|   -3.536| -36.633|-3290.770|    64.92%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
|  -0.341|   -3.536| -36.633|-3290.770|    64.92%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=2505.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:52 real=0:09:51 mem=2505.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.633|
|reg2reg   |-3.536|-3254.136|
|HEPG      |-3.536|-3254.136|
|All Paths |-3.536|-3290.770|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -3.536ns TNS -3254.137ns; HEPG WNS -3.536ns TNS -3254.137ns; all paths WNS -3.536ns TNS -3290.770ns; Real time 0:37:59
** GigaOpt Optimizer WNS Slack -3.536 TNS Slack -3290.770 Density 64.92
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:38:59.1/0:40:39.2 (1.0), mem = 2505.3M
(I,S,L,T): WC_VIEW: 264.446, 198.007, 3.22624, 465.68
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.536  TNS Slack -3290.770 Density 64.92
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    64.92%|        -|  -3.536|-3290.770|   0:00:00.0| 2505.3M|
|    64.79%|      363|  -3.535|-3292.037|   0:00:14.0| 2505.3M|
|    64.39%|     3387|  -3.518|-3301.607|   0:00:47.0| 2505.3M|
|    64.38%|       18|  -3.518|-3301.598|   0:00:01.0| 2505.3M|
|    64.38%|        0|  -3.518|-3301.598|   0:00:01.0| 2505.3M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.518  TNS Slack -3301.598 Density 64.38
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 1112 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:07) (real = 0:01:07) **
(I,S,L,T): WC_VIEW: 260.973, 195.477, 3.18405, 459.634
*** AreaOpt [finish] : cpu/real = 0:01:07.1/0:01:06.9 (1.0), totSession cpu/real = 0:40:06.1/0:41:46.2 (1.0), mem = 2505.3M
End: Area Reclaim Optimization (cpu=0:01:07, real=0:01:07, mem=2429.27M, totSessionCpu=0:40:06).
*** Starting refinePlace (0:40:07 mem=2429.3M) ***
Total net bbox length = 1.493e+06 (7.023e+05 7.907e+05) (ext = 5.014e+04)
Density distribution unevenness ratio = 24.001%
Density distribution unevenness ratio = 23.692%
Move report: Timing Driven Placement moves 20478 insts, mean move: 4.65 um, max move: 63.60 um
	Max move on inst (norm_inst/FE_RC_9908_0): (616.20, 154.00) --> (577.80, 128.80)
	Runtime: CPU: 0:00:12.0 REAL: 0:00:12.0 MEM: 2476.1MB
Move report: Detail placement moves 16635 insts, mean move: 0.67 um, max move: 5.20 um
	Max move on inst (psum_mem_instance/memory3_reg_144_): (523.80, 427.60) --> (520.40, 425.80)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2476.1MB
Summary Report:
Instances move: 24860 (out of 84846 movable)
Instances flipped: 246
Mean displacement: 3.99 um
Max displacement: 64.20 um (Instance: norm_inst/FE_RC_9908_0) (616.2, 154) -> (577.2, 128.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 1.500e+06 (7.080e+05 7.916e+05) (ext = 4.998e+04)
Runtime: CPU: 0:00:14.3 REAL: 0:00:14.0 MEM: 2476.1MB
*** Finished refinePlace (0:40:21 mem=2476.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2476.1M)


Density : 0.6441
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:17.5 real=0:00:17.0 mem=2476.1M) ***
** GigaOpt Optimizer WNS Slack -3.534 TNS Slack -3303.764 Density 64.41
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.558|
|reg2reg   |-3.534|-3267.206|
|HEPG      |-3.534|-3267.206|
|All Paths |-3.534|-3303.764|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -3.534ns TNS -3267.206ns; HEPG WNS -3.534ns TNS -3267.206ns; all paths WNS -3.534ns TNS -3303.764ns; Real time 0:39:24
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.534|   -3.534|-3267.206|-3303.764|    64.41%|   0:00:00.0| 2476.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.523|   -3.523|-3266.385|-3302.942|    64.41%|   0:00:04.0| 2476.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_0_/D                   |
|  -3.516|   -3.516|-3265.211|-3301.768|    64.41%|   0:01:09.0| 2476.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.516|   -3.516|-3264.877|-3301.435|    64.41%|   0:01:15.0| 2490.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.516|   -3.516|-3264.967|-3301.525|    64.43%|   0:00:03.0| 2490.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_0_/D                   |
|  -3.513|   -3.513|-3264.590|-3301.148|    64.45%|   0:00:03.0| 2490.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.508|   -3.508|-3264.497|-3301.055|    64.45%|   0:00:35.0| 2484.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.507|   -3.507|-3264.409|-3300.966|    64.44%|   0:00:50.0| 2476.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.508|   -3.508|-3264.377|-3300.934|    64.48%|   0:00:13.0| 2517.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.506|   -3.506|-3264.202|-3300.760|    64.51%|   0:00:05.0| 2517.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.506|   -3.506|-3264.070|-3300.627|    64.51%|   0:00:21.0| 2517.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.502|   -3.502|-3264.096|-3300.653|    64.53%|   0:00:04.0| 2517.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.500|   -3.500|-3263.931|-3300.489|    64.55%|   0:00:15.0| 2498.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.500|   -3.500|-3263.809|-3300.367|    64.55%|   0:00:09.0| 2461.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.494|   -3.494|-3263.824|-3300.382|    64.56%|   0:00:11.0| 2480.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.492|   -3.492|-3263.850|-3300.407|    64.59%|   0:00:51.0| 2480.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.492|   -3.492|-3263.808|-3300.365|    64.59%|   0:00:05.0| 2480.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.491|   -3.491|-3263.786|-3300.344|    64.64%|   0:00:12.0| 2480.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.491|   -3.491|-3263.734|-3300.292|    64.64%|   0:00:01.0| 2480.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.497|   -3.497|-3265.145|-3301.702|    64.92%|   0:00:41.0| 2468.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
|  -3.499|   -3.499|-3266.983|-3303.540|    65.05%|   0:00:13.0| 2469.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:21 real=0:07:20 mem=2469.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.341|   -3.499| -36.558|-3303.540|    65.05%|   0:00:00.0| 2469.8M|   WC_VIEW|  default| out[127]                                           |
|  -0.341|   -3.499| -36.558|-3303.540|    65.05%|   0:00:00.0| 2467.8M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2467.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:22 real=0:07:21 mem=2467.8M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.558|
|reg2reg   |-3.499|-3266.983|
|HEPG      |-3.499|-3266.983|
|All Paths |-3.499|-3303.540|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -3.499ns TNS -3266.982ns; HEPG WNS -3.499ns TNS -3266.982ns; all paths WNS -3.499ns TNS -3303.540ns; Real time 0:46:46
** GigaOpt Optimizer WNS Slack -3.499 TNS Slack -3303.540 Density 65.05
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (41.0), totSession cpu/real = 0:47:46.7/0:49:26.2 (1.0), mem = 2467.8M
(I,S,L,T): WC_VIEW: 265.151, 198.769, 3.22964, 467.149
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.499  TNS Slack -3303.540 Density 65.05
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    65.05%|        -|  -3.499|-3303.540|   0:00:00.0| 2467.8M|
|    64.97%|      268|  -3.496|-3301.801|   0:00:14.0| 2467.8M|
|    64.66%|     2753|  -3.478|-3302.110|   0:00:41.0| 2475.7M|
|    64.65%|       14|  -3.478|-3302.055|   0:00:02.0| 2480.2M|
|    64.65%|        0|  -3.478|-3302.055|   0:00:01.0| 2480.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.478  TNS Slack -3302.055 Density 64.65
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 1096 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:01) (real = 0:01:01) **
(I,S,L,T): WC_VIEW: 262.429, 196.778, 3.1999, 462.407
*** AreaOpt [finish] : cpu/real = 0:01:01.3/0:01:01.2 (1.0), totSession cpu/real = 0:48:48.0/0:50:27.4 (1.0), mem = 2480.2M
End: Area Reclaim Optimization (cpu=0:01:01, real=0:01:01, mem=2468.17M, totSessionCpu=0:48:48).
*** Starting refinePlace (0:48:49 mem=2468.2M) ***
Total net bbox length = 1.502e+06 (7.093e+05 7.932e+05) (ext = 4.998e+04)
Density distribution unevenness ratio = 23.699%
Density distribution unevenness ratio = 23.492%
Move report: Timing Driven Placement moves 32800 insts, mean move: 4.22 um, max move: 71.60 um
	Max move on inst (norm_inst/FE_RC_2273_0): (646.60, 211.60) --> (611.00, 175.60)
	Runtime: CPU: 0:00:16.4 REAL: 0:00:17.0 MEM: 2554.4MB
Move report: Detail placement moves 22163 insts, mean move: 0.67 um, max move: 7.20 um
	Max move on inst (psum_mem_instance/memory13_reg_129_): (501.40, 348.40) --> (505.00, 352.00)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2551.4MB
Summary Report:
Instances move: 36886 (out of 85084 movable)
Instances flipped: 133
Mean displacement: 3.88 um
Max displacement: 71.60 um (Instance: norm_inst/FE_RC_2273_0) (646.6, 211.6) -> (611, 175.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.507e+06 (7.144e+05 7.927e+05) (ext = 5.003e+04)
Runtime: CPU: 0:00:18.5 REAL: 0:00:19.0 MEM: 2551.4MB
*** Finished refinePlace (0:49:07 mem=2551.4M) ***
Finished re-routing un-routed nets (0:00:00.1 2551.4M)


Density : 0.6465
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.7 real=0:00:22.0 mem=2551.4M) ***
** GigaOpt Optimizer WNS Slack -3.500 TNS Slack -3302.377 Density 64.65
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.571|
|reg2reg   |-3.500|-3265.806|
|HEPG      |-3.500|-3265.806|
|All Paths |-3.500|-3302.377|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2reg* WNS -3.500ns TNS -3265.806ns; HEPG WNS -3.500ns TNS -3265.806ns; all paths WNS -3.500ns TNS -3302.377ns; Real time 0:48:10
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.500|   -3.500|-3265.806|-3302.377|    64.65%|   0:00:01.0| 2551.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.475|   -3.475|-3265.056|-3301.627|    64.66%|   0:04:01.0| 2647.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.480|   -3.480|-3264.972|-3301.542|    65.02%|   0:03:47.0| 2688.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
|  -3.477|   -3.477|-3265.301|-3301.871|    65.03%|   0:00:07.0| 2688.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
|  -3.478|   -3.478|-3264.799|-3301.370|    65.04%|   0:00:08.0| 2688.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
|  -3.476|   -3.476|-3264.521|-3301.092|    65.04%|   0:00:22.0| 2688.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.476|   -3.476|-3264.521|-3301.092|    65.05%|   0:00:13.0| 2688.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.481|   -3.481|-3264.641|-3301.212|    65.19%|   0:01:14.0| 2652.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:53 real=0:09:53 mem=2652.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.341|   -3.481| -36.571|-3301.212|    65.19%|   0:00:00.0| 2652.0M|   WC_VIEW|  default| out[127]                                           |
|  -0.341|   -3.481| -36.571|-3301.212|    65.19%|   0:00:00.0| 2652.0M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2652.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:54 real=0:09:54 mem=2652.0M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.571|
|reg2reg   |-3.481|-3264.641|
|HEPG      |-3.481|-3264.641|
|All Paths |-3.481|-3301.212|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 3: reg2reg* WNS -3.481ns TNS -3264.641ns; HEPG WNS -3.481ns TNS -3264.641ns; all paths WNS -3.481ns TNS -3301.212ns; Real time 0:58:04
** GigaOpt Optimizer WNS Slack -3.481 TNS Slack -3301.212 Density 65.19
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:59:05.1/1:00:43.8 (1.0), mem = 2652.0M
(I,S,L,T): WC_VIEW: 265.563, 200.509, 3.2323, 469.305
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.481  TNS Slack -3301.212 Density 65.19
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    65.19%|        -|  -3.481|-3301.212|   0:00:00.0| 2652.0M|
|    65.14%|      129|  -3.481|-3301.177|   0:00:13.0| 2652.0M|
|    64.85%|     2597|  -3.456|-3299.829|   0:00:41.0| 2652.0M|
|    64.85%|        8|  -3.456|-3299.823|   0:00:01.0| 2652.0M|
|    64.85%|        0|  -3.456|-3299.823|   0:00:01.0| 2652.0M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.456  TNS Slack -3299.823 Density 64.85
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 1091 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:59.7) (real = 0:00:59.0) **
(I,S,L,T): WC_VIEW: 263.172, 198.687, 3.20679, 465.066
*** AreaOpt [finish] : cpu/real = 0:01:00.2/0:01:00.1 (1.0), totSession cpu/real = 1:00:05.3/1:01:43.9 (1.0), mem = 2652.0M
End: Area Reclaim Optimization (cpu=0:01:00, real=0:01:00, mem=2582.04M, totSessionCpu=1:00:05).
*** Starting refinePlace (1:00:06 mem=2582.0M) ***
Total net bbox length = 1.511e+06 (7.161e+05 7.948e+05) (ext = 5.003e+04)
Density distribution unevenness ratio = 23.501%
Density distribution unevenness ratio = 22.947%
Move report: Timing Driven Placement moves 32183 insts, mean move: 4.70 um, max move: 93.60 um
	Max move on inst (norm_inst/FE_RC_2443_0): (575.20, 92.80) --> (620.20, 44.20)
	Runtime: CPU: 0:00:16.8 REAL: 0:00:17.0 MEM: 2664.8MB
Move report: Detail placement moves 18010 insts, mean move: 0.65 um, max move: 6.20 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1672): (395.80, 152.20) --> (391.40, 154.00)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2664.8MB
Summary Report:
Instances move: 32910 (out of 85386 movable)
Instances flipped: 43
Mean displacement: 4.68 um
Max displacement: 93.60 um (Instance: norm_inst/FE_RC_2443_0) (575.2, 92.8) -> (620.2, 44.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 1.512e+06 (7.152e+05 7.965e+05) (ext = 5.001e+04)
Runtime: CPU: 0:00:19.1 REAL: 0:00:19.0 MEM: 2664.8MB
*** Finished refinePlace (1:00:25 mem=2664.8M) ***
Finished re-routing un-routed nets (0:00:00.3 2664.8M)


Density : 0.6485
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:23.6 real=0:00:23.0 mem=2664.8M) ***
** GigaOpt Optimizer WNS Slack -3.491 TNS Slack -3302.730 Density 64.85
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.559|
|reg2reg   |-3.491|-3266.171|
|HEPG      |-3.491|-3266.171|
|All Paths |-3.491|-3302.730|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 4: reg2reg* WNS -3.491ns TNS -3266.171ns; HEPG WNS -3.491ns TNS -3266.171ns; all paths WNS -3.491ns TNS -3302.730ns; Real time 0:59:29
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.491|   -3.491|-3266.171|-3302.730|    64.85%|   0:00:00.0| 2664.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_2_/D                   |
|  -3.483|   -3.483|-3265.827|-3302.386|    64.85%|   0:00:40.0| 2652.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.483|   -3.483|-3265.790|-3302.349|    64.85%|   0:00:45.0| 2652.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
|  -3.477|   -3.477|-3265.677|-3302.237|    64.86%|   0:00:01.0| 2633.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.477|   -3.477|-3265.613|-3302.173|    64.86%|   0:01:05.0| 2621.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.479|   -3.479|-3265.597|-3302.156|    64.90%|   0:00:19.0| 2640.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.475|   -3.475|-3265.446|-3302.006|    64.91%|   0:00:01.0| 2640.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.473|   -3.473|-3265.488|-3302.047|    64.93%|   0:00:38.0| 2659.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.473|   -3.473|-3265.341|-3301.900|    64.93%|   0:00:32.0| 2735.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.473|   -3.473|-3265.338|-3301.897|    64.93%|   0:00:09.0| 2729.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.475|   -3.475|-3265.296|-3301.855|    64.96%|   0:00:04.0| 2729.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.472|   -3.472|-3265.227|-3301.786|    64.96%|   0:00:01.0| 2729.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.469|   -3.469|-3265.143|-3301.702|    64.97%|   0:00:01.0| 2727.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.468|   -3.468|-3265.024|-3301.583|    64.99%|   0:00:24.0| 2647.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.468|   -3.468|-3265.023|-3301.582|    64.99%|   0:00:13.0| 2648.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.473|   -3.473|-3265.688|-3302.247|    65.24%|   0:04:01.0| 2857.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
|  -3.473|   -3.473|-3265.686|-3302.245|    65.24%|   0:00:05.0| 2857.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
|  -3.474|   -3.474|-3265.985|-3302.544|    65.38%|   0:01:07.0| 2857.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:06 real=0:10:06 mem=2857.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.341|   -3.474| -36.559|-3302.544|    65.38%|   0:00:00.0| 2857.4M|   WC_VIEW|  default| out[127]                                           |
|  -0.341|   -3.474| -36.559|-3302.544|    65.38%|   0:00:00.0| 2857.4M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2857.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:07 real=0:10:06 mem=2857.4M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.559|
|reg2reg   |-3.474|-3265.985|
|HEPG      |-3.474|-3265.985|
|All Paths |-3.474|-3302.544|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 4: reg2reg* WNS -3.474ns TNS -3265.985ns; HEPG WNS -3.474ns TNS -3265.985ns; all paths WNS -3.474ns TNS -3302.544ns; Real time 1:09:35
** GigaOpt Optimizer WNS Slack -3.474 TNS Slack -3302.544 Density 65.38
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:10:37.7/1:12:15.5 (1.0), mem = 2857.4M
(I,S,L,T): WC_VIEW: 266.616, 202.419, 3.24252, 472.278
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.474  TNS Slack -3302.544 Density 65.38
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    65.38%|        -|  -3.474|-3302.544|   0:00:00.0| 2857.4M|
|    65.34%|      136|  -3.474|-3302.087|   0:00:13.0| 2857.4M|
|    65.05%|     2567|  -3.457|-3302.340|   0:00:41.0| 2857.4M|
|    65.05%|        9|  -3.457|-3302.340|   0:00:01.0| 2857.4M|
|    65.05%|        0|  -3.457|-3302.340|   0:00:01.0| 2857.4M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.457  TNS Slack -3302.340 Density 65.05
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 1089 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:59.2) (real = 0:00:59.0) **
(I,S,L,T): WC_VIEW: 264.301, 200.626, 3.21791, 468.145
*** AreaOpt [finish] : cpu/real = 0:00:59.7/0:00:59.6 (1.0), totSession cpu/real = 1:11:37.5/1:13:15.1 (1.0), mem = 2857.4M
End: Area Reclaim Optimization (cpu=0:01:00, real=0:01:00, mem=2732.38M, totSessionCpu=1:11:37).
*** Starting refinePlace (1:11:38 mem=2732.4M) ***
Total net bbox length = 1.516e+06 (7.167e+05 7.989e+05) (ext = 5.001e+04)
Density distribution unevenness ratio = 22.953%
Density distribution unevenness ratio = 22.931%
Move report: Timing Driven Placement moves 248 insts, mean move: 5.58 um, max move: 16.00 um
	Max move on inst (norm_inst/U7663): (743.20, 40.60) --> (748.40, 29.80)
	Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 2775.8MB
Move report: Detail placement moves 21515 insts, mean move: 1.34 um, max move: 13.20 um
	Max move on inst (norm_inst/FE_RC_3665_0): (726.20, 157.60) --> (737.60, 159.40)
	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 2775.8MB
Summary Report:
Instances move: 21668 (out of 85494 movable)
Instances flipped: 26715
Mean displacement: 1.39 um
Max displacement: 16.00 um (Instance: norm_inst/U7663) (743.2, 40.6) -> (748.4, 29.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.469e+06 (6.693e+05 7.997e+05) (ext = 5.006e+04)
Runtime: CPU: 0:00:15.0 REAL: 0:00:15.0 MEM: 2775.8MB
*** Finished refinePlace (1:11:53 mem=2775.8M) ***
Finished re-routing un-routed nets (0:00:00.1 2775.8M)


Density : 0.6505
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:18.5 real=0:00:18.0 mem=2775.8M) ***
** GigaOpt Optimizer WNS Slack -3.460 TNS Slack -3303.541 Density 65.05
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.570|
|reg2reg   |-3.460|-3266.971|
|HEPG      |-3.460|-3266.971|
|All Paths |-3.460|-3303.541|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 1089 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:51:19 real=0:51:16 mem=2775.8M) ***

(I,S,L,T): WC_VIEW: 264.297, 200.628, 3.21791, 468.143
*** SetupOpt [finish] : cpu/real = 0:51:31.0/0:51:27.6 (1.0), totSession cpu/real = 1:11:58.4/1:13:36.0 (1.0), mem = 2740.7M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:58.9/1:13:36.5 (1.0), mem = 2620.7M
(I,S,L,T): WC_VIEW: 264.297, 200.628, 3.21791, 468.143
*info: 266 clock nets excluded
*info: 2 special nets excluded.
*info: 229 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.460 TNS Slack -3303.541 Density 65.05
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.570|
|reg2reg   |-3.460|-3266.971|
|HEPG      |-3.460|-3266.971|
|All Paths |-3.460|-3303.541|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.460ns TNS -3266.971ns; HEPG WNS -3.460ns TNS -3266.971ns; all paths WNS -3.460ns TNS -3303.541ns; Real time 1:11:08
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.460|   -3.460|-3266.971|-3303.541|    65.05%|   0:00:01.0| 2659.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_14_/D                  |
|  -3.456|   -3.456|-3266.373|-3302.942|    65.09%|   0:03:06.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.455|   -3.455|-3264.926|-3301.496|    65.09%|   0:00:07.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_15_/D                  |
|  -3.455|   -3.455|-3263.583|-3300.153|    65.10%|   0:00:04.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_15_/D                  |
|  -3.455|   -3.455|-3263.538|-3300.108|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_15_/D                  |
|  -3.455|   -3.455|-3263.510|-3300.080|    65.10%|   0:00:09.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
|  -3.455|   -3.455|-3263.495|-3300.065|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
|  -3.455|   -3.455|-3263.493|-3300.063|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
|  -3.455|   -3.455|-3263.483|-3300.053|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
|  -3.455|   -3.455|-3263.482|-3300.052|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
|  -3.455|   -3.455|-3263.481|-3300.051|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
|  -3.455|   -3.455|-3263.477|-3300.047|    65.11%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
|  -3.455|   -3.455|-3263.400|-3299.970|    65.10%|   0:00:03.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_7_/D                   |
|  -3.455|   -3.455|-3263.395|-3299.965|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_3_/D                   |
|  -3.455|   -3.455|-3263.391|-3299.961|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_3_/D                   |
|  -3.455|   -3.455|-3263.387|-3299.957|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_3_/D                   |
|  -3.455|   -3.455|-3263.357|-3299.927|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_12_/D                  |
|  -3.455|   -3.455|-3263.348|-3299.918|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_12_/D                  |
|  -3.455|   -3.455|-3263.348|-3299.918|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_12_/D                  |
|  -3.455|   -3.455|-3262.101|-3298.671|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_0_/D                   |
|  -3.455|   -3.455|-3261.398|-3297.968|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_0_/D                   |
|  -3.455|   -3.455|-3261.382|-3297.952|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_0_/D                   |
|  -3.455|   -3.455|-3261.026|-3297.596|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_0_/D                   |
|  -3.455|   -3.455|-3260.322|-3296.892|    65.11%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
|  -3.455|   -3.455|-3260.292|-3296.862|    65.11%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
|  -3.455|   -3.455|-3259.830|-3296.400|    65.11%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_16_/D                  |
|  -3.455|   -3.455|-3259.039|-3295.608|    65.11%|   0:00:17.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_16_/D                  |
|  -3.455|   -3.455|-3258.573|-3295.142|    65.12%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.455|   -3.455|-3258.444|-3295.014|    65.12%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.455|   -3.455|-3258.262|-3294.832|    65.12%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.455|   -3.455|-3258.218|-3294.788|    65.12%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.455|   -3.455|-3257.801|-3294.371|    65.13%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.455|   -3.455|-3257.780|-3294.350|    65.13%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.455|   -3.455|-3257.735|-3294.305|    65.13%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.455|   -3.455|-3257.704|-3294.274|    65.13%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.455|   -3.455|-3257.545|-3294.115|    65.13%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.455|   -3.455|-3257.329|-3293.899|    65.14%|   0:00:04.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_1_/D                   |
|  -3.455|   -3.455|-3257.204|-3293.774|    65.14%|   0:00:13.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_1_/D                   |
|  -3.455|   -3.455|-3257.012|-3293.583|    65.14%|   0:00:07.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
|  -3.455|   -3.455|-3256.969|-3293.538|    65.14%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
|  -3.455|   -3.455|-3256.625|-3293.195|    65.16%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
|  -3.455|   -3.455|-3256.527|-3293.097|    65.16%|   0:00:07.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
|  -3.455|   -3.455|-3256.295|-3292.865|    65.15%|   0:00:19.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3256.274|-3292.844|    65.15%|   0:00:06.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3255.788|-3292.358|    65.16%|   0:00:00.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3255.543|-3292.113|    65.18%|   0:00:07.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
|  -3.455|   -3.455|-3255.191|-3291.761|    65.19%|   0:00:03.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
|  -3.455|   -3.455|-3255.071|-3291.640|    65.20%|   0:00:06.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3255.004|-3291.574|    65.20%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3254.979|-3291.549|    65.21%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3254.925|-3291.495|    65.21%|   0:00:08.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3254.903|-3291.473|    65.21%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3254.806|-3291.376|    65.21%|   0:00:00.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3254.752|-3291.323|    65.22%|   0:00:09.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_1_/D                   |
|  -3.455|   -3.455|-3254.656|-3291.226|    65.22%|   0:00:07.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3254.456|-3291.026|    65.23%|   0:00:03.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_17_/D                  |
|  -3.455|   -3.455|-3254.277|-3290.847|    65.23%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
|  -3.455|   -3.455|-3254.272|-3290.843|    65.23%|   0:00:04.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
|  -3.455|   -3.455|-3254.125|-3290.695|    65.24%|   0:00:03.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
|  -3.455|   -3.455|-3254.022|-3290.592|    65.24%|   0:00:00.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3254.015|-3290.585|    65.24%|   0:00:04.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.455|   -3.455|-3253.834|-3290.404|    65.25%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
|  -3.456|   -3.456|-3253.813|-3290.383|    65.25%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_8_/D                   |
|  -3.456|   -3.456|-3253.669|-3290.239|    65.25%|   0:00:05.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_19_/D                  |
|  -3.456|   -3.456|-3253.656|-3290.226|    65.26%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_19_/D                  |
|  -3.456|   -3.456|-3253.501|-3290.072|    65.26%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_1_/D                   |
|  -3.456|   -3.456|-3253.475|-3290.045|    65.26%|   0:00:05.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_6_/D                   |
|  -3.456|   -3.456|-3253.399|-3289.969|    65.26%|   0:00:06.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
|  -3.456|   -3.456|-3253.370|-3289.940|    65.27%|   0:00:04.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
|  -3.456|   -3.456|-3253.325|-3289.895|    65.27%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
|  -3.456|   -3.456|-3253.302|-3289.872|    65.27%|   0:00:00.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
|  -3.456|   -3.456|-3253.298|-3289.868|    65.27%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
|  -3.456|   -3.456|-3253.130|-3289.700|    65.28%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_0_/D                   |
|  -3.456|   -3.456|-3253.076|-3289.646|    65.29%|   0:00:11.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
|  -3.456|   -3.456|-3253.001|-3289.571|    65.30%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_7_/D                   |
|  -3.456|   -3.456|-3252.813|-3289.384|    65.30%|   0:00:07.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_1_/D                   |
|  -3.456|   -3.456|-3252.812|-3289.382|    65.30%|   0:00:04.0| 2700.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_1_/D                   |
|  -3.456|   -3.456|-3252.785|-3289.355|    65.31%|   0:00:01.0| 2700.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
|  -3.456|   -3.456|-3252.781|-3289.351|    65.31%|   0:00:04.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
|  -3.456|   -3.456|-3252.744|-3289.314|    65.32%|   0:00:02.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
|  -3.456|   -3.456|-3252.738|-3289.308|    65.32%|   0:00:01.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
|  -3.456|   -3.456|-3252.669|-3289.240|    65.32%|   0:00:00.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_7_/D                   |
|  -3.456|   -3.456|-3252.552|-3289.121|    65.33%|   0:00:03.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
|  -3.456|   -3.456|-3252.500|-3289.070|    65.33%|   0:00:01.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
|  -3.456|   -3.456|-3252.496|-3289.066|    65.33%|   0:00:06.0| 2758.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_17_/D                  |
|  -3.456|   -3.456|-3252.493|-3289.063|    65.33%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_17_/D                  |
|  -3.456|   -3.456|-3252.451|-3289.021|    65.33%|   0:00:03.0| 2758.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
|  -3.456|   -3.456|-3252.442|-3289.012|    65.33%|   0:00:02.0| 2758.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
|  -3.456|   -3.456|-3247.325|-3283.895|    65.33%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3245.741|-3282.311|    65.34%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3245.154|-3281.723|    65.34%|   0:00:02.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3240.254|-3276.824|    65.34%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3238.790|-3275.360|    65.34%|   0:00:10.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_18_/D   |
|  -3.456|   -3.456|-3237.144|-3273.714|    65.34%|   0:00:04.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3236.071|-3272.641|    65.34%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3236.052|-3272.623|    65.34%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3235.341|-3271.911|    65.35%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3230.973|-3267.543|    65.35%|   0:00:05.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3229.143|-3265.713|    65.35%|   0:00:07.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3227.990|-3264.560|    65.35%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3225.998|-3262.568|    65.35%|   0:00:02.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3223.194|-3259.764|    65.36%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3220.287|-3256.857|    65.36%|   0:00:02.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3219.526|-3256.096|    65.36%|   0:00:11.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3219.044|-3255.614|    65.37%|   0:00:12.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3216.993|-3253.563|    65.37%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3215.543|-3252.113|    65.37%|   0:00:13.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3215.298|-3251.868|    65.38%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3214.949|-3251.519|    65.38%|   0:00:05.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3214.227|-3250.797|    65.39%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3213.902|-3250.472|    65.39%|   0:00:04.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3213.242|-3249.812|    65.41%|   0:00:05.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3212.958|-3249.528|    65.41%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3212.923|-3249.493|    65.42%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3212.815|-3249.385|    65.42%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3212.427|-3248.997|    65.43%|   0:00:24.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3212.038|-3248.608|    65.43%|   0:00:19.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3211.761|-3248.331|    65.44%|   0:00:01.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3210.909|-3247.479|    65.45%|   0:00:01.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3210.475|-3247.044|    65.45%|   0:00:07.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3207.854|-3244.424|    65.45%|   0:00:05.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3207.554|-3244.124|    65.45%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3207.371|-3243.941|    65.45%|   0:00:00.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3206.397|-3242.967|    65.47%|   0:00:10.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3206.017|-3242.587|    65.47%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3205.608|-3242.178|    65.47%|   0:00:08.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3205.493|-3242.063|    65.47%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3204.311|-3240.881|    65.48%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3203.516|-3240.086|    65.48%|   0:00:06.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3202.525|-3239.095|    65.49%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3202.110|-3238.679|    65.49%|   0:00:00.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3201.896|-3238.467|    65.51%|   0:00:09.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3200.090|-3236.660|    65.51%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3199.287|-3235.857|    65.52%|   0:00:15.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3198.058|-3234.628|    65.53%|   0:00:19.0| 2741.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3196.783|-3233.353|    65.53%|   0:00:18.0| 2741.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3196.633|-3233.202|    65.53%|   0:00:01.0| 2741.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3195.784|-3232.354|    65.54%|   0:00:04.0| 2741.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3195.662|-3232.232|    65.54%|   0:00:01.0| 2742.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3195.059|-3231.629|    65.55%|   0:00:03.0| 2745.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3194.760|-3231.331|    65.55%|   0:00:02.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3194.036|-3230.606|    65.56%|   0:00:03.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3193.935|-3230.505|    65.56%|   0:00:04.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3193.612|-3230.182|    65.56%|   0:00:01.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3193.593|-3230.163|    65.56%|   0:00:01.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
|  -3.456|   -3.456|-3193.267|-3229.837|    65.58%|   0:00:02.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3192.287|-3228.857|    65.58%|   0:00:03.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3190.621|-3227.191|    65.58%|   0:00:02.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3188.182|-3224.752|    65.58%|   0:00:00.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3187.572|-3224.142|    65.60%|   0:00:01.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3187.092|-3223.662|    65.60%|   0:00:04.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3186.865|-3223.436|    65.60%|   0:00:19.0| 2757.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3186.599|-3223.169|    65.60%|   0:00:03.0| 2757.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3186.502|-3223.072|    65.61%|   0:00:08.0| 2757.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3185.494|-3222.064|    65.61%|   0:00:01.0| 2757.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -3.456|   -3.456|-3184.872|-3221.441|    65.61%|   0:00:01.0| 2758.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3182.534|-3219.104|    65.62%|   0:00:13.0| 2758.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -3.456|   -3.456|-3181.876|-3218.446|    65.62%|   0:00:01.0| 2760.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -3.456|   -3.456|-3181.471|-3218.041|    65.62%|   0:00:01.0| 2760.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -3.456|   -3.456|-3179.358|-3215.928|    65.62%|   0:00:26.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -3.456|   -3.456|-3179.021|-3215.591|    65.62%|   0:00:00.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
|  -3.456|   -3.456|-3176.633|-3213.203|    65.67%|   0:00:07.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3172.480|-3209.050|    65.67%|   0:00:03.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3171.879|-3208.448|    65.67%|   0:00:00.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3170.303|-3206.873|    65.68%|   0:00:05.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3169.203|-3205.773|    65.69%|   0:00:05.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3168.417|-3204.986|    65.70%|   0:00:01.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3167.160|-3203.730|    65.70%|   0:00:13.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -3.456|   -3.456|-3166.078|-3202.648|    65.70%|   0:00:12.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3165.677|-3202.247|    65.70%|   0:00:00.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -3.456|   -3.456|-3163.601|-3200.171|    65.73%|   0:00:08.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -3.456|   -3.456|-3163.255|-3199.825|    65.73%|   0:00:02.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -3.456|   -3.456|-3162.434|-3199.003|    65.74%|   0:00:02.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
|  -3.456|   -3.456|-3160.958|-3197.529|    65.76%|   0:00:11.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
|  -3.456|   -3.456|-3159.918|-3196.488|    65.76%|   0:00:14.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
|  -3.456|   -3.456|-3157.802|-3194.373|    65.76%|   0:00:03.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_15_/D  |
|  -3.456|   -3.456|-3156.584|-3193.154|    65.77%|   0:00:18.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_15_/D  |
|  -3.456|   -3.456|-3156.207|-3192.777|    65.77%|   0:00:06.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_15_/D  |
|  -3.456|   -3.456|-3154.384|-3190.954|    65.79%|   0:00:08.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -3.456|   -3.456|-3153.650|-3190.219|    65.79%|   0:00:03.0| 2762.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3153.085|-3189.656|    65.79%|   0:00:10.0| 2762.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -3.456|   -3.456|-3152.848|-3189.418|    65.79%|   0:00:10.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -3.456|   -3.456|-3152.626|-3189.196|    65.80%|   0:00:05.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -3.456|   -3.456|-3151.898|-3188.468|    65.81%|   0:00:05.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -3.456|   -3.456|-3151.856|-3188.426|    65.81%|   0:00:01.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -3.456|   -3.456|-3151.314|-3187.884|    65.82%|   0:00:00.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
|  -3.456|   -3.456|-3149.041|-3185.611|    65.82%|   0:00:05.0| 2765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
|  -3.456|   -3.456|-3147.644|-3184.214|    65.82%|   0:00:08.0| 2765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_17_/D  |
|  -3.456|   -3.456|-3147.644|-3184.214|    65.82%|   0:00:13.0| 2765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_19_/D   |
|  -3.456|   -3.456|-3145.481|-3182.051|    65.87%|   0:00:11.0| 2765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -3.456|   -3.456|-3145.185|-3181.755|    65.87%|   0:00:48.0| 2768.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
|  -3.456|   -3.456|-3144.881|-3181.451|    65.89%|   0:00:15.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_19_/D   |
|  -3.456|   -3.456|-3143.551|-3180.121|    65.89%|   0:00:01.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
|  -3.456|   -3.456|-3143.211|-3179.781|    65.89%|   0:00:24.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
|  -3.456|   -3.456|-3141.789|-3178.359|    65.91%|   0:00:03.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
|  -3.456|   -3.456|-3141.577|-3178.147|    65.91%|   0:00:01.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
|  -3.456|   -3.456|-3141.346|-3177.917|    65.91%|   0:00:02.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
|  -3.456|   -3.456|-3138.952|-3175.522|    65.92%|   0:00:16.0| 2794.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
|  -3.456|   -3.456|-3138.655|-3175.225|    65.92%|   0:00:02.0| 2794.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
|  -3.456|   -3.456|-3137.833|-3174.403|    65.94%|   0:00:14.0| 2794.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
|  -3.456|   -3.456|-3137.262|-3173.832|    65.95%|   0:00:23.0| 2794.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3136.513|-3173.083|    65.95%|   0:00:15.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3135.703|-3172.273|    66.01%|   0:00:13.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3135.367|-3171.938|    66.02%|   0:00:03.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3135.148|-3171.718|    66.02%|   0:00:02.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3134.994|-3171.564|    66.02%|   0:00:08.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3134.578|-3171.148|    66.02%|   0:00:01.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3134.417|-3170.987|    66.03%|   0:00:05.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3134.268|-3170.838|    66.03%|   0:00:11.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3134.096|-3170.666|    66.03%|   0:00:02.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3134.026|-3170.596|    66.03%|   0:00:05.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3133.852|-3170.422|    66.05%|   0:00:06.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3133.773|-3170.343|    66.05%|   0:00:01.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3133.651|-3170.221|    66.05%|   0:00:00.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
|  -3.456|   -3.456|-3132.617|-3169.187|    66.05%|   0:00:02.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
|  -3.456|   -3.456|-3132.369|-3168.939|    66.05%|   0:00:01.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -3.456|   -3.456|-3132.247|-3168.817|    66.05%|   0:00:18.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
|  -3.456|   -3.456|-3131.062|-3167.632|    66.08%|   0:00:04.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
|  -3.456|   -3.456|-3130.952|-3167.522|    66.08%|   0:00:24.0| 2779.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
|  -3.456|   -3.456|-3130.906|-3167.475|    66.08%|   0:00:00.0| 2779.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
|  -3.456|   -3.456|-3130.822|-3167.392|    66.08%|   0:00:17.0| 2779.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
|  -3.456|   -3.456|-3129.644|-3166.214|    66.10%|   0:00:06.0| 2779.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3128.992|-3165.562|    66.10%|   0:00:18.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3128.320|-3164.890|    66.11%|   0:00:05.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3128.199|-3164.769|    66.11%|   0:00:00.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3127.977|-3164.547|    66.11%|   0:00:02.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3127.733|-3164.303|    66.12%|   0:00:01.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.456|   -3.456|-3127.419|-3163.989|    66.12%|   0:00:02.0| 2783.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
|  -3.456|   -3.456|-3127.352|-3163.922|    66.12%|   0:00:00.0| 2783.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
|  -3.456|   -3.456|-3125.691|-3162.261|    66.12%|   0:00:07.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -3.456|   -3.456|-3125.469|-3162.039|    66.12%|   0:00:00.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -3.456|   -3.456|-3125.045|-3161.615|    66.12%|   0:00:10.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
|  -3.456|   -3.456|-3124.456|-3161.026|    66.13%|   0:00:01.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -3.456|   -3.456|-3124.422|-3160.992|    66.13%|   0:00:00.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -3.456|   -3.456|-3124.419|-3160.989|    66.13%|   0:00:00.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
|  -3.456|   -3.456|-3122.818|-3159.388|    66.13%|   0:00:02.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
|  -3.456|   -3.456|-3122.661|-3159.231|    66.13%|   0:00:00.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
|  -3.456|   -3.456|-3122.452|-3159.022|    66.13%|   0:00:01.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
|  -3.456|   -3.456|-3122.186|-3158.756|    66.13%|   0:00:00.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
|  -3.456|   -3.456|-3122.059|-3158.629|    66.13%|   0:00:07.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
|  -3.456|   -3.456|-3121.691|-3158.261|    66.13%|   0:00:07.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -3.456|   -3.456|-3120.218|-3156.788|    66.15%|   0:00:16.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
|  -3.456|   -3.456|-3119.632|-3156.202|    66.15%|   0:00:11.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -3.456|   -3.456|-3118.973|-3155.543|    66.15%|   0:00:20.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -3.456|   -3.456|-3118.539|-3155.109|    66.15%|   0:00:00.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -3.456|   -3.456|-3117.648|-3154.218|    66.17%|   0:00:07.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -3.456|   -3.456|-3117.282|-3153.852|    66.17%|   0:00:04.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -3.456|   -3.456|-3116.866|-3153.436|    66.17%|   0:00:00.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
|  -3.456|   -3.456|-3116.658|-3153.228|    66.17%|   0:00:01.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -3.456|   -3.456|-3115.793|-3152.363|    66.17%|   0:00:18.0| 2789.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -3.456|   -3.456|-3114.323|-3150.893|    66.20%|   0:00:13.0| 2789.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
|  -3.456|   -3.456|-3114.155|-3150.725|    66.20%|   0:00:01.0| 2789.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
|  -3.456|   -3.456|-3114.072|-3150.642|    66.20%|   0:00:00.0| 2789.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
|  -3.456|   -3.456|-3111.500|-3148.071|    66.20%|   0:00:03.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
|  -3.456|   -3.456|-3111.426|-3147.996|    66.20%|   0:00:10.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -3.456|   -3.456|-3111.191|-3147.761|    66.20%|   0:00:01.0| 2790.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -3.456|   -3.456|-3111.089|-3147.659|    66.20%|   0:00:09.0| 2791.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -3.456|   -3.456|-3110.775|-3147.345|    66.21%|   0:00:17.0| 2791.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -3.456|   -3.456|-3110.659|-3147.229|    66.21%|   0:00:01.0| 2791.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
|  -3.456|   -3.456|-3110.200|-3146.770|    66.21%|   0:00:02.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
|  -3.456|   -3.456|-3109.076|-3145.646|    66.22%|   0:00:02.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
|  -3.456|   -3.456|-3109.067|-3145.637|    66.22%|   0:00:01.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
|  -3.456|   -3.456|-3108.172|-3144.742|    66.22%|   0:00:02.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -3.456|   -3.456|-3108.090|-3144.660|    66.22%|   0:00:05.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -3.456|   -3.456|-3108.053|-3144.623|    66.22%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -3.456|   -3.456|-3107.053|-3143.623|    66.22%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -3.456|   -3.456|-3106.742|-3143.312|    66.23%|   0:00:02.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -3.456|   -3.456|-3106.628|-3143.198|    66.23%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
|  -3.456|   -3.456|-3106.038|-3142.608|    66.23%|   0:00:02.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_12_/D   |
|  -3.456|   -3.456|-3105.669|-3142.240|    66.24%|   0:00:02.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -3.456|   -3.456|-3105.376|-3141.946|    66.24%|   0:00:05.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -3.456|   -3.456|-3105.286|-3141.856|    66.24%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -3.456|   -3.456|-3104.766|-3141.336|    66.25%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -3.456|   -3.456|-3104.393|-3140.963|    66.25%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -3.456|   -3.456|-3104.295|-3140.865|    66.25%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
|  -3.456|   -3.456|-3102.857|-3139.427|    66.25%|   0:00:09.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
|  -3.456|   -3.456|-3102.592|-3139.162|    66.25%|   0:00:07.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
|  -3.456|   -3.456|-3102.066|-3138.636|    66.26%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
|  -3.456|   -3.456|-3101.911|-3138.481|    66.26%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
|  -3.456|   -3.456|-3101.511|-3138.081|    66.26%|   0:00:05.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
|  -3.456|   -3.456|-3100.177|-3136.748|    66.28%|   0:00:02.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
|  -3.456|   -3.456|-3099.655|-3136.225|    66.28%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
|  -3.456|   -3.456|-3099.590|-3136.160|    66.29%|   0:00:03.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
|  -3.456|   -3.456|-3099.422|-3135.992|    66.29%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
|  -3.456|   -3.456|-3099.352|-3135.922|    66.29%|   0:00:09.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
|  -3.456|   -3.456|-3099.307|-3135.877|    66.29%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
|  -3.456|   -3.456|-3098.945|-3135.515|    66.29%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -3.456|   -3.456|-3098.433|-3135.003|    66.31%|   0:00:08.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -3.456|   -3.456|-3098.278|-3134.848|    66.32%|   0:00:00.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -3.456|   -3.456|-3097.787|-3134.357|    66.32%|   0:00:08.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -3.456|   -3.456|-3097.646|-3134.216|    66.32%|   0:00:00.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -3.456|   -3.456|-3097.504|-3134.074|    66.32%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -3.456|   -3.456|-3097.326|-3133.896|    66.32%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
|  -3.456|   -3.456|-3096.438|-3133.008|    66.32%|   0:00:07.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
|  -3.456|   -3.456|-3096.076|-3132.646|    66.32%|   0:00:05.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
|  -3.456|   -3.456|-3095.567|-3132.137|    66.32%|   0:00:10.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
|  -3.456|   -3.456|-3095.552|-3132.122|    66.32%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
|  -3.456|   -3.456|-3095.331|-3131.901|    66.32%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_13_/D  |
|  -3.456|   -3.456|-3095.281|-3131.852|    66.32%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_13_/D  |
|  -3.456|   -3.456|-3095.270|-3131.840|    66.32%|   0:00:00.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_13_/D  |
|  -3.456|   -3.456|-3094.759|-3131.329|    66.33%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_13_/D  |
|  -3.456|   -3.456|-3094.637|-3131.207|    66.33%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_13_/D  |
|  -3.456|   -3.456|-3093.953|-3130.523|    66.33%|   0:00:10.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_10_/D   |
|  -3.456|   -3.456|-3093.580|-3130.150|    66.33%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_10_/D   |
|  -3.456|   -3.456|-3093.332|-3129.902|    66.34%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -3.456|   -3.456|-3092.667|-3129.238|    66.34%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -3.456|   -3.456|-3092.603|-3129.173|    66.33%|   0:00:35.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -3.456|   -3.456|-3091.691|-3128.261|    66.34%|   0:00:03.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3091.200|-3127.770|    66.34%|   0:00:06.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
|  -3.456|   -3.456|-3091.114|-3127.684|    66.34%|   0:00:00.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
|  -3.456|   -3.456|-3090.968|-3127.538|    66.34%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_/D   |
|  -3.456|   -3.456|-3090.703|-3127.273|    66.35%|   0:00:02.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_/D   |
|  -3.456|   -3.456|-3090.414|-3126.984|    66.35%|   0:00:00.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -3.456|   -3.456|-3090.216|-3126.786|    66.35%|   0:00:09.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -3.456|   -3.456|-3089.966|-3126.536|    66.35%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
|  -3.456|   -3.456|-3089.678|-3126.248|    66.35%|   0:00:00.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -3.456|   -3.456|-3089.650|-3126.220|    66.35%|   0:00:07.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -3.456|   -3.456|-3089.173|-3125.742|    66.36%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
|  -3.456|   -3.456|-3088.987|-3125.557|    66.36%|   0:00:04.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
|  -3.456|   -3.456|-3088.162|-3124.732|    66.37%|   0:00:02.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
|  -3.456|   -3.456|-3088.109|-3124.679|    66.37%|   0:00:00.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
|  -3.456|   -3.456|-3087.941|-3124.511|    66.37%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
|  -3.456|   -3.456|-3087.940|-3124.510|    66.37%|   0:00:03.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
|  -3.456|   -3.456|-3087.867|-3124.437|    66.38%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
|  -3.456|   -3.456|-3086.681|-3123.251|    66.38%|   0:00:10.0| 2800.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
|  -3.456|   -3.456|-3086.613|-3123.183|    66.38%|   0:00:34.0| 2800.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_11_/D  |
|  -3.456|   -3.456|-3086.313|-3122.883|    66.38%|   0:00:12.0| 2802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_11_/D  |
|  -3.456|   -3.456|-3086.163|-3122.732|    66.38%|   0:00:00.0| 2802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_11_/D  |
|  -3.456|   -3.456|-3085.872|-3122.442|    66.39%|   0:00:12.0| 2802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
|  -3.456|   -3.456|-3085.789|-3122.359|    66.39%|   0:00:01.0| 2802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
|  -3.456|   -3.456|-3084.765|-3121.335|    66.39%|   0:00:08.0| 2804.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
|  -3.456|   -3.456|-3084.475|-3121.044|    66.39%|   0:00:09.0| 2804.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
|  -3.456|   -3.456|-3084.192|-3120.762|    66.39%|   0:00:06.0| 2804.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
|  -3.456|   -3.456|-3084.096|-3120.666|    66.40%|   0:00:11.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
|  -3.456|   -3.456|-3083.837|-3120.407|    66.40%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
|  -3.456|   -3.456|-3083.173|-3119.743|    66.40%|   0:00:08.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -3.456|   -3.456|-3083.127|-3119.697|    66.40%|   0:00:00.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -3.456|   -3.456|-3083.110|-3119.680|    66.41%|   0:00:00.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
|  -3.456|   -3.456|-3082.801|-3119.371|    66.41%|   0:00:12.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
|  -3.456|   -3.456|-3082.377|-3118.948|    66.41%|   0:00:11.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3082.012|-3118.582|    66.41%|   0:00:06.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3081.832|-3118.402|    66.41%|   0:00:13.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3081.633|-3118.203|    66.42%|   0:00:00.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3081.613|-3118.183|    66.42%|   0:00:03.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3081.453|-3118.023|    66.42%|   0:00:02.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3081.227|-3117.797|    66.42%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3080.936|-3117.506|    66.42%|   0:00:09.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3080.707|-3117.277|    66.43%|   0:00:00.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3080.684|-3117.254|    66.43%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3080.357|-3116.927|    66.43%|   0:00:04.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3079.790|-3116.360|    66.44%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3078.985|-3115.555|    66.44%|   0:00:07.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3078.944|-3115.514|    66.44%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
|  -3.456|   -3.456|-3078.667|-3115.237|    66.46%|   0:00:05.0| 2806.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_18_/D  |
|  -3.456|   -3.456|-3078.524|-3115.094|    66.46%|   0:00:01.0| 2806.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_18_/D  |
|  -3.456|   -3.456|-3078.473|-3115.043|    66.47%|   0:00:02.0| 2806.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_18_/D  |
|  -3.456|   -3.456|-3077.290|-3113.860|    66.47%|   0:00:03.0| 2806.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
|  -3.456|   -3.456|-3077.210|-3113.780|    66.47%|   0:00:07.0| 2807.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
|  -3.456|   -3.456|-3077.084|-3113.654|    66.47%|   0:00:04.0| 2807.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
|  -3.456|   -3.456|-3076.996|-3113.566|    66.47%|   0:00:02.0| 2807.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
|  -3.456|   -3.456|-3075.665|-3112.235|    66.47%|   0:00:06.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
|  -3.456|   -3.456|-3075.607|-3112.177|    66.47%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
|  -3.456|   -3.456|-3075.473|-3112.043|    66.47%|   0:00:03.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
|  -3.456|   -3.456|-3075.337|-3111.907|    66.47%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
|  -3.456|   -3.456|-3075.294|-3111.864|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
|  -3.456|   -3.456|-3075.215|-3111.785|    66.48%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
|  -3.456|   -3.456|-3075.195|-3111.765|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
|  -3.456|   -3.456|-3074.850|-3111.420|    66.48%|   0:00:07.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
|  -3.456|   -3.456|-3074.841|-3111.411|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
|  -3.456|   -3.456|-3074.684|-3111.253|    66.48%|   0:00:02.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
|  -3.456|   -3.456|-3074.561|-3111.131|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
|  -3.456|   -3.456|-3074.503|-3111.073|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
|  -3.456|   -3.456|-3074.495|-3111.065|    66.48%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
|  -3.456|   -3.456|-3073.608|-3110.178|    66.48%|   0:00:02.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -3.456|   -3.456|-3072.874|-3109.444|    66.48%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -3.456|   -3.456|-3072.868|-3109.438|    66.48%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
|  -3.456|   -3.456|-3072.538|-3109.108|    66.48%|   0:00:02.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D    |
|  -3.456|   -3.456|-3072.044|-3108.614|    66.48%|   0:00:12.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D    |
|  -3.456|   -3.456|-3071.891|-3108.461|    66.49%|   0:00:02.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D    |
|  -3.456|   -3.456|-3071.802|-3108.372|    66.49%|   0:00:03.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_9_/D   |
|  -3.456|   -3.456|-3071.787|-3108.357|    66.49%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_9_/D   |
|  -3.456|   -3.456|-3071.396|-3107.966|    66.49%|   0:00:04.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
|  -3.456|   -3.456|-3071.123|-3107.692|    66.49%|   0:00:00.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
|  -3.456|   -3.456|-3071.099|-3107.669|    66.49%|   0:00:00.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
|  -3.456|   -3.456|-3071.084|-3107.654|    66.49%|   0:00:01.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
|  -3.456|   -3.456|-3071.078|-3107.648|    66.49%|   0:00:01.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
|  -3.456|   -3.456|-3070.983|-3107.553|    66.49%|   0:00:02.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -3.456|   -3.456|-3070.957|-3107.527|    66.50%|   0:00:00.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
|  -3.456|   -3.456|-3070.333|-3106.903|    66.50%|   0:00:03.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
|  -3.456|   -3.456|-3070.086|-3106.656|    66.50%|   0:00:00.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
|  -3.456|   -3.456|-3070.073|-3106.643|    66.50%|   0:00:01.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
|  -3.456|   -3.456|-3069.305|-3105.875|    66.50%|   0:00:15.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_14_/D  |
|  -3.456|   -3.456|-3069.294|-3105.864|    66.51%|   0:00:01.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_14_/D  |
|  -3.456|   -3.456|-3068.935|-3105.505|    66.51%|   0:00:11.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
|  -3.456|   -3.456|-3068.827|-3105.397|    66.51%|   0:00:00.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -3.456|   -3.456|-3068.396|-3104.967|    66.51%|   0:00:02.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -3.456|   -3.456|-3068.147|-3104.717|    66.51%|   0:00:01.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -3.456|   -3.456|-3068.031|-3104.601|    66.51%|   0:00:07.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -3.456|   -3.456|-3067.838|-3104.408|    66.51%|   0:00:00.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
|  -3.456|   -3.456|-3066.889|-3103.459|    66.51%|   0:00:13.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_12_/D  |
|  -3.456|   -3.456|-3066.825|-3103.396|    66.52%|   0:00:12.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_11_/D  |
|  -3.456|   -3.456|-3066.530|-3103.100|    66.52%|   0:00:08.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_12_/D  |
|  -3.456|   -3.456|-3066.509|-3103.079|    66.52%|   0:00:02.0| 2813.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_12_/D  |
|  -3.456|   -3.456|-3065.898|-3102.468|    66.52%|   0:00:01.0| 2813.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_12_/D  |
|  -3.456|   -3.456|-3065.669|-3102.240|    66.52%|   0:00:17.0| 2813.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_8_/D   |
|  -3.456|   -3.456|-3065.380|-3101.950|    66.53%|   0:00:16.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_8_/D   |
|  -3.456|   -3.456|-3065.076|-3101.646|    66.53%|   0:00:14.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_8_/D   |
|  -3.456|   -3.456|-3064.781|-3101.351|    66.53%|   0:00:01.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_8_/D   |
|  -3.456|   -3.456|-3064.410|-3100.980|    66.53%|   0:00:06.0| 2815.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -3.456|   -3.456|-3064.364|-3100.934|    66.54%|   0:00:05.0| 2815.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
|  -3.456|   -3.456|-3064.049|-3100.619|    66.54%|   0:00:00.0| 2815.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_8_/D   |
|  -3.456|   -3.456|-3064.019|-3100.589|    66.54%|   0:00:03.0| 2816.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_8_/D   |
|  -3.456|   -3.456|-3063.866|-3100.436|    66.54%|   0:00:00.0| 2816.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_11_/D   |
|  -3.456|   -3.456|-3063.737|-3100.307|    66.54%|   0:00:09.0| 2816.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_9_/D   |
|  -3.456|   -3.456|-3063.696|-3100.266|    66.55%|   0:00:02.0| 2816.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_9_/D   |
|  -3.456|   -3.456|-3062.809|-3099.379|    66.55%|   0:00:08.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
|  -3.456|   -3.456|-3062.562|-3099.132|    66.56%|   0:00:00.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
|  -3.456|   -3.456|-3062.526|-3099.096|    66.56%|   0:00:01.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
|  -3.456|   -3.456|-3062.463|-3099.033|    66.56%|   0:00:01.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
|  -3.456|   -3.456|-3062.448|-3099.018|    66.56%|   0:00:05.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
|  -3.456|   -3.456|-3062.335|-3098.905|    66.56%|   0:00:02.0| 2818.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
|  -3.456|   -3.456|-3062.140|-3098.710|    66.56%|   0:00:01.0| 2818.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
|  -3.456|   -3.456|-3061.841|-3098.411|    66.57%|   0:00:02.0| 2818.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -3.456|   -3.456|-3061.786|-3098.356|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -3.456|   -3.456|-3061.669|-3098.239|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
|  -3.456|   -3.456|-3061.641|-3098.211|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
|  -3.456|   -3.456|-3061.259|-3097.829|    66.57%|   0:00:06.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
|  -3.456|   -3.456|-3061.062|-3097.632|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -3.456|   -3.456|-3060.846|-3097.417|    66.57%|   0:00:02.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -3.456|   -3.456|-3060.798|-3097.368|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -3.456|   -3.456|-3060.797|-3097.367|    66.58%|   0:00:00.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -3.456|   -3.456|-3060.785|-3097.354|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
|  -3.456|   -3.456|-3060.367|-3096.938|    66.58%|   0:00:03.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
|  -3.456|   -3.456|-3060.363|-3096.933|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
|  -3.456|   -3.456|-3060.316|-3096.886|    66.58%|   0:00:00.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
|  -3.456|   -3.456|-3060.029|-3096.599|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -3.456|   -3.456|-3059.760|-3096.330|    66.58%|   0:00:06.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -3.456|   -3.456|-3059.550|-3096.120|    66.58%|   0:00:03.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -3.456|   -3.456|-3059.532|-3096.102|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -3.456|   -3.456|-3059.473|-3096.042|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
|  -3.456|   -3.456|-3059.178|-3095.748|    66.59%|   0:00:05.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
|  -3.456|   -3.456|-3058.992|-3095.562|    66.59%|   0:00:09.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
|  -3.456|   -3.456|-3058.633|-3095.203|    66.59%|   0:00:04.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
|  -3.456|   -3.456|-3058.630|-3095.200|    66.59%|   0:00:02.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
|  -3.456|   -3.456|-3058.419|-3094.989|    66.59%|   0:00:04.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
|  -3.456|   -3.456|-3058.414|-3094.984|    66.59%|   0:00:00.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
|  -3.456|   -3.456|-3058.404|-3094.974|    66.60%|   0:00:01.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
|  -3.456|   -3.456|-3058.055|-3094.625|    66.60%|   0:00:06.0| 2821.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -3.456|   -3.456|-3058.020|-3094.590|    66.60%|   0:00:00.0| 2821.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
|  -3.456|   -3.456|-3057.940|-3094.510|    66.60%|   0:00:00.0| 2821.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -3.456|   -3.456|-3057.861|-3094.431|    66.60%|   0:00:02.0| 2821.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -3.456|   -3.456|-3057.706|-3094.275|    66.60%|   0:00:03.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
|  -3.456|   -3.456|-3056.879|-3093.449|    66.60%|   0:00:08.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
|  -3.456|   -3.456|-3056.876|-3093.446|    66.60%|   0:00:00.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
|  -3.456|   -3.456|-3056.801|-3093.371|    66.61%|   0:00:02.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
|  -3.456|   -3.456|-3056.737|-3093.307|    66.61%|   0:00:00.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
|  -3.456|   -3.456|-3056.572|-3093.142|    66.61%|   0:00:05.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
|  -3.456|   -3.456|-3056.489|-3093.059|    66.61%|   0:00:04.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
|  -3.456|   -3.456|-3056.033|-3092.604|    66.61%|   0:00:10.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
|  -3.456|   -3.456|-3056.006|-3092.576|    66.61%|   0:00:06.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
|  -3.456|   -3.456|-3055.936|-3092.506|    66.61%|   0:00:04.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
|  -3.456|   -3.456|-3055.861|-3092.431|    66.61%|   0:00:00.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
|  -3.456|   -3.456|-3055.771|-3092.341|    66.62%|   0:00:00.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
|  -3.456|   -3.456|-3054.158|-3090.728|    66.62%|   0:00:07.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -3.456|   -3.456|-3053.841|-3090.411|    66.62%|   0:00:09.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -3.456|   -3.456|-3053.569|-3090.139|    66.62%|   0:00:02.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -3.456|   -3.456|-3053.468|-3090.038|    66.62%|   0:00:04.0| 2824.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
|  -3.456|   -3.456|-3052.703|-3089.273|    66.62%|   0:00:14.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
|  -3.456|   -3.456|-3051.947|-3088.517|    66.62%|   0:00:01.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
|  -3.456|   -3.456|-3051.784|-3088.354|    66.63%|   0:00:00.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
|  -3.456|   -3.456|-3051.621|-3088.191|    66.63%|   0:00:01.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
|  -3.456|   -3.456|-3051.216|-3087.786|    66.63%|   0:00:19.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_6_/D    |
|  -3.456|   -3.456|-3050.704|-3087.274|    66.64%|   0:00:27.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -3.456|   -3.456|-3050.701|-3087.271|    66.64%|   0:00:09.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
|  -3.456|   -3.456|-3050.469|-3087.039|    66.64%|   0:00:01.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_6_/D    |
|  -3.456|   -3.456|-3050.383|-3086.953|    66.65%|   0:00:12.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_6_/D    |
|  -3.456|   -3.456|-3050.229|-3086.799|    66.65%|   0:00:01.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
|  -3.456|   -3.456|-3049.698|-3086.268|    66.65%|   0:00:07.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
|  -3.456|   -3.456|-3049.622|-3086.192|    66.66%|   0:00:00.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
|  -3.456|   -3.456|-3049.593|-3086.163|    66.66%|   0:00:00.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
|  -3.456|   -3.456|-3049.583|-3086.153|    66.66%|   0:00:01.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
|  -3.456|   -3.456|-3049.372|-3085.942|    66.66%|   0:00:03.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
|  -3.456|   -3.456|-3049.080|-3085.650|    66.66%|   0:00:14.0| 2829.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
|  -3.456|   -3.456|-3048.989|-3085.559|    66.66%|   0:00:11.0| 2830.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
|  -3.456|   -3.456|-3048.939|-3085.509|    66.66%|   0:00:00.0| 2830.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
|  -3.456|   -3.456|-3048.908|-3085.478|    66.67%|   0:00:01.0| 2830.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
|  -3.456|   -3.456|-3048.863|-3085.433|    66.67%|   0:00:00.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
|  -3.456|   -3.456|-3048.161|-3084.731|    66.67%|   0:00:13.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
|  -3.456|   -3.456|-3048.148|-3084.718|    66.67%|   0:00:04.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
|  -3.456|   -3.456|-3048.134|-3084.704|    66.67%|   0:00:08.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
|  -3.456|   -3.456|-3048.126|-3084.696|    66.67%|   0:00:00.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
|  -3.456|   -3.456|-3047.816|-3084.385|    66.67%|   0:00:01.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
|  -3.456|   -3.456|-3047.768|-3084.338|    66.67%|   0:00:01.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
|  -3.456|   -3.456|-3046.945|-3083.515|    66.67%|   0:00:01.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -3.456|   -3.456|-3046.713|-3083.283|    66.67%|   0:00:06.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_6_/D   |
|  -3.456|   -3.456|-3046.670|-3083.240|    66.67%|   0:00:02.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
|  -3.456|   -3.456|-3046.363|-3082.933|    66.67%|   0:00:03.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
|  -3.456|   -3.456|-3046.243|-3082.813|    66.67%|   0:00:03.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
|  -3.456|   -3.456|-3046.065|-3082.635|    66.67%|   0:00:00.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
|  -3.456|   -3.456|-3046.002|-3082.572|    66.68%|   0:00:00.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
|  -3.456|   -3.456|-3045.696|-3082.266|    66.68%|   0:00:02.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -3.456|   -3.456|-3045.594|-3082.164|    66.68%|   0:00:03.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_5_/D   |
|  -3.456|   -3.456|-3045.325|-3081.896|    66.68%|   0:00:03.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
|  -3.456|   -3.456|-3045.891|-3082.461|    66.69%|   0:00:07.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
|  -3.456|   -3.456|-3045.781|-3082.351|    66.69%|   0:00:05.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
|  -3.456|   -3.456|-3045.265|-3081.835|    66.70%|   0:00:01.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/D    |
|  -3.456|   -3.456|-3045.252|-3081.822|    66.70%|   0:00:00.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/D    |
|  -3.456|   -3.456|-3045.238|-3081.808|    66.70%|   0:00:01.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -3.456|   -3.456|-3045.188|-3081.758|    66.70%|   0:00:03.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -3.456|   -3.456|-3045.131|-3081.701|    66.71%|   0:00:15.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -3.456|   -3.456|-3044.856|-3081.426|    66.71%|   0:00:07.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -3.456|   -3.456|-3044.960|-3081.530|    66.71%|   0:00:13.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_4_/D   |
|  -3.456|   -3.456|-3044.879|-3081.448|    66.71%|   0:00:03.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
|  -3.456|   -3.456|-3044.821|-3081.391|    66.72%|   0:00:01.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
|  -3.456|   -3.456|-3044.811|-3081.381|    66.72%|   0:00:00.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
|  -3.456|   -3.456|-3044.767|-3081.336|    66.72%|   0:00:00.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
|  -3.456|   -3.456|-3044.317|-3080.887|    66.72%|   0:00:09.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_8_/D   |
|  -3.456|   -3.456|-3044.137|-3080.708|    66.72%|   0:00:00.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_8_/D   |
|  -3.456|   -3.456|-3043.953|-3080.523|    66.73%|   0:00:12.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_8_/D   |
|  -3.456|   -3.456|-3043.862|-3080.432|    66.73%|   0:00:06.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_8_/D   |
|  -3.456|   -3.456|-3043.698|-3080.268|    66.73%|   0:00:06.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -3.456|   -3.456|-3043.118|-3079.688|    66.73%|   0:00:01.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -3.456|   -3.456|-3042.858|-3079.427|    66.74%|   0:00:02.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -3.456|   -3.456|-3042.601|-3079.171|    66.74%|   0:00:06.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_6_/D    |
|  -3.456|   -3.456|-3042.479|-3079.049|    66.74%|   0:00:02.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_6_/D    |
|  -3.456|   -3.456|-3042.438|-3079.009|    66.74%|   0:00:10.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_6_/D    |
|  -3.456|   -3.456|-3042.354|-3078.924|    66.74%|   0:00:02.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -3.456|   -3.456|-3042.335|-3078.906|    66.75%|   0:00:03.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -3.456|   -3.456|-3042.316|-3078.886|    66.75%|   0:00:03.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -3.456|   -3.456|-3042.123|-3078.693|    66.75%|   0:00:05.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -3.456|   -3.456|-3041.875|-3078.446|    66.75%|   0:00:04.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
|  -3.456|   -3.456|-3041.813|-3078.383|    66.75%|   0:00:01.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
|  -3.456|   -3.456|-3041.747|-3078.317|    66.75%|   0:00:01.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
|  -3.456|   -3.456|-3041.191|-3077.761|    66.76%|   0:00:09.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -3.456|   -3.456|-3041.051|-3077.621|    66.76%|   0:00:00.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -3.456|   -3.456|-3040.927|-3077.497|    66.76%|   0:00:01.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -3.456|   -3.456|-3040.785|-3077.355|    66.76%|   0:00:00.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -3.456|   -3.456|-3040.776|-3077.346|    66.76%|   0:00:00.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
|  -3.456|   -3.456|-3040.746|-3077.316|    66.76%|   0:00:11.0| 2839.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
|  -3.456|   -3.456|-3040.552|-3077.123|    66.76%|   0:00:06.0| 2839.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_4_/D   |
|  -3.456|   -3.456|-3040.536|-3077.106|    66.76%|   0:00:00.0| 2840.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_4_/D   |
|  -3.456|   -3.456|-3040.374|-3076.944|    66.77%|   0:00:08.0| 2840.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_4_/D   |
|  -3.456|   -3.456|-3040.454|-3077.023|    66.77%|   0:00:09.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
|  -3.456|   -3.456|-3040.445|-3077.015|    66.77%|   0:00:00.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
|  -3.456|   -3.456|-3040.435|-3077.005|    66.77%|   0:00:00.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
|  -3.456|   -3.456|-3040.373|-3076.943|    66.77%|   0:00:01.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
|  -3.456|   -3.456|-3040.329|-3076.899|    66.77%|   0:00:06.0| 2842.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
|  -3.456|   -3.456|-3040.290|-3076.860|    66.77%|   0:00:06.0| 2842.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -3.456|   -3.456|-3040.283|-3076.854|    66.78%|   0:00:01.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
|  -3.456|   -3.456|-3040.222|-3076.792|    66.78%|   0:00:01.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -3.456|   -3.456|-3040.075|-3076.645|    66.78%|   0:00:06.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
|  -3.456|   -3.456|-3039.890|-3076.460|    66.78%|   0:00:03.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_7_/D   |
|  -3.456|   -3.456|-3039.782|-3076.352|    66.78%|   0:00:03.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -3.456|   -3.456|-3039.319|-3075.889|    66.78%|   0:00:06.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
|  -3.456|   -3.456|-3039.030|-3075.600|    66.78%|   0:00:00.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -3.456|   -3.456|-3038.414|-3074.984|    66.78%|   0:00:03.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -3.456|   -3.456|-3038.403|-3074.973|    66.78%|   0:00:03.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -3.456|   -3.456|-3038.382|-3074.952|    66.78%|   0:00:00.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_6_/D   |
|  -3.456|   -3.456|-3038.337|-3074.907|    66.79%|   0:00:04.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
|  -3.456|   -3.456|-3038.332|-3074.902|    66.79%|   0:00:01.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
|  -3.456|   -3.456|-3038.259|-3074.829|    66.79%|   0:00:07.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3038.230|-3074.800|    66.79%|   0:00:01.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
|  -3.456|   -3.456|-3038.123|-3074.693|    66.79%|   0:00:09.0| 2860.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
|  -3.456|   -3.456|-3038.015|-3074.585|    66.79%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
|  -3.456|   -3.456|-3037.554|-3074.124|    66.79%|   0:00:04.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -3.456|   -3.456|-3037.253|-3073.823|    66.79%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.456|   -3.456|-3037.064|-3073.634|    66.79%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.456|   -3.456|-3037.001|-3073.571|    66.79%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.456|   -3.456|-3036.815|-3073.385|    66.79%|   0:00:03.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -3.456|   -3.456|-3036.793|-3073.363|    66.79%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_3_/D   |
|  -3.456|   -3.456|-3036.660|-3073.230|    66.79%|   0:00:08.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -3.456|   -3.456|-3036.518|-3073.088|    66.80%|   0:00:09.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.456|   -3.456|-3036.491|-3073.061|    66.80%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_3_/D   |
|  -3.456|   -3.456|-3036.170|-3072.740|    66.80%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.456|   -3.456|-3036.076|-3072.646|    66.80%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.456|   -3.456|-3035.979|-3072.549|    66.81%|   0:00:03.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
|  -3.456|   -3.456|-3035.857|-3072.427|    66.81%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
|  -3.456|   -3.456|-3035.658|-3072.228|    66.81%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_5_/D   |
|  -3.456|   -3.456|-3035.557|-3072.127|    66.81%|   0:00:01.0| 2844.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.456|   -3.456|-3035.555|-3072.125|    66.81%|   0:00:01.0| 2844.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.456|   -3.456|-3035.538|-3072.107|    66.81%|   0:00:01.0| 2844.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
|  -3.456|   -3.456|-3035.327|-3071.897|    66.81%|   0:00:00.0| 2844.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -3.456|   -3.456|-3035.215|-3071.785|    66.81%|   0:00:05.0| 2843.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -3.456|   -3.456|-3035.117|-3071.687|    66.81%|   0:00:03.0| 2843.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3035.107|-3071.677|    66.81%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3035.097|-3071.667|    66.81%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3034.935|-3071.505|    66.81%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_5_/D   |
|  -3.456|   -3.456|-3034.846|-3071.417|    66.81%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_3_/D    |
|  -3.456|   -3.456|-3034.777|-3071.347|    66.82%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_3_/D    |
|  -3.456|   -3.456|-3034.667|-3071.237|    66.82%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3034.583|-3071.154|    66.82%|   0:00:10.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3034.456|-3071.026|    66.82%|   0:00:10.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3034.448|-3071.018|    66.82%|   0:00:10.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3034.398|-3070.968|    66.83%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3034.371|-3070.940|    66.83%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3034.227|-3070.796|    66.83%|   0:00:08.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3034.164|-3070.734|    66.84%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3034.118|-3070.688|    66.84%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3034.004|-3070.574|    66.84%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
|  -3.456|   -3.456|-3033.935|-3070.505|    66.84%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D    |
|  -3.456|   -3.456|-3033.878|-3070.448|    66.84%|   0:00:09.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D    |
|  -3.456|   -3.456|-3033.593|-3070.163|    66.84%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D    |
|  -3.456|   -3.456|-3033.217|-3069.787|    66.84%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -3.456|   -3.456|-3033.044|-3069.614|    66.84%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -3.456|   -3.456|-3032.652|-3069.222|    66.84%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -3.456|   -3.456|-3032.508|-3069.078|    66.84%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
|  -3.456|   -3.456|-3032.217|-3068.787|    66.85%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -3.456|   -3.456|-3032.196|-3068.766|    66.85%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_2_/D   |
|  -3.456|   -3.456|-3031.553|-3068.123|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_4_/D   |
|  -3.456|   -3.456|-3031.466|-3068.036|    66.85%|   0:00:06.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -3.456|   -3.456|-3031.436|-3068.006|    66.86%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -3.456|   -3.456|-3031.423|-3067.993|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -3.456|   -3.456|-3031.400|-3067.970|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
|  -3.456|   -3.456|-3031.354|-3067.924|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
|  -3.456|   -3.456|-3031.086|-3067.656|    66.86%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3031.002|-3067.572|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3030.978|-3067.548|    66.86%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
|  -3.456|   -3.456|-3030.783|-3067.354|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
|  -3.456|   -3.456|-3030.779|-3067.349|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
|  -3.456|   -3.456|-3030.732|-3067.302|    66.86%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3030.716|-3067.286|    66.86%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3030.702|-3067.272|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3030.695|-3067.265|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3030.660|-3067.230|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -3.456|   -3.456|-3030.513|-3067.083|    66.86%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -3.456|   -3.456|-3030.310|-3066.880|    66.86%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -3.456|   -3.456|-3030.175|-3066.745|    66.86%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -3.456|   -3.456|-3030.165|-3066.735|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
|  -3.456|   -3.456|-3029.957|-3066.527|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -3.456|   -3.456|-3029.943|-3066.513|    66.86%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -3.456|   -3.456|-3029.927|-3066.497|    66.87%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
|  -3.456|   -3.456|-3029.768|-3066.338|    66.87%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -3.456|   -3.456|-3029.760|-3066.330|    66.87%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -3.456|   -3.456|-3029.622|-3066.192|    66.87%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
|  -3.456|   -3.456|-3029.498|-3066.068|    66.87%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_4_/D   |
|  -3.456|   -3.456|-3029.421|-3065.991|    66.87%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_4_/D   |
|  -3.456|   -3.456|-3029.337|-3065.907|    66.87%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_4_/D   |
|  -3.456|   -3.456|-3029.289|-3065.859|    66.87%|   0:00:06.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
|  -3.456|   -3.456|-3029.250|-3065.820|    66.88%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -3.456|   -3.456|-3029.238|-3065.808|    66.89%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
|  -3.456|   -3.456|-3029.224|-3065.794|    66.89%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -3.456|   -3.456|-3029.219|-3065.789|    66.89%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
|  -3.456|   -3.456|-3029.140|-3065.710|    66.89%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -3.456|   -3.456|-3029.119|-3065.689|    66.89%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
|  -3.456|   -3.456|-3028.992|-3065.562|    66.89%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
|  -3.456|   -3.456|-3028.579|-3065.149|    66.89%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
|  -3.456|   -3.456|-3028.441|-3065.011|    66.89%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
|  -3.456|   -3.456|-3028.383|-3064.953|    66.89%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -3.456|   -3.456|-3028.316|-3064.886|    66.89%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -3.456|   -3.456|-3028.275|-3064.845|    66.89%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -3.456|   -3.456|-3027.859|-3064.429|    66.90%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
|  -3.456|   -3.456|-3027.806|-3064.376|    66.90%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_3_/D   |
|  -3.456|   -3.456|-3027.780|-3064.350|    66.90%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3027.383|-3063.953|    66.90%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3027.271|-3063.841|    66.90%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3027.208|-3063.777|    66.90%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3027.087|-3063.657|    66.90%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3026.939|-3063.509|    66.91%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3026.777|-3063.347|    66.91%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3026.764|-3063.333|    66.91%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
|  -3.456|   -3.456|-3026.528|-3063.098|    66.92%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_1_/D    |
|  -3.456|   -3.456|-3026.479|-3063.049|    66.92%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_1_/D    |
|  -3.456|   -3.456|-3026.448|-3063.018|    66.92%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
|  -3.456|   -3.456|-3026.029|-3062.598|    66.92%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_3_/D    |
|  -3.456|   -3.456|-3026.017|-3062.587|    66.92%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3026.013|-3062.583|    66.92%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3026.000|-3062.570|    66.92%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -3.456|   -3.456|-3025.379|-3061.949|    66.93%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D    |
|  -3.456|   -3.456|-3025.331|-3061.901|    66.93%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D    |
|  -3.456|   -3.456|-3025.168|-3061.739|    66.93%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_1_/D   |
|  -3.456|   -3.456|-3025.140|-3061.710|    66.93%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_1_/D   |
|  -3.456|   -3.456|-3024.946|-3061.516|    66.94%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D    |
|  -3.456|   -3.456|-3024.856|-3061.426|    66.94%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D    |
|  -3.456|   -3.456|-3024.666|-3061.236|    66.94%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
|  -3.456|   -3.456|-3024.662|-3061.232|    66.94%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
|  -3.456|   -3.456|-3024.502|-3061.073|    66.94%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
|  -3.456|   -3.456|-3024.113|-3060.683|    66.96%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D    |
|  -3.456|   -3.456|-3023.998|-3060.568|    66.96%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D    |
|  -3.456|   -3.456|-3023.940|-3060.510|    66.96%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D    |
|  -3.456|   -3.456|-3021.642|-3058.212|    66.98%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
|  -3.456|   -3.456|-3021.487|-3058.057|    66.99%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
|  -3.456|   -3.456|-3021.450|-3058.020|    66.99%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
|  -3.456|   -3.456|-3021.087|-3057.657|    67.02%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
|  -3.456|   -3.456|-3020.792|-3057.362|    67.04%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
|  -3.456|   -3.456|-3020.585|-3057.155|    67.06%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_20_/D                      |
|  -3.456|   -3.456|-3018.499|-3055.069|    67.06%|   0:00:03.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-3018.486|-3055.056|    67.06%|   0:00:00.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-3018.265|-3054.835|    67.09%|   0:00:02.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-3018.253|-3054.823|    67.09%|   0:00:01.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-3018.184|-3054.753|    67.10%|   0:00:02.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-3018.169|-3054.740|    67.11%|   0:00:00.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-3013.373|-3049.952|    67.13%|   0:00:03.0| 2874.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_3_/D                       |
|  -3.456|   -3.456|-3012.451|-3049.030|    67.13%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_3_/D                       |
|  -3.456|   -3.456|-3012.331|-3048.909|    67.14%|   0:00:02.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_127_/D                     |
|  -3.456|   -3.456|-3012.301|-3048.879|    67.14%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_28_/D                      |
|  -3.456|   -3.456|-3012.232|-3048.811|    67.16%|   0:00:02.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_20_/D                      |
|  -3.456|   -3.456|-3011.319|-3047.902|    67.16%|   0:00:02.0| 2893.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
|  -3.456|   -3.456|-3011.314|-3047.897|    67.16%|   0:00:00.0| 2893.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
|  -3.456|   -3.456|-3011.185|-3047.768|    67.16%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_4_/D                       |
|  -3.456|   -3.456|-3009.089|-3045.680|    67.17%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_4_/D                       |
|  -3.456|   -3.456|-3009.063|-3045.655|    67.17%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_60_/D                      |
|  -3.456|   -3.456|-3008.281|-3044.878|    67.17%|   0:00:01.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_3_/D                       |
|  -3.456|   -3.456|-3008.267|-3044.864|    67.17%|   0:00:01.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_7_/D                       |
|  -3.456|   -3.456|-3007.757|-3044.354|    67.17%|   0:00:02.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_3_/D                       |
|  -3.456|   -3.456|-3007.737|-3044.333|    67.18%|   0:00:01.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
|  -3.456|   -3.456|-3007.150|-3043.747|    67.18%|   0:00:02.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
|  -3.456|   -3.456|-3007.138|-3043.735|    67.18%|   0:00:01.0| 2857.8M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
|  -3.456|   -3.456|-3007.136|-3043.733|    67.18%|   0:00:00.0| 2857.8M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
|  -3.456|   -3.456|-3007.125|-3043.722|    67.18%|   0:00:03.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
|  -3.456|   -3.456|-3007.089|-3043.686|    67.18%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
|  -3.456|   -3.456|-3007.082|-3043.680|    67.18%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
|  -3.456|   -3.456|-3004.592|-3041.189|    67.19%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_120_/D                     |
|  -3.456|   -3.456|-3004.585|-3041.183|    67.19%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_67_/D                      |
|  -3.456|   -3.456|-3004.573|-3041.171|    67.19%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_67_/D                      |
|  -3.456|   -3.456|-3004.561|-3041.159|    67.19%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_120_/D                     |
|  -3.456|   -3.456|-3003.676|-3040.279|    67.19%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_120_/D                     |
|  -3.456|   -3.456|-3003.657|-3040.260|    67.19%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_122_/D                     |
|  -3.456|   -3.456|-3003.644|-3040.247|    67.19%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_122_/D                     |
|  -3.456|   -3.456|-3003.640|-3040.242|    67.19%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_122_/D                     |
|  -3.456|   -3.456|-3003.631|-3040.233|    67.20%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_122_/D                     |
|  -3.456|   -3.456|-3000.631|-3037.199|    67.20%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-2998.509|-3035.082|    67.20%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-2998.434|-3035.006|    67.20%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_66_/D                      |
|  -3.456|   -3.456|-2997.859|-3034.432|    67.20%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_66_/D                      |
|  -3.456|   -3.456|-2997.843|-3034.416|    67.20%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D    |
|  -3.456|   -3.456|-2996.289|-3032.862|    67.20%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_66_/D                      |
|  -3.456|   -3.456|-2996.285|-3032.858|    67.20%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-2995.639|-3032.217|    67.21%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.456|   -3.456|-2991.208|-3027.796|    67.21%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_/D    |
|  -3.456|   -3.456|-2989.186|-3025.777|    67.21%|   0:00:09.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_2_/D    |
|  -3.456|   -3.456|-2982.969|-3019.562|    67.21%|   0:00:05.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_124_/D              |
|  -3.456|   -3.456|-2971.364|-3007.970|    67.22%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2969.554|-3006.169|    67.22%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2964.208|-3000.832|    67.22%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2964.157|-3000.781|    67.22%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2963.627|-3000.251|    67.23%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2954.218|-2990.856|    67.23%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2953.563|-2990.201|    67.23%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2953.559|-2990.197|    67.23%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2953.293|-2989.931|    67.23%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_4_/ |
|        |         |         |         |          |            |        |          |         | D                                                  |
|  -3.456|   -3.456|-2948.399|-2985.047|    67.24%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_39_/D                      |
|  -3.456|   -3.456|-2946.870|-2983.518|    67.24%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2946.176|-2982.824|    67.24%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2945.403|-2982.055|    67.24%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2945.397|-2982.049|    67.24%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2945.323|-2981.976|    67.24%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2942.424|-2979.067|    67.24%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2942.344|-2978.987|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_122_/D              |
|  -3.456|   -3.456|-2938.989|-2975.637|    67.25%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2938.228|-2974.880|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2938.144|-2974.797|    67.25%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2937.426|-2974.078|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2937.383|-2974.035|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2936.381|-2973.033|    67.25%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2936.362|-2973.014|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2935.328|-2971.980|    67.26%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2935.297|-2971.950|    67.26%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_124_/D              |
|  -3.456|   -3.456|-2934.840|-2971.492|    67.26%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_124_/D              |
|  -3.456|   -3.456|-2934.727|-2971.380|    67.26%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2934.303|-2970.956|    67.26%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
|  -3.456|   -3.456|-2931.577|-2968.214|    67.26%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_122_/D              |
|  -3.456|   -3.456|-2931.390|-2968.027|    67.26%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory6_reg_155_/D               |
|  -3.456|   -3.456|-2930.283|-2966.902|    67.27%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory8_reg_144_/D               |
|  -3.456|   -3.456|-2929.597|-2966.217|    67.27%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory10_reg_138_/D              |
|  -3.456|   -3.456|-2929.591|-2966.210|    67.27%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory10_reg_138_/D              |
|  -3.456|   -3.456|-2929.448|-2966.068|    67.27%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
|  -3.456|   -3.456|-2929.380|-2966.000|    67.27%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
|  -3.456|   -3.456|-2929.178|-2965.807|    67.27%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
|  -3.456|   -3.456|-2929.170|-2965.799|    67.28%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
|  -3.456|   -3.456|-2929.056|-2965.639|    67.29%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_9_/D                 |
|  -3.456|   -3.456|-2928.945|-2965.528|    67.29%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory8_reg_144_/D               |
|  -3.456|   -3.456|-2928.890|-2965.475|    67.29%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory11_reg_141_/D              |
|  -3.456|   -3.456|-2928.934|-2965.524|    67.30%|   0:00:06.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
|  -3.456|   -3.456|-2928.935|-2965.531|    67.31%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:50:09 real=0:50:05 mem=2896.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:50:09 real=0:50:05 mem=2896.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.596|
|reg2reg   |-3.456|-2928.935|
|HEPG      |-3.456|-2928.935|
|All Paths |-3.456|-2965.531|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.456ns TNS -2928.936ns; HEPG WNS -3.456ns TNS -2928.936ns; all paths WNS -3.456ns TNS -2965.531ns; Real time 2:01:13
** GigaOpt Optimizer WNS Slack -3.456 TNS Slack -2965.531 Density 67.31
*** Starting refinePlace (2:02:21 mem=2896.0M) ***
Total net bbox length = 1.488e+06 (6.805e+05 8.078e+05) (ext = 5.007e+04)
Density distribution unevenness ratio = 22.967%
Density distribution unevenness ratio = 22.366%
Move report: Timing Driven Placement moves 63969 insts, mean move: 3.50 um, max move: 96.40 um
	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1473_0): (368.20, 145.00) --> (316.80, 190.00)
	Runtime: CPU: 0:00:33.9 REAL: 0:00:34.0 MEM: 2978.6MB
Move report: Detail placement moves 46150 insts, mean move: 1.07 um, max move: 11.80 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC9785_DP_OP_78J7_122_5511_n388): (332.80, 472.60) --> (344.60, 472.60)
	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 2978.6MB
Summary Report:
Instances move: 68045 (out of 88801 movable)
Instances flipped: 645
Mean displacement: 3.48 um
Max displacement: 97.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7188_0) (381.6, 355.6) -> (329.4, 400.6)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 1.484e+06 (6.765e+05 8.076e+05) (ext = 4.995e+04)
Runtime: CPU: 0:00:44.1 REAL: 0:00:44.0 MEM: 2978.6MB
*** Finished refinePlace (2:03:05 mem=2978.6M) ***
Finished re-routing un-routed nets (0:00:00.3 2978.6M)


Density : 0.6731
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:52.0 real=0:00:52.0 mem=2978.6M) ***
** GigaOpt Optimizer WNS Slack -3.466 TNS Slack -2994.492 Density 67.31
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.643|
|reg2reg   |-3.466|-2957.849|
|HEPG      |-3.466|-2957.849|
|All Paths |-3.466|-2994.492|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 975 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:51:04 real=0:50:59 mem=2978.6M) ***

(I,S,L,T): WC_VIEW: 270.871, 206.499, 3.38784, 480.758
*** SetupOpt [finish] : cpu/real = 0:51:15.4/0:51:11.1 (1.0), totSession cpu/real = 2:03:14.3/2:04:47.6 (1.0), mem = 2943.5M
End: GigaOpt Optimization in TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:03:16.1/2:04:49.3 (1.0), mem = 2813.6M
(I,S,L,T): WC_VIEW: 270.871, 206.499, 3.38784, 480.758
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.466  TNS Slack -2994.492 Density 67.31
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    67.31%|        -|  -3.466|-2994.492|   0:00:00.0| 2813.6M|
|    67.24%|      436|  -3.465|-2992.846|   0:00:30.0| 2853.3M|
|    67.23%|        7|  -3.465|-2992.116|   0:00:03.0| 2853.3M|
|    67.23%|        2|  -3.465|-2992.116|   0:00:02.0| 2853.3M|
|    67.23%|      691|  -3.462|-2981.711|   0:00:09.0| 2853.3M|
|    67.11%|      375|  -3.460|-2981.312|   0:00:15.0| 2853.3M|
|    66.53%|     4040|  -3.449|-2998.265|   0:00:53.0| 2860.0M|
|    66.52%|       56|  -3.449|-2998.357|   0:00:03.0| 2864.5M|
|    66.52%|        0|  -3.449|-2998.357|   0:00:01.0| 2864.5M|
|    66.52%|       10|  -3.449|-2998.357|   0:00:01.0| 2864.5M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.449  TNS Slack -2998.357 Density 66.52
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 271 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:02:01) (real = 0:02:01) **
*** Starting refinePlace (2:05:18 mem=2880.5M) ***
Total net bbox length = 1.484e+06 (6.775e+05 8.068e+05) (ext = 4.996e+04)
Move report: Detail placement moves 423 insts, mean move: 1.85 um, max move: 10.00 um
	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7449_0): (340.20, 56.80) --> (341.20, 65.80)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2883.6MB
Summary Report:
Instances move: 423 (out of 87917 movable)
Instances flipped: 0
Mean displacement: 1.85 um
Max displacement: 10.00 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7449_0) (340.2, 56.8) -> (341.2, 65.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
Total net bbox length = 1.485e+06 (6.779e+05 8.072e+05) (ext = 4.996e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2883.6MB
*** Finished refinePlace (2:05:20 mem=2883.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2883.6M)


Density : 0.6652
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:04.0 mem=2883.6M) ***
(I,S,L,T): WC_VIEW: 267.723, 202.848, 3.33163, 473.903
*** AreaOpt [finish] : cpu/real = 0:02:06.1/0:02:05.8 (1.0), totSession cpu/real = 2:05:22.1/2:06:55.1 (1.0), mem = 2883.6M
End: Area Reclaim Optimization (cpu=0:02:06, real=0:02:06, mem=2796.50M, totSessionCpu=2:05:22).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2856.37 MB )
[NR-eGR] Read 21604 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2856.37 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21604
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37227
[NR-eGR] Read numTotalNets=92761  numIgnoredNets=143
[NR-eGR] There are 123 clock nets ( 123 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 92495 
[NR-eGR] Rule id: 1  Nets: 123 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 271 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.788740e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 123 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 2.878380e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 92224 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.618144e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       426( 0.24%)       106( 0.06%)        23( 0.01%)   ( 0.32%) 
[NR-eGR]      M3  (3)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       179( 0.10%)         1( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              623( 0.05%)       108( 0.01%)        23( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 305317
[NR-eGR]     M2  (2V) length: 5.220726e+05um, number of vias: 421300
[NR-eGR]     M3  (3H) length: 5.738828e+05um, number of vias: 44443
[NR-eGR]     M4  (4V) length: 3.383975e+05um, number of vias: 11459
[NR-eGR]     M5  (5H) length: 1.934493e+05um, number of vias: 4313
[NR-eGR]     M6  (6V) length: 5.502462e+04um, number of vias: 2262
[NR-eGR]     M7  (7H) length: 2.222680e+04um, number of vias: 2964
[NR-eGR]     M8  (8V) length: 1.463900e+04um, number of vias: 0
[NR-eGR] Total length: 1.719693e+06um, number of vias: 792058
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9.122000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.86 sec, Real: 4.87 sec, Curr Mem: 2770.34 MB )
Extraction called for design 'core' of instances=88053 and nets=92993 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 2750.344M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2767.96)
Total number of fetched objects 92783
End delay calculation. (MEM=2818.64 CPU=0:00:13.9 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=2818.64 CPU=0:00:17.9 REAL=0:00:17.0)
Begin: GigaOpt postEco DRV Optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:56.0/2:07:28.8 (1.0), mem = 2818.6M
(I,S,L,T): WC_VIEW: 267.896, 205.134, 3.33163, 476.362
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    20|   179|    -0.07|     6|     6|    -0.00|     0|     0|     0|     0|    -3.55| -3099.10|       0|       0|       0|  66.52|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.55| -3098.59|       3|       0|      17|  66.53| 0:00:01.0|  2881.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.55| -3098.59|       0|       0|       0|  66.53| 0:00:00.0|  2881.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 145 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=2881.9M) ***

*** Starting refinePlace (2:06:11 mem=2897.9M) ***
Total net bbox length = 1.485e+06 (6.779e+05 8.072e+05) (ext = 4.995e+04)
Move report: Detail placement moves 59 insts, mean move: 2.17 um, max move: 12.60 um
	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U874): (331.00, 443.80) --> (325.60, 451.00)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2897.9MB
Summary Report:
Instances move: 59 (out of 87920 movable)
Instances flipped: 0
Mean displacement: 2.17 um
Max displacement: 12.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U874) (331, 443.8) -> (325.6, 451)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 1.485e+06 (6.780e+05 8.072e+05) (ext = 4.994e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2897.9MB
*** Finished refinePlace (2:06:14 mem=2897.9M) ***
Finished re-routing un-routed nets (0:00:00.1 2897.9M)


Density : 0.6653
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2897.9M) ***
(I,S,L,T): WC_VIEW: 267.688, 205.142, 3.33204, 476.163
*** DrvOpt [finish] : cpu/real = 0:00:19.9/0:00:19.8 (1.0), totSession cpu/real = 2:06:15.9/2:07:48.6 (1.0), mem = 2862.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -3.449 -> -3.545 (bump = 0.096)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:06:16.9/2:07:49.6 (1.0), mem = 2862.8M
(I,S,L,T): WC_VIEW: 267.688, 205.142, 3.33204, 476.163
*info: 266 clock nets excluded
*info: 2 special nets excluded.
*info: 232 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.545 TNS Slack -3098.589 Density 66.53
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.296|  -30.579|
|reg2reg   |-3.545|-3068.013|
|HEPG      |-3.545|-3068.013|
|All Paths |-3.545|-3098.589|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.545ns TNS -3068.010ns; HEPG WNS -3.545ns TNS -3068.010ns; all paths WNS -3.545ns TNS -3098.587ns; Real time 2:05:20
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.545|   -3.545|-3068.013|-3098.589|    66.53%|   0:00:00.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.546|   -3.546|-3067.958|-3098.534|    66.53%|   0:00:02.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_0_/D                   |
|  -3.539|   -3.539|-3067.796|-3098.373|    66.53%|   0:00:01.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
|  -3.530|   -3.530|-3066.629|-3097.206|    66.53%|   0:00:06.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.524|   -3.524|-3066.188|-3096.764|    66.53%|   0:00:21.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
|  -3.524|   -3.524|-3066.010|-3096.586|    66.52%|   0:00:27.0| 2898.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
|  -3.520|   -3.520|-3068.227|-3098.803|    66.55%|   0:00:03.0| 2898.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
|  -3.516|   -3.516|-3068.050|-3098.626|    66.56%|   0:00:09.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
|  -3.513|   -3.513|-3067.815|-3098.391|    66.56%|   0:00:06.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
|  -3.513|   -3.513|-3067.787|-3098.364|    66.56%|   0:00:05.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
|  -3.514|   -3.514|-3068.485|-3099.061|    66.57%|   0:00:03.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:23 real=0:01:23 mem=2882.0M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.296|   -3.514| -30.579|-3099.061|    66.57%|   0:00:00.0| 2882.0M|   WC_VIEW|  default| out[1]                                             |
|  -0.286|   -3.514| -30.546|-3099.029|    66.57%|   0:00:00.0| 2882.0M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2882.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:24 real=0:01:23 mem=2882.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.514|-3068.485|
|HEPG      |-3.514|-3068.485|
|All Paths |-3.514|-3099.029|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.514ns TNS -3068.483ns; HEPG WNS -3.514ns TNS -3068.483ns; all paths WNS -3.514ns TNS -3099.026ns; Real time 2:06:44
** GigaOpt Optimizer WNS Slack -3.514 TNS Slack -3099.029 Density 66.57
*** Starting refinePlace (2:07:53 mem=2882.0M) ***
Total net bbox length = 1.485e+06 (6.781e+05 8.074e+05) (ext = 4.994e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2882.0MB
Summary Report:
Instances move: 0 (out of 87977 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.485e+06 (6.781e+05 8.074e+05) (ext = 4.994e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2882.0MB
*** Finished refinePlace (2:07:55 mem=2882.0M) ***
Finished re-routing un-routed nets (0:00:00.0 2882.0M)


Density : 0.6657
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:05.0 mem=2882.0M) ***
** GigaOpt Optimizer WNS Slack -3.514 TNS Slack -3099.029 Density 66.57
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.514|-3068.485|
|HEPG      |-3.514|-3068.485|
|All Paths |-3.514|-3099.029|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 149 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:30 real=0:01:30 mem=2882.0M) ***

(I,S,L,T): WC_VIEW: 268.002, 205.319, 3.33487, 476.656
*** SetupOpt [finish] : cpu/real = 0:01:40.8/0:01:40.7 (1.0), totSession cpu/real = 2:07:57.7/2:09:30.3 (1.0), mem = 2846.9M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -3.449 -> -3.513 (bump = 0.064)
Begin: GigaOpt nonLegal postEco optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:58.6/2:09:31.2 (1.0), mem = 2846.9M
(I,S,L,T): WC_VIEW: 268.002, 205.319, 3.33487, 476.656
*info: 266 clock nets excluded
*info: 2 special nets excluded.
*info: 232 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.514 TNS Slack -3099.029 Density 66.57
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.514|-3068.485|
|HEPG      |-3.514|-3068.485|
|All Paths |-3.514|-3099.029|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.514ns TNS -3068.483ns; HEPG WNS -3.514ns TNS -3068.483ns; all paths WNS -3.514ns TNS -3099.026ns; Real time 2:07:02
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.514|   -3.514|-3068.485|-3099.029|    66.57%|   0:00:00.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
|  -3.516|   -3.516|-3068.288|-3098.832|    66.69%|   0:03:00.0| 2926.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
|  -3.516|   -3.516|-3068.290|-3098.834|    66.69%|   0:00:07.0| 2926.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:07 real=0:03:07 mem=2926.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -3.516| -30.546|-3098.834|    66.69%|   0:00:00.0| 2926.1M|   WC_VIEW|  default| out[127]                                           |
|  -0.286|   -3.516| -30.546|-3098.834|    66.69%|   0:00:00.0| 2926.1M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2926.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:07 real=0:03:07 mem=2926.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.516|-3068.290|
|HEPG      |-3.516|-3068.290|
|All Paths |-3.516|-3098.834|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.516ns TNS -3068.288ns; HEPG WNS -3.516ns TNS -3068.288ns; all paths WNS -3.516ns TNS -3098.832ns; Real time 2:10:09
** GigaOpt Optimizer WNS Slack -3.516 TNS Slack -3098.834 Density 66.69
*** Starting refinePlace (2:11:18 mem=2926.1M) ***
Total net bbox length = 1.486e+06 (6.785e+05 8.076e+05) (ext = 4.994e+04)
Move report: Detail placement moves 3691 insts, mean move: 0.41 um, max move: 4.00 um
	Max move on inst (norm_inst/FE_RC_7916_1): (605.00, 265.60) --> (604.60, 269.20)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2926.1MB
Summary Report:
Instances move: 3691 (out of 88021 movable)
Instances flipped: 0
Mean displacement: 0.41 um
Max displacement: 4.00 um (Instance: norm_inst/FE_RC_7916_1) (605, 265.6) -> (604.6, 269.2)
	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
Total net bbox length = 1.487e+06 (6.791e+05 8.078e+05) (ext = 4.994e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 2926.1MB
*** Finished refinePlace (2:11:20 mem=2926.1M) ***
Finished re-routing un-routed nets (0:00:00.1 2926.1M)


Density : 0.6669
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:05.0 mem=2926.1M) ***
** GigaOpt Optimizer WNS Slack -3.516 TNS Slack -3098.834 Density 66.69
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.516|-3068.290|
|HEPG      |-3.516|-3068.290|
|All Paths |-3.516|-3098.834|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -3.516ns TNS -3068.288ns; HEPG WNS -3.516ns TNS -3068.288ns; all paths WNS -3.516ns TNS -3098.832ns; Real time 2:10:15
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.516|   -3.516|-3068.290|-3098.834|    66.69%|   0:00:01.0| 2926.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
|  -3.518|   -3.518|-3068.938|-3099.482|    66.86%|   0:02:36.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
|  -3.515|   -3.515|-3068.868|-3099.412|    66.86%|   0:00:01.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
|  -3.515|   -3.515|-3068.795|-3099.339|    66.86%|   0:00:01.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
|  -3.515|   -3.515|-3068.696|-3099.240|    66.86%|   0:00:00.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
|  -3.517|   -3.517|-3069.373|-3099.917|    66.94%|   0:00:41.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:20 real=0:03:20 mem=2927.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -3.517| -30.546|-3099.917|    66.94%|   0:00:01.0| 2927.9M|   WC_VIEW|  default| out[127]                                           |
|  -0.286|   -3.517| -30.546|-3099.917|    66.94%|   0:00:00.0| 2927.9M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2927.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:21 real=0:03:21 mem=2927.9M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.517|-3069.373|
|HEPG      |-3.517|-3069.373|
|All Paths |-3.517|-3099.917|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -3.517ns TNS -3069.371ns; HEPG WNS -3.517ns TNS -3069.371ns; all paths WNS -3.517ns TNS -3099.915ns; Real time 2:13:36
** GigaOpt Optimizer WNS Slack -3.517 TNS Slack -3099.917 Density 66.94
*** Starting refinePlace (2:14:45 mem=2927.9M) ***
Total net bbox length = 1.488e+06 (6.799e+05 8.083e+05) (ext = 4.994e+04)
Move report: Detail placement moves 6519 insts, mean move: 0.56 um, max move: 7.60 um
	Max move on inst (norm_inst/U11506): (603.60, 325.00) --> (607.60, 328.60)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2927.9MB
Summary Report:
Instances move: 6519 (out of 88094 movable)
Instances flipped: 50
Mean displacement: 0.56 um
Max displacement: 7.60 um (Instance: norm_inst/U11506) (603.6, 325) -> (607.6, 328.6)
	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND8
Total net bbox length = 1.490e+06 (6.812e+05 8.087e+05) (ext = 4.994e+04)
Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 2927.9MB
*** Finished refinePlace (2:14:49 mem=2927.9M) ***
Finished re-routing un-routed nets (0:00:00.1 2927.9M)


Density : 0.6694
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:06.5 real=0:00:06.0 mem=2927.9M) ***
** GigaOpt Optimizer WNS Slack -3.517 TNS Slack -3099.917 Density 66.94
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.517|-3069.373|
|HEPG      |-3.517|-3069.373|
|All Paths |-3.517|-3099.917|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 149 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:06:43 real=0:06:42 mem=2927.9M) ***

(I,S,L,T): WC_VIEW: 270.435, 207.628, 3.36133, 481.425
*** SetupOpt [finish] : cpu/real = 0:06:53.2/0:06:52.6 (1.0), totSession cpu/real = 2:14:51.9/2:16:23.8 (1.0), mem = 2892.8M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -2998.362 -> -3099.917
Begin: GigaOpt TNS recovery
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:52.8/2:16:24.8 (1.0), mem = 2892.8M
(I,S,L,T): WC_VIEW: 270.435, 207.628, 3.36133, 481.425
*info: 266 clock nets excluded
*info: 2 special nets excluded.
*info: 232 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.517 TNS Slack -3099.917 Density 66.94
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.517|-3069.373|
|HEPG      |-3.517|-3069.373|
|All Paths |-3.517|-3099.917|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.517ns TNS -3069.371ns; HEPG WNS -3.517ns TNS -3069.371ns; all paths WNS -3.517ns TNS -3099.915ns; Real time 2:13:55
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.517|   -3.517|-3069.373|-3099.917|    66.94%|   0:00:00.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
|  -3.512|   -3.512|-3068.994|-3099.538|    66.95%|   0:00:08.0| 2880.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.512|   -3.512|-3068.992|-3099.536|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.512|   -3.512|-3068.934|-3099.478|    66.95%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_19_/D                  |
|  -3.512|   -3.512|-3068.877|-3099.421|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_19_/D                  |
|  -3.512|   -3.512|-3068.866|-3099.410|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_19_/D                  |
|  -3.512|   -3.512|-3068.780|-3099.324|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.512|   -3.512|-3068.626|-3099.170|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.512|   -3.512|-3068.616|-3099.160|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.512|   -3.512|-3068.606|-3099.150|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
|  -3.512|   -3.512|-3068.460|-3099.004|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_5_/D                   |
|  -3.512|   -3.512|-3068.182|-3098.726|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_5_/D                   |
|  -3.512|   -3.512|-3068.181|-3098.725|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_5_/D                   |
|  -3.512|   -3.512|-3068.082|-3098.625|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_3_/D                   |
|  -3.512|   -3.512|-3068.072|-3098.616|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_3_/D                   |
|  -3.512|   -3.512|-3067.965|-3098.509|    66.95%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
|  -3.512|   -3.512|-3067.864|-3098.407|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
|  -3.512|   -3.512|-3067.859|-3098.403|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
|  -3.512|   -3.512|-3067.858|-3098.402|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_16_/D                  |
|  -3.512|   -3.512|-3067.811|-3098.354|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_16_/D                  |
|  -3.512|   -3.512|-3067.802|-3098.346|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_16_/D                  |
|  -3.512|   -3.512|-3067.793|-3098.337|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_16_/D                  |
|  -3.512|   -3.512|-3067.674|-3098.218|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
|  -3.512|   -3.512|-3067.546|-3098.090|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
|  -3.512|   -3.512|-3067.490|-3098.033|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
|  -3.512|   -3.512|-3066.855|-3097.399|    66.96%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.512|   -3.512|-3066.623|-3097.167|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.512|   -3.512|-3066.109|-3096.653|    66.96%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
|  -3.512|   -3.512|-3065.909|-3096.453|    66.96%|   0:00:04.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
|  -3.512|   -3.512|-3065.688|-3096.232|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
|  -3.512|   -3.512|-3065.560|-3096.104|    66.97%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
|  -3.512|   -3.512|-3065.499|-3096.043|    66.97%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
|  -3.512|   -3.512|-3065.268|-3095.812|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
|  -3.512|   -3.512|-3065.264|-3095.808|    66.97%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
|  -3.512|   -3.512|-3065.257|-3095.801|    66.97%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
|  -3.512|   -3.512|-3065.204|-3095.748|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
|  -3.512|   -3.512|-3065.195|-3095.739|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
|  -3.512|   -3.512|-3065.193|-3095.737|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
|  -3.512|   -3.512|-3065.164|-3095.708|    66.97%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_5_/D                   |
|  -3.512|   -3.512|-3065.158|-3095.702|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_5_/D                   |
|  -3.512|   -3.512|-3065.152|-3095.696|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
|  -3.512|   -3.512|-3065.150|-3095.694|    66.97%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_13_/D                  |
|  -3.512|   -3.512|-3065.145|-3095.689|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_13_/D                  |
|  -3.512|   -3.512|-3065.141|-3095.685|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_13_/D                  |
|  -3.512|   -3.512|-3065.138|-3095.682|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
|  -3.512|   -3.512|-3064.082|-3094.625|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.512|   -3.512|-3064.037|-3094.581|    66.98%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.512|   -3.512|-3063.066|-3093.610|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.512|   -3.512|-3062.900|-3093.444|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
|  -3.512|   -3.512|-3061.173|-3091.717|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -3.512|   -3.512|-3060.542|-3091.086|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
|  -3.512|   -3.512|-3059.971|-3090.515|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -3.512|   -3.512|-3059.117|-3089.661|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -3.512|   -3.512|-3058.500|-3089.044|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
|  -3.512|   -3.512|-3057.206|-3087.750|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_15_/D  |
|  -3.512|   -3.512|-3056.255|-3086.799|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -3.512|   -3.512|-3055.384|-3085.928|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -3.512|   -3.512|-3054.950|-3085.494|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
|  -3.512|   -3.512|-3052.191|-3082.735|    66.99%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -3.512|   -3.512|-3051.728|-3082.272|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -3.512|   -3.512|-3050.885|-3081.429|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -3.512|   -3.512|-3050.616|-3081.160|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
|  -3.512|   -3.512|-3049.946|-3080.490|    66.99%|   0:00:03.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_17_/D  |
|  -3.512|   -3.512|-3048.462|-3079.006|    66.99%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
|  -3.512|   -3.512|-3045.300|-3075.844|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
|  -3.512|   -3.512|-3045.114|-3075.657|    66.99%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
|  -3.512|   -3.512|-3042.062|-3072.606|    66.99%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
|  -3.512|   -3.512|-3040.674|-3071.218|    67.00%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
|  -3.512|   -3.512|-3040.180|-3070.723|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
|  -3.512|   -3.512|-3040.178|-3070.722|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
|  -3.512|   -3.512|-3039.012|-3069.556|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.512|   -3.512|-3038.671|-3069.215|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.512|   -3.512|-3036.707|-3067.251|    67.00%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.512|   -3.512|-3036.302|-3066.845|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.512|   -3.512|-3036.051|-3066.595|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.512|   -3.512|-3035.918|-3066.462|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
|  -3.512|   -3.512|-3035.522|-3066.066|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
|  -3.512|   -3.512|-3035.517|-3066.061|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
|  -3.512|   -3.512|-3035.458|-3066.002|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
|  -3.512|   -3.512|-3035.354|-3065.898|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
|  -3.512|   -3.512|-3035.274|-3065.818|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
|  -3.512|   -3.512|-3034.961|-3065.505|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_/D   |
|  -3.512|   -3.512|-3034.900|-3065.444|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_/D   |
|  -3.512|   -3.512|-3034.490|-3065.034|    67.01%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
|  -3.512|   -3.512|-3033.786|-3064.330|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
|  -3.512|   -3.512|-3033.466|-3064.010|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
|  -3.512|   -3.512|-3033.455|-3063.999|    67.01%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -3.512|   -3.512|-3033.406|-3063.950|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
|  -3.512|   -3.512|-3033.292|-3063.836|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
|  -3.512|   -3.512|-3032.322|-3062.866|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
|  -3.512|   -3.512|-3031.043|-3061.587|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -3.512|   -3.512|-3029.810|-3060.354|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
|  -3.512|   -3.512|-3028.733|-3059.277|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_/D   |
|  -3.512|   -3.512|-3028.459|-3059.003|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_/D   |
|  -3.512|   -3.512|-3028.445|-3058.989|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_/D   |
|  -3.512|   -3.512|-3027.845|-3058.389|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -3.512|   -3.512|-3027.383|-3057.927|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -3.512|   -3.512|-3026.798|-3057.342|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
|  -3.512|   -3.512|-3026.768|-3057.312|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -3.512|   -3.512|-3026.654|-3057.198|    67.02%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
|  -3.512|   -3.512|-3026.520|-3057.063|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -3.512|   -3.512|-3026.516|-3057.060|    67.02%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
|  -3.512|   -3.512|-3026.426|-3056.970|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_13_/D   |
|  -3.512|   -3.512|-3026.372|-3056.916|    67.02%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_13_/D   |
|  -3.512|   -3.512|-3026.010|-3056.553|    67.02%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
|  -3.512|   -3.512|-3025.913|-3056.456|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_10_/D   |
|  -3.512|   -3.512|-3025.517|-3056.061|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
|  -3.512|   -3.512|-3025.448|-3055.992|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
|  -3.512|   -3.512|-3025.082|-3055.626|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
|  -3.512|   -3.512|-3025.061|-3055.605|    67.02%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
|  -3.512|   -3.512|-3024.731|-3055.275|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_12_/D   |
|  -3.512|   -3.512|-3024.706|-3055.250|    67.02%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_13_/D   |
|  -3.512|   -3.512|-3024.655|-3055.199|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_10_/D  |
|  -3.512|   -3.512|-3024.567|-3055.111|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
|  -3.512|   -3.512|-3023.305|-3053.849|    67.03%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_13_/D   |
|  -3.512|   -3.512|-3023.122|-3053.666|    67.03%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_13_/D   |
|  -3.512|   -3.512|-3022.953|-3053.497|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/D  |
|  -3.512|   -3.512|-3022.801|-3053.344|    67.03%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/D  |
|  -3.512|   -3.512|-3022.746|-3053.290|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/D  |
|  -3.512|   -3.512|-3022.738|-3053.282|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_/D   |
|  -3.512|   -3.512|-3022.684|-3053.228|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
|  -3.512|   -3.512|-3022.462|-3053.006|    67.03%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_12_/D  |
|  -3.512|   -3.512|-3022.134|-3052.677|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_13_/D   |
|  -3.512|   -3.512|-3022.018|-3052.562|    67.03%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_13_/D   |
|  -3.512|   -3.512|-3021.565|-3052.109|    67.04%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_9_/D   |
|  -3.512|   -3.512|-3021.333|-3051.877|    67.04%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
|  -3.512|   -3.512|-3021.035|-3051.579|    67.04%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
|  -3.512|   -3.512|-3020.976|-3051.520|    67.04%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
|  -3.512|   -3.512|-3020.294|-3050.838|    67.04%|   0:00:03.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -3.512|   -3.512|-3020.236|-3050.780|    67.04%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -3.512|   -3.512|-3019.920|-3050.464|    67.04%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
|  -3.512|   -3.512|-3019.586|-3050.130|    67.05%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -3.512|   -3.512|-3019.554|-3050.098|    67.05%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -3.512|   -3.512|-3019.511|-3050.055|    67.05%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
|  -3.512|   -3.512|-3019.437|-3049.981|    67.05%|   0:00:03.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_7_/D    |
|  -3.512|   -3.512|-3019.410|-3049.954|    67.05%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_7_/D    |
|  -3.512|   -3.512|-3018.964|-3049.508|    67.05%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_8_/D    |
|  -3.512|   -3.512|-3018.887|-3049.431|    67.05%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_8_/D    |
|  -3.512|   -3.512|-3018.598|-3049.142|    67.05%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
|  -3.512|   -3.512|-3018.520|-3049.064|    67.05%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
|  -3.512|   -3.512|-3018.111|-3048.655|    67.05%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_7_/D    |
|  -3.512|   -3.512|-3018.049|-3048.593|    67.06%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -3.512|   -3.512|-3017.946|-3048.490|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
|  -3.512|   -3.512|-3017.705|-3048.249|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_5_/D    |
|  -3.512|   -3.512|-3017.113|-3047.657|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_6_/D   |
|  -3.512|   -3.512|-3017.078|-3047.622|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_6_/D   |
|  -3.512|   -3.512|-3016.966|-3047.510|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -3.512|   -3.512|-3016.900|-3047.444|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -3.512|   -3.512|-3016.875|-3047.419|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -3.512|   -3.512|-3016.843|-3047.387|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
|  -3.512|   -3.512|-3016.444|-3046.988|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_12_/D  |
|  -3.512|   -3.512|-3016.218|-3046.761|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_12_/D  |
|  -3.512|   -3.512|-3016.144|-3046.688|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
|  -3.512|   -3.512|-3016.087|-3046.631|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
|  -3.512|   -3.512|-3016.075|-3046.619|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
|  -3.512|   -3.512|-3016.021|-3046.564|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
|  -3.512|   -3.512|-3015.960|-3046.504|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
|  -3.512|   -3.512|-3015.465|-3046.009|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
|  -3.512|   -3.512|-3015.221|-3045.764|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
|  -3.512|   -3.512|-3015.161|-3045.705|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
|  -3.512|   -3.512|-3015.131|-3045.675|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
|  -3.512|   -3.512|-3015.083|-3045.627|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_11_/D   |
|  -3.512|   -3.512|-3014.780|-3045.323|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_8_/D    |
|  -3.512|   -3.512|-3014.696|-3045.240|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_8_/D    |
|  -3.512|   -3.512|-3014.635|-3045.179|    67.07%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_8_/D    |
|  -3.512|   -3.512|-3014.603|-3045.147|    67.07%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_8_/D   |
|  -3.512|   -3.512|-3014.550|-3045.094|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_8_/D   |
|  -3.512|   -3.512|-3013.931|-3044.475|    67.07%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_/D    |
|  -3.512|   -3.512|-3013.483|-3044.027|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_/D    |
|  -3.512|   -3.512|-3013.416|-3043.960|    67.07%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -3.512|   -3.512|-3013.142|-3043.686|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
|  -3.512|   -3.512|-3013.073|-3043.617|    67.07%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
|  -3.512|   -3.512|-3012.804|-3043.348|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -3.512|   -3.512|-3012.113|-3042.657|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
|  -3.512|   -3.512|-3012.072|-3042.616|    67.07%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_7_/D   |
|  -3.512|   -3.512|-3011.768|-3042.312|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
|  -3.512|   -3.512|-3011.002|-3041.546|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_5_/D    |
|  -3.512|   -3.512|-3010.948|-3041.492|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_5_/D    |
|  -3.512|   -3.512|-3010.943|-3041.487|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_5_/D    |
|  -3.512|   -3.512|-3010.790|-3041.333|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_6_/D    |
|  -3.512|   -3.512|-3010.545|-3041.089|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
|  -3.512|   -3.512|-3010.151|-3040.695|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
|  -3.512|   -3.512|-3010.049|-3040.593|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
|  -3.512|   -3.512|-3010.013|-3040.556|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
|  -3.512|   -3.512|-3009.614|-3040.158|    67.08%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -3.512|   -3.512|-3009.599|-3040.143|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -3.512|   -3.512|-3009.545|-3040.089|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
|  -3.512|   -3.512|-3009.247|-3039.791|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
|  -3.512|   -3.512|-3009.219|-3039.762|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
|  -3.512|   -3.512|-3009.211|-3039.755|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
|  -3.512|   -3.512|-3009.143|-3039.687|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -3.512|   -3.512|-3009.135|-3039.678|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
|  -3.512|   -3.512|-3009.033|-3039.576|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_7_/D   |
|  -3.512|   -3.512|-3008.616|-3039.160|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_4_/D   |
|  -3.512|   -3.512|-3008.580|-3039.124|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_4_/D   |
|  -3.512|   -3.512|-3008.400|-3038.944|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -3.512|   -3.512|-3008.396|-3038.939|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
|  -3.512|   -3.512|-3008.455|-3038.999|    67.09%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_/D    |
|  -3.512|   -3.512|-3008.300|-3038.844|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
|  -3.512|   -3.512|-3008.198|-3038.742|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_5_/D    |
|  -3.512|   -3.512|-3008.063|-3038.607|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_5_/D    |
|  -3.512|   -3.512|-3008.014|-3038.558|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
|  -3.512|   -3.512|-3007.920|-3038.463|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_6_/D    |
|  -3.512|   -3.512|-3007.907|-3038.451|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_6_/D    |
|  -3.512|   -3.512|-3007.887|-3038.430|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -3.512|   -3.512|-3007.868|-3038.412|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
|  -3.512|   -3.512|-3007.861|-3038.405|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_3_/D   |
|  -3.512|   -3.512|-3007.786|-3038.330|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_3_/D   |
|  -3.512|   -3.512|-3007.781|-3038.325|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_3_/D   |
|  -3.512|   -3.512|-3007.775|-3038.319|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_3_/D   |
|  -3.512|   -3.512|-3006.579|-3037.123|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_4_/D   |
|  -3.512|   -3.512|-3006.446|-3036.990|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_4_/D   |
|  -3.512|   -3.512|-3006.326|-3036.870|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
|  -3.512|   -3.512|-3006.292|-3036.836|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
|  -3.512|   -3.512|-3006.235|-3036.779|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
|  -3.512|   -3.512|-3006.127|-3036.671|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
|  -3.512|   -3.512|-3006.007|-3036.550|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
|  -3.512|   -3.512|-3005.761|-3036.305|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.512|   -3.512|-3005.758|-3036.302|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.512|   -3.512|-3005.757|-3036.301|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.512|   -3.512|-3005.717|-3036.261|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D    |
|  -3.512|   -3.512|-3005.459|-3036.003|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
|  -3.512|   -3.512|-3005.449|-3035.993|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
|  -3.512|   -3.512|-3005.448|-3035.992|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
|  -3.512|   -3.512|-3005.437|-3035.981|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
|  -3.512|   -3.512|-3005.436|-3035.979|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
|  -3.512|   -3.512|-3005.435|-3035.979|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_2_/D    |
|  -3.512|   -3.512|-3005.418|-3035.962|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
|  -3.512|   -3.512|-3004.941|-3035.485|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/D    |
|  -3.512|   -3.512|-3004.822|-3035.366|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
|  -3.512|   -3.512|-3004.527|-3035.071|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_1_/D   |
|  -3.512|   -3.512|-3004.247|-3034.791|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -3.512|   -3.512|-3004.245|-3034.789|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -3.512|   -3.512|-3004.226|-3034.769|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
|  -3.512|   -3.512|-3004.222|-3034.766|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
|  -3.512|   -3.512|-3004.215|-3034.759|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
|  -3.512|   -3.512|-3004.104|-3034.648|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_1_/D   |
|  -3.512|   -3.512|-3004.051|-3034.594|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_1_/D   |
|  -3.512|   -3.512|-3003.926|-3034.469|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_1_/D    |
|  -3.512|   -3.512|-3003.857|-3034.401|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_1_/D    |
|  -3.512|   -3.512|-3003.816|-3034.360|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D   |
|  -3.512|   -3.512|-3003.816|-3034.360|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D   |
|  -3.512|   -3.512|-3003.815|-3034.359|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
|  -3.512|   -3.512|-3003.813|-3034.357|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
|  -3.512|   -3.512|-3003.702|-3034.246|    67.12%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/D   |
|  -3.512|   -3.512|-3003.685|-3034.229|    67.12%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/D   |
|  -3.512|   -3.512|-3003.617|-3034.161|    67.13%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -3.512|   -3.512|-3003.610|-3034.154|    67.13%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -3.512|   -3.512|-3003.569|-3034.113|    67.13%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -3.512|   -3.512|-3003.566|-3034.110|    67.13%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -3.512|   -3.512|-3003.560|-3034.104|    67.13%|   0:00:04.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -3.512|   -3.512|-3003.558|-3034.101|    67.13%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -3.512|   -3.512|-3003.542|-3034.085|    67.14%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
|  -3.512|   -3.512|-3003.523|-3034.067|    67.14%|   0:00:04.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.512|   -3.512|-3003.511|-3034.055|    67.14%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.512|   -3.512|-3003.493|-3034.037|    67.14%|   0:00:03.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.512|   -3.512|-3003.475|-3034.019|    67.14%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.512|   -3.512|-3003.475|-3034.019|    67.14%|   0:00:03.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.512|   -3.512|-3003.465|-3034.009|    67.14%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.512|   -3.512|-3003.464|-3034.008|    67.15%|   0:00:02.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.512|   -3.512|-3003.454|-3033.998|    67.15%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
|  -3.512|   -3.512|-3003.431|-3033.975|    67.15%|   0:00:02.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
|  -3.512|   -3.512|-3003.423|-3033.967|    67.15%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
|  -3.512|   -3.512|-3003.411|-3033.955|    67.15%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
|  -3.512|   -3.512|-3003.408|-3033.952|    67.15%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
|  -3.512|   -3.512|-3003.405|-3033.948|    67.15%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
|  -3.512|   -3.512|-3003.404|-3033.948|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
|  -3.512|   -3.512|-3003.394|-3033.938|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
|  -3.512|   -3.512|-3003.392|-3033.936|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
|  -3.512|   -3.512|-3003.376|-3033.920|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_40_/D                      |
|  -3.512|   -3.512|-3003.375|-3033.919|    67.16%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_40_/D                      |
|  -3.512|   -3.512|-3002.352|-3032.896|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_54_/D                      |
|  -3.512|   -3.512|-3001.718|-3032.267|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_/D    |
|  -3.512|   -3.512|-2997.242|-3027.810|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_95_/D                |
|  -3.512|   -3.512|-2993.659|-3024.261|    67.16%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
|  -3.512|   -3.512|-2993.434|-3024.046|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
|  -3.512|   -3.512|-2993.432|-3024.044|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
|  -3.512|   -3.512|-2993.428|-3024.040|    67.17%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
|  -3.512|   -3.512|-2993.421|-3024.034|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
|  -3.512|   -3.512|-2993.421|-3024.034|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:23 real=0:03:22 mem=2940.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -3.512| -30.633|-3024.034|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[127]                                           |
|  -0.287|   -3.512| -29.918|-3023.319|    67.18%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[127]                                           |
|  -0.287|   -3.512| -29.658|-3023.059|    67.18%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[58]                                            |
|  -0.287|   -3.512| -29.508|-3022.908|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[58]                                            |
|  -0.287|   -3.512| -29.498|-3022.899|    67.19%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[58]                                            |
|  -0.287|   -3.512| -29.420|-3022.821|    67.19%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[39]                                            |
|  -0.287|   -3.512| -29.359|-3022.760|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[39]                                            |
|  -0.287|   -3.512| -29.350|-3022.750|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[39]                                            |
|  -0.287|   -3.512| -29.336|-3022.736|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[75]                                            |
|  -0.287|   -3.512| -29.316|-3022.716|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[75]                                            |
|  -0.287|   -3.512| -29.288|-3022.688|    67.19%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[44]                                            |
|  -0.287|   -3.512| -29.264|-3022.665|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[44]                                            |
|  -0.287|   -3.512| -29.171|-3022.572|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[23]                                            |
|  -0.287|   -3.512| -29.156|-3022.556|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[23]                                            |
|  -0.287|   -3.512| -29.108|-3022.508|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[20]                                            |
|  -0.287|   -3.512| -28.543|-3021.943|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[89]                                            |
|  -0.287|   -3.512| -28.413|-3021.813|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
|  -0.287|   -3.512| -28.334|-3021.734|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
|  -0.287|   -3.512| -28.310|-3021.711|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
|  -0.287|   -3.512| -27.876|-3021.277|    67.20%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
|  -0.287|   -3.512| -27.833|-3021.233|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
|  -0.287|   -3.512| -27.803|-3021.204|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
|  -0.287|   -3.512| -27.315|-3020.716|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[111]                                           |
|  -0.287|   -3.512| -27.211|-3020.612|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[111]                                           |
|  -0.287|   -3.512| -27.183|-3020.583|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[111]                                           |
|  -0.287|   -3.512| -26.851|-3020.252|    67.21%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[129]                                           |
|  -0.287|   -3.512| -26.807|-3020.208|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[129]                                           |
|  -0.287|   -3.512| -26.725|-3020.125|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[129]                                           |
|  -0.287|   -3.512| -26.714|-3020.114|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[129]                                           |
|  -0.287|   -3.512| -26.308|-3019.708|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[99]                                            |
|  -0.287|   -3.512| -26.286|-3019.687|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[99]                                            |
|  -0.287|   -3.512| -26.097|-3019.497|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[99]                                            |
|  -0.287|   -3.512| -25.678|-3019.079|    67.22%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[106]                                           |
|  -0.287|   -3.512| -25.636|-3019.037|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[106]                                           |
|  -0.287|   -3.512| -25.633|-3019.034|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[106]                                           |
|  -0.287|   -3.512| -25.231|-3018.631|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[88]                                            |
|  -0.287|   -3.512| -25.219|-3018.619|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[88]                                            |
|  -0.287|   -3.512| -25.185|-3018.585|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[88]                                            |
|  -0.287|   -3.512| -25.179|-3018.579|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[88]                                            |
|  -0.287|   -3.512| -25.114|-3018.514|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[115]                                           |
|  -0.287|   -3.512| -25.110|-3018.511|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[115]                                           |
|  -0.287|   -3.512| -25.066|-3018.467|    67.22%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[119]                                           |
|  -0.287|   -3.512| -25.057|-3018.458|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[119]                                           |
|  -0.287|   -3.512| -24.965|-3018.365|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[89]                                            |
|  -0.287|   -3.512| -24.860|-3018.260|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[89]                                            |
|  -0.287|   -3.512| -24.778|-3018.193|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[86]                                            |
|  -0.287|   -3.512| -24.774|-3018.189|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[86]                                            |
|  -0.286|   -3.512| -24.773|-3018.189|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:09.0 mem=2940.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:32 real=0:03:31 mem=2940.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.512|-2993.415|
|HEPG      |-3.512|-2993.415|
|All Paths |-3.512|-3018.189|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.512ns TNS -2993.416ns; HEPG WNS -3.512ns TNS -2993.416ns; all paths WNS -3.512ns TNS -3018.189ns; Real time 2:17:27
** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -3018.189 Density 67.23
*** Starting refinePlace (2:18:37 mem=2940.6M) ***
Total net bbox length = 1.493e+06 (6.824e+05 8.101e+05) (ext = 4.927e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2940.6MB
Summary Report:
Instances move: 0 (out of 88422 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.493e+06 (6.824e+05 8.101e+05) (ext = 4.927e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2940.6MB
*** Finished refinePlace (2:18:39 mem=2940.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2940.6M)


Density : 0.6723
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2940.6M) ***
** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -3023.307 Density 67.23
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.512|-2998.533|
|HEPG      |-3.512|-2998.533|
|All Paths |-3.512|-3023.307|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 148 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:03:39 real=0:03:39 mem=2940.6M) ***

(I,S,L,T): WC_VIEW: 271.273, 208.138, 3.38728, 482.798
*** SetupOpt [finish] : cpu/real = 0:03:49.3/0:03:48.9 (1.0), totSession cpu/real = 2:18:42.1/2:20:13.7 (1.0), mem = 2905.6M
End: GigaOpt TNS recovery
GigaOpt: WNS changes after routing: -3.449 -> -3.512 (bump = 0.063)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:18:43.1/2:20:14.7 (1.0), mem = 2905.6M
(I,S,L,T): WC_VIEW: 271.273, 208.138, 3.38728, 482.798
*info: 266 clock nets excluded
*info: 2 special nets excluded.
*info: 232 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -3023.307 Density 67.23
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.512|-2998.533|
|HEPG      |-3.512|-2998.533|
|All Paths |-3.512|-3023.307|
+----------+------+---------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.512ns TNS -2998.534ns; HEPG WNS -3.512ns TNS -2998.534ns; all paths WNS -3.512ns TNS -3023.307ns; Real time 2:17:45
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.512|   -3.512|-2998.533|-3023.307|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.507|   -3.507|-3000.475|-3025.248|    67.24%|   0:00:46.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.506|   -3.506|-3000.418|-3025.191|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
|  -3.505|   -3.505|-3000.336|-3025.110|    67.24%|   0:00:07.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.505|   -3.505|-3000.316|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.505|   -3.505|-3000.316|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:55.3 real=0:00:55.0 mem=2924.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -3.505| -24.773|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  default| out[127]                                           |
|  -0.286|   -3.505| -24.773|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2924.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:55.8 real=0:00:56.0 mem=2924.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.316|
|HEPG      |-3.505|-3000.316|
|All Paths |-3.505|-3025.089|
+----------+------+---------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.505ns TNS -3000.316ns; HEPG WNS -3.505ns TNS -3000.316ns; all paths WNS -3.505ns TNS -3025.090ns; Real time 2:18:42
** GigaOpt Optimizer WNS Slack -3.505 TNS Slack -3025.089 Density 67.24
*** Starting refinePlace (2:19:51 mem=2924.6M) ***
Total net bbox length = 1.493e+06 (6.825e+05 8.103e+05) (ext = 4.927e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2924.6MB
Summary Report:
Instances move: 0 (out of 88448 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.493e+06 (6.825e+05 8.103e+05) (ext = 4.927e+04)
Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2924.6MB
*** Finished refinePlace (2:19:53 mem=2924.6M) ***
Finished re-routing un-routed nets (0:00:00.1 2924.6M)


Density : 0.6724
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:04.0 mem=2924.6M) ***
** GigaOpt Optimizer WNS Slack -3.505 TNS Slack -3025.089 Density 67.24
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.316|
|HEPG      |-3.505|-3000.316|
|All Paths |-3.505|-3025.089|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 149 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:01:03 real=0:01:02 mem=2924.6M) ***

(I,S,L,T): WC_VIEW: 271.349, 208.168, 3.38777, 482.905
*** SetupOpt [finish] : cpu/real = 0:01:13.5/0:01:13.4 (1.0), totSession cpu/real = 2:19:56.6/2:21:28.2 (1.0), mem = 2889.6M
End: GigaOpt postEco optimization
*** Steiner Routed Nets: 2.300%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:19:57.1/2:21:28.6 (1.0), mem = 2889.6M
(I,S,L,T): WC_VIEW: 271.349, 208.168, 3.38777, 482.905
*info: 266 clock nets excluded
*info: 2 special nets excluded.
*info: 232 no-driver nets excluded.
*info: 143 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -3.505 TNS Slack -3025.089 Density 67.24
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.316|
|HEPG      |-3.505|-3000.316|
|All Paths |-3.505|-3025.089|
+----------+------+---------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.505ns TNS -3000.316ns; HEPG WNS -3.505ns TNS -3000.316ns; all paths WNS -3.505ns TNS -3025.090ns; Real time 2:18:59
Active Path Group: reg2reg  
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.505|   -3.505|-3000.316|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
|  -3.505|   -3.505|-3000.140|-3024.913|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
|  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
|  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
|  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:04.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
|  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
|  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_9_/D    |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_11_/D  |
|  -3.505|   -3.505|-3000.053|-3024.827|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_7_/D    |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_4_/D   |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_5_/D    |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_141_/D                     |
|  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.8 real=0:00:20.0 mem=2924.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.286|   -3.505| -24.773|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  default| out[127]                                           |
|  -0.287|   -3.505| -24.774|-3024.794|    67.24%|   0:00:00.0| 2921.6M|   WC_VIEW|  default| out[99]                                            |
|  -0.286|   -3.505| -24.773|-3024.794|    67.24%|   0:00:00.0| 2921.6M|   WC_VIEW|  default| out[127]                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2921.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.4 real=0:00:20.0 mem=2921.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.020|
|HEPG      |-3.505|-3000.020|
|All Paths |-3.505|-3024.794|
+----------+------+---------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.505ns TNS -3000.021ns; HEPG WNS -3.505ns TNS -3000.021ns; all paths WNS -3.505ns TNS -3024.794ns; Real time 2:19:20
** GigaOpt Optimizer WNS Slack -3.505 TNS Slack -3024.794 Density 67.24
OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.020|
|HEPG      |-3.505|-3000.020|
|All Paths |-3.505|-3024.794|
+----------+------+---------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 149 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:21.8 real=0:00:21.0 mem=2921.6M) ***

(I,S,L,T): WC_VIEW: 271.349, 208.169, 3.38779, 482.907
*** SetupOpt [finish] : cpu/real = 0:00:32.8/0:00:32.7 (1.0), totSession cpu/real = 2:20:29.8/2:22:01.3 (1.0), mem = 2886.6M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 2:15:47, real = 2:15:37, mem = 2450.3M, totSessionCpu=2:20:34 **
**optDesign ... cpu = 2:15:47, real = 2:15:37, mem = 2449.4M, totSessionCpu=2:20:34 **
** Profile ** Start :  cpu=0:00:00.0, mem=2797.6M
** Profile ** Other data :  cpu=0:00:00.3, mem=2797.6M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2807.6M
** Profile ** DRVs :  cpu=0:00:02.2, mem=2807.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.505  | -3.505  | -0.287  |
|           TNS (ns):| -3024.8 | -3000.0 | -24.774 |
|    Violating Paths:|  2773   |  2642   |   131   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.236%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2807.6M
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2453.63MB/3960.43MB/2595.71MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2453.89MB/3960.43MB/2595.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2453.90MB/3960.43MB/2595.71MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 17:24:22 (2022-Mar-16 00:24:22 GMT)
2022-Mar-15 17:24:22 (2022-Mar-16 00:24:22 GMT): 10%
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT): 20%
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT): 30%
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT): 40%
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT): 50%
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT): 60%
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT): 70%
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT): 80%
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT): 90%

Finished Levelizing
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT)

Starting Activity Propagation
2022-Mar-15 17:24:23 (2022-Mar-16 00:24:23 GMT)
2022-Mar-15 17:24:24 (2022-Mar-16 00:24:24 GMT): 10%
2022-Mar-15 17:24:25 (2022-Mar-16 00:24:25 GMT): 20%

Finished Activity Propagation
2022-Mar-15 17:24:27 (2022-Mar-16 00:24:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2457.51MB/3960.43MB/2595.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 17:24:27 (2022-Mar-16 00:24:27 GMT)
 ... Calculating switching power
2022-Mar-15 17:24:27 (2022-Mar-16 00:24:27 GMT): 10%
2022-Mar-15 17:24:27 (2022-Mar-16 00:24:27 GMT): 20%
2022-Mar-15 17:24:28 (2022-Mar-16 00:24:28 GMT): 30%
2022-Mar-15 17:24:28 (2022-Mar-16 00:24:28 GMT): 40%
2022-Mar-15 17:24:28 (2022-Mar-16 00:24:28 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 17:24:31 (2022-Mar-16 00:24:31 GMT): 60%
2022-Mar-15 17:24:34 (2022-Mar-16 00:24:34 GMT): 70%
2022-Mar-15 17:24:35 (2022-Mar-16 00:24:35 GMT): 80%
2022-Mar-15 17:24:36 (2022-Mar-16 00:24:36 GMT): 90%

Finished Calculating power
2022-Mar-15 17:24:37 (2022-Mar-16 00:24:37 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2457.87MB/3960.43MB/2595.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2457.87MB/3960.43MB/2595.71MB)

Ended Power Analysis: (cpu=0:00:16, real=0:00:16, mem(process/total/peak)=2457.93MB/3960.43MB/2595.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2457.93MB/3960.43MB/2595.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 17:24:37 (2022-Mar-16 00:24:37 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      273.55864141 	   54.4073%
Total Switching Power:     225.65765937 	   44.8804%
Total Leakage Power:         3.58148167 	    0.7123%
Total Power:               502.79778165
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         103.4       4.838      0.8164       109.1       21.69
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      163.7       203.7       2.722       370.1       73.61
Clock (Combinational)              6.409       17.14     0.04297       23.59       4.692
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              273.6       225.7       3.581       502.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      273.6       225.7       3.581       502.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                6.409       17.14     0.04297       23.59       4.692
-----------------------------------------------------------------------------------------
Total                              6.409       17.14     0.04297       23.59       4.692
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: norm_inst/FE_OFC6996_n4228 (BUFFD8):           0.3405
*              Highest Leakage Power:    norm_inst/FE_RC_6635_0 (ND3D8):         0.000299
*                Total Cap:      6.88118e-10 F
*                Total instances in design: 88584
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2482.40MB/3981.43MB/2595.71MB)


Phase 1 finished in (cpu = 0:00:13.9) (real = 0:00:14.0) **
Finished Timing Update in (cpu = 0:00:20.6) (real = 0:00:20.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 65 and inserted 0 insts
Checking setup slack degradation ...
*** Starting refinePlace (2:21:40 mem=2996.2M) ***
Total net bbox length = 1.493e+06 (6.825e+05 8.103e+05) (ext = 4.927e+04)
Move report: Detail placement moves 8 insts, mean move: 1.78 um, max move: 3.60 um
	Max move on inst (mac_array_instance/CTS_ccl_a_buf_00420): (197.60, 530.20) --> (197.60, 526.60)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2996.2MB
Summary Report:
Instances move: 8 (out of 88475 movable)
Instances flipped: 0
Mean displacement: 1.78 um
Max displacement: 3.60 um (Instance: mac_array_instance/CTS_ccl_a_buf_00420) (197.6, 530.2) -> (197.6, 526.6)
	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
Total net bbox length = 1.493e+06 (6.826e+05 8.103e+05) (ext = 4.927e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2996.2MB
*** Finished refinePlace (2:21:42 mem=2996.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2996.2M)


Density : 0.6717
Max route overflow : 0.0000

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:43.6/2:23:15.0 (1.0), mem = 2996.2M
(I,S,L,T): WC_VIEW: 271.69, 208.505, 3.38421, 483.58
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -3.474  TNS Slack -2945.231 Density 67.17
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    67.17%|        -|  -3.474|-2945.231|   0:00:00.0| 2996.2M|
|    67.17%|        0|  -3.474|-2945.230|   0:00:01.0| 2996.2M|
|    67.14%|      148|  -3.471|-2944.686|   0:00:21.0| 2996.2M|
|    67.13%|       11|  -3.471|-2944.654|   0:00:01.0| 2996.2M|
|    67.13%|        1|  -3.471|-2944.654|   0:00:01.0| 2996.2M|
|    67.13%|        0|  -3.471|-2944.654|   0:00:21.0| 2996.2M|
|    67.13%|        1|  -3.471|-2944.654|   0:00:21.0| 2996.2M|
+----------+---------+--------+---------+------------+--------+
Reclaim Optimization End WNS Slack -3.471  TNS Slack -2944.654 Density 67.13
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 149 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:11) (real = 0:01:11) **
(I,S,L,T): WC_VIEW: 271.669, 208.409, 3.38306, 483.461
*** PowerOpt [finish] : cpu/real = 0:01:11.5/0:01:11.4 (1.0), totSession cpu/real = 2:22:55.2/2:24:26.4 (1.0), mem = 2996.2M
*** Starting refinePlace (2:22:56 mem=2996.2M) ***
Total net bbox length = 1.493e+06 (6.825e+05 8.100e+05) (ext = 4.927e+04)
Move report: Detail placement moves 221 insts, mean move: 2.03 um, max move: 9.20 um
	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC1706_q_temp_816): (325.40, 303.40) --> (325.60, 312.40)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2996.2MB
Summary Report:
Instances move: 221 (out of 88281 movable)
Instances flipped: 0
Mean displacement: 2.03 um
Max displacement: 9.20 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC1706_q_temp_816) (325.4, 303.4) -> (325.6, 312.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
Total net bbox length = 1.493e+06 (6.828e+05 8.102e+05) (ext = 4.927e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2996.2MB
*** Finished refinePlace (2:22:58 mem=2996.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2996.2M)


Density : 0.6713
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2996.2M) ***
Checking setup slack degradation ...
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:23:03.4/2:24:34.6 (1.0), mem = 2996.2M
(I,S,L,T): WC_VIEW: 271.669, 208.409, 3.38306, 483.461
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -3.471|   -3.471|-2944.654|-2944.654|    67.13%|   0:00:00.0| 3005.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
+--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=3005.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=3005.8M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 266 constrained nets 
Layer 7 has 149 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 271.669, 208.409, 3.38306, 483.461
*** SetupOpt [finish] : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 2:23:14.4/2:24:45.5 (1.0), mem = 2996.2M
Executing incremental physical updates
*** Starting refinePlace (2:23:15 mem=2996.2M) ***
Total net bbox length = 1.493e+06 (6.828e+05 8.102e+05) (ext = 4.927e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2996.2MB
Summary Report:
Instances move: 0 (out of 88281 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.493e+06 (6.828e+05 8.102e+05) (ext = 4.927e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2996.2MB
*** Finished refinePlace (2:23:17 mem=2996.2M) ***
Finished re-routing un-routed nets (0:00:00.1 2996.2M)


Density : 0.6713
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.4 real=0:00:05.0 mem=2996.2M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2579.28MB/4149.13MB/2595.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2579.28MB/4149.13MB/2595.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2579.28MB/4149.13MB/2595.71MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT)
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT): 10%
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT): 20%
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT): 30%
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT): 40%
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT): 50%
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT): 60%
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT): 70%
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT): 80%
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT): 90%

Finished Levelizing
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT)

Starting Activity Propagation
2022-Mar-15 17:27:04 (2022-Mar-16 00:27:04 GMT)
2022-Mar-15 17:27:06 (2022-Mar-16 00:27:06 GMT): 10%
2022-Mar-15 17:27:06 (2022-Mar-16 00:27:06 GMT): 20%

Finished Activity Propagation
2022-Mar-15 17:27:08 (2022-Mar-16 00:27:08 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2581.04MB/4149.13MB/2595.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 17:27:08 (2022-Mar-16 00:27:08 GMT)
 ... Calculating switching power
2022-Mar-15 17:27:08 (2022-Mar-16 00:27:08 GMT): 10%
2022-Mar-15 17:27:08 (2022-Mar-16 00:27:08 GMT): 20%
2022-Mar-15 17:27:09 (2022-Mar-16 00:27:09 GMT): 30%
2022-Mar-15 17:27:09 (2022-Mar-16 00:27:09 GMT): 40%
2022-Mar-15 17:27:09 (2022-Mar-16 00:27:09 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 17:27:12 (2022-Mar-16 00:27:12 GMT): 60%
2022-Mar-15 17:27:15 (2022-Mar-16 00:27:15 GMT): 70%
2022-Mar-15 17:27:16 (2022-Mar-16 00:27:16 GMT): 80%
2022-Mar-15 17:27:17 (2022-Mar-16 00:27:17 GMT): 90%

Finished Calculating power
2022-Mar-15 17:27:18 (2022-Mar-16 00:27:18 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2581.05MB/4149.13MB/2595.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2581.05MB/4149.13MB/2595.71MB)

Ended Power Analysis: (cpu=0:00:16, real=0:00:16, mem(process/total/peak)=2581.05MB/4149.13MB/2595.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2581.05MB/4149.13MB/2595.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 17:27:18 (2022-Mar-16 00:27:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: core
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      272.73718535 	   54.3522%
Total Switching Power:     225.48784255 	   44.9362%
Total Leakage Power:         3.57088071 	    0.7116%
Total Power:               501.79590782
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         103.4       4.834      0.8153         109       21.73
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      163.7       203.6       2.718         370       73.74
Clock (Combinational)              5.634       17.03     0.03732       22.71       4.525
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              272.7       225.5       3.571       501.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      272.7       225.5       3.571       501.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.634       17.03     0.03732       22.71       4.525
-----------------------------------------------------------------------------------------
Total                              5.634       17.03     0.03732       22.71       4.525
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: norm_inst/FE_OFC6996_n4228 (BUFFD8):           0.3405
*              Highest Leakage Power:    norm_inst/FE_RC_6635_0 (ND3D8):         0.000299
*                Total Cap:      6.8741e-10 F
*                Total instances in design: 88390
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2581.95MB/4149.13MB/2595.71MB)

** Power Reclaim End WNS Slack -3.471  TNS Slack -2944.654 
End: Power Optimization (cpu=0:02:40, real=0:02:39, mem=2837.13M, totSessionCpu=2:23:38).
**optDesign ... cpu = 2:18:52, real = 2:18:41, mem = 2463.7M, totSessionCpu=2:23:38 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'core' of instances=88390 and nets=93329 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 2805.609M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2871.48 MB )
[NR-eGR] Read 21604 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2871.48 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21604
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37227
[NR-eGR] Read numTotalNets=93097  numIgnoredNets=143
[NR-eGR] There are 123 clock nets ( 123 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 92831 
[NR-eGR] Rule id: 1  Nets: 123 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 149 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.501100e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 123 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 2.591640e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 92682 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.626120e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       381( 0.22%)        90( 0.05%)        20( 0.01%)   ( 0.28%) 
[NR-eGR]      M3  (3)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       176( 0.10%)         5( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         5( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              576( 0.05%)        95( 0.01%)        21( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.46 sec, Real: 2.46 sec, Curr Mem: 2892.05 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2890.05)
Total number of fetched objects 93119
End delay calculation. (MEM=2921.65 CPU=0:00:13.9 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2921.65 CPU=0:00:17.7 REAL=0:00:18.0)
*** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:24.0 totSessionCpu=2:24:07 mem=2921.7M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2563.56MB/4074.57MB/2595.71MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2563.56MB/4074.57MB/2595.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2563.56MB/4074.57MB/2595.71MB)

Begin Processing Signal Activity


Starting Levelizing
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT)
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT): 10%
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT): 20%
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT): 30%
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT): 40%
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT): 50%
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT): 60%
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT): 70%
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT): 80%
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT): 90%

Finished Levelizing
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT)

Starting Activity Propagation
2022-Mar-15 17:27:52 (2022-Mar-16 00:27:52 GMT)
2022-Mar-15 17:27:54 (2022-Mar-16 00:27:54 GMT): 10%
2022-Mar-15 17:27:54 (2022-Mar-16 00:27:54 GMT): 20%

Finished Activity Propagation
2022-Mar-15 17:27:56 (2022-Mar-16 00:27:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2565.02MB/4074.57MB/2595.71MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2022-Mar-15 17:27:56 (2022-Mar-16 00:27:56 GMT)
 ... Calculating switching power
2022-Mar-15 17:27:56 (2022-Mar-16 00:27:56 GMT): 10%
2022-Mar-15 17:27:56 (2022-Mar-16 00:27:56 GMT): 20%
2022-Mar-15 17:27:57 (2022-Mar-16 00:27:57 GMT): 30%
2022-Mar-15 17:27:57 (2022-Mar-16 00:27:57 GMT): 40%
2022-Mar-15 17:27:57 (2022-Mar-16 00:27:57 GMT): 50%
 ... Calculating internal and leakage power
2022-Mar-15 17:28:00 (2022-Mar-16 00:28:00 GMT): 60%
2022-Mar-15 17:28:03 (2022-Mar-16 00:28:03 GMT): 70%
2022-Mar-15 17:28:04 (2022-Mar-16 00:28:04 GMT): 80%
2022-Mar-15 17:28:05 (2022-Mar-16 00:28:05 GMT): 90%

Finished Calculating power
2022-Mar-15 17:28:06 (2022-Mar-16 00:28:06 GMT)
Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2565.02MB/4074.57MB/2595.71MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2565.02MB/4074.57MB/2595.71MB)

Ended Power Analysis: (cpu=0:00:16, real=0:00:16, mem(process/total/peak)=2565.02MB/4074.57MB/2595.71MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2565.02MB/4074.57MB/2595.71MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2022-Mar-15 17:28:07 (2022-Mar-16 00:28:07 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: core

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/core_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      272.73844842 	   54.3523%
Total Switching Power:     225.48784255 	   44.9361%
Total Leakage Power:         3.57088071 	    0.7116%
Total Power:               501.79717092
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         103.4       4.834      0.8153         109       21.73
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      163.7       203.6       2.718         370       73.74
Clock (Combinational)              5.634       17.03     0.03732       22.71       4.525
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              272.7       225.5       3.571       501.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      272.7       225.5       3.571       501.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                5.634       17.03     0.03732       22.71       4.525
-----------------------------------------------------------------------------------------
Total                              5.634       17.03     0.03732       22.71       4.525
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2568.27MB/4074.57MB/2595.71MB)


Output file is ./timingReports/core_postCTS.power.
**optDesign ... cpu = 2:19:40, real = 2:19:29, mem = 2472.7M, totSessionCpu=2:24:26 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 2:19:40, real = 2:19:29, mem = 2459.4M, totSessionCpu=2:24:26 **
** Profile ** Start :  cpu=0:00:00.0, mem=2833.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=2833.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2843.7M
** Profile ** Total reports :  cpu=0:00:00.8, mem=2835.7M
** Profile ** DRVs :  cpu=0:00:04.2, mem=2833.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.9 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.133%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2833.7M
**optDesign ... cpu = 2:19:46, real = 2:19:36, mem = 2445.2M, totSessionCpu=2:24:32 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      740  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 760 warning(s), 0 error(s)

#% End ccopt_design (date=03/15 17:28:16, total cpu=2:23:35, real=2:23:24, peak res=2595.7M, current mem=2361.2M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2301.2M, totSessionCpu=2:24:33 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2022-Mar-15 17:28:28 (2022-Mar-16 00:28:28 GMT)
2022-Mar-15 17:28:30 (2022-Mar-16 00:28:30 GMT): 10%
2022-Mar-15 17:28:30 (2022-Mar-16 00:28:30 GMT): 20%

Finished Activity Propagation
2022-Mar-15 17:28:32 (2022-Mar-16 00:28:32 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 2365.5M, totSessionCpu=2:24:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2772.5M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 630
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 630
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:24:57 mem=2778.6M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=14.1797)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 93119
End delay calculation. (MEM=0 CPU=0:00:13.9 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:17.6 REAL=0:00:17.0)
*** Done Building Timing Graph (cpu=0:00:21.0 real=0:00:21.0 totSessionCpu=0:00:49.2 mem=0.0M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:27.8 real=0:00:27.0 totSessionCpu=0:00:51.7 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=0.0M
Done building hold timer [42870 node(s), 50603 edge(s), 1 view(s)] (fixHold) cpu=0:00:31.3 real=0:00:31.0 totSessionCpu=0:00:55.3 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:31.3/0:00:31.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2806.18)
Total number of fetched objects 93119
End delay calculation. (MEM=2856.86 CPU=0:00:13.9 REAL=0:00:13.0)
End delay calculation (fullDC). (MEM=2856.86 CPU=0:00:17.5 REAL=0:00:17.0)
*** Done Building Timing Graph (cpu=0:00:19.9 real=0:00:20.0 totSessionCpu=2:25:53 mem=2856.9M)
Done building cte setup timing graph (fixHold) cpu=0:00:56.0 real=0:00:56.0 totSessionCpu=2:25:53 mem=2856.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=2856.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2856.9M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=2856.9M
** Profile ** Other data :  cpu=0:00:00.3, mem=2856.9M
** Profile ** DRVs :  cpu=0:00:02.1, mem=2856.9M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.9 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.100  | -0.100  | -0.051  |
|           TNS (ns):| -3.962  | -3.589  | -0.373  |
|    Violating Paths:|   133   |   95    |   38    |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.133%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:27, mem = 2429.8M, totSessionCpu=2:26:00 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:25:59.7/2:27:31.7 (1.0), mem = 2804.9M
(I,S,L,T): WC_VIEW: 271.728, 208.453, 3.38312, 483.565
*info: Run optDesign holdfix with 1 thread.
Info: 143 nets with fixed/cover wires excluded.
Info: 266 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:08 real=0:01:08 totSessionCpu=2:26:05 mem=2899.2M density=67.133% ***
** Profile ** Start :  cpu=0:00:00.0, mem=2899.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=2899.2M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2907.2M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0997
      TNS :      -3.9620
      #VP :          133
  Density :      67.133%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:11 real=0:01:12 totSessionCpu=2:26:09 mem=2907.2M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0997
      TNS :      -3.9620
      #VP :          133
  Density :      67.133%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:01.0
 accumulated cpu=0:01:11 real=0:01:12 totSessionCpu=2:26:09 mem=2926.3M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0997
      TNS :      -3.9620
      #VP :          133
  Density :      67.133%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:11 real=0:01:12 totSessionCpu=2:26:09 mem=2926.3M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst norm_inst/FE_PHC32976_FE_OFN1792_pmem_out_39 (CKBD0)

    Added inst norm_inst/FE_PHC32977_FE_OFN1205_pmem_out_19 (CKBD0)

    Added inst FE_PHC32978_inst_17 (CKBD0)

    Added inst norm_inst/FE_PHC32979_n29727 (CKBD0)

    Added inst norm_inst/FE_PHC32980_FE_OFN1204_pmem_out_19 (CKBD0)

    Added inst norm_inst/FE_PHC32981_FE_OFN1837_pmem_out_79 (CKBD0)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC32982_n241 (CKBD0)

    Added inst norm_inst/FE_PHC32983_FE_OCPN9623_FE_OFN1818_pmem_out_99 (CKBD2)

    Added inst norm_inst/FE_PHC32984_FE_OFN30442_pmem_out_119 (BUFFD3)

    Added inst norm_inst/FE_PHC32985_FE_OFN30439_pmem_out_119 (CKBD4)

    Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC32986_rd_ptr_3 (CKBD1)

    Added inst psum_mem_instance/FE_PHC32987_inst_10 (CKBD0)

    Added inst psum_mem_instance/FE_PHC32988_FE_OFN708_N282 (CKBD0)

    Added inst norm_inst/FE_PHC32989_FE_OCPN10952_FE_OFN1205_pmem_out_19 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0762
      TNS :      -1.0486
      #VP :           60
      TNS+:       2.9134/14 improved (0.2081 per commit, 73.534%)
  Density :      67.137%
------------------------------------------------------------------------------------------
 14 buffer added (phase total 14, total 14)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.5 real=0:00:01.0
 accumulated cpu=0:01:13 real=0:01:13 totSessionCpu=2:26:10 mem=3002.6M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 83.33 %
    there are 15 full evals passed out of 18 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst norm_inst/FE_PHC32990_FE_OCPN10952_FE_OFN1205_pmem_out_19 (CKBD0)

    Added inst norm_inst/FE_PHC32991_FE_OFN2018_pmem_out_59 (CKBD0)

    Added inst norm_inst/FE_PHC32992_FE_OFN30287_pmem_out_39 (CKBD0)

    Added inst norm_inst/FE_PHC32993_FE_OFN1204_pmem_out_19 (CKBD0)

    Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC32994_n241 (CKBD0)

    Added inst norm_inst/FE_PHC32995_FE_OFN2017_pmem_out_59 (CKBD0)

    Added inst FE_PHC32996_inst_17 (CKBD2)

    Added inst norm_inst/FE_PHC32997_FE_OCPN9623_FE_OFN1818_pmem_out_99 (BUFFD2)

    Added inst norm_inst/FE_PHC32998_FE_OFN1837_pmem_out_79 (CKBD0)

    Added inst norm_inst/FE_PHC32999_FE_OFN30442_pmem_out_119 (CKBD2)

    Added inst norm_inst/FE_PHC33000_FE_OFN1839_pmem_out_79 (CKBD0)

    Added inst norm_inst/FE_PHC33001_FE_OFN30442_pmem_out_119 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0552
      TNS :      -0.4212
      #VP :           18
      TNS+:       0.6274/12 improved (0.0523 per commit, 59.832%)
  Density :      67.141%
------------------------------------------------------------------------------------------
 12 buffer added (phase total 26, total 26)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:01.2 real=0:00:01.0
 accumulated cpu=0:01:14 real=0:01:14 totSessionCpu=2:26:12 mem=3021.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 46.43 %
    there are 13 full evals passed out of 28 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst norm_inst/FE_PHC33002_FE_OCPN10952_FE_OFN1205_pmem_out_19 (CKBD0)

    Added inst norm_inst/FE_PHC33003_FE_OFN30644_n (CKBD0)

    Added inst norm_inst/FE_PHC33004_FE_OFN1204_pmem_out_19 (CKBD0)

    Added inst norm_inst/FE_PHC33005_FE_OFN30442_pmem_out_119 (CKBD2)

    Added inst norm_inst/FE_PHC33006_n29727 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0340
      TNS :      -0.1290
      #VP :           13
      TNS+:       0.2922/5 improved (0.0584 per commit, 69.373%)
  Density :      67.142%
------------------------------------------------------------------------------------------
 5 buffer added (phase total 31, total 31)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.2 real=0:00:01.0
 accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=2:26:12 mem=3021.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 29.41 %
    there are 5 full evals passed out of 17 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst norm_inst/FE_PHC33007_FE_OCPN10952_FE_OFN1205_pmem_out_19 (CKBD0)

    Added inst norm_inst/FE_PHC33008_FE_OFN1204_pmem_out_19 (CKBD0)

    Added inst norm_inst/FE_PHC33009_FE_OFN30442_pmem_out_119 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0230
      TNS :      -0.0413
      #VP :            4
      TNS+:       0.0877/3 improved (0.0292 per commit, 67.984%)
  Density :      67.143%
------------------------------------------------------------------------------------------
 3 buffer added (phase total 34, total 34)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=2:26:12 mem=3021.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 3 full evals passed out of 3 
===========================================================================================

Starting Phase 1 Step 2 Iter 5 ...

    Added inst norm_inst/FE_PHC33010_FE_OFN1204_pmem_out_19 (BUFFD1)
===========================================================================================
  Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0230
      TNS :      -0.0234
      #VP :            2
      TNS+:       0.0179/1 improved (0.0179 per commit, 43.341%)
  Density :      67.143%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 35, total 35)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=2:26:12 mem=3021.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 1 Step 2 Iter 6 ...
===========================================================================================
  Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0230
      TNS :      -0.0234
      #VP :            2
  Density :      67.143%
------------------------------------------------------------------------------------------
 0 buffer added (phase total 35, total 35)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:15 real=0:01:15 totSessionCpu=2:26:12 mem=3021.7M
===========================================================================================


*info:    Total 35 cells added for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=3021.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=3021.7M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3021.7M

Phase II ......
Executing transform: AddBuffer
===========================================================================================
  Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0230
      TNS :      -0.0234
      #VP :            2
  Density :      67.143%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=2:26:13 mem=3021.7M
===========================================================================================

Starting Phase 2 Step 1 Iter 1 ...

    Added inst norm_inst/FE_PHC33011_n29762 (BUFFD1)

    Added inst norm_inst/FE_PHC33012_n29756 (CKBD4)
===========================================================================================
  Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0098
      TNS :      -0.0098
      #VP :            1
      TNS+:       0.0136/2 improved (0.0068 per commit, 58.120%)
  Density :      67.144%
------------------------------------------------------------------------------------------
 2 buffer added (phase total 2, total 37)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=2:26:13 mem=3021.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 2 full evals passed out of 2 
===========================================================================================

Starting Phase 2 Step 1 Iter 2 ...

    Added inst norm_inst/FE_PHC33013_n29762 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0008
      TNS :      -0.0008
      #VP :            1
      TNS+:       0.0090/1 improved (0.0090 per commit, 91.837%)
  Density :      67.145%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 3, total 38)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=2:26:14 mem=3021.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================

Starting Phase 2 Step 1 Iter 3 ...

    Added inst norm_inst/FE_PHC33014_FE_RN_343_0 (CKBD1)
===========================================================================================
  Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0005
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0008/1 improved (0.0008 per commit, 100.000%)
  Density :      67.145%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 4, total 39)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=2:26:14 mem=3021.7M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================


*info:    Total 4 cells added for Phase II
** Profile ** Start :  cpu=0:00:00.0, mem=3021.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=3021.7M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3021.7M

*** Finished Core Fixing (fixHold) cpu=0:01:18 real=0:01:18 totSessionCpu=2:26:15 mem=3021.7M density=67.145% ***

*info:
*info: Added a total of 39 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            4 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD2' used
*info:            1 cell  of type 'BUFFD3' used
*info:           24 cells of type 'CKBD0' used
*info:            3 cells of type 'CKBD1' used
*info:            4 cells of type 'CKBD2' used
*info:            2 cells of type 'CKBD4' used

*** Starting refinePlace (2:26:16 mem=3037.7M) ***
Total net bbox length = 1.494e+06 (6.834e+05 8.110e+05) (ext = 4.911e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3037.7MB
Summary Report:
Instances move: 0 (out of 88320 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.494e+06 (6.834e+05 8.110e+05) (ext = 4.911e+04)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3037.7MB
*** Finished refinePlace (2:26:19 mem=3037.7M) ***
Finished re-routing un-routed nets (0:00:00.1 3037.7M)


Density : 0.6714
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:05.0 mem=3037.7M) ***
** Profile ** Start :  cpu=0:00:00.0, mem=3037.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=3037.7M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3037.7M
*** Finish Post CTS Hold Fixing (cpu=0:01:23 real=0:01:24 totSessionCpu=2:26:21 mem=3037.7M density=67.145%) ***
(I,S,L,T): WC_VIEW: 271.739, 208.477, 3.38375, 483.601
*** HoldOpt [finish] : cpu/real = 0:00:21.7/0:00:21.7 (1.0), totSession cpu/real = 2:26:21.4/2:27:53.4 (1.0), mem = 3002.6M
**INFO: total 39 insts, 0 nets marked don't touch
**INFO: total 39 insts, 0 nets marked don't touch DB property
**INFO: total 39 insts, 0 nets unmarked don't touch

*** Steiner Routed Nets: 2.967%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -3.478 -> -3.478 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0129
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -3.478 -> -3.478 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 2.967%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -3.478 -> -3.478 (bump = 0.0, threshold = 0.0129)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2938.02 MB )
[NR-eGR] Read 21604 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2938.02 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 21604
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37227
[NR-eGR] Read numTotalNets=93136  numIgnoredNets=143
[NR-eGR] There are 123 clock nets ( 123 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 92870 
[NR-eGR] Rule id: 1  Nets: 123 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 150 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.501460e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 123 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 2.592000e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 92720 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.627429e+06um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       370( 0.21%)        96( 0.05%)        21( 0.01%)   ( 0.28%) 
[NR-eGR]      M3  (3)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M4  (4)       176( 0.10%)         5( 0.00%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         5( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              568( 0.05%)       102( 0.01%)        22( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.46 sec, Real: 2.46 sec, Curr Mem: 2958.60 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:55, real = 0:01:55, mem = 2428.8M, totSessionCpu=2:26:28 **
** Profile ** Start :  cpu=0:00:00.0, mem=2842.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=2842.1M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=25.7188)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 93158
End delay calculation. (MEM=0 CPU=0:00:13.9 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:17.5 REAL=0:00:18.0)
*** Done Building Timing Graph (cpu=0:00:19.9 real=0:00:19.0 totSessionCpu=0:01:19 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:20.7, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:25.0/0:00:24.8 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2867.72)
Total number of fetched objects 93158
End delay calculation. (MEM=2918.39 CPU=0:00:13.8 REAL=0:00:14.0)
End delay calculation (fullDC). (MEM=2918.39 CPU=0:00:17.4 REAL=0:00:17.0)
*** Done Building Timing Graph (cpu=0:00:23.3 real=0:00:23.0 totSessionCpu=2:27:16 mem=2918.4M)
** Profile ** Overall slacks :  cpu=0:00:48.4, mem=2918.4M
** Profile ** Total reports :  cpu=0:00:00.8, mem=2868.4M
** Profile ** DRVs :  cpu=0:00:04.3, mem=2866.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.8 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.002  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.145%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2866.4M
**optDesign ... cpu = 0:02:49, real = 0:02:51, mem = 2486.6M, totSessionCpu=2:27:22 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/15 17:31:08, mem=2412.1M)
% Begin Save ccopt configuration ... (date=03/15 17:31:08, mem=2415.1M)
% End Save ccopt configuration ... (date=03/15 17:31:08, total cpu=0:00:00.4, real=0:00:00.0, peak res=2415.4M, current mem=2415.4M)
% Begin Save netlist data ... (date=03/15 17:31:08, mem=2415.4M)
Writing Binary DB to cts.enc.dat.tmp/core.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/15 17:31:09, total cpu=0:00:00.3, real=0:00:00.0, peak res=2415.8M, current mem=2415.8M)
Saving congestion map file cts.enc.dat.tmp/core.route.congmap.gz ...
% Begin Save AAE data ... (date=03/15 17:31:09, mem=2417.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/15 17:31:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2417.5M, current mem=2417.5M)
Saving /home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/15 17:31:11, mem=2417.7M)
% End Save clock tree data ... (date=03/15 17:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2417.8M, current mem=2417.8M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/15 17:31:11, mem=2418.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/15 17:31:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=2418.3M, current mem=2418.3M)
Saving PG file cts.enc.dat.tmp/core.pg.gz
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2804.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=03/15 17:31:12, mem=2418.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/15 17:31:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2418.4M, current mem=2418.4M)
% Begin Save routing data ... (date=03/15 17:31:12, mem=2418.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=2804.4M) ***
% End Save routing data ... (date=03/15 17:31:13, total cpu=0:00:00.8, real=0:00:01.0, peak res=2418.8M, current mem=2418.8M)
Saving property file cts.enc.dat.tmp/core.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2807.4M) ***
#Saving pin access data to file cts.enc.dat.tmp/core.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
% Begin Save power constraints data ... (date=03/15 17:31:15, mem=2419.2M)
% End Save power constraints data ... (date=03/15 17:31:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2419.2M, current mem=2419.2M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/15 17:31:17, total cpu=0:00:06.8, real=0:00:09.0, peak res=2419.2M, current mem=2419.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/15 17:41:53, mem=2419.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2419.68 (MB), peak = 2666.29 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2844.0M, init mem=2850.0M)
*info: Placed = 88429          (Fixed = 109)
*info: Unplaced = 0           
Placement Density:67.14%(366790/546268)
Placement Density (including fixed std cells):67.14%(366790/546268)
Finished checkPlace (total: cpu=0:00:00.9, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=2844.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (143) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2844.0M) ***
#Start route 266 clock and analog nets...
% Begin globalDetailRoute (date=03/15 17:41:54, mem=2408.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Mar 15 17:41:54 2022
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=93102
#need_extraction net=93102 (total=93368)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Tue Mar 15 17:41:59 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 93365 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2476.75 (MB), peak = 2666.29 (MB)
#Merging special wires: starts on Tue Mar 15 17:42:09 2022 with memory = 2477.95 (MB), peak = 2666.29 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
#
#Finished routing data preparation on Tue Mar 15 17:42:09 2022
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 17.93 (MB)
#Total memory = 2478.37 (MB)
#Peak memory = 2666.29 (MB)
#
#
#Start global routing on Tue Mar 15 17:42:09 2022
#
#
#Start global routing initialization on Tue Mar 15 17:42:09 2022
#
#Number of eco nets is 125
#
#Start global routing data preparation on Tue Mar 15 17:42:09 2022
#
#Start routing resource analysis on Tue Mar 15 17:42:09 2022
#
#Routing resource analysis is done on Tue Mar 15 17:42:10 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3709          80       64009    71.89%
#  M2             V        3717          84       64009     0.41%
#  M3             H        3789           0       64009     0.02%
#  M4             V        3492         309       64009     0.78%
#  M5             H        3789           0       64009     0.00%
#  M6             V        3801           0       64009     0.00%
#  M7             H         947           0       64009     0.00%
#  M8             V         950           0       64009     0.00%
#  --------------------------------------------------------------
#  Total                  24194       1.55%      512072     9.14%
#
#  266 nets (0.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 15 17:42:10 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2490.64 (MB), peak = 2666.29 (MB)
#
#
#Global routing initialization is done on Tue Mar 15 17:42:11 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2492.92 (MB), peak = 2666.29 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2591.38 (MB), peak = 2666.29 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2593.10 (MB), peak = 2666.29 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2593.80 (MB), peak = 2666.29 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2601.44 (MB), peak = 2666.29 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 232 (skipped).
#Total number of nets with skipped attribute = 92870 (skipped).
#Total number of routable nets = 266.
#Total number of nets in the design = 93368.
#
#248 routable nets have only global wires.
#18 routable nets have only detail routed wires.
#92870 skipped nets have only detail routed wires.
#248 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                248               0  
#------------------------------------------------
#        Total                248               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                266          150               144           92720  
#-------------------------------------------------------------------------------
#        Total                266          150               144           92720  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           10(0.02%)   (0.02%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     10(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 53137 um.
#Total half perimeter of net bounding box = 18111 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 648 um.
#Total wire length on LAYER M3 = 28002 um.
#Total wire length on LAYER M4 = 22922 um.
#Total wire length on LAYER M5 = 1259 um.
#Total wire length on LAYER M6 = 306 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34542
#Total number of multi-cut vias = 113 (  0.3%)
#Total number of single cut vias = 34429 ( 99.7%)
#Up-Via Summary (total 34542):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11791 ( 99.1%)       113 (  0.9%)      11904
# M2             11172 (100.0%)         0 (  0.0%)      11172
# M3             11088 (100.0%)         0 (  0.0%)      11088
# M4               302 (100.0%)         0 (  0.0%)        302
# M5                76 (100.0%)         0 (  0.0%)         76
#-----------------------------------------------------------
#                34429 ( 99.7%)       113 (  0.3%)      34542 
#
#Total number of involved priority nets 248
#Maximum src to sink distance for priority net 236.7
#Average of max src_to_sink distance for priority net 55.7
#Average of ave src_to_sink distance for priority net 33.2
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.02%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 124.16 (MB)
#Total memory = 2602.55 (MB)
#Peak memory = 2666.29 (MB)
#
#Finished global routing on Tue Mar 15 17:42:16 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2506.02 (MB), peak = 2666.29 (MB)
#Start Track Assignment.
#Done with 2322 horizontal wires in 2 hboxes and 457 vertical wires in 2 hboxes.
#Done with 20 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 59051 um.
#Total half perimeter of net bounding box = 18111 um.
#Total wire length on LAYER M1 = 1444 um.
#Total wire length on LAYER M2 = 679 um.
#Total wire length on LAYER M3 = 31960 um.
#Total wire length on LAYER M4 = 23400 um.
#Total wire length on LAYER M5 = 1262 um.
#Total wire length on LAYER M6 = 306 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 34542
#Total number of multi-cut vias = 113 (  0.3%)
#Total number of single cut vias = 34429 ( 99.7%)
#Up-Via Summary (total 34542):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             11791 ( 99.1%)       113 (  0.9%)      11904
# M2             11172 (100.0%)         0 (  0.0%)      11172
# M3             11088 (100.0%)         0 (  0.0%)      11088
# M4               302 (100.0%)         0 (  0.0%)        302
# M5                76 (100.0%)         0 (  0.0%)         76
#-----------------------------------------------------------
#                34429 ( 99.7%)       113 (  0.3%)      34542 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2523.45 (MB), peak = 2666.29 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 63.25 (MB)
#Total memory = 2523.68 (MB)
#Peak memory = 2666.29 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 13.3% of the total area was rechecked for DRC, and 34.4% required routing.
#   number of violations = 0
#88320 out of 88429 instances (99.9%) need to be verified(marked ipoed), dirty area = 75.1%.
#   number of violations = 0
#cpu time = 00:01:36, elapsed time = 00:01:36, memory = 2532.58 (MB), peak = 2666.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 53956 um.
#Total half perimeter of net bounding box = 18111 um.
#Total wire length on LAYER M1 = 150 um.
#Total wire length on LAYER M2 = 9604 um.
#Total wire length on LAYER M3 = 25481 um.
#Total wire length on LAYER M4 = 17988 um.
#Total wire length on LAYER M5 = 622 um.
#Total wire length on LAYER M6 = 110 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30260
#Total number of multi-cut vias = 170 (  0.6%)
#Total number of single cut vias = 30090 ( 99.4%)
#Up-Via Summary (total 30260):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12286 ( 98.6%)       170 (  1.4%)      12456
# M2             10178 (100.0%)         0 (  0.0%)      10178
# M3              7471 (100.0%)         0 (  0.0%)       7471
# M4               122 (100.0%)         0 (  0.0%)        122
# M5                33 (100.0%)         0 (  0.0%)         33
#-----------------------------------------------------------
#                30090 ( 99.4%)       170 (  0.6%)      30260 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:38
#Elapsed time = 00:01:38
#Increased memory = -17.11 (MB)
#Total memory = 2506.57 (MB)
#Peak memory = 2666.29 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2508.34 (MB), peak = 2666.29 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 53956 um.
#Total half perimeter of net bounding box = 18111 um.
#Total wire length on LAYER M1 = 150 um.
#Total wire length on LAYER M2 = 9604 um.
#Total wire length on LAYER M3 = 25481 um.
#Total wire length on LAYER M4 = 17988 um.
#Total wire length on LAYER M5 = 622 um.
#Total wire length on LAYER M6 = 110 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30260
#Total number of multi-cut vias = 170 (  0.6%)
#Total number of single cut vias = 30090 ( 99.4%)
#Up-Via Summary (total 30260):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12286 ( 98.6%)       170 (  1.4%)      12456
# M2             10178 (100.0%)         0 (  0.0%)      10178
# M3              7471 (100.0%)         0 (  0.0%)       7471
# M4               122 (100.0%)         0 (  0.0%)        122
# M5                33 (100.0%)         0 (  0.0%)         33
#-----------------------------------------------------------
#                30090 ( 99.4%)       170 (  0.6%)      30260 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 53956 um.
#Total half perimeter of net bounding box = 18111 um.
#Total wire length on LAYER M1 = 150 um.
#Total wire length on LAYER M2 = 9604 um.
#Total wire length on LAYER M3 = 25481 um.
#Total wire length on LAYER M4 = 17988 um.
#Total wire length on LAYER M5 = 622 um.
#Total wire length on LAYER M6 = 110 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 30260
#Total number of multi-cut vias = 170 (  0.6%)
#Total number of single cut vias = 30090 ( 99.4%)
#Up-Via Summary (total 30260):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             12286 ( 98.6%)       170 (  1.4%)      12456
# M2             10178 (100.0%)         0 (  0.0%)      10178
# M3              7471 (100.0%)         0 (  0.0%)       7471
# M4               122 (100.0%)         0 (  0.0%)        122
# M5                33 (100.0%)         0 (  0.0%)         33
#-----------------------------------------------------------
#                30090 ( 99.4%)       170 (  0.6%)      30260 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:40
#Elapsed time = 00:01:40
#Increased memory = -15.07 (MB)
#Total memory = 2508.61 (MB)
#Peak memory = 2666.29 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:07
#Elapsed time = 00:02:07
#Increased memory = 23.78 (MB)
#Total memory = 2431.91 (MB)
#Peak memory = 2666.29 (MB)
#Number of warnings = 1
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 15 17:44:01 2022
#
% End globalDetailRoute (date=03/15 17:44:01, total cpu=0:02:07, real=0:02:07, peak res=2563.1M, current mem=2381.8M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/15 17:44:01, mem=2381.8M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Mar 15 17:44:01 2022
#
#Generating timing data, please wait...
#93136 total nets, 266 already routed, 266 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 93158
End delay calculation. (MEM=2963.36 CPU=0:00:14.1 REAL=0:00:13.0)
#Generating timing data took: cpu time = 00:00:35, elapsed time = 00:00:35, memory = 2465.54 (MB), peak = 2666.29 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=93368)
#Start reading timing information from file .timing_file_25708.tif.gz ...
#Read in timing information for 332 ports, 88429 instances from timing file .timing_file_25708.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Tue Mar 15 17:44:45 2022
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 93365 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2456.57 (MB), peak = 2666.29 (MB)
#Merging special wires: starts on Tue Mar 15 17:44:48 2022 with memory = 2457.88 (MB), peak = 2666.29 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
#
#Finished routing data preparation on Tue Mar 15 17:44:49 2022
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 14.85 (MB)
#Total memory = 2458.30 (MB)
#Peak memory = 2666.29 (MB)
#
#
#Start global routing on Tue Mar 15 17:44:49 2022
#
#
#Start global routing initialization on Tue Mar 15 17:44:49 2022
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Mar 15 17:44:49 2022
#
#Start routing resource analysis on Tue Mar 15 17:44:49 2022
#
#Routing resource analysis is done on Tue Mar 15 17:44:50 2022
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        3709          80       64009    71.89%
#  M2             V        3717          84       64009     0.41%
#  M3             H        3789           0       64009     0.02%
#  M4             V        3492         309       64009     0.78%
#  M5             H        3789           0       64009     0.00%
#  M6             V        3801           0       64009     0.00%
#  M7             H         947           0       64009     0.00%
#  M8             V         950           0       64009     0.00%
#  --------------------------------------------------------------
#  Total                  24194       1.55%      512072     9.14%
#
#  266 nets (0.28%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Mar 15 17:44:51 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2470.29 (MB), peak = 2666.29 (MB)
#
#
#Global routing initialization is done on Tue Mar 15 17:44:51 2022
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2471.80 (MB), peak = 2666.29 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2612.93 (MB), peak = 2666.29 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2612.93 (MB), peak = 2666.29 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 2614.13 (MB), peak = 2666.29 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 232 (skipped).
#Total number of routable nets = 93136.
#Total number of nets in the design = 93368.
#
#92870 routable nets have only global wires.
#266 routable nets have only detail routed wires.
#150 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#266 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default          150               144           92720  
#------------------------------------------------------------
#        Total          150               144           92720  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                266          150               144           92720  
#-------------------------------------------------------------------------------
#        Total                266          150               144           92720  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          428(0.67%)    115(0.18%)     25(0.04%)      4(0.01%)   (0.90%)
#  M3           16(0.02%)      4(0.01%)      0(0.00%)      0(0.00%)   (0.03%)
#  M4           26(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    470(0.10%)    119(0.03%)     25(0.01%)      4(0.00%)   (0.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 0.00% H + 0.13% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          3.11 |         22.22 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     3.11 | (M2)    22.22 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 1618537 um.
#Total half perimeter of net bounding box = 1626794 um.
#Total wire length on LAYER M1 = 573 um.
#Total wire length on LAYER M2 = 435412 um.
#Total wire length on LAYER M3 = 526660 um.
#Total wire length on LAYER M4 = 388959 um.
#Total wire length on LAYER M5 = 209322 um.
#Total wire length on LAYER M6 = 30740 um.
#Total wire length on LAYER M7 = 16497 um.
#Total wire length on LAYER M8 = 10374 um.
#Total number of vias = 513178
#Total number of multi-cut vias = 170 (  0.0%)
#Total number of single cut vias = 513008 (100.0%)
#Up-Via Summary (total 513178):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            289719 ( 99.9%)       170 (  0.1%)     289889
# M2            166954 (100.0%)         0 (  0.0%)     166954
# M3             40048 (100.0%)         0 (  0.0%)      40048
# M4             10572 (100.0%)         0 (  0.0%)      10572
# M5              2739 (100.0%)         0 (  0.0%)       2739
# M6              1669 (100.0%)         0 (  0.0%)       1669
# M7              1307 (100.0%)         0 (  0.0%)       1307
#-----------------------------------------------------------
#               513008 (100.0%)       170 (  0.0%)     513178 
#
#Max overcon = 8 tracks.
#Total overcon = 0.13%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:50
#Increased memory = 155.82 (MB)
#Total memory = 2614.14 (MB)
#Peak memory = 2666.29 (MB)
#
#Finished global routing on Tue Mar 15 17:45:39 2022
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2524.28 (MB), peak = 2666.29 (MB)
#Start Track Assignment.
#Done with 106682 horizontal wires in 2 hboxes and 121693 vertical wires in 2 hboxes.
#Done with 23792 horizontal wires in 2 hboxes and 24258 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           425.88 	  0.00%  	  0.00% 	  0.00%
# M2        426256.32 	  0.03%  	  0.00% 	  0.00%
# M3        494586.21 	  0.06%  	  0.00% 	  0.00%
# M4        370367.92 	  0.02%  	  0.00% 	  0.01%
# M5        208939.06 	  0.01%  	  0.00% 	  0.00%
# M6         30662.60 	  0.01%  	  0.00% 	  0.00%
# M7         16816.02 	  0.00%  	  0.00% 	  0.00%
# M8         10684.40 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1558738.41  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 1685853 um.
#Total half perimeter of net bounding box = 1626794 um.
#Total wire length on LAYER M1 = 50292 um.
#Total wire length on LAYER M2 = 433791 um.
#Total wire length on LAYER M3 = 542864 um.
#Total wire length on LAYER M4 = 390107 um.
#Total wire length on LAYER M5 = 210723 um.
#Total wire length on LAYER M6 = 30915 um.
#Total wire length on LAYER M7 = 16650 um.
#Total wire length on LAYER M8 = 10511 um.
#Total number of vias = 513178
#Total number of multi-cut vias = 170 (  0.0%)
#Total number of single cut vias = 513008 (100.0%)
#Up-Via Summary (total 513178):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            289719 ( 99.9%)       170 (  0.1%)     289889
# M2            166954 (100.0%)         0 (  0.0%)     166954
# M3             40048 (100.0%)         0 (  0.0%)      40048
# M4             10572 (100.0%)         0 (  0.0%)      10572
# M5              2739 (100.0%)         0 (  0.0%)       2739
# M6              1669 (100.0%)         0 (  0.0%)       1669
# M7              1307 (100.0%)         0 (  0.0%)       1307
#-----------------------------------------------------------
#               513008 (100.0%)       170 (  0.0%)     513178 
#
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 2566.83 (MB), peak = 2666.29 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	668       635       1303      
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:22
#Elapsed time = 00:01:22
#Increased memory = 125.60 (MB)
#Total memory = 2569.05 (MB)
#Peak memory = 2666.29 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 372
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   CShort      Mar   Totals
#	M1            0        6        0        0       50        1        0       57
#	M2           30       17      262        1        0        0        5      315
#	Totals       30       23      262        1       50        1        5      372
#cpu time = 00:10:09, elapsed time = 00:10:08, memory = 2613.94 (MB), peak = 2666.29 (MB)
#start 1st optimization iteration ...
#   number of violations = 296
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            0        2        0        0        1        0        3
#	M2           67       25      175       12        0       14      293
#	Totals       67       27      175       12        1       14      296
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2621.34 (MB), peak = 2666.29 (MB)
#start 2nd optimization iteration ...
#   number of violations = 304
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           77        8      168       32       19      304
#	Totals       77        8      168       32       19      304
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2622.66 (MB), peak = 2666.29 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2631.58 (MB), peak = 2666.29 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 1738777 um.
#Total half perimeter of net bounding box = 1626794 um.
#Total wire length on LAYER M1 = 12609 um.
#Total wire length on LAYER M2 = 474700 um.
#Total wire length on LAYER M3 = 536221 um.
#Total wire length on LAYER M4 = 446956 um.
#Total wire length on LAYER M5 = 209634 um.
#Total wire length on LAYER M6 = 35634 um.
#Total wire length on LAYER M7 = 14608 um.
#Total wire length on LAYER M8 = 8415 um.
#Total number of vias = 583033
#Total number of multi-cut vias = 4671 (  0.8%)
#Total number of single cut vias = 578362 ( 99.2%)
#Up-Via Summary (total 583033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            296098 ( 98.6%)      4105 (  1.4%)     300203
# M2            213187 (100.0%)         0 (  0.0%)     213187
# M3             55714 (100.0%)         0 (  0.0%)      55714
# M4             10539 (100.0%)         0 (  0.0%)      10539
# M5              1731 ( 75.4%)       566 ( 24.6%)       2297
# M6               670 (100.0%)         0 (  0.0%)        670
# M7               423 (100.0%)         0 (  0.0%)        423
#-----------------------------------------------------------
#               578362 ( 99.2%)      4671 (  0.8%)     583033 
#
#Total number of DRC violations = 0
#Cpu time = 00:10:54
#Elapsed time = 00:10:53
#Increased memory = -28.12 (MB)
#Total memory = 2541.01 (MB)
#Peak memory = 2666.29 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2543.33 (MB), peak = 2666.29 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 1738777 um.
#Total half perimeter of net bounding box = 1626794 um.
#Total wire length on LAYER M1 = 12609 um.
#Total wire length on LAYER M2 = 474700 um.
#Total wire length on LAYER M3 = 536221 um.
#Total wire length on LAYER M4 = 446956 um.
#Total wire length on LAYER M5 = 209634 um.
#Total wire length on LAYER M6 = 35634 um.
#Total wire length on LAYER M7 = 14608 um.
#Total wire length on LAYER M8 = 8415 um.
#Total number of vias = 583033
#Total number of multi-cut vias = 4671 (  0.8%)
#Total number of single cut vias = 578362 ( 99.2%)
#Up-Via Summary (total 583033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            296098 ( 98.6%)      4105 (  1.4%)     300203
# M2            213187 (100.0%)         0 (  0.0%)     213187
# M3             55714 (100.0%)         0 (  0.0%)      55714
# M4             10539 (100.0%)         0 (  0.0%)      10539
# M5              1731 ( 75.4%)       566 ( 24.6%)       2297
# M6               670 (100.0%)         0 (  0.0%)        670
# M7               423 (100.0%)         0 (  0.0%)        423
#-----------------------------------------------------------
#               578362 ( 99.2%)      4671 (  0.8%)     583033 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 1738777 um.
#Total half perimeter of net bounding box = 1626794 um.
#Total wire length on LAYER M1 = 12609 um.
#Total wire length on LAYER M2 = 474700 um.
#Total wire length on LAYER M3 = 536221 um.
#Total wire length on LAYER M4 = 446956 um.
#Total wire length on LAYER M5 = 209634 um.
#Total wire length on LAYER M6 = 35634 um.
#Total wire length on LAYER M7 = 14608 um.
#Total wire length on LAYER M8 = 8415 um.
#Total number of vias = 583033
#Total number of multi-cut vias = 4671 (  0.8%)
#Total number of single cut vias = 578362 ( 99.2%)
#Up-Via Summary (total 583033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            296098 ( 98.6%)      4105 (  1.4%)     300203
# M2            213187 (100.0%)         0 (  0.0%)     213187
# M3             55714 (100.0%)         0 (  0.0%)      55714
# M4             10539 (100.0%)         0 (  0.0%)      10539
# M5              1731 ( 75.4%)       566 ( 24.6%)       2297
# M6               670 (100.0%)         0 (  0.0%)        670
# M7               423 (100.0%)         0 (  0.0%)        423
#-----------------------------------------------------------
#               578362 ( 99.2%)      4671 (  0.8%)     583033 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#81.60% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:01:19, elapsed time = 00:01:18, memory = 2577.18 (MB), peak = 2666.29 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 1738777 um.
#Total half perimeter of net bounding box = 1626794 um.
#Total wire length on LAYER M1 = 12609 um.
#Total wire length on LAYER M2 = 474700 um.
#Total wire length on LAYER M3 = 536221 um.
#Total wire length on LAYER M4 = 446956 um.
#Total wire length on LAYER M5 = 209634 um.
#Total wire length on LAYER M6 = 35634 um.
#Total wire length on LAYER M7 = 14608 um.
#Total wire length on LAYER M8 = 8415 um.
#Total number of vias = 583033
#Total number of multi-cut vias = 385234 ( 66.1%)
#Total number of single cut vias = 197799 ( 33.9%)
#Up-Via Summary (total 583033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            194493 ( 64.8%)    105710 ( 35.2%)     300203
# M2              3038 (  1.4%)    210149 ( 98.6%)     213187
# M3               246 (  0.4%)     55468 ( 99.6%)      55714
# M4                17 (  0.2%)     10522 ( 99.8%)      10539
# M5                 3 (  0.1%)      2294 ( 99.9%)       2297
# M6                 2 (  0.3%)       668 ( 99.7%)        670
# M7                 0 (  0.0%)       423 (100.0%)        423
#-----------------------------------------------------------
#               197799 ( 33.9%)    385234 ( 66.1%)     583033 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 2623.64 (MB), peak = 2666.29 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Mar 15 17:59:26 2022
#
#
#Start Post Route Wire Spread.
#Done with 18583 horizontal wires in 4 hboxes and 18384 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 1753680 um.
#Total half perimeter of net bounding box = 1626794 um.
#Total wire length on LAYER M1 = 12616 um.
#Total wire length on LAYER M2 = 477212 um.
#Total wire length on LAYER M3 = 542265 um.
#Total wire length on LAYER M4 = 451856 um.
#Total wire length on LAYER M5 = 210869 um.
#Total wire length on LAYER M6 = 35737 um.
#Total wire length on LAYER M7 = 14693 um.
#Total wire length on LAYER M8 = 8433 um.
#Total number of vias = 583033
#Total number of multi-cut vias = 385234 ( 66.1%)
#Total number of single cut vias = 197799 ( 33.9%)
#Up-Via Summary (total 583033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            194493 ( 64.8%)    105710 ( 35.2%)     300203
# M2              3038 (  1.4%)    210149 ( 98.6%)     213187
# M3               246 (  0.4%)     55468 ( 99.6%)      55714
# M4                17 (  0.2%)     10522 ( 99.8%)      10539
# M5                 3 (  0.1%)      2294 ( 99.9%)       2297
# M6                 2 (  0.3%)       668 ( 99.7%)        670
# M7                 0 (  0.0%)       423 (100.0%)        423
#-----------------------------------------------------------
#               197799 ( 33.9%)    385234 ( 66.1%)     583033 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:52, elapsed time = 00:00:52, memory = 2711.65 (MB), peak = 2737.66 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:01:13, elapsed time = 00:01:13, memory = 2589.96 (MB), peak = 2737.66 (MB)
#CELL_VIEW core,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 266
#Total wire length = 1753680 um.
#Total half perimeter of net bounding box = 1626794 um.
#Total wire length on LAYER M1 = 12616 um.
#Total wire length on LAYER M2 = 477212 um.
#Total wire length on LAYER M3 = 542265 um.
#Total wire length on LAYER M4 = 451856 um.
#Total wire length on LAYER M5 = 210869 um.
#Total wire length on LAYER M6 = 35737 um.
#Total wire length on LAYER M7 = 14693 um.
#Total wire length on LAYER M8 = 8433 um.
#Total number of vias = 583033
#Total number of multi-cut vias = 385234 ( 66.1%)
#Total number of single cut vias = 197799 ( 33.9%)
#Up-Via Summary (total 583033):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            194493 ( 64.8%)    105710 ( 35.2%)     300203
# M2              3038 (  1.4%)    210149 ( 98.6%)     213187
# M3               246 (  0.4%)     55468 ( 99.6%)      55714
# M4                17 (  0.2%)     10522 ( 99.8%)      10539
# M5                 3 (  0.1%)      2294 ( 99.9%)       2297
# M6                 2 (  0.3%)       668 ( 99.7%)        670
# M7                 0 (  0.0%)       423 (100.0%)        423
#-----------------------------------------------------------
#               197799 ( 33.9%)    385234 ( 66.1%)     583033 
#
#detailRoute Statistics:
#Cpu time = 00:14:34
#Elapsed time = 00:14:32
#Increased memory = 19.09 (MB)
#Total memory = 2588.22 (MB)
#Peak memory = 2737.66 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:16:42
#Elapsed time = 00:16:41
#Increased memory = 61.01 (MB)
#Total memory = 2442.79 (MB)
#Peak memory = 2737.66 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Mar 15 18:00:42 2022
#
% End globalDetailRoute (date=03/15 18:00:42, total cpu=0:16:42, real=0:16:41, peak res=2737.7M, current mem=2440.1M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:18:51, elapsed time = 00:18:49, memory = 2383.36 (MB), peak = 2737.66 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/15 18:00:43, total cpu=0:18:51, real=0:18:50, peak res=2737.7M, current mem=2383.4M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'core' of instances=88429 and nets=93368 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2985.1M)
Extracted 10.0002% (CPU Time= 0:00:03.1  MEM= 3069.4M)
Extracted 20.0002% (CPU Time= 0:00:03.8  MEM= 3069.4M)
Extracted 30.0001% (CPU Time= 0:00:04.6  MEM= 3069.4M)
Extracted 40.0002% (CPU Time= 0:00:05.8  MEM= 3073.4M)
Extracted 50.0002% (CPU Time= 0:00:07.6  MEM= 3073.4M)
Extracted 60.0002% (CPU Time= 0:00:09.9  MEM= 3073.4M)
Extracted 70.0002% (CPU Time= 0:00:10.8  MEM= 3073.4M)
Extracted 80.0001% (CPU Time= 0:00:11.7  MEM= 3073.4M)
Extracted 90.0002% (CPU Time= 0:00:13.0  MEM= 3073.4M)
Extracted 100% (CPU Time= 0:00:15.9  MEM= 3073.4M)
Number of Extracted Resistors     : 1524194
Number of Extracted Ground Cap.   : 1524478
Number of Extracted Coupling Cap. : 2579600
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3033.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:21.8  Real Time: 0:00:19.0  MEM: 3037.387M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2380.2M, totSessionCpu=2:48:31 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=3033.78 CPU=0:00:00.4 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: core
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3067.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 3067.2M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT)
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT): 10%
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT): 20%
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT): 30%
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT): 40%
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT): 50%
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT): 60%
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT): 70%
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT): 80%
2022-Mar-15 18:01:21 (2022-Mar-16 01:01:21 GMT): 90%

Finished Levelizing
2022-Mar-15 18:01:22 (2022-Mar-16 01:01:22 GMT)

Starting Activity Propagation
2022-Mar-15 18:01:22 (2022-Mar-16 01:01:22 GMT)
2022-Mar-15 18:01:23 (2022-Mar-16 01:01:23 GMT): 10%
2022-Mar-15 18:01:23 (2022-Mar-16 01:01:23 GMT): 20%

Finished Activity Propagation
2022-Mar-15 18:01:25 (2022-Mar-16 01:01:25 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 2467.1M, totSessionCpu=2:49:00 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3085.3M, init mem=3085.3M)
*info: Placed = 88429          (Fixed = 109)
*info: Unplaced = 0           
Placement Density:67.14%(366790/546268)
Placement Density (including fixed std cells):67.14%(366790/546268)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=3079.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 88429

Instance distribution across the VT partitions:

 LVT : inst = 47082 (53.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 47082 (53.2%)

 HVT : inst = 41347 (46.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 41347 (46.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'core' of instances=88429 and nets=93368 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design core.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3076.3M)
