Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Mon Feb  2 17:58:11 2026
Info: Command: quartus_sta CPU/CPU --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name LCD:inst29|LCD_Display:u1|CLK_400HZ LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332105): create_clock -period 1.000 -name Board_Clock Board_Clock
    Info (332105): create_clock -period 1.000 -name CLKT CLKT
    Info (332105): create_clock -period 1.000 -name debouncer:inst18|clock_divider_1024:inst3|inst10 debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332105): create_clock -period 1.000 -name debouncer:inst18|clock_divider_1024:inst4|inst10 debouncer:inst18|clock_divider_1024:inst4|inst10
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst12|$00000|auto_generated|result_node[0]  from: dataa  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.566             -51.383 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):    -5.400             -86.786 CLKT 
    Info (332119):    -3.562            -116.005 Board_Clock 
    Info (332119):    -2.251              -7.104 debouncer:inst18|clock_divider_1024:inst4|inst10 
    Info (332119):    -0.587              -0.815 debouncer:inst18|clock_divider_1024:inst3|inst10 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 Board_Clock 
    Info (332119):     0.402               0.000 debouncer:inst18|clock_divider_1024:inst3|inst10 
    Info (332119):     0.403               0.000 CLKT 
    Info (332119):     0.403               0.000 debouncer:inst18|clock_divider_1024:inst4|inst10 
    Info (332119):     0.404               0.000 LCD:inst29|LCD_Display:u1|CLK_400HZ 
Info (332146): Worst-case recovery slack is -1.653
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.653             -28.113 Board_Clock 
    Info (332119):    -0.881             -15.387 CLKT 
    Info (332119):    -0.568              -4.597 LCD:inst29|LCD_Display:u1|CLK_400HZ 
Info (332146): Worst-case removal slack is 0.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.563               0.000 CLKT 
    Info (332119):     0.622               0.000 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):     1.552               0.000 Board_Clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.820 Board_Clock 
    Info (332119):    -3.000             -46.690 CLKT 
    Info (332119):    -1.285             -47.545 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):    -1.285             -12.850 debouncer:inst18|clock_divider_1024:inst4|inst10 
    Info (332119):    -1.285              -7.710 debouncer:inst18|clock_divider_1024:inst3|inst10 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.566
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.566 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mainreg:inst7|reg_8_bit:A|register:reg2|my_dff
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[0]
    Info (332115): Launch Clock : CLKT
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.053      5.053  R        clock network delay
    Info (332115):      5.285      0.232     uTco  mainreg:inst7|reg_8_bit:A|register:reg2|my_dff
    Info (332115):      5.285      0.000 FF  CELL  inst7|A|reg2|my_dff|q
    Info (332115):      5.843      0.558 FF    IC  inst29|u1|bcd1|Add0~4|dataa
    Info (332115):      6.341      0.498 FR  CELL  inst29|u1|bcd1|Add0~4|cout
    Info (332115):      6.341      0.000 RR    IC  inst29|u1|bcd1|Add0~6|cin
    Info (332115):      6.407      0.066 RF  CELL  inst29|u1|bcd1|Add0~6|cout
    Info (332115):      6.407      0.000 FF    IC  inst29|u1|bcd1|Add0~8|cin
    Info (332115):      6.841      0.434 FF  CELL  inst29|u1|bcd1|Add0~8|combout
    Info (332115):      7.113      0.272 FF    IC  inst29|u1|bcd1|x[4]~3|datac
    Info (332115):      7.394      0.281 FF  CELL  inst29|u1|bcd1|x[4]~3|combout
    Info (332115):      7.992      0.598 FF    IC  inst29|u1|bcd1|Selector0~2|dataa
    Info (332115):      8.421      0.429 FR  CELL  inst29|u1|bcd1|Selector0~2|combout
    Info (332115):      8.627      0.206 RR    IC  inst29|u1|bcd1|Selector0~3|datad
    Info (332115):      8.782      0.155 RR  CELL  inst29|u1|bcd1|Selector0~3|combout
    Info (332115):      8.987      0.205 RR    IC  inst29|u1|bcd1|Selector0~5|datad
    Info (332115):      9.142      0.155 RR  CELL  inst29|u1|bcd1|Selector0~5|combout
    Info (332115):      9.346      0.204 RR    IC  inst29|u1|bcd1|Selector0~7|datad
    Info (332115):      9.501      0.155 RR  CELL  inst29|u1|bcd1|Selector0~7|combout
    Info (332115):      9.900      0.399 RR    IC  inst29|u1|u1|Mux3~12|datad
    Info (332115):     10.055      0.155 RR  CELL  inst29|u1|u1|Mux3~12|combout
    Info (332115):     10.262      0.207 RR    IC  inst29|u1|u1|Mux3~13|datad
    Info (332115):     10.417      0.155 RR  CELL  inst29|u1|u1|Mux3~13|combout
    Info (332115):     10.624      0.207 RR    IC  inst29|u1|Selector9~2|datad
    Info (332115):     10.779      0.155 RR  CELL  inst29|u1|Selector9~2|combout
    Info (332115):     10.779      0.000 RR    IC  inst29|u1|DATA_BUS_VALUE[0]|d
    Info (332115):     10.866      0.087 RR  CELL  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      5.312      4.312  R        clock network delay
    Info (332115):      5.282     -0.030           clock uncertainty
    Info (332115):      5.300      0.018     uTsu  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[0]
    Info (332115): Data Arrival Time  :    10.866
    Info (332115): Data Required Time :     5.300
    Info (332115): Slack              :    -5.566 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -5.400
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -5.400 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg4|my_dff
    Info (332115): To Node      : Flags:inst4|register:D|my_dff
    Info (332115): Launch Clock : CLKT
    Info (332115): Latch Clock  : CLKT
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      5.033      5.033  R        clock network delay
    Info (332115):      5.265      0.232     uTco  DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg4|my_dff
    Info (332115):      5.265      0.000 FF  CELL  inst33|inst|inst20|reg4|my_dff|q
    Info (332115):      6.150      0.885 FF    IC  inst|inst16|F[11]~2|dataa
    Info (332115):      6.574      0.424 FF  CELL  inst|inst16|F[11]~2|combout
    Info (332115):      6.874      0.300 FF    IC  inst2|ADD_SUB~0|dataa
    Info (332115):      7.228      0.354 FF  CELL  inst2|ADD_SUB~0|combout
    Info (332115):      7.586      0.358 FF    IC  inst3|inst1|inst69|Out[3]|datab
    Info (332115):      8.011      0.425 FF  CELL  inst3|inst1|inst69|Out[3]|combout
    Info (332115):      8.667      0.656 FF    IC  inst3|inst1|inst56~0|datac
    Info (332115):      8.948      0.281 FF  CELL  inst3|inst1|inst56~0|combout
    Info (332115):      9.180      0.232 FF    IC  inst3|inst1|inst56~1|datac
    Info (332115):      9.461      0.281 FF  CELL  inst3|inst1|inst56~1|combout
    Info (332115):      9.702      0.241 FF    IC  inst3|inst1|inst56~2|datad
    Info (332115):      9.827      0.125 FF  CELL  inst3|inst1|inst56~2|combout
    Info (332115):     10.079      0.252 FF    IC  inst3|inst1|inst20|Out|datad
    Info (332115):     10.229      0.150 FR  CELL  inst3|inst1|inst20|Out|combout
    Info (332115):     10.441      0.212 RR    IC  inst3|inst5~0|datad
    Info (332115):     10.596      0.155 RR  CELL  inst3|inst5~0|combout
    Info (332115):     10.831      0.235 RR    IC  inst3|inst5~3|datab
    Info (332115):     11.263      0.432 RF  CELL  inst3|inst5~3|combout
    Info (332115):     11.263      0.000 FF    IC  inst4|D|my_dff|d
    Info (332115):     11.367      0.104 FF  CELL  Flags:inst4|register:D|my_dff
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      5.833      4.833  R        clock network delay
    Info (332115):      5.969      0.136           clock pessimism removed
    Info (332115):      5.949     -0.020           clock uncertainty
    Info (332115):      5.967      0.018     uTsu  Flags:inst4|register:D|my_dff
    Info (332115): Data Arrival Time  :    11.367
    Info (332115): Data Required Time :     5.967
    Info (332115): Slack              :    -5.400 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.562
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -3.562 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.088      3.088  R        clock network delay
    Info (332115):      3.320      0.232     uTco  LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115):      3.320      0.000 FF  CELL  inst29|u1|CLK_COUNT_400HZ[9]|q
    Info (332115):      3.712      0.392 FF    IC  inst29|u1|LessThan0~1|dataa
    Info (332115):      4.118      0.406 FR  CELL  inst29|u1|LessThan0~1|combout
    Info (332115):      4.850      0.732 RR    IC  inst29|u1|LessThan0~2|datac
    Info (332115):      5.135      0.285 RR  CELL  inst29|u1|LessThan0~2|combout
    Info (332115):      5.344      0.209 RR    IC  inst29|u1|CLK_400HZ~0|datac
    Info (332115):      5.629      0.285 RR  CELL  inst29|u1|CLK_400HZ~0|combout
    Info (332115):      7.323      1.694 RR    IC  inst29|u1|CLK_400HZ~feeder|datad
    Info (332115):      7.478      0.155 RR  CELL  inst29|u1|CLK_400HZ~feeder|combout
    Info (332115):      7.478      0.000 RR    IC  inst29|u1|CLK_400HZ|d
    Info (332115):      7.565      0.087 RR  CELL  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.973      2.973  R        clock network delay
    Info (332115):      4.005      0.032           clock pessimism removed
    Info (332115):      3.985     -0.020           clock uncertainty
    Info (332115):      4.003      0.018     uTsu  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Time  :     7.565
    Info (332115): Data Required Time :     4.003
    Info (332115): Slack              :    -3.562 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.251
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst4|inst10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.251 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|clock_divider_1024:inst3|inst2
    Info (332115): To Node      : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.989      2.989  R        clock network delay
    Info (332115):      3.221      0.232     uTco  debouncer:inst18|clock_divider_1024:inst3|inst2
    Info (332115):      3.221      0.000 FF  CELL  inst18|inst3|inst2|q
    Info (332115):      3.620      0.399 FF    IC  inst18|inst3|inst14|dataa
    Info (332115):      3.973      0.353 FF  CELL  inst18|inst3|inst14|combout
    Info (332115):      4.246      0.273 FF    IC  inst18|inst3|inst17|datad
    Info (332115):      4.371      0.125 FF  CELL  inst18|inst3|inst17|combout
    Info (332115):      4.612      0.241 FF    IC  inst18|inst3|inst10~0|datad
    Info (332115):      4.762      0.150 FR  CELL  inst18|inst3|inst10~0|combout
    Info (332115):      5.916      1.154 RR    IC  inst18|inst3|inst10~feeder|datad
    Info (332115):      6.071      0.155 RR  CELL  inst18|inst3|inst10~feeder|combout
    Info (332115):      6.071      0.000 RR    IC  inst18|inst3|inst10|d
    Info (332115):      6.158      0.087 RR  CELL  debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.850      2.850  R        clock network delay
    Info (332115):      3.909      0.059           clock pessimism removed
    Info (332115):      3.889     -0.020           clock uncertainty
    Info (332115):      3.907      0.018     uTsu  debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Arrival Time  :     6.158
    Info (332115): Data Required Time :     3.907
    Info (332115): Slack              :    -2.251 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.587
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst3|inst10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.587 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|inst
    Info (332115): To Node      : debouncer:inst18|inst5
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.873      2.873  R        clock network delay
    Info (332115):      3.105      0.232     uTco  debouncer:inst18|inst
    Info (332115):      3.105      0.000 FF  CELL  inst18|inst|q
    Info (332115):      3.508      0.403 FF    IC  inst18|inst5~0|dataa
    Info (332115):      3.883      0.375 FR  CELL  inst18|inst5~0|combout
    Info (332115):      3.883      0.000 RR    IC  inst18|inst5|d
    Info (332115):      3.970      0.087 RR  CELL  debouncer:inst18|inst5
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.385      2.385  R        clock network delay
    Info (332115):      3.365     -0.020           clock uncertainty
    Info (332115):      3.383      0.018     uTsu  debouncer:inst18|inst5
    Info (332115): Data Arrival Time  :     3.970
    Info (332115): Data Required Time :     3.383
    Info (332115): Slack              :    -0.587 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.402 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): To Node      : debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.968      2.968  R        clock network delay
    Info (332115):      3.200      0.232     uTco  debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115):      3.200      0.000 FF  CELL  inst18|inst4|inst9|q
    Info (332115):      3.200      0.000 FF    IC  inst18|inst4|inst9~0|datac
    Info (332115):      3.561      0.361 FF  CELL  inst18|inst4|inst9~0|combout
    Info (332115):      3.561      0.000 FF    IC  inst18|inst4|inst9|d
    Info (332115):      3.637      0.076 FF  CELL  debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.081      3.081  R        clock network delay
    Info (332115):      3.049     -0.032           clock pessimism removed
    Info (332115):      3.049      0.000           clock uncertainty
    Info (332115):      3.235      0.186      uTh  debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): Data Arrival Time  :     3.637
    Info (332115): Data Required Time :     3.235
    Info (332115): Slack              :     0.402 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.402
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst3|inst10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.402 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|inst2
    Info (332115): To Node      : debouncer:inst18|inst2
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.739      2.739  R        clock network delay
    Info (332115):      2.971      0.232     uTco  debouncer:inst18|inst2
    Info (332115):      2.971      0.000 FF  CELL  inst18|inst2|q
    Info (332115):      2.971      0.000 FF    IC  inst18|inst2~0|datac
    Info (332115):      3.332      0.361 FF  CELL  inst18|inst2~0|combout
    Info (332115):      3.332      0.000 FF    IC  inst18|inst2|d
    Info (332115):      3.408      0.076 FF  CELL  debouncer:inst18|inst2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.873      2.873  R        clock network delay
    Info (332115):      2.820     -0.053           clock pessimism removed
    Info (332115):      2.820      0.000           clock uncertainty
    Info (332115):      3.006      0.186      uTh  debouncer:inst18|inst2
    Info (332115): Data Arrival Time  :     3.408
    Info (332115): Data Required Time :     3.006
    Info (332115): Slack              :     0.402 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.403 
    Info (332115): ===================================================================
    Info (332115): From Node    : mainreg:inst7|reg_8_bit:A|register:reg3|my_dff
    Info (332115): To Node      : mainreg:inst7|reg_8_bit:A|register:reg3|my_dff
    Info (332115): Launch Clock : CLKT
    Info (332115): Latch Clock  : CLKT
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.837      4.837  R        clock network delay
    Info (332115):      5.069      0.232     uTco  mainreg:inst7|reg_8_bit:A|register:reg3|my_dff
    Info (332115):      5.069      0.000 FF  CELL  inst7|A|reg3|my_dff|q
    Info (332115):      5.069      0.000 FF    IC  WMR|Mux4~0|datac
    Info (332115):      5.430      0.361 FF  CELL  WMR|Mux4~0|combout
    Info (332115):      5.430      0.000 FF    IC  inst7|A|reg3|my_dff|d
    Info (332115):      5.506      0.076 FF  CELL  mainreg:inst7|reg_8_bit:A|register:reg3|my_dff
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      5.053      5.053  R        clock network delay
    Info (332115):      4.917     -0.136           clock pessimism removed
    Info (332115):      4.917      0.000           clock uncertainty
    Info (332115):      5.103      0.186      uTh  mainreg:inst7|reg_8_bit:A|register:reg3|my_dff
    Info (332115): Data Arrival Time  :     5.506
    Info (332115): Data Required Time :     5.103
    Info (332115): Slack              :     0.403 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst4|inst10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.403 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): To Node      : debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.850      2.850  R        clock network delay
    Info (332115):      3.082      0.232     uTco  debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115):      3.082      0.000 FF  CELL  inst18|inst3|inst9|q
    Info (332115):      3.082      0.000 FF    IC  inst18|inst3|inst9~0|datac
    Info (332115):      3.443      0.361 FF  CELL  inst18|inst3|inst9~0|combout
    Info (332115):      3.443      0.000 FF    IC  inst18|inst3|inst9|d
    Info (332115):      3.519      0.076 FF  CELL  debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.989      2.989  R        clock network delay
    Info (332115):      2.930     -0.059           clock pessimism removed
    Info (332115):      2.930      0.000           clock uncertainty
    Info (332115):      3.116      0.186      uTh  debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): Data Arrival Time  :     3.519
    Info (332115): Data Required Time :     3.116
    Info (332115): Slack              :     0.403 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.404
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.404 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): Launch Clock : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.315      4.315  R        clock network delay
    Info (332115):      4.547      0.232     uTco  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115):      4.547      0.000 FF  CELL  inst29|u1|DATA_BUS_VALUE[7]|q
    Info (332115):      4.547      0.000 FF    IC  inst29|u1|Selector2~0|datac
    Info (332115):      4.908      0.361 FF  CELL  inst29|u1|Selector2~0|combout
    Info (332115):      4.908      0.000 FF    IC  inst29|u1|DATA_BUS_VALUE[7]|d
    Info (332115):      4.984      0.076 FF  CELL  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.514      4.514  R        clock network delay
    Info (332115):      4.394     -0.120           clock pessimism removed
    Info (332115):      4.394      0.000           clock uncertainty
    Info (332115):      4.580      0.186      uTh  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): Data Arrival Time  :     4.984
    Info (332115): Data Required Time :     4.580
    Info (332115): Slack              :     0.404 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -1.653
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -1.653 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.087      3.087  R        clock network delay
    Info (332115):      3.319      0.232     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      3.319      0.000 FF  CELL  inst29|r0|oRESET|q
    Info (332115):      4.819      1.500 FF    IC  inst29|u1|CLK_COUNT_400HZ[9]|clrn
    Info (332115):      5.658      0.839 FF  CELL  LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.975      2.975  R        clock network delay
    Info (332115):      4.007      0.032           clock pessimism removed
    Info (332115):      3.987     -0.020           clock uncertainty
    Info (332115):      4.005      0.018     uTsu  LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): Data Arrival Time  :     5.658
    Info (332115): Data Required Time :     4.005
    Info (332115): Slack              :    -1.653 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.881
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -0.881 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : inst20
    Info (332115): To Node      : PC:inst5|inst12
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : CLKT (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.852      2.852  R        clock network delay
    Info (332115):      3.084      0.232     uTco  inst20
    Info (332115):      3.084      0.000 RR  CELL  inst20|q
    Info (332115):      5.411      2.327 RR    IC  inst5|inst12|clrn
    Info (332115):      6.271      0.860 RR  CELL  PC:inst5|inst12
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.500      0.500           latch edge time
    Info (332115):      5.402      4.902  F        clock network delay
    Info (332115):      5.372     -0.030           clock uncertainty
    Info (332115):      5.390      0.018     uTsu  PC:inst5|inst12
    Info (332115): Data Arrival Time  :     6.271
    Info (332115): Data Required Time :     5.390
    Info (332115): Slack              :    -0.881 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.568
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -0.568 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|state.Print_String
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.087      3.087  R        clock network delay
    Info (332115):      3.319      0.232     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      3.319      0.000 RR  CELL  inst29|r0|oRESET|q
    Info (332115):      5.008      1.689 RR    IC  inst29|u1|state.Print_String|clrn
    Info (332115):      5.868      0.860 RR  CELL  LCD:inst29|LCD_Display:u1|state.Print_String
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      5.312      4.312  R        clock network delay
    Info (332115):      5.282     -0.030           clock uncertainty
    Info (332115):      5.300      0.018     uTsu  LCD:inst29|LCD_Display:u1|state.Print_String
    Info (332115): Data Arrival Time  :     5.868
    Info (332115): Data Required Time :     5.300
    Info (332115): Slack              :    -0.568 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.563
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.563 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst20
    Info (332115): To Node      : Flags:inst4|register:D|my_dff
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : CLKT
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.719      2.719  R        clock network delay
    Info (332115):      2.951      0.232     uTco  inst20
    Info (332115):      2.951      0.000 FF  CELL  inst20|q
    Info (332115):      5.068      2.117 FF    IC  inst4|D|my_dff|clrn
    Info (332115):      5.828      0.760 FF  CELL  Flags:inst4|register:D|my_dff
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      5.049      5.049  R        clock network delay
    Info (332115):      5.079      0.030           clock uncertainty
    Info (332115):      5.265      0.186      uTh  Flags:inst4|register:D|my_dff
    Info (332115): Data Arrival Time  :     5.828
    Info (332115): Data Required Time :     5.265
    Info (332115): Slack              :     0.563 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.622
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.622 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|state.MODE_SET
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.974      2.974  R        clock network delay
    Info (332115):      3.206      0.232     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      3.206      0.000 RR  CELL  inst29|r0|oRESET|q
    Info (332115):      4.575      1.369 RR    IC  inst29|u1|state.MODE_SET|clrn
    Info (332115):      5.350      0.775 RR  CELL  LCD:inst29|LCD_Display:u1|state.MODE_SET
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.512      4.512  R        clock network delay
    Info (332115):      4.542      0.030           clock uncertainty
    Info (332115):      4.728      0.186      uTh  LCD:inst29|LCD_Display:u1|state.MODE_SET
    Info (332115): Data Arrival Time  :     5.350
    Info (332115): Data Required Time :     4.728
    Info (332115): Slack              :     0.622 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.552
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.552 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.974      2.974  R        clock network delay
    Info (332115):      3.206      0.232     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      3.206      0.000 RR  CELL  inst29|r0|oRESET|q
    Info (332115):      4.017      0.811 RR    IC  inst29|u1|CLK_400HZ|clrn
    Info (332115):      4.792      0.775 RR  CELL  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.086      3.086  R        clock network delay
    Info (332115):      3.054     -0.032           clock pessimism removed
    Info (332115):      3.054      0.000           clock uncertainty
    Info (332115):      3.240      0.186      uTh  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Time  :     4.792
    Info (332115): Data Required Time :     3.240
    Info (332115): Slack              :     1.552 
    Info (332115): ===================================================================
Info: Analyzing Slow 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst12|$00000|auto_generated|result_node[0]  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.996
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.996             -43.500 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):    -4.801             -76.076 CLKT 
    Info (332119):    -3.217            -100.847 Board_Clock 
    Info (332119):    -1.979              -5.555 debouncer:inst18|clock_divider_1024:inst4|inst10 
    Info (332119):    -0.351              -0.406 debouncer:inst18|clock_divider_1024:inst3|inst10 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 debouncer:inst18|clock_divider_1024:inst3|inst10 
    Info (332119):     0.354               0.000 Board_Clock 
    Info (332119):     0.354               0.000 CLKT 
    Info (332119):     0.354               0.000 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):     0.354               0.000 debouncer:inst18|clock_divider_1024:inst4|inst10 
Info (332146): Worst-case recovery slack is -1.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.430             -23.782 Board_Clock 
    Info (332119):    -0.820             -10.990 CLKT 
    Info (332119):    -0.455              -3.122 LCD:inst29|LCD_Display:u1|CLK_400HZ 
Info (332146): Worst-case removal slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 CLKT 
    Info (332119):     0.538               0.000 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):     1.420               0.000 Board_Clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -69.820 Board_Clock 
    Info (332119):    -3.000             -46.690 CLKT 
    Info (332119):    -1.285             -47.545 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):    -1.285             -12.850 debouncer:inst18|clock_divider_1024:inst4|inst10 
    Info (332119):    -1.285              -7.710 debouncer:inst18|clock_divider_1024:inst3|inst10 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.996
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -4.996 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mainreg:inst7|reg_8_bit:A|register:reg2|my_dff
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[0]
    Info (332115): Launch Clock : CLKT
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.637      4.637  R        clock network delay
    Info (332115):      4.850      0.213     uTco  mainreg:inst7|reg_8_bit:A|register:reg2|my_dff
    Info (332115):      4.850      0.000 FF  CELL  inst7|A|reg2|my_dff|q
    Info (332115):      5.348      0.498 FF    IC  inst29|u1|bcd1|Add0~4|dataa
    Info (332115):      5.783      0.435 FR  CELL  inst29|u1|bcd1|Add0~4|cout
    Info (332115):      5.783      0.000 RR    IC  inst29|u1|bcd1|Add0~6|cin
    Info (332115):      5.841      0.058 RF  CELL  inst29|u1|bcd1|Add0~6|cout
    Info (332115):      5.841      0.000 FF    IC  inst29|u1|bcd1|Add0~8|cin
    Info (332115):      6.227      0.386 FF  CELL  inst29|u1|bcd1|Add0~8|combout
    Info (332115):      6.477      0.250 FF    IC  inst29|u1|bcd1|x[4]~3|datac
    Info (332115):      6.729      0.252 FF  CELL  inst29|u1|bcd1|x[4]~3|combout
    Info (332115):      7.262      0.533 FF    IC  inst29|u1|bcd1|Selector0~2|dataa
    Info (332115):      7.644      0.382 FR  CELL  inst29|u1|bcd1|Selector0~2|combout
    Info (332115):      7.834      0.190 RR    IC  inst29|u1|bcd1|Selector0~3|datad
    Info (332115):      7.978      0.144 RR  CELL  inst29|u1|bcd1|Selector0~3|combout
    Info (332115):      8.167      0.189 RR    IC  inst29|u1|bcd1|Selector0~5|datad
    Info (332115):      8.311      0.144 RR  CELL  inst29|u1|bcd1|Selector0~5|combout
    Info (332115):      8.499      0.188 RR    IC  inst29|u1|bcd1|Selector0~7|datad
    Info (332115):      8.643      0.144 RR  CELL  inst29|u1|bcd1|Selector0~7|combout
    Info (332115):      9.023      0.380 RR    IC  inst29|u1|u1|Mux3~12|datad
    Info (332115):      9.167      0.144 RR  CELL  inst29|u1|u1|Mux3~12|combout
    Info (332115):      9.358      0.191 RR    IC  inst29|u1|u1|Mux3~13|datad
    Info (332115):      9.502      0.144 RR  CELL  inst29|u1|u1|Mux3~13|combout
    Info (332115):      9.693      0.191 RR    IC  inst29|u1|Selector9~2|datad
    Info (332115):      9.837      0.144 RR  CELL  inst29|u1|Selector9~2|combout
    Info (332115):      9.837      0.000 RR    IC  inst29|u1|DATA_BUS_VALUE[0]|d
    Info (332115):      9.917      0.080 RR  CELL  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      4.932      3.932  R        clock network delay
    Info (332115):      4.902     -0.030           clock uncertainty
    Info (332115):      4.921      0.019     uTsu  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[0]
    Info (332115): Data Arrival Time  :     9.917
    Info (332115): Data Required Time :     4.921
    Info (332115): Slack              :    -4.996 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.801
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -4.801 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg4|my_dff
    Info (332115): To Node      : Flags:inst4|register:D|my_dff
    Info (332115): Launch Clock : CLKT
    Info (332115): Latch Clock  : CLKT
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.615      4.615  R        clock network delay
    Info (332115):      4.828      0.213     uTco  DMEM:inst33|DMEMI:inst|reg_8_bit:inst20|register:reg4|my_dff
    Info (332115):      4.828      0.000 FF  CELL  inst33|inst|inst20|reg4|my_dff|q
    Info (332115):      5.620      0.792 FF    IC  inst|inst16|F[11]~2|dataa
    Info (332115):      5.997      0.377 FF  CELL  inst|inst16|F[11]~2|combout
    Info (332115):      6.269      0.272 FF    IC  inst2|ADD_SUB~0|dataa
    Info (332115):      6.583      0.314 FF  CELL  inst2|ADD_SUB~0|combout
    Info (332115):      6.906      0.323 FF    IC  inst3|inst1|inst69|Out[3]|datab
    Info (332115):      7.283      0.377 FR  CELL  inst3|inst1|inst69|Out[3]|combout
    Info (332115):      7.910      0.627 RR    IC  inst3|inst1|inst56~0|datac
    Info (332115):      8.175      0.265 RR  CELL  inst3|inst1|inst56~0|combout
    Info (332115):      8.359      0.184 RR    IC  inst3|inst1|inst56~1|datac
    Info (332115):      8.624      0.265 RR  CELL  inst3|inst1|inst56~1|combout
    Info (332115):      8.821      0.197 RR    IC  inst3|inst1|inst56~2|datad
    Info (332115):      8.965      0.144 RR  CELL  inst3|inst1|inst56~2|combout
    Info (332115):      9.177      0.212 RR    IC  inst3|inst1|inst20|Out|datad
    Info (332115):      9.321      0.144 RR  CELL  inst3|inst1|inst20|Out|combout
    Info (332115):      9.516      0.195 RR    IC  inst3|inst5~0|datad
    Info (332115):      9.660      0.144 RR  CELL  inst3|inst5~0|combout
    Info (332115):      9.878      0.218 RR    IC  inst3|inst5~3|datab
    Info (332115):     10.272      0.394 RF  CELL  inst3|inst5~3|combout
    Info (332115):     10.272      0.000 FF    IC  inst4|D|my_dff|d
    Info (332115):     10.362      0.090 FF  CELL  Flags:inst4|register:D|my_dff
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      5.432      4.432  R        clock network delay
    Info (332115):      5.562      0.130           clock pessimism removed
    Info (332115):      5.542     -0.020           clock uncertainty
    Info (332115):      5.561      0.019     uTsu  Flags:inst4|register:D|my_dff
    Info (332115): Data Arrival Time  :    10.362
    Info (332115): Data Required Time :     5.561
    Info (332115): Slack              :    -4.801 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.217
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -3.217 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.804      2.804  R        clock network delay
    Info (332115):      3.017      0.213     uTco  LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115):      3.017      0.000 FF  CELL  inst29|u1|CLK_COUNT_400HZ[9]|q
    Info (332115):      3.371      0.354 FF    IC  inst29|u1|LessThan0~1|dataa
    Info (332115):      3.731      0.360 FR  CELL  inst29|u1|LessThan0~1|combout
    Info (332115):      4.420      0.689 RR    IC  inst29|u1|LessThan0~2|datac
    Info (332115):      4.683      0.263 RR  CELL  inst29|u1|LessThan0~2|combout
    Info (332115):      4.875      0.192 RR    IC  inst29|u1|CLK_400HZ~0|datac
    Info (332115):      5.138      0.263 RR  CELL  inst29|u1|CLK_400HZ~0|combout
    Info (332115):      6.721      1.583 RR    IC  inst29|u1|CLK_400HZ~feeder|datad
    Info (332115):      6.865      0.144 RR  CELL  inst29|u1|CLK_400HZ~feeder|combout
    Info (332115):      6.865      0.000 RR    IC  inst29|u1|CLK_400HZ|d
    Info (332115):      6.945      0.080 RR  CELL  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.701      2.701  R        clock network delay
    Info (332115):      3.729      0.028           clock pessimism removed
    Info (332115):      3.709     -0.020           clock uncertainty
    Info (332115):      3.728      0.019     uTsu  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Time  :     6.945
    Info (332115): Data Required Time :     3.728
    Info (332115): Slack              :    -3.217 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.979
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst4|inst10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -1.979 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|clock_divider_1024:inst3|inst2
    Info (332115): To Node      : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.688      2.688  R        clock network delay
    Info (332115):      2.901      0.213     uTco  debouncer:inst18|clock_divider_1024:inst3|inst2
    Info (332115):      2.901      0.000 FF  CELL  inst18|inst3|inst2|q
    Info (332115):      3.261      0.360 FF    IC  inst18|inst3|inst14|dataa
    Info (332115):      3.574      0.313 FF  CELL  inst18|inst3|inst14|combout
    Info (332115):      3.820      0.246 FF    IC  inst18|inst3|inst17|datad
    Info (332115):      3.930      0.110 FF  CELL  inst18|inst3|inst17|combout
    Info (332115):      4.149      0.219 FF    IC  inst18|inst3|inst10~0|datad
    Info (332115):      4.283      0.134 FR  CELL  inst18|inst3|inst10~0|combout
    Info (332115):      5.370      1.087 RR    IC  inst18|inst3|inst10~feeder|datad
    Info (332115):      5.514      0.144 RR  CELL  inst18|inst3|inst10~feeder|combout
    Info (332115):      5.514      0.000 RR    IC  inst18|inst3|inst10|d
    Info (332115):      5.594      0.080 RR  CELL  debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.563      2.563  R        clock network delay
    Info (332115):      3.616      0.053           clock pessimism removed
    Info (332115):      3.596     -0.020           clock uncertainty
    Info (332115):      3.615      0.019     uTsu  debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Arrival Time  :     5.594
    Info (332115): Data Required Time :     3.615
    Info (332115): Slack              :    -1.979 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.351
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst3|inst10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.351 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|inst
    Info (332115): To Node      : debouncer:inst18|inst5
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.571      2.571  R        clock network delay
    Info (332115):      2.784      0.213     uTco  debouncer:inst18|inst
    Info (332115):      2.784      0.000 FF  CELL  inst18|inst|q
    Info (332115):      3.147      0.363 FF    IC  inst18|inst5~0|dataa
    Info (332115):      3.481      0.334 FR  CELL  inst18|inst5~0|combout
    Info (332115):      3.481      0.000 RR    IC  inst18|inst5|d
    Info (332115):      3.561      0.080 RR  CELL  debouncer:inst18|inst5
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.211      2.211  R        clock network delay
    Info (332115):      3.191     -0.020           clock uncertainty
    Info (332115):      3.210      0.019     uTsu  debouncer:inst18|inst5
    Info (332115): Data Arrival Time  :     3.561
    Info (332115): Data Required Time :     3.210
    Info (332115): Slack              :    -0.351 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.353
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst3|inst10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.353 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|inst2
    Info (332115): To Node      : debouncer:inst18|inst2
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.450      2.450  R        clock network delay
    Info (332115):      2.663      0.213     uTco  debouncer:inst18|inst2
    Info (332115):      2.663      0.000 FF  CELL  inst18|inst2|q
    Info (332115):      2.663      0.000 FF    IC  inst18|inst2~0|datac
    Info (332115):      2.982      0.319 FF  CELL  inst18|inst2~0|combout
    Info (332115):      2.982      0.000 FF    IC  inst18|inst2|d
    Info (332115):      3.047      0.065 FF  CELL  debouncer:inst18|inst2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.571      2.571  R        clock network delay
    Info (332115):      2.523     -0.048           clock pessimism removed
    Info (332115):      2.523      0.000           clock uncertainty
    Info (332115):      2.694      0.171      uTh  debouncer:inst18|inst2
    Info (332115): Data Arrival Time  :     3.047
    Info (332115): Data Required Time :     2.694
    Info (332115): Slack              :     0.353 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.354 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): To Node      : debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.697      2.697  R        clock network delay
    Info (332115):      2.910      0.213     uTco  debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115):      2.910      0.000 FF  CELL  inst18|inst4|inst9|q
    Info (332115):      2.910      0.000 FF    IC  inst18|inst4|inst9~0|datac
    Info (332115):      3.229      0.319 FF  CELL  inst18|inst4|inst9~0|combout
    Info (332115):      3.229      0.000 FF    IC  inst18|inst4|inst9|d
    Info (332115):      3.294      0.065 FF  CELL  debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.797      2.797  R        clock network delay
    Info (332115):      2.769     -0.028           clock pessimism removed
    Info (332115):      2.769      0.000           clock uncertainty
    Info (332115):      2.940      0.171      uTh  debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): Data Arrival Time  :     3.294
    Info (332115): Data Required Time :     2.940
    Info (332115): Slack              :     0.354 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.354 
    Info (332115): ===================================================================
    Info (332115): From Node    : mainreg:inst7|reg_8_bit:A|register:reg5|my_dff
    Info (332115): To Node      : mainreg:inst7|reg_8_bit:A|register:reg5|my_dff
    Info (332115): Launch Clock : CLKT
    Info (332115): Latch Clock  : CLKT
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.432      4.432  R        clock network delay
    Info (332115):      4.645      0.213     uTco  mainreg:inst7|reg_8_bit:A|register:reg5|my_dff
    Info (332115):      4.645      0.000 FF  CELL  inst7|A|reg5|my_dff|q
    Info (332115):      4.645      0.000 FF    IC  WMR|Mux2~0|datac
    Info (332115):      4.964      0.319 FF  CELL  WMR|Mux2~0|combout
    Info (332115):      4.964      0.000 FF    IC  inst7|A|reg5|my_dff|d
    Info (332115):      5.029      0.065 FF  CELL  mainreg:inst7|reg_8_bit:A|register:reg5|my_dff
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.634      4.634  R        clock network delay
    Info (332115):      4.504     -0.130           clock pessimism removed
    Info (332115):      4.504      0.000           clock uncertainty
    Info (332115):      4.675      0.171      uTh  mainreg:inst7|reg_8_bit:A|register:reg5|my_dff
    Info (332115): Data Arrival Time  :     5.029
    Info (332115): Data Required Time :     4.675
    Info (332115): Slack              :     0.354 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.354 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): Launch Clock : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.934      3.934  R        clock network delay
    Info (332115):      4.147      0.213     uTco  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115):      4.147      0.000 FF  CELL  inst29|u1|DATA_BUS_VALUE[7]|q
    Info (332115):      4.147      0.000 FF    IC  inst29|u1|Selector2~0|datac
    Info (332115):      4.466      0.319 FF  CELL  inst29|u1|Selector2~0|combout
    Info (332115):      4.466      0.000 FF    IC  inst29|u1|DATA_BUS_VALUE[7]|d
    Info (332115):      4.531      0.065 FF  CELL  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.116      4.116  R        clock network delay
    Info (332115):      4.006     -0.110           clock pessimism removed
    Info (332115):      4.006      0.000           clock uncertainty
    Info (332115):      4.177      0.171      uTh  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): Data Arrival Time  :     4.531
    Info (332115): Data Required Time :     4.177
    Info (332115): Slack              :     0.354 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst4|inst10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.354 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): To Node      : debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.563      2.563  R        clock network delay
    Info (332115):      2.776      0.213     uTco  debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115):      2.776      0.000 FF  CELL  inst18|inst3|inst9|q
    Info (332115):      2.776      0.000 FF    IC  inst18|inst3|inst9~0|datac
    Info (332115):      3.095      0.319 FF  CELL  inst18|inst3|inst9~0|combout
    Info (332115):      3.095      0.000 FF    IC  inst18|inst3|inst9|d
    Info (332115):      3.160      0.065 FF  CELL  debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.688      2.688  R        clock network delay
    Info (332115):      2.635     -0.053           clock pessimism removed
    Info (332115):      2.635      0.000           clock uncertainty
    Info (332115):      2.806      0.171      uTh  debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): Data Arrival Time  :     3.160
    Info (332115): Data Required Time :     2.806
    Info (332115): Slack              :     0.354 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -1.430
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -1.430 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.803      2.803  R        clock network delay
    Info (332115):      3.016      0.213     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      3.016      0.000 RR  CELL  inst29|r0|oRESET|q
    Info (332115):      4.378      1.362 RR    IC  inst29|u1|CLK_COUNT_400HZ[9]|clrn
    Info (332115):      5.160      0.782 RR  CELL  LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.703      2.703  R        clock network delay
    Info (332115):      3.731      0.028           clock pessimism removed
    Info (332115):      3.711     -0.020           clock uncertainty
    Info (332115):      3.730      0.019     uTsu  LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): Data Arrival Time  :     5.160
    Info (332115): Data Required Time :     3.730
    Info (332115): Slack              :    -1.430 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.820
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -0.820 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : inst20
    Info (332115): To Node      : PC:inst5|inst12
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : CLKT (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.551      2.551  R        clock network delay
    Info (332115):      2.764      0.213     uTco  inst20
    Info (332115):      2.764      0.000 RR  CELL  inst20|q
    Info (332115):      4.939      2.175 RR    IC  inst5|inst12|clrn
    Info (332115):      5.721      0.782 RR  CELL  PC:inst5|inst12
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.500      0.500           latch edge time
    Info (332115):      4.912      4.412  F        clock network delay
    Info (332115):      4.882     -0.030           clock uncertainty
    Info (332115):      4.901      0.019     uTsu  PC:inst5|inst12
    Info (332115): Data Arrival Time  :     5.721
    Info (332115): Data Required Time :     4.901
    Info (332115): Slack              :    -0.820 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.455
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -0.455 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|state.Print_String
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.803      2.803  R        clock network delay
    Info (332115):      3.016      0.213     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      3.016      0.000 RR  CELL  inst29|r0|oRESET|q
    Info (332115):      4.594      1.578 RR    IC  inst29|u1|state.Print_String|clrn
    Info (332115):      5.376      0.782 RR  CELL  LCD:inst29|LCD_Display:u1|state.Print_String
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      4.932      3.932  R        clock network delay
    Info (332115):      4.902     -0.030           clock uncertainty
    Info (332115):      4.921      0.019     uTsu  LCD:inst29|LCD_Display:u1|state.Print_String
    Info (332115): Data Arrival Time  :     5.376
    Info (332115): Data Required Time :     4.921
    Info (332115): Slack              :    -0.455 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.385
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.385 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst20
    Info (332115): To Node      : Flags:inst4|register:D|my_dff
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : CLKT
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.432      2.432  R        clock network delay
    Info (332115):      2.645      0.213     uTco  inst20
    Info (332115):      2.645      0.000 FF  CELL  inst20|q
    Info (332115):      4.542      1.897 FF    IC  inst4|D|my_dff|clrn
    Info (332115):      5.219      0.677 FF  CELL  Flags:inst4|register:D|my_dff
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.633      4.633  R        clock network delay
    Info (332115):      4.663      0.030           clock uncertainty
    Info (332115):      4.834      0.171      uTh  Flags:inst4|register:D|my_dff
    Info (332115): Data Arrival Time  :     5.219
    Info (332115): Data Required Time :     4.834
    Info (332115): Slack              :     0.385 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.538
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.538 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|state.FUNC_SET
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.703      2.703  R        clock network delay
    Info (332115):      2.916      0.213     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      2.916      0.000 FF  CELL  inst29|r0|oRESET|q
    Info (332115):      4.178      1.262 FF    IC  inst29|u1|state.FUNC_SET|clrn
    Info (332115):      4.855      0.677 FF  CELL  LCD:inst29|LCD_Display:u1|state.FUNC_SET
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.116      4.116  R        clock network delay
    Info (332115):      4.146      0.030           clock uncertainty
    Info (332115):      4.317      0.171      uTh  LCD:inst29|LCD_Display:u1|state.FUNC_SET
    Info (332115): Data Arrival Time  :     4.855
    Info (332115): Data Required Time :     4.317
    Info (332115): Slack              :     0.538 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.420
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.420 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.703      2.703  R        clock network delay
    Info (332115):      2.916      0.213     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      2.916      0.000 FF  CELL  inst29|r0|oRESET|q
    Info (332115):      3.687      0.771 FF    IC  inst29|u1|CLK_400HZ|clrn
    Info (332115):      4.364      0.677 FF  CELL  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.801      2.801  R        clock network delay
    Info (332115):      2.773     -0.028           clock pessimism removed
    Info (332115):      2.773      0.000           clock uncertainty
    Info (332115):      2.944      0.171      uTh  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Time  :     4.364
    Info (332115): Data Required Time :     2.944
    Info (332115): Slack              :     1.420 
    Info (332115): ===================================================================
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst12|$00000|auto_generated|result_node[0]  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.835             -40.636 CLKT 
    Info (332119):    -2.150             -11.541 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):    -1.314             -31.614 Board_Clock 
    Info (332119):    -0.590              -0.590 debouncer:inst18|clock_divider_1024:inst4|inst10 
    Info (332119):     0.101               0.000 debouncer:inst18|clock_divider_1024:inst3|inst10 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 CLKT 
    Info (332119):     0.180               0.000 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):     0.181               0.000 Board_Clock 
    Info (332119):     0.181               0.000 debouncer:inst18|clock_divider_1024:inst4|inst10 
    Info (332119):     0.182               0.000 debouncer:inst18|clock_divider_1024:inst3|inst10 
Info (332146): Worst-case recovery slack is -0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.386              -4.487 Board_Clock 
    Info (332119):     0.049               0.000 CLKT 
    Info (332119):     0.101               0.000 LCD:inst29|LCD_Display:u1|CLK_400HZ 
Info (332146): Worst-case removal slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):     0.291               0.000 CLKT 
    Info (332119):     0.729               0.000 Board_Clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -58.182 Board_Clock 
    Info (332119):    -3.000             -42.854 CLKT 
    Info (332119):    -1.000             -37.000 LCD:inst29|LCD_Display:u1|CLK_400HZ 
    Info (332119):    -1.000             -10.000 debouncer:inst18|clock_divider_1024:inst4|inst10 
    Info (332119):    -1.000              -6.000 debouncer:inst18|clock_divider_1024:inst3|inst10 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.835
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.835 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : PC:inst5|inst10
    Info (332115): To Node      : Flags:inst4|register:D|my_dff
    Info (332115): Launch Clock : CLKT (INVERTED)
    Info (332115): Latch Clock  : CLKT
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.500      0.500           launch edge time
    Info (332115):      3.518      3.018  F        clock network delay
    Info (332115):      3.623      0.105     uTco  PC:inst5|inst10
    Info (332115):      3.623      0.000 FF  CELL  inst5|inst10|q
    Info (332115):      3.909      0.286 FF    IC  inst|inst16|F[13]~0|dataa
    Info (332115):      4.102      0.193 FF  CELL  inst|inst16|F[13]~0|combout
    Info (332115):      4.224      0.122 FF    IC  inst2|ADD_SUB~0|datad
    Info (332115):      4.287      0.063 FF  CELL  inst2|ADD_SUB~0|combout
    Info (332115):      4.468      0.181 FF    IC  inst3|inst1|inst69|Out[3]|datab
    Info (332115):      4.675      0.207 FF  CELL  inst3|inst1|inst69|Out[3]|combout
    Info (332115):      5.019      0.344 FF    IC  inst3|inst1|inst56~0|datac
    Info (332115):      5.152      0.133 FF  CELL  inst3|inst1|inst56~0|combout
    Info (332115):      5.262      0.110 FF    IC  inst3|inst1|inst56~1|datac
    Info (332115):      5.395      0.133 FF  CELL  inst3|inst1|inst56~1|combout
    Info (332115):      5.511      0.116 FF    IC  inst3|inst1|inst56~2|datad
    Info (332115):      5.574      0.063 FF  CELL  inst3|inst1|inst56~2|combout
    Info (332115):      5.696      0.122 FF    IC  inst3|inst1|inst20|Out|datad
    Info (332115):      5.759      0.063 FF  CELL  inst3|inst1|inst20|Out|combout
    Info (332115):      5.874      0.115 FF    IC  inst3|inst5~0|datad
    Info (332115):      5.937      0.063 FF  CELL  inst3|inst5~0|combout
    Info (332115):      6.068      0.131 FF    IC  inst3|inst5~3|datab
    Info (332115):      6.264      0.196 FR  CELL  inst3|inst5~3|combout
    Info (332115):      6.264      0.000 RR    IC  inst4|D|my_dff|d
    Info (332115):      6.301      0.037 RR  CELL  Flags:inst4|register:D|my_dff
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.410      2.410  R        clock network delay
    Info (332115):      3.479      0.069           clock pessimism removed
    Info (332115):      3.459     -0.020           clock uncertainty
    Info (332115):      3.466      0.007     uTsu  Flags:inst4|register:D|my_dff
    Info (332115): Data Arrival Time  :     6.301
    Info (332115): Data Required Time :     3.466
    Info (332115): Slack              :    -2.835 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -2.150
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -2.150 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : mainreg:inst7|reg_8_bit:A|register:reg2|my_dff
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[0]
    Info (332115): Launch Clock : CLKT
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.526      2.526  R        clock network delay
    Info (332115):      2.631      0.105     uTco  mainreg:inst7|reg_8_bit:A|register:reg2|my_dff
    Info (332115):      2.631      0.000 FF  CELL  inst7|A|reg2|my_dff|q
    Info (332115):      2.910      0.279 FF    IC  inst29|u1|bcd1|Add0~4|dataa
    Info (332115):      3.160      0.250 FR  CELL  inst29|u1|bcd1|Add0~4|cout
    Info (332115):      3.160      0.000 RR    IC  inst29|u1|bcd1|Add0~6|cin
    Info (332115):      3.194      0.034 RF  CELL  inst29|u1|bcd1|Add0~6|cout
    Info (332115):      3.194      0.000 FF    IC  inst29|u1|bcd1|Add0~8|cin
    Info (332115):      3.398      0.204 FF  CELL  inst29|u1|bcd1|Add0~8|combout
    Info (332115):      3.531      0.133 FF    IC  inst29|u1|bcd1|x[4]~3|datac
    Info (332115):      3.664      0.133 FF  CELL  inst29|u1|bcd1|x[4]~3|combout
    Info (332115):      3.979      0.315 FF    IC  inst29|u1|bcd1|Selector0~2|dataa
    Info (332115):      4.192      0.213 FR  CELL  inst29|u1|bcd1|Selector0~2|combout
    Info (332115):      4.284      0.092 RR    IC  inst29|u1|bcd1|Selector0~3|datad
    Info (332115):      4.350      0.066 RF  CELL  inst29|u1|bcd1|Selector0~3|combout
    Info (332115):      4.459      0.109 FF    IC  inst29|u1|bcd1|Selector0~5|datad
    Info (332115):      4.522      0.063 FF  CELL  inst29|u1|bcd1|Selector0~5|combout
    Info (332115):      4.630      0.108 FF    IC  inst29|u1|bcd1|Selector0~7|datad
    Info (332115):      4.693      0.063 FF  CELL  inst29|u1|bcd1|Selector0~7|combout
    Info (332115):      4.894      0.201 FF    IC  inst29|u1|u1|Mux3~12|datad
    Info (332115):      4.957      0.063 FF  CELL  inst29|u1|u1|Mux3~12|combout
    Info (332115):      5.068      0.111 FF    IC  inst29|u1|u1|Mux3~13|datad
    Info (332115):      5.131      0.063 FF  CELL  inst29|u1|u1|Mux3~13|combout
    Info (332115):      5.242      0.111 FF    IC  inst29|u1|Selector9~2|datad
    Info (332115):      5.305      0.063 FF  CELL  inst29|u1|Selector9~2|combout
    Info (332115):      5.305      0.000 FF    IC  inst29|u1|DATA_BUS_VALUE[0]|d
    Info (332115):      5.355      0.050 FF  CELL  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.228      2.228  R        clock network delay
    Info (332115):      3.198     -0.030           clock uncertainty
    Info (332115):      3.205      0.007     uTsu  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[0]
    Info (332115): Data Arrival Time  :     5.355
    Info (332115): Data Required Time :     3.205
    Info (332115): Slack              :    -2.150 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.314
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -1.314 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.654      1.654  R        clock network delay
    Info (332115):      1.759      0.105     uTco  LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115):      1.759      0.000 RR  CELL  inst29|u1|CLK_COUNT_400HZ[9]|q
    Info (332115):      1.898      0.139 RR    IC  inst29|u1|LessThan0~1|dataa
    Info (332115):      2.094      0.196 RF  CELL  inst29|u1|LessThan0~1|combout
    Info (332115):      2.479      0.385 FF    IC  inst29|u1|LessThan0~2|datac
    Info (332115):      2.612      0.133 FF  CELL  inst29|u1|LessThan0~2|combout
    Info (332115):      2.730      0.118 FF    IC  inst29|u1|CLK_400HZ~0|datac
    Info (332115):      2.863      0.133 FF  CELL  inst29|u1|CLK_400HZ~0|combout
    Info (332115):      3.798      0.935 FF    IC  inst29|u1|CLK_400HZ~feeder|datad
    Info (332115):      3.861      0.063 FF  CELL  inst29|u1|CLK_400HZ~feeder|combout
    Info (332115):      3.861      0.000 FF    IC  inst29|u1|CLK_400HZ|d
    Info (332115):      3.911      0.050 FF  CELL  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.590      1.590  R        clock network delay
    Info (332115):      2.610      0.020           clock pessimism removed
    Info (332115):      2.590     -0.020           clock uncertainty
    Info (332115):      2.597      0.007     uTsu  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Time  :     3.911
    Info (332115): Data Required Time :     2.597
    Info (332115): Slack              :    -1.314 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.590
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst4|inst10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.590 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|clock_divider_1024:inst3|inst2
    Info (332115): To Node      : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.564      1.564  R        clock network delay
    Info (332115):      1.669      0.105     uTco  debouncer:inst18|clock_divider_1024:inst3|inst2
    Info (332115):      1.669      0.000 FF  CELL  inst18|inst3|inst2|q
    Info (332115):      1.861      0.192 FF    IC  inst18|inst3|inst14|dataa
    Info (332115):      2.034      0.173 FF  CELL  inst18|inst3|inst14|combout
    Info (332115):      2.165      0.131 FF    IC  inst18|inst3|inst17|datad
    Info (332115):      2.228      0.063 FF  CELL  inst18|inst3|inst17|combout
    Info (332115):      2.344      0.116 FF    IC  inst18|inst3|inst10~0|datad
    Info (332115):      2.407      0.063 FF  CELL  inst18|inst3|inst10~0|combout
    Info (332115):      2.986      0.579 FF    IC  inst18|inst3|inst10~feeder|datad
    Info (332115):      3.049      0.063 FF  CELL  inst18|inst3|inst10~feeder|combout
    Info (332115):      3.049      0.000 FF    IC  inst18|inst3|inst10|d
    Info (332115):      3.099      0.050 FF  CELL  debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.491      1.491  R        clock network delay
    Info (332115):      2.522      0.031           clock pessimism removed
    Info (332115):      2.502     -0.020           clock uncertainty
    Info (332115):      2.509      0.007     uTsu  debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Arrival Time  :     3.099
    Info (332115): Data Required Time :     2.509
    Info (332115): Slack              :    -0.590 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.101
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst3|inst10}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.101 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|inst
    Info (332115): To Node      : debouncer:inst18|inst5
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.522      1.522  R        clock network delay
    Info (332115):      1.627      0.105     uTco  debouncer:inst18|inst
    Info (332115):      1.627      0.000 FF  CELL  inst18|inst|q
    Info (332115):      1.821      0.194 FF    IC  inst18|inst5~0|dataa
    Info (332115):      2.007      0.186 FR  CELL  inst18|inst5~0|combout
    Info (332115):      2.007      0.000 RR    IC  inst18|inst5|d
    Info (332115):      2.044      0.037 RR  CELL  debouncer:inst18|inst5
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.158      1.158  R        clock network delay
    Info (332115):      2.138     -0.020           clock uncertainty
    Info (332115):      2.145      0.007     uTsu  debouncer:inst18|inst5
    Info (332115): Data Arrival Time  :     2.044
    Info (332115): Data Required Time :     2.145
    Info (332115): Slack              :     0.101 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.180 
    Info (332115): ===================================================================
    Info (332115): From Node    : PC:inst5|inst12
    Info (332115): To Node      : PC:inst5|inst12
    Info (332115): Launch Clock : CLKT (INVERTED)
    Info (332115): Latch Clock  : CLKT (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.500      0.500           launch edge time
    Info (332115):      3.396      2.896  F        clock network delay
    Info (332115):      3.501      0.105     uTco  PC:inst5|inst12
    Info (332115):      3.501      0.000 RR  CELL  inst5|inst12|q
    Info (332115):      3.501      0.000 RR    IC  inst5|inst12~0|datac
    Info (332115):      3.672      0.171 RR  CELL  inst5|inst12~0|combout
    Info (332115):      3.672      0.000 RR    IC  inst5|inst12|d
    Info (332115):      3.703      0.031 RR  CELL  PC:inst5|inst12
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.500      0.500           latch edge time
    Info (332115):      3.518      3.018  F        clock network delay
    Info (332115):      3.439     -0.079           clock pessimism removed
    Info (332115):      3.439      0.000           clock uncertainty
    Info (332115):      3.523      0.084      uTh  PC:inst5|inst12
    Info (332115): Data Arrival Time  :     3.703
    Info (332115): Data Required Time :     3.523
    Info (332115): Slack              :     0.180 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.180
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.180 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): Launch Clock : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.230      2.230  R        clock network delay
    Info (332115):      2.335      0.105     uTco  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115):      2.335      0.000 RR  CELL  inst29|u1|DATA_BUS_VALUE[7]|q
    Info (332115):      2.335      0.000 RR    IC  inst29|u1|Selector2~0|datac
    Info (332115):      2.506      0.171 RR  CELL  inst29|u1|Selector2~0|combout
    Info (332115):      2.506      0.000 RR    IC  inst29|u1|DATA_BUS_VALUE[7]|d
    Info (332115):      2.537      0.031 RR  CELL  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.334      2.334  R        clock network delay
    Info (332115):      2.273     -0.061           clock pessimism removed
    Info (332115):      2.273      0.000           clock uncertainty
    Info (332115):      2.357      0.084      uTh  LCD:inst29|LCD_Display:u1|DATA_BUS_VALUE[7]
    Info (332115): Data Arrival Time  :     2.537
    Info (332115): Data Required Time :     2.357
    Info (332115): Slack              :     0.180 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.181 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): To Node      : debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.587      1.587  R        clock network delay
    Info (332115):      1.692      0.105     uTco  debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115):      1.692      0.000 RR  CELL  inst18|inst4|inst9|q
    Info (332115):      1.692      0.000 RR    IC  inst18|inst4|inst9~0|datac
    Info (332115):      1.863      0.171 RR  CELL  inst18|inst4|inst9~0|combout
    Info (332115):      1.863      0.000 RR    IC  inst18|inst4|inst9|d
    Info (332115):      1.894      0.031 RR  CELL  debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.649      1.649  R        clock network delay
    Info (332115):      1.629     -0.020           clock pessimism removed
    Info (332115):      1.629      0.000           clock uncertainty
    Info (332115):      1.713      0.084      uTh  debouncer:inst18|clock_divider_1024:inst4|inst9
    Info (332115): Data Arrival Time  :     1.894
    Info (332115): Data Required Time :     1.713
    Info (332115): Slack              :     0.181 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.181
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst4|inst10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.181 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): To Node      : debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst4|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.491      1.491  R        clock network delay
    Info (332115):      1.596      0.105     uTco  debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115):      1.596      0.000 RR  CELL  inst18|inst3|inst9|q
    Info (332115):      1.596      0.000 RR    IC  inst18|inst3|inst9~0|datac
    Info (332115):      1.767      0.171 RR  CELL  inst18|inst3|inst9~0|combout
    Info (332115):      1.767      0.000 RR    IC  inst18|inst3|inst9|d
    Info (332115):      1.798      0.031 RR  CELL  debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.564      1.564  R        clock network delay
    Info (332115):      1.533     -0.031           clock pessimism removed
    Info (332115):      1.533      0.000           clock uncertainty
    Info (332115):      1.617      0.084      uTh  debouncer:inst18|clock_divider_1024:inst3|inst9
    Info (332115): Data Arrival Time  :     1.798
    Info (332115): Data Required Time :     1.617
    Info (332115): Slack              :     0.181 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182
    Info (332115): -to_clock [get_clocks {debouncer:inst18|clock_divider_1024:inst3|inst10}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.182 
    Info (332115): ===================================================================
    Info (332115): From Node    : debouncer:inst18|inst2
    Info (332115): To Node      : debouncer:inst18|inst2
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.452      1.452  R        clock network delay
    Info (332115):      1.557      0.105     uTco  debouncer:inst18|inst2
    Info (332115):      1.557      0.000 RR  CELL  inst18|inst2|q
    Info (332115):      1.557      0.000 RR    IC  inst18|inst2~0|datac
    Info (332115):      1.728      0.171 RR  CELL  inst18|inst2~0|combout
    Info (332115):      1.728      0.000 RR    IC  inst18|inst2|d
    Info (332115):      1.759      0.031 RR  CELL  debouncer:inst18|inst2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.522      1.522  R        clock network delay
    Info (332115):      1.493     -0.029           clock pessimism removed
    Info (332115):      1.493      0.000           clock uncertainty
    Info (332115):      1.577      0.084      uTh  debouncer:inst18|inst2
    Info (332115): Data Arrival Time  :     1.759
    Info (332115): Data Required Time :     1.577
    Info (332115): Slack              :     0.182 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (1 violated).  Worst case slack is -0.386
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is -0.386 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.654      1.654  R        clock network delay
    Info (332115):      1.759      0.105     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      1.759      0.000 FF  CELL  inst29|r0|oRESET|q
    Info (332115):      2.557      0.798 FF    IC  inst29|u1|CLK_COUNT_400HZ[9]|clrn
    Info (332115):      2.985      0.428 FF  CELL  LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      2.592      1.592  R        clock network delay
    Info (332115):      2.612      0.020           clock pessimism removed
    Info (332115):      2.592     -0.020           clock uncertainty
    Info (332115):      2.599      0.007     uTsu  LCD:inst29|LCD_Display:u1|CLK_COUNT_400HZ[9]
    Info (332115): Data Arrival Time  :     2.985
    Info (332115): Data Required Time :     2.599
    Info (332115): Slack              :    -0.386 (VIOLATED)
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.049
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 0.049 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst20
    Info (332115): To Node      : PC:inst5|inst12
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : CLKT (INVERTED)
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.505      1.505  R        clock network delay
    Info (332115):      1.610      0.105     uTco  inst20
    Info (332115):      1.610      0.000 FF  CELL  inst20|q
    Info (332115):      2.896      1.286 FF    IC  inst5|inst12|clrn
    Info (332115):      3.324      0.428 FF  CELL  PC:inst5|inst12
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.500      0.500           latch edge time
    Info (332115):      3.396      2.896  F        clock network delay
    Info (332115):      3.366     -0.030           clock uncertainty
    Info (332115):      3.373      0.007     uTsu  PC:inst5|inst12
    Info (332115): Data Arrival Time  :     3.324
    Info (332115): Data Required Time :     3.373
    Info (332115): Slack              :     0.049 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.101
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 0.101 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|state.Print_String
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.654      1.654  R        clock network delay
    Info (332115):      1.759      0.105     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      1.759      0.000 FF  CELL  inst29|r0|oRESET|q
    Info (332115):      2.676      0.917 FF    IC  inst29|u1|state.Print_String|clrn
    Info (332115):      3.104      0.428 FF  CELL  LCD:inst29|LCD_Display:u1|state.Print_String
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      1.000      1.000           latch edge time
    Info (332115):      3.228      2.228  R        clock network delay
    Info (332115):      3.198     -0.030           clock uncertainty
    Info (332115):      3.205      0.007     uTsu  LCD:inst29|LCD_Display:u1|state.Print_String
    Info (332115): Data Arrival Time  :     3.104
    Info (332115): Data Required Time :     3.205
    Info (332115): Slack              :     0.101 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.268
    Info (332115): -to_clock [get_clocks {LCD:inst29|LCD_Display:u1|CLK_400HZ}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.268 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|state.FUNC_SET
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.592      1.592  R        clock network delay
    Info (332115):      1.697      0.105     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      1.697      0.000 RR  CELL  inst29|r0|oRESET|q
    Info (332115):      2.342      0.645 RR    IC  inst29|u1|state.FUNC_SET|clrn
    Info (332115):      2.716      0.374 RR  CELL  LCD:inst29|LCD_Display:u1|state.FUNC_SET
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.334      2.334  R        clock network delay
    Info (332115):      2.364      0.030           clock uncertainty
    Info (332115):      2.448      0.084      uTh  LCD:inst29|LCD_Display:u1|state.FUNC_SET
    Info (332115): Data Arrival Time  :     2.716
    Info (332115): Data Required Time :     2.448
    Info (332115): Slack              :     0.268 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.291
    Info (332115): -to_clock [get_clocks {CLKT}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.291 
    Info (332115): ===================================================================
    Info (332115): From Node    : inst20
    Info (332115): To Node      : Flags:inst4|register:D|my_dff
    Info (332115): Launch Clock : debouncer:inst18|clock_divider_1024:inst3|inst10
    Info (332115): Latch Clock  : CLKT
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.435      1.435  R        clock network delay
    Info (332115):      1.540      0.105     uTco  inst20
    Info (332115):      1.540      0.000 RR  CELL  inst20|q
    Info (332115):      2.551      1.011 RR    IC  inst4|D|my_dff|clrn
    Info (332115):      2.925      0.374 RR  CELL  Flags:inst4|register:D|my_dff
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.520      2.520  R        clock network delay
    Info (332115):      2.550      0.030           clock uncertainty
    Info (332115):      2.634      0.084      uTh  Flags:inst4|register:D|my_dff
    Info (332115): Data Arrival Time  :     2.925
    Info (332115): Data Required Time :     2.634
    Info (332115): Slack              :     0.291 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.729
    Info (332115): -to_clock [get_clocks {Board_Clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.729 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115): To Node      : LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Launch Clock : Board_Clock
    Info (332115): Latch Clock  : Board_Clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.592      1.592  R        clock network delay
    Info (332115):      1.697      0.105     uTco  LCD:inst29|Reset_Delay:r0|oRESET
    Info (332115):      1.697      0.000 RR  CELL  inst29|r0|oRESET|q
    Info (332115):      2.071      0.374 RR    IC  inst29|u1|CLK_400HZ|clrn
    Info (332115):      2.445      0.374 RR  CELL  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.652      1.652  R        clock network delay
    Info (332115):      1.632     -0.020           clock pessimism removed
    Info (332115):      1.632      0.000           clock uncertainty
    Info (332115):      1.716      0.084      uTh  LCD:inst29|LCD_Display:u1|CLK_400HZ
    Info (332115): Data Arrival Time  :     2.445
    Info (332115): Data Required Time :     1.716
    Info (332115): Slack              :     0.729 
    Info (332115): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Mon Feb  2 17:58:13 2026
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02
