INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_gpio_peripheral.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_gpio_peripheral
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/rapid_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_ifetch_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_ifetch_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_memory_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_memory_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_rapidx_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_rapidx_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_top_level
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/basys3_uart_peripheral.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_uart_peripheral
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/decoder_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/execute_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_management_unit
WARNING: [VRFC 10-3824] variable 'i' must explicitly be declared as automatic or static [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/new/memory_management_unit.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/senior_design_current/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'uart_if' [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv:25]
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/if/uart_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sources_1/imports/rtl/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sim_1/new/basys3_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3_testbench
WARNING: [VRFC 10-3248] data object 'clk' is already declared [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sim_1/new/basys3_testbench.sv:29]
WARNING: [VRFC 10-9364] second declaration of 'clk' is ignored [D:/Dev/projects/xilinx/rapidx_basys3/rapidx_basys3.srcs/sim_1/new/basys3_testbench.sv:29]
