
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

parameter [3:0] sel1 = 4'b0001; //div 2
parameter [3:0] sel2 = 4'b0101; //div 32
parameter [3:0] sel3 = 4'b1100;//div 4096

initial
begin 

   //Fin = 1'b0;
   //Fsel[3:0] = 4'b0000;

   //Resetn = 1'b0;
    Fin = 0;
    
    #2 Fsel = sel1;
       Resetn = 0;
    #4 Resetn = 1;
    #100 Fsel = sel2;    
    #2000 Fsel = sel3;
    #60000 $finish;


end 


always begin
    #5 Fin = ~Fin;
end

