Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May  1 17:18:11 2019
| Host         : eng-90kwfb2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.425        0.000                      0                   50        0.263        0.000                      0                   50        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.425        0.000                      0                   50        0.263        0.000                      0                   50        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.828ns (20.266%)  route 3.258ns (79.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.811     9.420    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[17]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.845    pulse_gen/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.828ns (20.266%)  route 3.258ns (79.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.811     9.420    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[18]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.845    pulse_gen/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.828ns (20.266%)  route 3.258ns (79.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.811     9.420    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[19]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.845    pulse_gen/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.828ns (20.266%)  route 3.258ns (79.734%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.811     9.420    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[20]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y55         FDRE (Setup_fdre_C_R)       -0.429    14.845    pulse_gen/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.292%)  route 3.252ns (79.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.806     9.415    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[21]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    pulse_gen/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.292%)  route 3.252ns (79.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.806     9.415    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[22]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    pulse_gen/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.292%)  route 3.252ns (79.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.806     9.415    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[23]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    pulse_gen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.828ns (20.292%)  route 3.252ns (79.708%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.806     9.415    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[24]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.429    14.845    pulse_gen/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.415    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.828ns (20.977%)  route 3.119ns (79.023%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.673     9.282    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.429    14.870    pulse_gen/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 pulse_gen/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 0.828ns (20.977%)  route 3.119ns (79.023%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.732     5.335    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.456     5.791 r  pulse_gen/count_reg[13]/Q
                         net (fo=2, routed)           0.816     6.607    pulse_gen/count[13]
    SLICE_X87Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.731 f  pulse_gen/count[0]_i_4/O
                         net (fo=1, routed)           0.806     7.537    pulse_gen/count[0]_i_4_n_0
    SLICE_X87Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.661 f  pulse_gen/count[0]_i_2/O
                         net (fo=3, routed)           0.824     8.485    pulse_gen/count[0]_i_2_n_0
    SLICE_X87Y51         LUT3 (Prop_lut3_I2_O)        0.124     8.609 r  pulse_gen/count[24]_i_1/O
                         net (fo=24, routed)          0.673     9.282    pulse_gen/count[24]_i_1_n_0
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.612    15.035    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[14]/C
                         clock pessimism              0.300    15.335    
                         clock uncertainty           -0.035    15.299    
    SLICE_X86Y54         FDRE (Setup_fdre_C_R)       -0.429    14.870    pulse_gen/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  5.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_gen/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.608     1.527    pulse_gen/clk_IBUF_BUFG
    SLICE_X87Y51         FDRE                                         r  pulse_gen/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y51         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  pulse_gen/clk_out_reg/Q
                         net (fo=2, routed)           0.168     1.837    pulse_gen/clk_pulse_OBUF
    SLICE_X87Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  pulse_gen/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.882    pulse_gen/clk_out_i_1_n_0
    SLICE_X87Y51         FDRE                                         r  pulse_gen/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.880     2.045    pulse_gen/clk_IBUF_BUFG
    SLICE_X87Y51         FDRE                                         r  pulse_gen/clk_out_reg/C
                         clock pessimism             -0.517     1.527    
    SLICE_X87Y51         FDRE (Hold_fdre_C_D)         0.091     1.618    pulse_gen/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.607     1.526    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  pulse_gen/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_gen/count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.800    pulse_gen/count[11]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  pulse_gen/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    pulse_gen/data0[11]
    SLICE_X86Y53         FDRE                                         r  pulse_gen/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.879     2.044    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  pulse_gen/count_reg[11]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105     1.631    pulse_gen/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.608     1.527    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  pulse_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  pulse_gen/count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.801    pulse_gen/count[7]
    SLICE_X86Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  pulse_gen/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    pulse_gen/data0[7]
    SLICE_X86Y52         FDRE                                         r  pulse_gen/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.880     2.045    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  pulse_gen/count_reg[7]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    pulse_gen/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.607     1.526    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_gen/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.800    pulse_gen/count[19]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.911 r  pulse_gen/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    pulse_gen/data0[19]
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.879     2.044    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[19]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105     1.631    pulse_gen/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.607     1.526    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_gen/count_reg[15]/Q
                         net (fo=3, routed)           0.134     1.801    pulse_gen/count[15]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  pulse_gen/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    pulse_gen/data0[15]
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.879     2.044    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[15]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.631    pulse_gen/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.607     1.526    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y56         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_gen/count_reg[23]/Q
                         net (fo=3, routed)           0.134     1.801    pulse_gen/count[23]
    SLICE_X86Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  pulse_gen/count_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.912    pulse_gen/data0[23]
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.879     2.044    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y56         FDRE                                         r  pulse_gen/count_reg[23]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y56         FDRE (Hold_fdre_C_D)         0.105     1.631    pulse_gen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.607     1.526    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  pulse_gen/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_gen/count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.800    pulse_gen/count[11]
    SLICE_X86Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.944 r  pulse_gen/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    pulse_gen/data0[12]
    SLICE_X86Y53         FDRE                                         r  pulse_gen/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.879     2.044    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y53         FDRE                                         r  pulse_gen/count_reg[12]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.105     1.631    pulse_gen/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.608     1.527    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  pulse_gen/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y52         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  pulse_gen/count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.801    pulse_gen/count[7]
    SLICE_X86Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.945 r  pulse_gen/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    pulse_gen/data0[8]
    SLICE_X86Y52         FDRE                                         r  pulse_gen/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.880     2.045    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y52         FDRE                                         r  pulse_gen/count_reg[8]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X86Y52         FDRE (Hold_fdre_C_D)         0.105     1.632    pulse_gen/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.607     1.526    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_gen/count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.800    pulse_gen/count[19]
    SLICE_X86Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.944 r  pulse_gen/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.944    pulse_gen/data0[20]
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.879     2.044    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y55         FDRE                                         r  pulse_gen/count_reg[20]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y55         FDRE (Hold_fdre_C_D)         0.105     1.631    pulse_gen/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pulse_gen/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_gen/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.607     1.526    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y54         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_gen/count_reg[15]/Q
                         net (fo=3, routed)           0.134     1.801    pulse_gen/count[15]
    SLICE_X86Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.945 r  pulse_gen/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    pulse_gen/data0[16]
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.879     2.044    pulse_gen/clk_IBUF_BUFG
    SLICE_X86Y54         FDRE                                         r  pulse_gen/count_reg[16]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.105     1.631    pulse_gen/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y51    pulse_gen/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y51    pulse_gen/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    pulse_gen/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    pulse_gen/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y53    pulse_gen/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    pulse_gen/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    pulse_gen/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    pulse_gen/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y54    pulse_gen/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y51    pulse_gen/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y51    pulse_gen/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    pulse_gen/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    pulse_gen/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    pulse_gen/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    pulse_gen/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    pulse_gen/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    pulse_gen/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y54    pulse_gen/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y55    pulse_gen/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y51    pulse_gen/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y51    pulse_gen/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y51    pulse_gen/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y51    pulse_gen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    pulse_gen/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    pulse_gen/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    pulse_gen/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    pulse_gen/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    pulse_gen/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y53    pulse_gen/count_reg[12]/C



