// Seed: 2535366136
module module_0 (
    input tri id_0,
    output supply1 id_1
    , id_8,
    output tri id_2,
    output tri id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply1 id_6
);
  wire id_9;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    input tri1 id_10
    , id_20,
    input tri0 id_11,
    output supply1 id_12,
    input wor id_13,
    output supply1 id_14,
    output supply1 id_15,
    output supply1 id_16,
    output uwire id_17,
    output supply1 id_18
);
  wire id_21;
  wire id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_16,
      id_18,
      id_6,
      id_13,
      id_3
  );
  assign modCall_1.id_3 = 0;
  wire id_29;
endmodule
