C nmos1v(MOS) nmos1v(MOS)
N D D
N G G
N S S
N B B

C pmos1v(MOS) pmos1v(MOS)
N D D
N G G
N S S
N B B

C "NAND_SCH schematic NANDGATE" "NAND_LY layout NANDGATE"
N VDD VDD
N A A
N B B
N VOUT VOUT
N GND GND
I PM1 avD7_2
I PM0 avD7_1
I NM1 avD1_1
I NM0 avD1_2

