// Seed: 3216671086
module module_0 (
    input wand id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3
);
  supply0 id_5;
  wire id_6;
  assign id_1 = id_5;
  wire id_7;
  supply1 id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    input tri id_4,
    input uwire id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  module_0(
      id_0, id_3, id_1, id_0
  );
  supply1 id_10 = 1'h0;
  tri0 id_11;
  wire id_12;
  reg id_13;
  always @(posedge 1 or id_11) begin
    id_13 <= 1;
    `define pp_14 0
  end
  wire id_15;
  wire id_16;
  supply0 id_17 = 1;
endmodule
