
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv Cov: 87.3% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: </pre>
<pre style="margin:0; padding:0 ">   5: /**</pre>
<pre style="margin:0; padding:0 ">   6:  * Dummy instruction module</pre>
<pre style="margin:0; padding:0 ">   7:  *</pre>
<pre style="margin:0; padding:0 ">   8:  * Provides pseudo-randomly inserted fake instructions for secure code obfuscation</pre>
<pre style="margin:0; padding:0 ">   9:  */</pre>
<pre style="margin:0; padding:0 ">  10: </pre>
<pre style="margin:0; padding:0 ">  11: module ibex_dummy_instr (</pre>
<pre style="margin:0; padding:0 ">  12:     // Clock and reset</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13:     input  logic        clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:     input  logic        rst_ni,</pre>
<pre style="margin:0; padding:0 ">  15: </pre>
<pre style="margin:0; padding:0 ">  16:     // Interface to CSRs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:     input  logic        dummy_instr_en_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:     input  logic [2:0]  dummy_instr_mask_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:     input  logic        dummy_instr_seed_en_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:     input  logic [31:0] dummy_instr_seed_i,</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22:     // Interface to IF stage</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:     input  logic        fetch_valid_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:     input  logic        id_in_ready_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:     output logic        insert_dummy_instr_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:     output logic [31:0] dummy_instr_data_o</pre>
<pre style="margin:0; padding:0 ">  27: );</pre>
<pre style="margin:0; padding:0 ">  28: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   localparam int unsigned TIMEOUT_CNT_W = 5;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:   localparam int unsigned OP_W          = 5;</pre>
<pre style="margin:0; padding:0 ">  31: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   typedef enum logic [1:0] {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:     DUMMY_ADD = 2'b00,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:     DUMMY_MUL = 2'b01,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:     DUMMY_DIV = 2'b10,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:     DUMMY_AND = 2'b11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   } dummy_instr_e;</pre>
<pre style="margin:0; padding:0 ">  38: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   typedef struct packed {</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:     dummy_instr_e             instr_type;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:     logic [OP_W-1:0]          op_b;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:     logic [OP_W-1:0]          op_a;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:     logic [TIMEOUT_CNT_W-1:0] cnt;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   } lfsr_data_t;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   localparam int unsigned LFSR_OUT_W = $bits(lfsr_data_t);</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   lfsr_data_t               lfsr_data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   logic [TIMEOUT_CNT_W-1:0] dummy_cnt_incr, dummy_cnt_threshold;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   logic [TIMEOUT_CNT_W-1:0] dummy_cnt_d, dummy_cnt_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   logic                     dummy_cnt_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   logic                     lfsr_en;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   logic [LFSR_OUT_W-1:0]    lfsr_state;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:   logic                     insert_dummy_instr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:   logic [6:0]               dummy_set;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:   logic [2:0]               dummy_opcode;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:   logic [31:0]              dummy_instr;</pre>
<pre style="margin:0; padding:0 ">  57: </pre>
<pre style="margin:0; padding:0 ">  58:   // Shift the LFSR every time we insert an instruction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:   assign lfsr_en = insert_dummy_instr & id_in_ready_i;</pre>
<pre style="margin:0; padding:0 ">  60: </pre>
<pre id="id61" style="background-color: #FFB6C1; margin:0; padding:0 ">  61:   prim_lfsr #(</pre>
<pre id="id62" style="background-color: #FFB6C1; margin:0; padding:0 ">  62:       .LfsrDw      ( 32         ),</pre>
<pre id="id63" style="background-color: #FFB6C1; margin:0; padding:0 ">  63:       .StateOutDw  ( LFSR_OUT_W )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:   ) lfsr_i (</pre>
<pre id="id65" style="background-color: #FFB6C1; margin:0; padding:0 ">  65:       .clk_i     ( clk_i                 ),</pre>
<pre id="id66" style="background-color: #FFB6C1; margin:0; padding:0 ">  66:       .rst_ni    ( rst_ni                ),</pre>
<pre id="id67" style="background-color: #FFB6C1; margin:0; padding:0 ">  67:       .seed_en_i ( dummy_instr_seed_en_i ),</pre>
<pre id="id68" style="background-color: #FFB6C1; margin:0; padding:0 ">  68:       .seed_i    ( dummy_instr_seed_i    ),</pre>
<pre id="id69" style="background-color: #FFB6C1; margin:0; padding:0 ">  69:       .lfsr_en_i ( lfsr_en               ),</pre>
<pre id="id70" style="background-color: #FFB6C1; margin:0; padding:0 ">  70:       .entropy_i ( '0                    ),</pre>
<pre id="id71" style="background-color: #FFB6C1; margin:0; padding:0 ">  71:       .state_o   ( lfsr_state            )</pre>
<pre style="margin:0; padding:0 ">  72:   );</pre>
<pre style="margin:0; padding:0 ">  73: </pre>
<pre style="margin:0; padding:0 ">  74:   // Extract fields from LFSR</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   assign lfsr_data = lfsr_data_t'(lfsr_state);</pre>
<pre style="margin:0; padding:0 ">  76: </pre>
<pre style="margin:0; padding:0 ">  77:   // Set count threshold for inserting a new instruction. This is the pseudo-random value from the</pre>
<pre style="margin:0; padding:0 ">  78:   // LFSR with a mask applied (based on CSR config data) to shorten the period if required.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   assign dummy_cnt_threshold = lfsr_data.cnt & {dummy_instr_mask_i,{TIMEOUT_CNT_W-3{1'b1}}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   assign dummy_cnt_incr      = dummy_cnt_q + {{TIMEOUT_CNT_W-1{1'b0}},1'b1};</pre>
<pre style="margin:0; padding:0 ">  81:   // Clear the counter everytime a new instruction is inserted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   assign dummy_cnt_d         = insert_dummy_instr ? '0 : dummy_cnt_incr;</pre>
<pre style="margin:0; padding:0 ">  83:   // Increment the counter for each executed instruction while dummy instuctions are</pre>
<pre style="margin:0; padding:0 ">  84:   // enabled.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   assign dummy_cnt_en        = dummy_instr_en_i & id_in_ready_i &</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:                                (fetch_valid_i | insert_dummy_instr);</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   always_ff @(posedge clk_i or negedge rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:       dummy_cnt_q <= '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:     end else if (dummy_cnt_en) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:       dummy_cnt_q <= dummy_cnt_d;</pre>
<pre style="margin:0; padding:0 ">  93:     end</pre>
<pre style="margin:0; padding:0 ">  94:   end</pre>
<pre style="margin:0; padding:0 ">  95: </pre>
<pre style="margin:0; padding:0 ">  96:   // Insert a dummy instruction each time the counter hits the threshold</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   assign insert_dummy_instr = dummy_instr_en_i & (dummy_cnt_q == dummy_cnt_threshold);</pre>
<pre style="margin:0; padding:0 ">  98: </pre>
<pre style="margin:0; padding:0 ">  99:   // Encode instruction</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:     unique case (lfsr_data.instr_type)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:       DUMMY_ADD : begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:         dummy_set    = 7'b0000000;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:         dummy_opcode = 3'b000;</pre>
<pre style="margin:0; padding:0 "> 105:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:       DUMMY_MUL : begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:         dummy_set    = 7'b0000001;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:         dummy_opcode = 3'b000;</pre>
<pre style="margin:0; padding:0 "> 109:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:       DUMMY_DIV : begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:         dummy_set    = 7'b0000001;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:         dummy_opcode = 3'b100;</pre>
<pre style="margin:0; padding:0 "> 113:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:       DUMMY_AND : begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:         dummy_set    = 7'b0000000;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:         dummy_opcode = 3'b111;</pre>
<pre style="margin:0; padding:0 "> 117:       end</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:       default : begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:         dummy_set    = 7'b0000000;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:         dummy_opcode = 3'b000;</pre>
<pre style="margin:0; padding:0 "> 121:       end</pre>
<pre style="margin:0; padding:0 "> 122:     endcase</pre>
<pre style="margin:0; padding:0 "> 123:   end</pre>
<pre style="margin:0; padding:0 "> 124: </pre>
<pre style="margin:0; padding:0 "> 125:   //                    SET       RS2            RS1            OP           RD</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   assign dummy_instr = {dummy_set,lfsr_data.op_b,lfsr_data.op_a,dummy_opcode,5'h00,7'h33};</pre>
<pre style="margin:0; padding:0 "> 127: </pre>
<pre style="margin:0; padding:0 "> 128:   // Assign outputs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   assign insert_dummy_instr_o = insert_dummy_instr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   assign dummy_instr_data_o   = dummy_instr;</pre>
<pre style="margin:0; padding:0 "> 131: </pre>
<pre style="margin:0; padding:0 "> 132: endmodule</pre>
<pre style="margin:0; padding:0 "> 133: </pre>
</body>
</html>
