{
	"author": [
		"Sayantan Das",
		"Rizi Mohanty",
		"Pallab Dasgupta",
		"P. P. Chakrabarti"
	],
	"booktitle": "Proceedings of the 10th Conference on Design, Automation and Test in Europe: Designers’ Forum",
	"booktitleshort": "DATE Designers’ Forum",
	"crossref": "conf/date/2006",
	"dblpkey": "conf/date/DasMDC06",
	"doi": "10.1145/1131355.1131371",
	"ee": "http://doi.acm.org/10.1145/1131355.1131371",
	"pages": "70-75",
	"publisher": "European Design and Automation Association, Leuven, Belgium",
	"stemmed": [
		"synthesi",
		"of",
		"system",
		"verilog",
		"assert"
	],
	"tag": [
		"synthesis"
	],
	"title": "Synthesis of system verilog assertions",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2006
}