Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/soft/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aa9faaf422104427a7b2a2f09e12660c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_sim_behav xil_defaultlib.Main_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'Figure0' [C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sim_1/new/Main_sim.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ShowLight_8
Compiling module xil_defaultlib.ShowNumber
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.ShowStatus
Compiling module xil_defaultlib.ShowLight_10
Compiling module xil_defaultlib.ShowTime
Compiling module xil_defaultlib.Timer
Compiling module xil_defaultlib.LSD
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.Main_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_sim_behav
