; this code runs on platforms with cpuid < 0x652, likely the PLA puts entry point to CPUID instruction into MSRAM

UROM_3FAC	 BOM                     OP_000         (ALIAS_014     , ALIAS_014      )
UROM_3FAD                                STRD           (CONST_0       , CONST_0        )
UROM_3FAE                                OP_134         (CONST_06_000  , CONST_06_000   )
UROM_3FB0                                U_JCC_N_Z      (ALIAS_021     , UROM_CPUID_SKIP , IA_11 , U3_1b ) ; Never taken? Serialize?
UROM_3FB1                                MOVE_DSZ32( CONST , CONST_0 ) ; fall through to our code
