\doxysection{I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_i2_c___type_def}\index{I2C\_TypeDef@{I2C\_TypeDef}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OAR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OAR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TIMINGR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TIMEOUTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PECR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RXDR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TXDR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

Definition at line \textbf{ 551} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

I2C Control register 1, Address offset\+: 0x00 

Definition at line \textbf{ 553} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

I2C Control register 2, Address offset\+: 0x04 

Definition at line \textbf{ 554} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{ICR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ICR}

I2C Interrupt clear register, Address offset\+: 0x1C 

Definition at line \textbf{ 560} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{ISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ISR}

I2C Interrupt and status register, Address offset\+: 0x18 

Definition at line \textbf{ 559} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{OAR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OAR1}

I2C Own address 1 register, Address offset\+: 0x08 

Definition at line \textbf{ 555} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{OAR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OAR2}

I2C Own address 2 register, Address offset\+: 0x0C 

Definition at line \textbf{ 556} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!PECR@{PECR}}
\index{PECR@{PECR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{PECR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PECR}

I2C PEC register, Address offset\+: 0x20 

Definition at line \textbf{ 561} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!RXDR@{RXDR}}
\index{RXDR@{RXDR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{RXDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RXDR}

I2C Receive data register, Address offset\+: 0x24 

Definition at line \textbf{ 562} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TIMEOUTR@{TIMEOUTR}}
\index{TIMEOUTR@{TIMEOUTR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{TIMEOUTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TIMEOUTR}

I2C Timeout register, Address offset\+: 0x14 

Definition at line \textbf{ 558} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TIMINGR@{TIMINGR}}
\index{TIMINGR@{TIMINGR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{TIMINGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TIMINGR}

I2C Timing register, Address offset\+: 0x10 

Definition at line \textbf{ 557} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TXDR@{TXDR}}
\index{TXDR@{TXDR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{TXDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TXDR}

I2C Transmit data register, Address offset\+: 0x28 

Definition at line \textbf{ 563} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
