Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 19:43:35 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_design_analysis -file ./report/fir_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Router Initial Congestion
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------+
|      Characteristics      |                          Path #1                          |
+---------------------------+-----------------------------------------------------------+
| Requirement               | 5.000                                                     |
| Path Delay                | 3.670                                                     |
| Logic Delay               | 0.479(14%)                                                |
| Net Delay                 | 3.191(86%)                                                |
| Clock Skew                | 0.013                                                     |
| Slack                     | 1.128                                                     |
| Clock Uncertainty         | 0.035                                                     |
| Clock Relationship        | Timed                                                     |
| Clock Delay Group         | Same Clock                                                |
| Logic Levels              | 4                                                         |
| Routes                    | 4                                                         |
| Logical Path              | FDRE/C-(7)-LUT5-(1)-LUT5-(7)-LUT2-BUFGCE-(1792)-SRL16E/CE |
| Start Point Clock         | ap_clk                                                    |
| End Point Clock           | ap_clk                                                    |
| DSP Block                 | None                                                      |
| RAM Registers             | None-None                                                 |
| IO Crossings              | 1                                                         |
| SLR Crossings             | 0                                                         |
| PBlocks                   | 0                                                         |
| High Fanout               | 1792                                                      |
| Dont Touch                | 0                                                         |
| Mark Debug                | 0                                                         |
| Start Point Pin Primitive | FDRE/C                                                    |
| End Point Pin Primitive   | SRL16E/CE                                                 |
| Start Point Pin           | ap_done_reg_reg/C                                         |
| End Point Pin             | reg_14_reg_469_pp0_iter23_reg_reg[16]_srl8/CE             |
+---------------------------+-----------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3738, 992)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+------+
| End Point Clock | Requirement |   4  |
+-----------------+-------------+------+
| ap_clk          | 5.000ns     | 1000 |
+-----------------+-------------+------+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Router Initial Congestion
----------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names | Sub Windows |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+-------------+
* No effective congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


