$date
	Sun Mar 16 18:18:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sequential_Q2_tb $end
$var wire 1 ! c $end
$var wire 1 " b $end
$var reg 1 # a $end
$var reg 1 $ clk $end
$var reg 1 % rstn $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5000
1$
#10000
0$
1%
#15000
1$
#20000
0$
1#
#25000
1"
1$
#30000
0$
0#
#35000
1!
0"
1$
#40000
0$
1#
#45000
0!
1"
1$
#50000
0$
0#
#55000
1!
0"
1$
#60000
0$
#65000
0!
1$
#70000
0$
#75000
1$
#80000
0$
#85000
1$
#90000
0$
#95000
1$
#100000
0$
