From 1e1f6d481691182ddeb00923107741bfb374f0c6 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Fri, 17 Jun 2016 16:37:05 -0700
Subject: [PATCH 0965/1566] drm: xilinx: dp: Program the precursor value

commit  8a36af9e84ebc98ab7200e536eb6981f8645743b from
https://github.com/Xilinx/linux-xlnx.git

Per the HW documentation, the precursor register (0x24c & 0x250) should
be programmed to 0x2.

Signed-off-by: Hyun Kwon <hyun.kwon@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/gpu/drm/xilinx/xilinx_drm_dp.c |    6 +++++-
 1 files changed, 5 insertions(+), 1 deletions(-)

diff --git a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
index 939a239..79d90d2 100644
--- a/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
+++ b/drivers/gpu/drm/xilinx/xilinx_drm_dp.c
@@ -205,6 +205,8 @@
 #define XILINX_DP_TX_PHY_POSTCURSOR_LANE_1		0x250
 #define XILINX_DP_TX_PHY_POSTCURSOR_LANE_2		0x254
 #define XILINX_DP_TX_PHY_POSTCURSOR_LANE_3		0x258
+#define XILINX_DP_SUB_TX_PHY_PRECURSOR_LANE_0		0x24c
+#define XILINX_DP_SUB_TX_PHY_PRECURSOR_LANE_1		0x250
 #define XILINX_DP_TX_PHY_STATUS				0x280
 #define XILINX_DP_TX_PHY_STATUS_PLL_LOCKED_SHIFT	4
 #define XILINX_DP_TX_PHY_STATUS_FPGA_PLL_LOCKED		(1 << 6)
@@ -511,9 +513,11 @@ static int xilinx_drm_dp_update_vs_emph(struct xilinx_drm_dp *dp)
 			  DP_TRAIN_PRE_EMPHASIS_SHIFT;
 
 		if (dp->phy[i]) {
+			u32 reg = XILINX_DP_SUB_TX_PHY_PRECURSOR_LANE_0 + i * 4;
+
 			xpsgtr_margining_factor(dp->phy[i], p_level, v_level);
 			xpsgtr_override_deemph(dp->phy[i], p_level, v_level);
-
+			xilinx_drm_writel(dp->iomem, reg, 0x2);
 		} else {
 			u32 reg;
 
-- 
1.7.5.4

