\hypertarget{struct_d_b_g_m_c_u___type_def}{}\section{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}


Debug M\+CU.  




{\ttfamily \#include $<$stm32f401xc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{I\+D\+C\+O\+DE}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{A\+P\+B1\+FZ}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{A\+P\+B2\+FZ}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Debug M\+CU. 

Definition at line 220 of file stm32f401xc.\+h.



\subsection{Field Documentation}
\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!A\+P\+B1\+FZ@{A\+P\+B1\+FZ}}
\index{A\+P\+B1\+FZ@{A\+P\+B1\+FZ}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B1\+FZ}{APB1FZ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+P\+B1\+FZ}\hypertarget{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{}\label{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}
Debug M\+CU A\+P\+B1 freeze register, Address offset\+: 0x08 

Definition at line 224 of file stm32f401xc.\+h.

\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!A\+P\+B2\+FZ@{A\+P\+B2\+FZ}}
\index{A\+P\+B2\+FZ@{A\+P\+B2\+FZ}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+P\+B2\+FZ}{APB2FZ}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+P\+B2\+FZ}\hypertarget{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{}\label{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}
Debug M\+CU A\+P\+B2 freeze register, Address offset\+: 0x0C 

Definition at line 225 of file stm32f401xc.\+h.

\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
Debug M\+CU configuration register, Address offset\+: 0x04 

Definition at line 223 of file stm32f401xc.\+h.

\index{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}!I\+D\+C\+O\+DE@{I\+D\+C\+O\+DE}}
\index{I\+D\+C\+O\+DE@{I\+D\+C\+O\+DE}!D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def@{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+D\+C\+O\+DE}{IDCODE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+D\+C\+O\+DE}\hypertarget{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{}\label{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}
M\+CU device ID code, Address offset\+: 0x00 

Definition at line 222 of file stm32f401xc.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f401xc_8h}{stm32f401xc.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
