# VLSI Design Course Assignments
This repo contains assignment submissions. All assignments are coded in ```Verilog```, ```Ngspice``` and ```MAGIC```. Verilog outputs can be viewed with ```gtkwave```.

```.sp```, ```.spice``` and ```.cir``` files correspond to ```SPICE``` models that may require ```TSMC_180nm.txt``` technology file.
```.mag``` files correspond to ```MAGIC``` layouts that may require ```SCN6M_DEEP.09.tech27``` technology file.
