Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,64
design__inferred_latch__count,0
design__instance__count,32734
design__instance__area,198505
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,30
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1278
design__max_cap_violation__count__corner:nom_tt_025C_1v80,2
power__internal__total,0.0017932800110429525
power__switching__total,0.0020423319656401873
power__leakage__total,1.878157149803883E-7
power__total,0.0038357998710125685
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.567024332425652
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5292494370336439
timing__hold__ws__corner:nom_tt_025C_1v80,0.27914493728849554
timing__setup__ws__corner:nom_tt_025C_1v80,57.13281032205462
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.279145
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.986977
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,739
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1278
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7947167593388356
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7288998499977629
timing__hold__ws__corner:nom_ss_100C_1v60,0.8299321464974849
timing__setup__ws__corner:nom_ss_100C_1v60,54.03054512285118
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.829932
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,81.095657
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1278
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,2
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.47174154806616353
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4442404625455705
timing__hold__ws__corner:nom_ff_n40C_1v95,0.08283007847389627
timing__setup__ws__corner:nom_ff_n40C_1v95,58.16630897130173
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.082830
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.600250
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,960
design__max_fanout_violation__count,1278
design__max_cap_violation__count,5
clock__skew__worst_hold,-0.46233609915801793
clock__skew__worst_setup,0.43657675932329243
timing__hold__ws,0.0802384847942185
timing__setup__ws,53.971150853889206
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.080238
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,80.516319
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,32734
design__instance__area__stdcell,198505
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.665528
design__instance__utilization__stdcell,0.665528
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,41882830
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,555838
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1019
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,15114
route__net__special,2
route__drc_errors__iter:1,21261
route__wirelength__iter:1,719511
route__drc_errors__iter:2,8758
route__wirelength__iter:2,712989
route__drc_errors__iter:3,7896
route__wirelength__iter:3,709583
route__drc_errors__iter:4,1373
route__wirelength__iter:4,707208
route__drc_errors__iter:5,158
route__wirelength__iter:5,707084
route__drc_errors__iter:6,4
route__wirelength__iter:6,707060
route__drc_errors__iter:7,0
route__wirelength__iter:7,707055
route__drc_errors,0
route__wirelength,707055
route__vias,152662
route__vias__singlecut,152662
route__vias__multicut,0
design__disconnected_pin__count,163
design__critical_disconnected_pin__count,0
route__wirelength__max,1050.09
timing__unannotated_net__count__corner:nom_tt_025C_1v80,456
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,456
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,456
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,12
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1278
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5541935955894834
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5190741317028745
timing__hold__ws__corner:min_tt_025C_1v80,0.27874725538982764
timing__setup__ws__corner:min_tt_025C_1v80,57.15860302409217
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.278747
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,90.345306
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,456
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,548
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1278
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7739274995478617
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.7130402026201487
timing__hold__ws__corner:min_ss_100C_1v60,0.8274927643987882
timing__setup__ws__corner:min_ss_100C_1v60,54.08206657807827
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.827493
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,81.772263
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,456
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1278
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.46233609915801793
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.43657675932329243
timing__hold__ws__corner:min_ff_n40C_1v95,0.08270218077784226
timing__setup__ws__corner:min_ff_n40C_1v95,58.18339752458006
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.082702
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.834984
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,456
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,62
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1278
design__max_cap_violation__count__corner:max_tt_025C_1v80,4
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.582027553737849
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5417884072506891
timing__hold__ws__corner:max_tt_025C_1v80,0.27729752612327097
timing__setup__ws__corner:max_tt_025C_1v80,57.09959955364592
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.277298
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.667244
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,456
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,960
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1278
design__max_cap_violation__count__corner:max_ss_100C_1v60,5
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.8163884244147376
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7478488040510707
timing__hold__ws__corner:max_ss_100C_1v60,0.8306768841234661
timing__setup__ws__corner:max_ss_100C_1v60,53.971150853889206
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.830677
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,80.516319
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,456
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1278
design__max_cap_violation__count__corner:max_ff_n40C_1v95,4
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.48304506206646486
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4551330274816844
timing__hold__ws__corner:max_ff_n40C_1v95,0.0802384847942185
timing__setup__ws__corner:max_ff_n40C_1v95,58.143319360436024
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.080238
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.401863
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,456
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,456
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79959
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000411727
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000355998
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000267882
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000355998
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002559999999999999884155166274268822235171683132648468017578125
ir__drop__worst,0.0004119999999999999855913868085366402738145552575588226318359375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
