{"vcs1":{"timestamp_begin":1730991281.224650456, "rt":1.72, "ut":0.49, "st":0.26}}
{"vcselab":{"timestamp_begin":1730991283.027188522, "rt":1.18, "ut":0.30, "st":0.21}}
{"link":{"timestamp_begin":1730991284.291036294, "rt":0.37, "ut":0.14, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730991280.501766244}
{"VCS_COMP_START_TIME": 1730991280.501766244}
{"VCS_COMP_END_TIME": 1730991286.717495766}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330404}}
{"stitch_vcselab": {"peak_mem": 231552}}
