# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/output/vmk180_thin_ooc_copy.xdc

# Block Designs: bd/vmk180_thin/vmk180_thin.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin || ORIG_REF_NAME==vmk180_thin} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_CIPS_0_0/vmk180_thin_CIPS_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_CIPS_0_0 || ORIG_REF_NAME==vmk180_thin_CIPS_0_0} -quiet] -quiet

# Block Designs: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_CIPS_0_0/bd_0/bd_4ac6.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_4ac6 || ORIG_REF_NAME==bd_4ac6} -quiet] -quiet

# IP: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_CIPS_0_0/bd_0/ip/ip_0/bd_4ac6_pspmc_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_4ac6_pspmc_0_0 || ORIG_REF_NAME==bd_4ac6_pspmc_0_0} -quiet] -quiet

# IP: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_CIPS_0_0/bd_0/ip/ip_0/ip_0/versal_cips_ps_vip_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==versal_cips_ps_vip_0 || ORIG_REF_NAME==versal_cips_ps_vip_0} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_axi_intc_0_0/vmk180_thin_axi_intc_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_axi_intc_0_0 || ORIG_REF_NAME==vmk180_thin_axi_intc_0_0} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_clk_wizard_0_0/vmk180_thin_clk_wizard_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_clk_wizard_0_0 || ORIG_REF_NAME==vmk180_thin_clk_wizard_0_0} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_proc_sys_reset_0_0/vmk180_thin_proc_sys_reset_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_proc_sys_reset_0_0 || ORIG_REF_NAME==vmk180_thin_proc_sys_reset_0_0} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_icn_ctrl_0/vmk180_thin_icn_ctrl_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_icn_ctrl_0 || ORIG_REF_NAME==vmk180_thin_icn_ctrl_0} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_finn_design_0_0/vmk180_thin_finn_design_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_finn_design_0_0 || ORIG_REF_NAME==vmk180_thin_finn_design_0_0} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_instrumentation_wrapper_0_0/vmk180_thin_instrumentation_wrapper_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_instrumentation_wrapper_0_0 || ORIG_REF_NAME==vmk180_thin_instrumentation_wrapper_0_0} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_axi_intc_0_intr_1_interrupt_concat_0/vmk180_thin_axi_intc_0_intr_1_interrupt_concat_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_axi_intc_0_intr_1_interrupt_concat_0 || ORIG_REF_NAME==vmk180_thin_axi_intc_0_intr_1_interrupt_concat_0} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_irq_const_tieoff_0/vmk180_thin_irq_const_tieoff_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_irq_const_tieoff_0 || ORIG_REF_NAME==vmk180_thin_irq_const_tieoff_0} -quiet] -quiet

# IP: bd/vmk180_thin/ip/vmk180_thin_rst_clk_wizard_0_303M_0/vmk180_thin_rst_clk_wizard_0_303M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==vmk180_thin_rst_clk_wizard_0_303M_0 || ORIG_REF_NAME==vmk180_thin_rst_clk_wizard_0_303M_0} -quiet] -quiet

# XDC: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_CIPS_0_0/bd_0/ip/ip_0/bd_4ac6_pspmc_0_0.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==bd_4ac6_pspmc_0_0 || ORIG_REF_NAME==bd_4ac6_pspmc_0_0} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_CIPS_0_0/bd_0/ip/ip_0/pspmc_v1_3/constraints/usr_constraints.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==bd_4ac6_pspmc_0_0 || ORIG_REF_NAME==bd_4ac6_pspmc_0_0} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_CIPS_0_0/bd_0/bd_4ac6_ooc.xdc

# XDC: /scratch/hannayan/finn_instr_wrap_test/finn/tests/performance/instr_wrap_platform_v2/instr_wrap_build/vitis/_x/link/vivado/vpl/prj/prj.gen/sources_1/bd/vmk180_thin/vmk180_thin_ooc.xdc
