read_verilog ../top.v
proc
 sat -verify-no-timeout -ignore_unknown_cells -show x,y -set x y -set x 1 top
