module hf_tb();

reg t_a,t_b;

wire s,c;

half_add_gatel dut(.a(t_a), .b(t_b), .SUM(s), .CARRY(c));

initial begin

 t_a=0; t_b=0;
 #10
 t_a=0;t_b=1;
 #10
 t_a=1;t_b=0;
 #10
 t_a=1;t_b=1;
 #10
 $stop;

end

endmodule
