#################################################################
# Makefile generated by Xilinx Platform Studio 
# Project:/vol/hitz/vol2/designs/BEE/projects/henry_devel/xsg_82_uprev/XPS_iBOB_base/system.xmp
#
# WARNING : This file will be re-generated every time a command
# to run a make target is invoked. So, any changes made to this  
# file manually, will be lost when make is invoked next. 
#################################################################

XILINX_EDK_DIR = /tools/commercial/xilinx/EDK9.1i

SYSTEM = system

MHSFILE = system.mhs

MSSFILE = system.mss

FPGA_ARCH = virtex2p

DEVICE = xc2vp50ff1152-7

LANGUAGE = vhdl

SEARCHPATHOPT = 

SUBMODULE_OPT = 

PLATGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) $(SEARCHPATHOPT) $(SUBMODULE_OPT)

LIBGEN_OPTIONS = -mhs $(MHSFILE) -p $(DEVICE) $(SEARCHPATHOPT)

VPGEN_OPTIONS = -p $(DEVICE) $(SEARCHPATHOPT)

SOFTWARE_OUTPUT_DIR = Software
SOFTWARE_OUTPUT = $(SOFTWARE_OUTPUT_DIR)/executable.elf

MICROBLAZE_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/microblaze/mb_bootloop.elf
PPC405_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc405/ppc_bootloop.elf
PPC440_BOOTLOOP = $(XILINX_EDK_DIR)/sw/lib/ppc440/ppc440_bootloop.elf
BOOTLOOP_DIR = bootloops

PPC405_1_BOOTLOOP = $(BOOTLOOP_DIR)/ppc405_1.elf

PPC405_0_BOOTLOOP = $(BOOTLOOP_DIR)/ppc405_0.elf

BRAMINIT_ELF_FILES =  $(SOFTWARE_OUTPUT) 
BRAMINIT_ELF_FILE_ARGS =   -pe ppc405_1 $(SOFTWARE_OUTPUT) 

ALL_USER_ELF_FILES = $(SOFTWARE_OUTPUT) 

SIM_CMD = vsim

BEHAVIORAL_SIM_SCRIPT = simulation/behavioral/$(SYSTEM).do

STRUCTURAL_SIM_SCRIPT = simulation/structural/$(SYSTEM).do

TIMING_SIM_SCRIPT = simulation/timing/$(SYSTEM).do

DEFAULT_SIM_SCRIPT = $(BEHAVIORAL_SIM_SCRIPT)

MIX_LANG_SIM_OPT = -mixed yes

SIMGEN_OPTIONS = -p $(DEVICE) -lang $(LANGUAGE) $(SEARCHPATHOPT) $(BRAMINIT_ELF_FILE_ARGS) $(MIX_LANG_SIM_OPT)  -s mti


LIBRARIES =  \
       ppc405_1/lib/libxil.a  \
       ppc405_0/lib/libxil.a 
VPEXEC = virtualplatform/vpexec

LIBSCLEAN_TARGETS = ppc405_1_libsclean ppc405_0_libsclean 

PROGRAMCLEAN_TARGETS = Software_programclean 

CORE_STATE_DEVELOPMENT_FILES = /vol/hitz/vol2/designs/BEE/projects/henry_devel/xsg_82_uprev/XPS_iBOB_base/pcores/diffclk_buf_v1_00_a/hdl/vhdl/diffclk_buf.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/reset_mir.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_flex_addr_cntr.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr_reg.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_be_gen.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/srl_fifo3.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/write_buffer.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd \
/tools/commercial/xilinx/EDK9.1i/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd \
/vol/hitz/vol2/designs/BEE/projects/henry_devel/xsg_82_uprev/XPS_iBOB_base/pcores/opb_clockcontroller_v1_00_a/hdl/vhdl/user_logic.vhd \
/vol/hitz/vol2/designs/BEE/projects/henry_devel/xsg_82_uprev/XPS_iBOB_base/pcores/opb_clockcontroller_v1_00_a/hdl/vhdl/opb_clockcontroller.vhd

WRAPPER_NGC_FILES = implementation/reset_block_wrapper.ngc \
implementation/dcm_0_wrapper.ngc \
implementation/dcm_1_wrapper.ngc \
implementation/dcm_2_wrapper.ngc \
implementation/dcm_3_wrapper.ngc \
implementation/ppc405_1_wrapper.ngc \
implementation/jtagppc_0_wrapper.ngc \
implementation/plb_bram_if_cntlr_1_bram_wrapper.ngc \
implementation/plb_bram_if_cntlr_1_wrapper.ngc \
implementation/plb2opb_bridge_0_wrapper.ngc \
implementation/plb_wrapper.ngc \
implementation/opb0_wrapper.ngc \
implementation/diffclk_buf_0_wrapper.ngc \
implementation/rs232_uart_1_wrapper.ngc \
implementation/opb_clockcontroller_0_wrapper.ngc \
implementation/ppc405_0_wrapper.ngc

POSTSYN_NETLIST = implementation/$(SYSTEM).ngc

SYSTEM_BIT = implementation/$(SYSTEM).bit

DOWNLOAD_BIT = implementation/download.bit

SYSTEM_ACE = implementation/$(SYSTEM).ace

UCF_FILE = data/system.ucf

BMM_FILE = implementation/$(SYSTEM).bmm

BITGEN_UT_FILE = etc/bitgen.ut

XFLOW_OPT_FILE = etc/fast_runtime.opt
XFLOW_DEPENDENCY = __xps/xpsxflow.opt $(XFLOW_OPT_FILE)

XPLORER_DEPENDENCY = __xps/xplorer.opt
XPLORER_OPTIONS = -p $(DEVICE) -uc $(SYSTEM).ucf -bm $(SYSTEM).bmm -max_runs 7

FPGA_IMP_DEPENDENCY = $(BMM_FILE) $(POSTSYN_NETLIST) $(UCF_FILE) $(BITGEN_UT_FILE) $(XFLOW_DEPENDENCY)

#################################################################
# SOFTWARE APPLICATION SOFTWARE
#################################################################

SOFTWARE_SOURCES = Software/main.c Software/tinysh.c drivers/core_util.c 

SOFTWARE_HEADERS = Software/tinysh.h Software/tinysh_util.h drivers/core_util.h 

SOFTWARE_CC = powerpc-eabi-gcc
SOFTWARE_CC_SIZE = powerpc-eabi-size
SOFTWARE_CC_OPT = -O2
SOFTWARE_CFLAGS = 
SOFTWARE_CC_SEARCH = # -B
SOFTWARE_LIBPATH = -L./ppc405_1/lib/ # -L
SOFTWARE_INCLUDES = -I./ppc405_1/include/  -ISoftware/ -Idrivers/ # -I
SOFTWARE_LFLAGS = # -l
SOFTWARE_LINKER_SCRIPT = Software/LinkerScript
SOFTWARE_LINKER_SCRIPT_FLAG = -Wl,-T -Wl,$(SOFTWARE_LINKER_SCRIPT) 
SOFTWARE_CC_DEBUG_FLAG = # -[g|gstabs]
SOFTWARE_CC_PROFILE_FLAG = # -pg
SOFTWARE_CC_GLOBPTR_FLAG= # -msdata=eabi
SOFTWARE_CC_INFERRED_FLAGS= 
SOFTWARE_CC_START_ADDR_FLAG=  #  # -Wl,-defsym -Wl,_START_ADDR=
SOFTWARE_CC_STACK_SIZE_FLAG=  #  # -Wl,-defsym -Wl,_STACK_SIZE=
SOFTWARE_CC_HEAP_SIZE_FLAG=  #  # -Wl,-defsym -Wl,_HEAP_SIZE=
SOFTWARE_OTHER_CC_FLAGS= $(SOFTWARE_CC_GLOBPTR_FLAG)  \
                  $(SOFTWARE_CC_START_ADDR_FLAG) $(SOFTWARE_CC_STACK_SIZE_FLAG) $(SOFTWARE_CC_HEAP_SIZE_FLAG)  \
                  $(SOFTWARE_CC_INFERRED_FLAGS)  \
                  $(SOFTWARE_LINKER_SCRIPT_FLAG) $(SOFTWARE_CC_DEBUG_FLAG) $(SOFTWARE_CC_PROFILE_FLAG) 
