// Seed: 2086321694
module module_0 #(
    parameter id_12 = 32'd6,
    parameter id_13 = 32'd40
) (
    output wand id_0
);
  supply0 id_3 = 1;
  logic [7:0] id_4 = id_2[1], id_5, id_6, id_7;
  if (id_3) begin
    tri1 id_8 = (1);
  end else begin
    wire id_9;
  end
  always_latch id_3 = 1;
  wire id_10;
  if (1) begin
    wire id_11;
  end
  assign id_3 = 1'b0;
  assign id_6[1] = 1;
  defparam id_12.id_13 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output uwire id_2,
    output wand id_3,
    input wire id_4
);
  module_0(
      id_3
  );
endmodule
