<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Tue Nov 20 23:48:26 2018

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\Disp8x8.vhd":7:7:7:16|Top entity is set to Marquezina.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\Disp8x8.vhd":7:7:7:16|Synthesizing work.marquezina.arch_marquezina.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD609 :"C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\Disp8x8.vhd":205:38:205:66|Index value 0 to 147 could be out of prefix range 0 to 146 
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\Disp8x8.vhd":202:10:202:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\Disp8x8.vhd":205:59:205:64|Referenced variable adress is not in sensitivity list.
Post processing for work.marquezina.arch_marquezina

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 20 23:48:28 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 20 23:48:28 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 20 23:48:28 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\synwork\Practica9DSD_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Nov 20 23:48:31 2018

###########################################################]
Pre-mapping Report

# Tue Nov 20 23:48:31 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\Practica9DSD_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\Practica9DSD_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist Marquezina

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                               Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------
0 -       Marquezina|Clock_inferred_clock     53.2 MHz      18.797        inferred     Inferred_clkgroup_0     62   
====================================================================================================================

@W: MT529 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":181:2:181:3|Found inferred clock Marquezina|Clock_inferred_clock which controls 62 sequential elements including mux[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Nov 20 23:48:33 2018

###########################################################]
Map & Optimize Report

# Tue Nov 20 23:48:35 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: FX493 |Applying initial value "0000000000000001" on instance mux[15:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 144MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)

@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":220:38:220:44|Generating ROM muxDisp\.Data_16[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":218:38:218:44|Generating ROM muxDisp\.Data_14[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":216:38:216:44|Generating ROM muxDisp\.Data_12[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":214:38:214:44|Generating ROM muxDisp\.Data_10[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":212:38:212:44|Generating ROM muxDisp\.Data_8[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":210:38:210:44|Generating ROM muxDisp\.Data_6[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":208:38:208:44|Generating ROM muxDisp\.Data_4[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":219:38:219:44|Generating ROM muxDisp\.Data_15[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":217:38:217:44|Generating ROM muxDisp\.Data_13[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":215:38:215:44|Generating ROM muxDisp\.Data_11[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":211:38:211:44|Generating ROM muxDisp\.Data_7[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":206:38:206:44|Generating ROM muxDisp\.Data_2[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":213:38:213:44|Generating ROM muxDisp\.Data_9[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":209:38:209:44|Generating ROM muxDisp\.Data_5[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":207:38:207:44|Generating ROM muxDisp\.Data_3[7:0] (in view: work.Marquezina(arch_marquezina)).
@N: FX214 :"c:\users\asdf1\documents\digitaldesign\practica9dsd\disp8x8.vhd":205:38:205:44|Generating ROM muxDisp\.Data_1[7:0] (in view: work.Marquezina(arch_marquezina)).

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 147MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 162MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    12.69ns		 292 /        62

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 162MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 62 clock pin(s) of sequential element(s)
0 instances converted, 62 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            OSCH                   62         Adress[2]           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 124MB peak: 162MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\synwork\Practica9DSD_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Practica9DSD\impl1\Practica9DSD_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 164MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 164MB)

@W: MT420 |Found inferred clock Marquezina|Clock_inferred_clock with period 18.80ns. Please declare a user-defined clock on object "n:Clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Nov 20 23:48:41 2018
#


Top view:               Marquezina
Requested Frequency:    53.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 11.618

                                    Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack      Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
Marquezina|Clock_inferred_clock     53.2 MHz      139.3 MHz     18.797        7.179         11.618     inferred     Inferred_clkgroup_0
System                              1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup    
=======================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
Marquezina|Clock_inferred_clock  Marquezina|Clock_inferred_clock  |  18.797      11.618  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Marquezina|Clock_inferred_clock
====================================



Starting Points with Worst Slack
********************************

             Starting                                                             Arrival           
Instance     Reference                           Type        Pin     Net          Time        Slack 
             Clock                                                                                  
----------------------------------------------------------------------------------------------------
ring[5]      Marquezina|Clock_inferred_clock     FD1S3IX     Q       ring[5]      1.044       11.618
ring[6]      Marquezina|Clock_inferred_clock     FD1S3AX     Q       ring[6]      1.044       11.618
ring[7]      Marquezina|Clock_inferred_clock     FD1S3AX     Q       ring[7]      1.044       11.618
ring[8]      Marquezina|Clock_inferred_clock     FD1S3IX     Q       ring[8]      1.044       11.618
ring[9]      Marquezina|Clock_inferred_clock     FD1S3AX     Q       ring[9]      1.044       11.618
ring[10]     Marquezina|Clock_inferred_clock     FD1S3AX     Q       ring[10]     1.044       11.618
ring[11]     Marquezina|Clock_inferred_clock     FD1S3AX     Q       ring[11]     1.044       11.618
ring[12]     Marquezina|Clock_inferred_clock     FD1S3IX     Q       ring[12]     1.044       11.618
ring[13]     Marquezina|Clock_inferred_clock     FD1S3IX     Q       ring[13]     1.044       11.618
ring[14]     Marquezina|Clock_inferred_clock     FD1S3IX     Q       ring[14]     1.044       11.618
====================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                                                   Required           
Instance      Reference                           Type        Pin     Net                                Time         Slack 
              Clock                                                                                                         
----------------------------------------------------------------------------------------------------------------------------
Adress[0]     Marquezina|Clock_inferred_clock     FD1S3IX     CD      lowClk\.un2_ringlto23_RNIUMG61     17.994       11.618
Adress[1]     Marquezina|Clock_inferred_clock     FD1P3IX     CD      lowClk\.un2_ringlto23_RNIUMG61     17.994       11.618
Adress[4]     Marquezina|Clock_inferred_clock     FD1P3IX     CD      lowClk\.un2_ringlto23_RNIUMG61     17.994       11.618
Adress[7]     Marquezina|Clock_inferred_clock     FD1P3IX     CD      lowClk\.un2_ringlto23_RNIUMG61     17.994       11.618
ring[0]       Marquezina|Clock_inferred_clock     FD1S3IX     CD      lowClk\.un2_ring_i                 17.994       12.507
ring[5]       Marquezina|Clock_inferred_clock     FD1S3IX     CD      lowClk\.un2_ring_i                 17.994       12.507
ring[8]       Marquezina|Clock_inferred_clock     FD1S3IX     CD      lowClk\.un2_ring_i                 17.994       12.507
ring[12]      Marquezina|Clock_inferred_clock     FD1S3IX     CD      lowClk\.un2_ring_i                 17.994       12.507
ring[13]      Marquezina|Clock_inferred_clock     FD1S3IX     CD      lowClk\.un2_ring_i                 17.994       12.507
ring[14]      Marquezina|Clock_inferred_clock     FD1S3IX     CD      lowClk\.un2_ring_i                 17.994       12.507
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      18.797
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         17.994

    - Propagation time:                      6.376
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     11.618

    Number of logic level(s):                5
    Starting point:                          ring[5] / Q
    Ending point:                            Adress[0] / CD
    The start point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK
    The end   point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
ring[5]                            FD1S3IX      Q        Out     1.044     1.044       -         
ring[5]                            Net          -        -       -         -           2         
lowClk\.un2_ringlto8               ORCALUT4     A        In      0.000     1.044       -         
lowClk\.un2_ringlto8               ORCALUT4     Z        Out     1.017     2.061       -         
lowClk\.un2_ringlt11               Net          -        -       -         -           1         
lowClk\.un2_ringlto16              ORCALUT4     A        In      0.000     2.061       -         
lowClk\.un2_ringlto16              ORCALUT4     Z        Out     1.017     3.077       -         
lowClk\.un2_ringlt17               Net          -        -       -         -           1         
lowClk\.un2_ringlto19              ORCALUT4     A        In      0.000     3.077       -         
lowClk\.un2_ringlto19              ORCALUT4     Z        Out     1.089     4.166       -         
lowClk\.un2_ringlt21               Net          -        -       -         -           2         
lowClk\.un2_ringlto23              ORCALUT4     A        In      0.000     4.166       -         
lowClk\.un2_ringlto23              ORCALUT4     Z        Out     1.017     5.183       -         
lowClk\.un2_ring                   Net          -        -       -         -           1         
lowClk\.un2_ringlto23_RNIUMG61     ORCALUT4     C        In      0.000     5.183       -         
lowClk\.un2_ringlto23_RNIUMG61     ORCALUT4     Z        Out     1.193     6.376       -         
lowClk\.un2_ringlto23_RNIUMG61     Net          -        -       -         -           4         
Adress[0]                          FD1S3IX      CD       In      0.000     6.376       -         
=================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 164MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 162MB peak: 164MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000ze-1

Register bits: 62 of 6864 (1%)
PIC Latch:       0
I/O cells:       25


Details:
CCU2D:          80
FD1P3AX:        19
FD1P3AY:        1
FD1P3IX:        3
FD1S3AX:        17
FD1S3IX:        22
GSR:            1
INV:            2
OB:             25
ORCALUT4:       290
OSCH:           1
PUR:            1
ROM128X1A:      128
ROM32X1A:       96
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 31MB peak: 164MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Tue Nov 20 23:48:41 2018

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
