// Seed: 775053436
module module_0 ();
  assign id_1 = ~id_1;
  wire id_2;
  assign id_1   = (1'b0 && 1);
  assign {1, 1} = 1;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    input wire id_5,
    input wor id_6,
    output tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wor id_13,
    input wire id_14,
    input supply0 id_15,
    input wor id_16,
    output tri0 id_17,
    input tri0 id_18,
    input supply1 id_19,
    output tri1 id_20,
    input uwire id_21,
    input tri id_22
    , id_31,
    input tri0 id_23,
    input tri id_24,
    input wire id_25,
    output tri0 id_26,
    output tri1 id_27,
    input wire id_28,
    output wand id_29
);
  assign id_29 = ~id_28;
  module_0();
endmodule
