# compile vhdl design source files
vhdl xil_defaultlib  \
"rete_on_board_tb_func_synth.vhd" \
"../../../../../1-mux16to1.srcs/sim_1/new/rete_on_board_tb.vhd" \

# Do not sort compile order
nosort
