10:26:51 ERROR : Workspace location C:\Vivado\S4-PROJET\Vitis - API_ET_JEU contains spaces. Please switch to a workspace without spaces in its path.
10:26:52 INFO  : Registering command handlers for Vitis TCF services
10:26:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado\S4-PROJET\Vitis - API_ET_JEU\temp_xsdb_launch_script.tcl
10:26:54 ERROR : (XSDB Server)couldn't read file "C:\Vivado\S4-PROJET\Vitis": no such file or directory

10:26:54 INFO  : Platform repository initialization has completed.
10:29:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Vivado\S4-PROJET\Vitis_API_JEU\temp_xsdb_launch_script.tcl
10:29:25 INFO  : Registering command handlers for Vitis TCF services
10:29:27 INFO  : XSCT server has started successfully.
10:29:27 INFO  : Platform repository initialization has completed.
10:29:29 INFO  : Successfully done setting XSCT server connection channel  
10:29:29 INFO  : plnx-install-location is set to ''
10:29:29 INFO  : Successfully done query RDI_DATADIR 
10:29:29 INFO  : Successfully done setting workspace for the tool. 
10:30:26 INFO  : Platform 'atelier4_wrapper' is added to custom repositories.
10:31:07 INFO  : Hardware specification for platform project 'atelier4_wrapper' is updated.
10:33:21 INFO  : Result from executing command 'getProjects': atelier4_wrapper
10:33:21 INFO  : Result from executing command 'getPlatforms': atelier4_wrapper|C:/Vivado/S4-PROJET/Vitis_API_JEU/atelier4_wrapper/export/atelier4_wrapper/atelier4_wrapper.xpfm
10:34:22 INFO  : Checking for BSP changes to sync application flags for project 'project'...
10:34:25 INFO  : The hardware specfication used by project 'project' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:34:25 INFO  : The file 'C:\Vivado\S4-PROJET\Vitis_API_JEU\project\_ide\bitstream\atelier4_wrapper.bit' stored in project is removed.
10:34:25 INFO  : The updated bitstream files are copied from platform to folder 'C:\Vivado\S4-PROJET\Vitis_API_JEU\project\_ide\bitstream' in project 'project'.
10:34:25 INFO  : The file 'C:\Vivado\S4-PROJET\Vitis_API_JEU\project\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:34:29 INFO  : The updated ps init files are copied from platform to folder 'C:\Vivado\S4-PROJET\Vitis_API_JEU\project\_ide\psinit' in project 'project'.
10:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351A77E42A' is selected.
10:35:34 INFO  : 'jtag frequency' command is executed.
10:35:34 INFO  : Context for 'APU' is selected.
10:35:34 INFO  : System reset is completed.
10:35:37 INFO  : 'after 3000' command is executed.
10:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}' command is executed.
10:35:38 INFO  : Device configured successfully with "C:/Vivado/S4-PROJET/Vitis_API_JEU/project/_ide/bitstream/atelier4_wrapper.bit"
10:35:39 INFO  : Context for 'APU' is selected.
10:35:39 INFO  : Hardware design and registers information is loaded from 'C:/Vivado/S4-PROJET/Vitis_API_JEU/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa'.
10:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:39 INFO  : Context for 'APU' is selected.
10:35:39 INFO  : Sourcing of 'C:/Vivado/S4-PROJET/Vitis_API_JEU/project/_ide/psinit/ps7_init.tcl' is done.
10:35:39 INFO  : 'ps7_init' command is executed.
10:35:39 INFO  : 'ps7_post_config' command is executed.
10:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:40 INFO  : The application 'C:/Vivado/S4-PROJET/Vitis_API_JEU/project/Debug/project.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A77E42A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351A77E42A-13722093-0"}
fpga -file C:/Vivado/S4-PROJET/Vitis_API_JEU/project/_ide/bitstream/atelier4_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Vivado/S4-PROJET/Vitis_API_JEU/atelier4_wrapper/export/atelier4_wrapper/hw/atelier4_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Vivado/S4-PROJET/Vitis_API_JEU/project/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Vivado/S4-PROJET/Vitis_API_JEU/project/Debug/project.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:35:40 INFO  : 'con' command is executed.
10:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:35:40 INFO  : Launch script is exported to file 'C:\Vivado\S4-PROJET\Vitis_API_JEU\project_system\_ide\scripts\debugger_project-default.tcl'
