
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 0
Simulation Instructions: 5000000
Number of CPUs: 4
Off-chip DRAM Size: 128 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/444.namd-166B.champsimtrace.xz
CPU 1 runs traces/444.namd-166B.champsimtrace.xz
CPU 2 runs traces/444.namd-166B.champsimtrace.xz
CPU 3 runs traces/444.namd-166B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 1 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 2 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 3 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64

Warmup complete CPU 0 instructions: 6 cycles: 36 (Simulation time: 0 hr 0 min 1 sec) 
Warmup complete CPU 1 instructions: 8 cycles: 36 (Simulation time: 0 hr 0 min 1 sec) 
Warmup complete CPU 2 instructions: 4 cycles: 36 (Simulation time: 0 hr 0 min 1 sec) 
Warmup complete CPU 3 instructions: 8 cycles: 36 (Simulation time: 0 hr 0 min 1 sec) 

Finished CPU 0 instructions: 5000000 cycles: 2852425 cumulative IPC: 1.75289 (Simulation time: 0 hr 23 min 37 sec) 
Finished CPU 2 instructions: 5000000 cycles: 2852428 cumulative IPC: 1.75289 (Simulation time: 0 hr 23 min 37 sec) 
cpu1_STLB MSHR empty

cpu3_STLB MSHR empty

cpu0_STLB MSHR empty

cpu3_PTW MSHR empty

cpu2_PTW MSHR empty

cpu1_PTW MSHR empty

cpu0_PTW MSHR empty

cpu3_L1D MSHR empty

cpu2_L1D MSHR empty

cpu1_L1D MSHR empty

cpu0_L1D MSHR empty

DEADLOCK! CPU 3 cycle 3852356
IFETCH_BUFFER head instr_id: 5000170 translated: 2 fetched: 2 scheduled: 0 executed: 0 is_memory: 0 num_reg_dependent: 0 event: 3852355
ROB head instr_id: 5000006 translated: 2 fetched: 2 scheduled: 2 executed: 1 is_memory: 1 num_reg_dependent: 0 event: 2852356
Load Queue Entry
[LQ] entry: 0 instr_id: 5000067 address: 0 translated: 0 fetched: 0
[LQ] entry: 1 instr_id: 5000006 address: 0 translated: 0 fetched: 0
[LQ] entry: 2 instr_id: 5000095 address: 0 translated: 1 fetched: 0
[LQ] entry: 3 instr_id: 5000096 address: 0 translated: 1 fetched: 0
[LQ] entry: 4 instr_id: 5000102 address: 0 translated: 1 fetched: 0
[LQ] entry: 5 instr_id: 5000092 address: 0 translated: 0 fetched: 0

Store Queue Entry

DEADLOCK! CPU 2 cycle 2852464
IFETCH_BUFFER head instr_id: 5000168 translated: 2 fetched: 2 scheduled: 0 executed: 0 is_memory: 0 num_reg_dependent: 0 event: 2852463
ROB head instr_id: 5000004 translated: 2 fetched: 2 scheduled: 2 executed: 2 is_memory: 1 num_reg_dependent: 0 event: 2852462
Load Queue Entry
[LQ] entry: 0 instr_id: 5000067 address: 0 translated: 0 fetched: 0
[LQ] entry: 1 instr_id: 5000006 address: 0 translated: 0 fetched: 0
[LQ] entry: 2 instr_id: 5000095 address: 0 translated: 1 fetched: 0
[LQ] entry: 3 instr_id: 5000096 address: 0 translated: 1 fetched: 0
[LQ] entry: 13 instr_id: 5000010 address: 0 translated: 0 fetched: 0
[LQ] entry: 14 instr_id: 5000068 address: 0 translated: 0 fetched: 0
[LQ] entry: 15 instr_id: 5000070 address: 0 translated: 0 fetched: 0
[LQ] entry: 16 instr_id: 5000071 address: 0 translated: 0 fetched: 0
[LQ] entry: 17 instr_id: 5000072 address: 0 translated: 0 fetched: 0
[LQ] entry: 18 instr_id: 5000035 address: 0 translated: 0 fetched: 0
[LQ] entry: 19 instr_id: 5000051 address: 0 translated: 0 fetched: 0
[LQ] entry: 20 instr_id: 5000059 address: 0 translated: 0 fetched: 0

Store Queue Entry

cpu3_DTLB MSHR empty

DEADLOCK! CPU 1 cycle 3852356
IFETCH_BUFFER head instr_id: 5000170 translated: 2 fetched: 2 scheduled: 0 executed: 0 is_memory: 0 num_reg_dependent: 0 event: 3852355
ROB head instr_id: 5000006 translated: 2 fetched: 2 scheduled: 2 executed: 1 is_memory: 1 num_reg_dependent: 0 event: 2852357
Load Queue Entry
[LQ] entry: 0 instr_id: 5000067 address: 0 translated: 0 fetched: 0
[LQ] entry: 1 instr_id: 5000006 address: 0 translated: 0 fetched: 0
[LQ] entry: 2 instr_id: 5000095 address: 0 translated: 1 fetched: 0
[LQ] entry: 3 instr_id: 5000096 address: 0 translated: 1 fetched: 0
[LQ] entry: 4 instr_id: 5000102 address: 0 translated: 1 fetched: 0
[LQ] entry: 5 instr_id: 5000092 address: 0 translated: 0 fetched: 0

Store Queue Entry

cpu2_STLB MSHR empty

cpu3_ITLB MSHR empty

cpu3_L1I MSHR empty

cpu2_DTLB MSHR empty

cpu2_ITLB MSHR empty

cpu2_L1I MSHR empty

cpu1_DTLB MSHR empty

cpu1_ITLB MSHR empty

cpu1_L1I MSHR empty

cpu0_DTLB MSHR empty

cpu0_ITLB MSHR empty

cpu0_L1I MSHR empty

DEADLOCK! CPU 0 cycle 2852461
IFETCH_BUFFER head instr_id: 5000170 translated: 2 fetched: 2 scheduled: 0 executed: 0 is_memory: 0 num_reg_dependent: 0 event: 2852460
ROB head instr_id: 5000006 translated: 2 fetched: 2 scheduled: 2 executed: 1 is_memory: 1 num_reg_dependent: 0 event: 2852355
Load Queue Entry
[LQ] entry: 0 instr_id: 5000067 address: 16b13c720 translated: 2 fetched: 1
[LQ] entry: 1 instr_id: 5000092 address: 637bd058 translated: 2 fetched: 1
[LQ] entry: 2 instr_id: 5000006 address: 12c6fcd30 translated: 2 fetched: 1
[LQ] entry: 3 instr_id: 5000095 address: 0 translated: 1 fetched: 0
[LQ] entry: 4 instr_id: 5000096 address: 0 translated: 1 fetched: 0
[LQ] entry: 5 instr_id: 5000102 address: 0 translated: 1 fetched: 0

Store Queue Entry





