CONFIGS=-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE
Running: CONFIGS="-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=8 -DNUM_THREADS=8 -DPERF_ENABLE" make -C ./ci/../runtime/rtlsim > /dev/null
Running: make -C "./ci/../tests/regression/sgemm_tcu" run-rtlsim
make: Entering directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
LD_LIBRARY_PATH=/home/andyl/vortex/runtime: VORTEX_DRIVER=rtlsim ./sgemm_tcu 
open device connection
CONFIGS: num_threads=8, num_warps=8, num_cores=4, num_clusters=1, socket_size=4, local_mem_base=0xffff0000, num_barriers=4
input data type: tf32 (id=3)
output data type: fp32 (id=0)
WMMA Core Dimension: M=4, N=2, K=2
WMMA Tile Dimension: M=8, N=8, K=8
matrix A: 32x32
matrix B: 32x256
matrix C: 32x256
allocate device memory
A_addr=0x10000
B_addr=0x11000
C_addr=0x19000
upload matrix A buffer
upload matrix B buffer
upload program
upload kernel argument
start device
wait for completion
Elapsed time: 178494 ms
download destination buffer
verify result
cleanup
PERF: core0: scheduler idle=146571 (60%)
PERF: core0: scheduler stalls=144084 (59%)
PERF: core0: ibuffer stalls=46500 (19%)
PERF: core0: scoreboard stalls=57054 (23%) (alu=63%, lsu=23%, csrs=5%, wctl=0%, fpu=4%, tcu=2%)
PERF: core0: operands stalls=3679 (1%)
PERF: core0: ifetches=10664
PERF: core0: ifetch latency=46 cycles
PERF: core0: loads=21731
PERF: core0: load latency=64 cycles
PERF: core0: stores=7385
PERF: core0: instrs=113996, cycles=241161, IPC=0.472697
PERF: core1: scheduler idle=163531 (67%)
PERF: core1: scheduler stalls=140659 (58%)
PERF: core1: ibuffer stalls=55203 (22%)
PERF: core1: scoreboard stalls=57215 (23%) (alu=65%, lsu=22%, csrs=8%, wctl=0%, fpu=0%, tcu=2%)
PERF: core1: operands stalls=3679 (1%)
PERF: core1: ifetches=10664
PERF: core1: ifetch latency=50 cycles
PERF: core1: loads=21731
PERF: core1: load latency=62 cycles
PERF: core1: stores=7385
PERF: core1: instrs=113995, cycles=241242, IPC=0.472534
PERF: core2: scheduler idle=153138 (63%)
PERF: core2: scheduler stalls=146477 (60%)
PERF: core2: ibuffer stalls=39144 (16%)
PERF: core2: scoreboard stalls=47748 (19%) (alu=60%, lsu=25%, csrs=7%, wctl=0%, fpu=2%, tcu=3%)
PERF: core2: operands stalls=3679 (1%)
PERF: core2: ifetches=10664
PERF: core2: ifetch latency=48 cycles
PERF: core2: loads=21731
PERF: core2: load latency=66 cycles
PERF: core2: stores=7385
PERF: core2: instrs=113996, cycles=241034, IPC=0.472946
PERF: core3: scheduler idle=154233 (63%)
PERF: core3: scheduler stalls=139955 (57%)
PERF: core3: ibuffer stalls=58582 (24%)
PERF: core3: scoreboard stalls=48305 (20%) (alu=63%, lsu=23%, csrs=7%, wctl=0%, fpu=2%, tcu=3%)
PERF: core3: operands stalls=3679 (1%)
PERF: core3: ifetches=10664
PERF: core3: ifetch latency=50 cycles
PERF: core3: loads=21731
PERF: core3: load latency=66 cycles
PERF: core3: stores=7385
PERF: core3: instrs=113995, cycles=241384, IPC=0.472256
PERF: scheduler idle=617473 (63%)
PERF: scheduler stalls=571175 (59%)
PERF: ibuffer stalls=199429 (20%)
PERF: scoreboard stalls=210322 (21%) (alu=65%, lsu=24%, csrs=7%, wctl=0%, fpu=2%, tcu=3%)
PERF: operands stalls=14716 (1%)
PERF: ifetches=42656
PERF: loads=86924
PERF: stores=29540
PERF: ifetch latency=49 cycles
PERF: load latency=65 cycles
PERF: instrs=455982, cycles=241384, IPC=1.889032
PASSED!
make: Leaving directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
