#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  4 15:39:18 2022
# Process ID: 14248
# Current directory: X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.runs/synth_1/top.vds
# Journal file: X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 810.070 ; gain = 178.199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/top.v:26]
INFO: [Synth 8-6157] synthesizing module 'PS2Receiver' [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/PS2Receiver.v:53]
INFO: [Synth 8-6155] done synthesizing module 'PS2Receiver' (2#1) [X:/EC551/EC551_Final_Project/KeyboardInputAndTiming/KeyboardInputAndTiming/PS2Receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7decimal' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Seg_7_Display.v:45]
INFO: [Synth 8-226] default block is never used [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Seg_7_Display.v:62]
INFO: [Synth 8-6155] done synthesizing module 'seg7decimal' (3#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Seg_7_Display.v:21]
INFO: [Synth 8-6157] synthesizing module 'Sine_TaylorSeries' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
	Parameter MAX_COUNT bound to: 11944 - type: integer 
	Parameter CN0 bound to: 35'b01100001001100010011011001100100000 
	Parameter CN1 bound to: 35'b10100000000000001110100001011000000 
	Parameter CN2 bound to: 35'b01001111000001011010110000111000000 
	Parameter CN3 bound to: 35'b00010010100101011001110000110000000 
	Parameter CD bound to: 35'b00011110111011001011111111011010000 
	Parameter RANGE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Clock_Divider.v:23]
	Parameter DIV bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (4#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Clock_Divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sine_TaylorSeries' (5#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sine_TaylorSeries__parameterized0' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
	Parameter MAX_COUNT bound to: 10642 - type: integer 
	Parameter CN0 bound to: 35'b01100001001100010011011001100100000 
	Parameter CN1 bound to: 35'b10100000000000001110100001011000000 
	Parameter CN2 bound to: 35'b01001111000001011010110000111000000 
	Parameter CN3 bound to: 35'b00010010100101011001110000110000000 
	Parameter CD bound to: 35'b00011110111011001011111111011010000 
	Parameter RANGE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sine_TaylorSeries__parameterized0' (5#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sine_TaylorSeries__parameterized1' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
	Parameter MAX_COUNT bound to: 9480 - type: integer 
	Parameter CN0 bound to: 35'b01100001001100010011011001100100000 
	Parameter CN1 bound to: 35'b10100000000000001110100001011000000 
	Parameter CN2 bound to: 35'b01001111000001011010110000111000000 
	Parameter CN3 bound to: 35'b00010010100101011001110000110000000 
	Parameter CD bound to: 35'b00011110111011001011111111011010000 
	Parameter RANGE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sine_TaylorSeries__parameterized1' (5#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sine_TaylorSeries__parameterized2' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
	Parameter MAX_COUNT bound to: 8948 - type: integer 
	Parameter CN0 bound to: 35'b01100001001100010011011001100100000 
	Parameter CN1 bound to: 35'b10100000000000001110100001011000000 
	Parameter CN2 bound to: 35'b01001111000001011010110000111000000 
	Parameter CN3 bound to: 35'b00010010100101011001110000110000000 
	Parameter CD bound to: 35'b00011110111011001011111111011010000 
	Parameter RANGE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sine_TaylorSeries__parameterized2' (5#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sine_TaylorSeries__parameterized3' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
	Parameter MAX_COUNT bound to: 7972 - type: integer 
	Parameter CN0 bound to: 35'b01100001001100010011011001100100000 
	Parameter CN1 bound to: 35'b10100000000000001110100001011000000 
	Parameter CN2 bound to: 35'b01001111000001011010110000111000000 
	Parameter CN3 bound to: 35'b00010010100101011001110000110000000 
	Parameter CD bound to: 35'b00011110111011001011111111011010000 
	Parameter RANGE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sine_TaylorSeries__parameterized3' (5#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sine_TaylorSeries__parameterized4' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
	Parameter MAX_COUNT bound to: 7102 - type: integer 
	Parameter CN0 bound to: 35'b01100001001100010011011001100100000 
	Parameter CN1 bound to: 35'b10100000000000001110100001011000000 
	Parameter CN2 bound to: 35'b01001111000001011010110000111000000 
	Parameter CN3 bound to: 35'b00010010100101011001110000110000000 
	Parameter CD bound to: 35'b00011110111011001011111111011010000 
	Parameter RANGE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sine_TaylorSeries__parameterized4' (5#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sine_TaylorSeries__parameterized5' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
	Parameter MAX_COUNT bound to: 6327 - type: integer 
	Parameter CN0 bound to: 35'b01100001001100010011011001100100000 
	Parameter CN1 bound to: 35'b10100000000000001110100001011000000 
	Parameter CN2 bound to: 35'b01001111000001011010110000111000000 
	Parameter CN3 bound to: 35'b00010010100101011001110000110000000 
	Parameter CD bound to: 35'b00011110111011001011111111011010000 
	Parameter RANGE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sine_TaylorSeries__parameterized5' (5#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sine_TaylorSeries__parameterized6' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
	Parameter MAX_COUNT bound to: 5972 - type: integer 
	Parameter CN0 bound to: 35'b01100001001100010011011001100100000 
	Parameter CN1 bound to: 35'b10100000000000001110100001011000000 
	Parameter CN2 bound to: 35'b01001111000001011010110000111000000 
	Parameter CN3 bound to: 35'b00010010100101011001110000110000000 
	Parameter CD bound to: 35'b00011110111011001011111111011010000 
	Parameter RANGE bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sine_TaylorSeries__parameterized6' (5#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:23]
INFO: [Synth 8-6157] synthesizing module 'Duty_Cycler' [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Duty_Cycler.v:23]
	Parameter ZOOM bound to: 4 - type: integer 
	Parameter COUNT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Duty_Cycler' (6#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Duty_Cycler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/top.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 873.395 ; gain = 241.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 873.395 ; gain = 241.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 873.395 ; gain = 241.523
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1010.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1010.707 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1010.707 ; gain = 378.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1010.707 ; gain = 378.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1010.707 ; gain = 378.836
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1010.707 ; gain = 378.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |datapath__25_Sine_TaylorSeries__GD                  |           1|     31152|
|2     |Sine_TaylorSeries__GB1                              |           1|      2535|
|3     |datapath__22_Sine_TaylorSeries__GD                  |           1|     31152|
|4     |datapath__21_Sine_TaylorSeries__GD                  |           1|       308|
|5     |datapath__44_Sine_TaylorSeries__parameterized0__GD  |           1|     31513|
|6     |Sine_TaylorSeries__parameterized0__GB1              |           1|      2596|
|7     |datapath__41_Sine_TaylorSeries__parameterized0__GD  |           1|     31513|
|8     |datapath__40_Sine_TaylorSeries__parameterized0__GD  |           1|       308|
|9     |datapath__63_Sine_TaylorSeries__parameterized1__GD  |           1|     30964|
|10    |Sine_TaylorSeries__parameterized1__GB1              |           1|      2531|
|11    |datapath__60_Sine_TaylorSeries__parameterized1__GD  |           1|     30964|
|12    |datapath__59_Sine_TaylorSeries__parameterized1__GD  |           1|       308|
|13    |datapath__82_Sine_TaylorSeries__parameterized2__GD  |           1|     32617|
|14    |Sine_TaylorSeries__parameterized2__GB1              |           1|      2503|
|15    |datapath__79_Sine_TaylorSeries__parameterized2__GD  |           1|     32617|
|16    |datapath__78_Sine_TaylorSeries__parameterized2__GD  |           1|       308|
|17    |Sine_TaylorSeries__parameterized2__GB4              |           1|        42|
|18    |datapath__101_Sine_TaylorSeries__parameterized3__GD |           1|     33072|
|19    |Sine_TaylorSeries__parameterized3__GB1              |           1|      2515|
|20    |datapath__98_Sine_TaylorSeries__parameterized3__GD  |           1|     33072|
|21    |datapath__97_Sine_TaylorSeries__parameterized3__GD  |           1|       308|
|22    |Sine_TaylorSeries__parameterized3__GB4              |           1|        42|
|23    |datapath__120_Sine_TaylorSeries__parameterized4__GD |           1|     32708|
|24    |Sine_TaylorSeries__parameterized4__GB1              |           1|      2518|
|25    |datapath__117_Sine_TaylorSeries__parameterized4__GD |           1|     32708|
|26    |datapath__116_Sine_TaylorSeries__parameterized4__GD |           1|       308|
|27    |Sine_TaylorSeries__parameterized4__GB4              |           1|        42|
|28    |datapath__139_Sine_TaylorSeries__parameterized5__GD |           1|     34263|
|29    |Sine_TaylorSeries__parameterized5__GB1              |           1|      2569|
|30    |datapath__136_Sine_TaylorSeries__parameterized5__GD |           1|     34263|
|31    |datapath__135_Sine_TaylorSeries__parameterized5__GD |           1|       308|
|32    |Sine_TaylorSeries__parameterized5__GB4              |           1|        42|
|33    |datapath__158_Sine_TaylorSeries__parameterized6__GD |           1|     32068|
|34    |Sine_TaylorSeries__parameterized6__GB1              |           1|      2501|
|35    |datapath__155_Sine_TaylorSeries__parameterized6__GD |           1|     32068|
|36    |datapath__154_Sine_TaylorSeries__parameterized6__GD |           1|       308|
|37    |Sine_TaylorSeries__parameterized6__GB4              |           1|        42|
|38    |top__GC0                                            |           1|       820|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    103 Bit       Adders := 16    
	   3 Input    103 Bit       Adders := 16    
	   2 Input     14 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 31    
+---Multipliers : 
	                14x90  Multipliers := 2     
	                30x74  Multipliers := 6     
	                3x103  Multipliers := 16    
	                14x94  Multipliers := 3     
	                30x73  Multipliers := 1     
	                50x53  Multipliers := 2     
	                14x93  Multipliers := 1     
	                14x92  Multipliers := 1     
	                30x75  Multipliers := 1     
	                32x70  Multipliers := 8     
	                50x52  Multipliers := 1     
	                14x88  Multipliers := 1     
	                50x51  Multipliers := 2     
	                49x50  Multipliers := 1     
	                47x50  Multipliers := 1     
	                46x50  Multipliers := 1     
	                14x56  Multipliers := 8     
	                14x70  Multipliers := 16    
	                14x42  Multipliers := 16    
	                14x50  Multipliers := 8     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 10    
	  12 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   9 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 16    
Module Clock_Divider__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Sine_TaylorSeries 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    103 Bit       Adders := 2     
	   3 Input    103 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                14x90  Multipliers := 1     
	                30x74  Multipliers := 1     
	                3x103  Multipliers := 2     
	                32x70  Multipliers := 1     
	                49x50  Multipliers := 1     
	                14x56  Multipliers := 1     
	                14x70  Multipliers := 2     
	                14x42  Multipliers := 2     
	                14x50  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module Clock_Divider__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Sine_TaylorSeries__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    103 Bit       Adders := 2     
	   3 Input    103 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                14x94  Multipliers := 1     
	                30x73  Multipliers := 1     
	                3x103  Multipliers := 2     
	                32x70  Multipliers := 1     
	                46x50  Multipliers := 1     
	                14x56  Multipliers := 1     
	                14x70  Multipliers := 2     
	                14x42  Multipliers := 2     
	                14x50  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module Clock_Divider__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Sine_TaylorSeries__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    103 Bit       Adders := 2     
	   3 Input    103 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                50x53  Multipliers := 1     
	                14x90  Multipliers := 1     
	                30x74  Multipliers := 1     
	                3x103  Multipliers := 2     
	                32x70  Multipliers := 1     
	                14x56  Multipliers := 1     
	                14x70  Multipliers := 2     
	                14x42  Multipliers := 2     
	                14x50  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module Clock_Divider__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Sine_TaylorSeries__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    103 Bit       Adders := 2     
	   3 Input    103 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                14x94  Multipliers := 1     
	                30x74  Multipliers := 1     
	                3x103  Multipliers := 2     
	                50x52  Multipliers := 1     
	                32x70  Multipliers := 1     
	                14x56  Multipliers := 1     
	                14x70  Multipliers := 2     
	                14x42  Multipliers := 2     
	                14x50  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Sine_TaylorSeries__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    103 Bit       Adders := 2     
	   3 Input    103 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                50x53  Multipliers := 1     
	                14x93  Multipliers := 1     
	                30x74  Multipliers := 1     
	                3x103  Multipliers := 2     
	                32x70  Multipliers := 1     
	                14x56  Multipliers := 1     
	                14x70  Multipliers := 2     
	                14x42  Multipliers := 2     
	                14x50  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Sine_TaylorSeries__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    103 Bit       Adders := 2     
	   3 Input    103 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                14x92  Multipliers := 1     
	                30x74  Multipliers := 1     
	                3x103  Multipliers := 2     
	                32x70  Multipliers := 1     
	                50x51  Multipliers := 1     
	                14x56  Multipliers := 1     
	                14x70  Multipliers := 2     
	                14x42  Multipliers := 2     
	                14x50  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Clock_Divider__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Sine_TaylorSeries__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    103 Bit       Adders := 2     
	   3 Input    103 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                30x74  Multipliers := 1     
	                3x103  Multipliers := 2     
	                14x88  Multipliers := 1     
	                32x70  Multipliers := 1     
	                50x51  Multipliers := 1     
	                14x56  Multipliers := 1     
	                14x70  Multipliers := 2     
	                14x42  Multipliers := 2     
	                14x50  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module Clock_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Sine_TaylorSeries__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    103 Bit       Adders := 2     
	   3 Input    103 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                14x94  Multipliers := 1     
	                30x75  Multipliers := 1     
	                3x103  Multipliers := 2     
	                32x70  Multipliers := 1     
	                47x50  Multipliers := 1     
	                14x56  Multipliers := 1     
	                14x70  Multipliers := 2     
	                14x42  Multipliers := 2     
	                14x50  Multipliers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Duty_Cycler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
DSP Report: Generating DSP c52, operation Mode is: A*B.
DSP Report: operator c52 is absorbed into DSP c52.
DSP Report: Generating DSP c51, operation Mode is: A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c51, operation Mode is: C+A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0xf000)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xf000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xf000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
DSP Report: Generating DSP c52, operation Mode is: A*B.
DSP Report: operator c52 is absorbed into DSP c52.
DSP Report: Generating DSP c51, operation Mode is: A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c51, operation Mode is: C+A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x3700).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x3700).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x3700).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (A:0x4800)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (A:0x1ac00)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0x1ac00)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
DSP Report: Generating DSP c52, operation Mode is: A*B.
DSP Report: operator c52 is absorbed into DSP c52.
DSP Report: Generating DSP c51, operation Mode is: A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c51, operation Mode is: C+A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x7000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x7000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x7000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
DSP Report: Generating DSP c52, operation Mode is: A*B.
DSP Report: operator c52 is absorbed into DSP c52.
DSP Report: Generating DSP c51, operation Mode is: A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c51, operation Mode is: C+A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0xfc00)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xfc00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xfc00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xc000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0xc000)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
DSP Report: Generating DSP c52, operation Mode is: A*B.
DSP Report: operator c52 is absorbed into DSP c52.
DSP Report: Generating DSP c51, operation Mode is: A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c51, operation Mode is: C+A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0xdc00)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xdc00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xdc00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xc000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0xc000)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
DSP Report: Generating DSP c52, operation Mode is: A*B.
DSP Report: operator c52 is absorbed into DSP c52.
DSP Report: Generating DSP c51, operation Mode is: A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c51, operation Mode is: C+A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0x14700)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (A:0x14700)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0x14700)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (A:0xc800)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x2c00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0x2c00)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
DSP Report: Generating DSP c52, operation Mode is: A*B.
DSP Report: operator c52 is absorbed into DSP c52.
DSP Report: Generating DSP c51, operation Mode is: A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c51, operation Mode is: C+A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x4dc0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x4dc0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x4dc0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (A:0x17120)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (A:0x17ac0)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0x17ac0)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:56]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 3 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:57]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:89]
DSP Report: Generating DSP c52, operation Mode is: A*B.
DSP Report: operator c52 is absorbed into DSP c52.
DSP Report: Generating DSP c51, operation Mode is: A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c51, operation Mode is: C+A*B.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: operator c51 is absorbed into DSP c51.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x3c00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x3c00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0x3c00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0x0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*(B:0xe180).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: A*(B:0xc000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: (PCIN>>17)+(A:0xc000)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is: PCIN+A*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
INFO: [Synth 8-3886] merging instance 'F4i_17/out_reg[2]' (FDC) to 'F4i_17/out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (F4i_17/\out_reg[3] )
INFO: [Synth 8-3886] merging instance 'G4i_22/out_reg[2]' (FDC) to 'G4i_22/out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (G4i_22/\out_reg[3] )
INFO: [Synth 8-3886] merging instance 'A4i_27/out_reg[2]' (FDC) to 'A4i_27/out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A4i_27/\out_reg[3] )
INFO: [Synth 8-3886] merging instance 'B4i_32/out_reg[2]' (FDC) to 'B4i_32/out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B4i_32/\out_reg[3] )
INFO: [Synth 8-3886] merging instance 'C5i_37/out_reg[2]' (FDC) to 'C5i_37/out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C5i_37/\out_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/keyboard/dataprev_reg[4]' (FD) to 'i_0/keyboard/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/keyboard/dataprev_reg[0]' (FD) to 'i_0/keyboard/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/keyboard/dataprev_reg[5]' (FD) to 'i_0/keyboard/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/keyboard/dataprev_reg[1]' (FD) to 'i_0/keyboard/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/keyboard/dataprev_reg[6]' (FD) to 'i_0/keyboard/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/keyboard/dataprev_reg[2]' (FD) to 'i_0/keyboard/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/keyboard/dataprev_reg[7]' (FD) to 'i_0/keyboard/keycode_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/keyboard/dataprev_reg[3]' (FD) to 'i_0/keyboard/keycode_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:09 . Memory (MB): peak = 1010.707 ; gain = 378.836
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 404, Available = 240. Use report_utilization command for details.
DSP Report: Generating DSP c50, operation Mode is (post resource management): A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is (post resource management): A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x14800)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+A*(B:0x7f54).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x779f)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x15f54)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is (post resource management): C+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x6fd07d)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x6fd07d)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x9536)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+A*(B:0x902c).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x902c)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c50, operation Mode is (post resource management): A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is (post resource management): A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x1ffeb)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+A*(B:0xe5c).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x3700).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x3700).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x11e5f)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x12a).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x239b)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x14a1d)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is (post resource management): C+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x244f47)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x244f47)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x154bf)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+A*(B:0x1039).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x1039)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x1ac00)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x1ac00)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x154bf)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c50, operation Mode is (post resource management): A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is (post resource management): A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x1b692)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x6fc07)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x1b692)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x6fc07)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x11ce3)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x8e8c)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is (post resource management): C+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x70e8cc)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x70e8cc)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x6116)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x1fe43)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x1fe43)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c50, operation Mode is (post resource management): A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is (post resource management): A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x19044)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x38829)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x19044)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x38829)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0xd38d)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x17d).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0xe959)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0xcdb1)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is (post resource management): C+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x4c4c1c)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x4c4c1c)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x136af)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+A*(B:0xbb0a).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0xbb0a)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0xc000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0xc000)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x136af)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c50, operation Mode is (post resource management): A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is (post resource management): A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0xb9e0)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x6031e)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0xb9e0).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x6031e)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0xac16)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x8cc4)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is (post resource management): C+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x418197)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x418197)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x907d)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x1080b)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x1080b)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0xc000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0xc000)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+A*(B:0x907d).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c50, operation Mode is (post resource management): A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is (post resource management): A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x1e677)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x10172)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x1e677)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x14700)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x14700)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x14700)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0xdf5d)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x299d)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is (post resource management): C+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x7d7846)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x7d7846)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x1e885)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x1eed4)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x1eed4)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x2c00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x2c00)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x1e885)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c50, operation Mode is (post resource management): A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is (post resource management): A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0xd5e).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x1be3d)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x184db)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x197ac)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x17120)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x10408)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is (post resource management): C+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x46d86a)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x46d86a)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x206b)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x132a8)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x132a8)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x17ac0)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x17ac0)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+A*(B:0x206b).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c50, operation Mode is (post resource management): A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c50, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: operator c50 is absorbed into DSP c50.
DSP Report: Generating DSP c5, operation Mode is (post resource management): A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP c5, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: operator c5 is absorbed into DSP c5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x5200).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+A*(B:0x1fd5).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x3c00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x3c00).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x159d6)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x105).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0xa1de)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x487d)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP c71, operation Mode is (post resource management): C+A*B.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: operator c71 is absorbed into DSP c71.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c70, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: operator c70 is absorbed into DSP c70.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP c7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: operator c7 is absorbed into DSP c7.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+A*(B:0x4a56).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x88fdc4)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x88fdc4)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (A:0x18953)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x13802)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0x13802)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): A*(B:0xc000).
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): (PCIN>>17)+(A:0xc000)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: Generating DSP out5, operation Mode is (post resource management): PCIN+(A:0x18953)*B.
DSP Report: operator out5 is absorbed into DSP out5.
DSP Report: operator out5 is absorbed into DSP out5.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Sine_TaylorSeries | A*B                      | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | C+A*B                    | 15     | 5      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top               | A*B                      | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0xf000)*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xf000)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xf000)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x0)                | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xe180)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x0)                | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x0)     | 14     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | C+A*B                    | 15     | 5      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top               | A*B                      | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x3700)  | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x3700)             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x3700)  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (A:0x4800)*B             | 15     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xe180)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 23     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (A:0x1ac00)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0x1ac00)*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | C+A*B                    | 15     | 5      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top               | A*B                      | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x7000)  | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x7000)             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x7000)  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x0)                | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xe180)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x0)                | 18     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x0)     | 14     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | C+A*B                    | 15     | 5      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top               | A*B                      | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 19     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 19     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0xfc00)*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xfc00)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xfc00)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x0)                | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xe180)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xc000)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0xc000)*B  | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | C+A*B                    | 15     | 5      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top               | A*B                      | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0xdc00)*B  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xdc00)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xdc00)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x0)                | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xe180)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xc000)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0xc000)*B  | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | C+A*B                    | 15     | 5      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top               | A*B                      | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0x14700)*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (A:0x14700)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0x14700)*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (A:0xc800)*B             | 15     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xe180)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x2c00)             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0x2c00)*B  | 15     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | C+A*B                    | 15     | 5      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top               | A*B                      | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x4dc0)  | 17     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x4dc0)             | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x4dc0)  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 21     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (A:0x17120)*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xe180)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 24     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (A:0x17ac0)*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0x17ac0)*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | A*B                      | 25     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sine_TaylorSeries | C+A*B                    | 15     | 5      | 18     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|top               | A*B                      | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x3c00)  | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x3c00)             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0x3c00)  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 15     | 10     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0x0)                | 15     | 2      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 23     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 20     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 20     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xe180)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*(B:0xe180)  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 25     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*B                      | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+A*B           | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | A*(B:0xc000)             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | (PCIN>>17)+(A:0xc000)*B  | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top               | PCIN+A*B                 | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.srcs/sources_1/new/Sine_TaylorSeries.v:55]
INFO: [Common 17-14] Message 'Synth 8-5844' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |datapath__25_Sine_TaylorSeries__GD                  |           1|       652|
|2     |Sine_TaylorSeries__GB1                              |           1|     22158|
|3     |datapath__22_Sine_TaylorSeries__GD                  |           1|       652|
|4     |datapath__21_Sine_TaylorSeries__GD                  |           1|       127|
|5     |datapath__44_Sine_TaylorSeries__parameterized0__GD  |           1|       984|
|6     |Sine_TaylorSeries__parameterized0__GB1              |           1|     21430|
|7     |datapath__41_Sine_TaylorSeries__parameterized0__GD  |           1|       984|
|8     |datapath__40_Sine_TaylorSeries__parameterized0__GD  |           1|       127|
|9     |datapath__63_Sine_TaylorSeries__parameterized1__GD  |           1|      1372|
|10    |Sine_TaylorSeries__parameterized1__GB1              |           1|     21452|
|11    |datapath__60_Sine_TaylorSeries__parameterized1__GD  |           1|      1372|
|12    |datapath__59_Sine_TaylorSeries__parameterized1__GD  |           1|       127|
|13    |datapath__82_Sine_TaylorSeries__parameterized2__GD  |           1|       149|
|14    |Sine_TaylorSeries__parameterized2__GB1              |           1|     20004|
|15    |datapath__79_Sine_TaylorSeries__parameterized2__GD  |           1|       149|
|16    |datapath__78_Sine_TaylorSeries__parameterized2__GD  |           1|       127|
|17    |Sine_TaylorSeries__parameterized2__GB4              |           1|        28|
|18    |datapath__101_Sine_TaylorSeries__parameterized3__GD |           1|       154|
|19    |Sine_TaylorSeries__parameterized3__GB1              |           1|     21769|
|20    |datapath__98_Sine_TaylorSeries__parameterized3__GD  |           1|       154|
|21    |datapath__97_Sine_TaylorSeries__parameterized3__GD  |           1|       127|
|22    |Sine_TaylorSeries__parameterized3__GB4              |           1|        28|
|23    |datapath__120_Sine_TaylorSeries__parameterized4__GD |           1|       159|
|24    |Sine_TaylorSeries__parameterized4__GB1              |           1|     21345|
|25    |datapath__117_Sine_TaylorSeries__parameterized4__GD |           1|       159|
|26    |datapath__116_Sine_TaylorSeries__parameterized4__GD |           1|       127|
|27    |Sine_TaylorSeries__parameterized4__GB4              |           1|        28|
|28    |datapath__139_Sine_TaylorSeries__parameterized5__GD |           1|       230|
|29    |Sine_TaylorSeries__parameterized5__GB1              |           1|     20994|
|30    |datapath__136_Sine_TaylorSeries__parameterized5__GD |           1|       230|
|31    |datapath__135_Sine_TaylorSeries__parameterized5__GD |           1|       127|
|32    |Sine_TaylorSeries__parameterized5__GB4              |           1|        28|
|33    |datapath__158_Sine_TaylorSeries__parameterized6__GD |           1|       188|
|34    |Sine_TaylorSeries__parameterized6__GB1              |           1|     19049|
|35    |datapath__155_Sine_TaylorSeries__parameterized6__GD |           1|       188|
|36    |datapath__154_Sine_TaylorSeries__parameterized6__GD |           1|       127|
|37    |Sine_TaylorSeries__parameterized6__GB4              |           1|        28|
|38    |top__GC0                                            |           1|       676|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:47 . Memory (MB): peak = 1116.961 ; gain = 485.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:48 . Memory (MB): peak = 1124.508 ; gain = 492.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |datapath__25_Sine_TaylorSeries__GD                  |           1|       652|
|2     |Sine_TaylorSeries__GB1                              |           1|     22158|
|3     |datapath__22_Sine_TaylorSeries__GD                  |           1|       652|
|4     |datapath__21_Sine_TaylorSeries__GD                  |           1|       127|
|5     |datapath__44_Sine_TaylorSeries__parameterized0__GD  |           1|       984|
|6     |Sine_TaylorSeries__parameterized0__GB1              |           1|     21430|
|7     |datapath__41_Sine_TaylorSeries__parameterized0__GD  |           1|       984|
|8     |datapath__40_Sine_TaylorSeries__parameterized0__GD  |           1|       127|
|9     |datapath__63_Sine_TaylorSeries__parameterized1__GD  |           1|      1372|
|10    |Sine_TaylorSeries__parameterized1__GB1              |           1|     21452|
|11    |datapath__60_Sine_TaylorSeries__parameterized1__GD  |           1|      1372|
|12    |datapath__59_Sine_TaylorSeries__parameterized1__GD  |           1|       127|
|13    |datapath__82_Sine_TaylorSeries__parameterized2__GD  |           1|       149|
|14    |Sine_TaylorSeries__parameterized2__GB1              |           1|     17430|
|15    |datapath__79_Sine_TaylorSeries__parameterized2__GD  |           1|       149|
|16    |datapath__78_Sine_TaylorSeries__parameterized2__GD  |           1|       127|
|17    |Sine_TaylorSeries__parameterized2__GB4              |           1|        28|
|18    |datapath__101_Sine_TaylorSeries__parameterized3__GD |           1|       154|
|19    |Sine_TaylorSeries__parameterized3__GB1              |           1|     18811|
|20    |datapath__98_Sine_TaylorSeries__parameterized3__GD  |           1|       154|
|21    |datapath__97_Sine_TaylorSeries__parameterized3__GD  |           1|       127|
|22    |Sine_TaylorSeries__parameterized3__GB4              |           1|        28|
|23    |datapath__120_Sine_TaylorSeries__parameterized4__GD |           1|       159|
|24    |Sine_TaylorSeries__parameterized4__GB1              |           1|     18475|
|25    |datapath__117_Sine_TaylorSeries__parameterized4__GD |           1|       159|
|26    |datapath__116_Sine_TaylorSeries__parameterized4__GD |           1|       127|
|27    |Sine_TaylorSeries__parameterized4__GB4              |           1|        28|
|28    |datapath__139_Sine_TaylorSeries__parameterized5__GD |           1|       230|
|29    |Sine_TaylorSeries__parameterized5__GB1              |           1|     18194|
|30    |datapath__136_Sine_TaylorSeries__parameterized5__GD |           1|       230|
|31    |datapath__135_Sine_TaylorSeries__parameterized5__GD |           1|       127|
|32    |Sine_TaylorSeries__parameterized5__GB4              |           1|        28|
|33    |datapath__158_Sine_TaylorSeries__parameterized6__GD |           1|       188|
|34    |Sine_TaylorSeries__parameterized6__GB1              |           1|     16585|
|35    |datapath__155_Sine_TaylorSeries__parameterized6__GD |           1|       188|
|36    |datapath__154_Sine_TaylorSeries__parameterized6__GD |           1|       127|
|37    |Sine_TaylorSeries__parameterized6__GB4              |           1|        28|
|38    |top__GC0                                            |           1|       676|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:03:21 . Memory (MB): peak = 1142.809 ; gain = 510.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |datapath__25_Sine_TaylorSeries__GD                  |           1|       411|
|2     |Sine_TaylorSeries__GB1                              |           1|      6114|
|3     |datapath__22_Sine_TaylorSeries__GD                  |           1|       411|
|4     |datapath__21_Sine_TaylorSeries__GD                  |           1|       127|
|5     |datapath__44_Sine_TaylorSeries__parameterized0__GD  |           1|       564|
|6     |Sine_TaylorSeries__parameterized0__GB1              |           1|      5986|
|7     |datapath__41_Sine_TaylorSeries__parameterized0__GD  |           1|       564|
|8     |datapath__40_Sine_TaylorSeries__parameterized0__GD  |           1|       127|
|9     |datapath__63_Sine_TaylorSeries__parameterized1__GD  |           1|       562|
|10    |Sine_TaylorSeries__parameterized1__GB1              |           1|      5734|
|11    |datapath__60_Sine_TaylorSeries__parameterized1__GD  |           1|       562|
|12    |datapath__59_Sine_TaylorSeries__parameterized1__GD  |           1|       127|
|13    |datapath__82_Sine_TaylorSeries__parameterized2__GD  |           1|       105|
|14    |Sine_TaylorSeries__parameterized2__GB1              |           1|      5479|
|15    |datapath__79_Sine_TaylorSeries__parameterized2__GD  |           1|       105|
|16    |datapath__78_Sine_TaylorSeries__parameterized2__GD  |           1|       127|
|17    |Sine_TaylorSeries__parameterized2__GB4              |           1|        12|
|18    |datapath__101_Sine_TaylorSeries__parameterized3__GD |           1|       105|
|19    |Sine_TaylorSeries__parameterized3__GB1              |           1|      5879|
|20    |datapath__98_Sine_TaylorSeries__parameterized3__GD  |           1|       105|
|21    |datapath__97_Sine_TaylorSeries__parameterized3__GD  |           1|       127|
|22    |Sine_TaylorSeries__parameterized3__GB4              |           1|        12|
|23    |datapath__120_Sine_TaylorSeries__parameterized4__GD |           1|       114|
|24    |Sine_TaylorSeries__parameterized4__GB1              |           1|      5781|
|25    |datapath__117_Sine_TaylorSeries__parameterized4__GD |           1|       114|
|26    |datapath__116_Sine_TaylorSeries__parameterized4__GD |           1|       127|
|27    |Sine_TaylorSeries__parameterized4__GB4              |           1|        12|
|28    |datapath__139_Sine_TaylorSeries__parameterized5__GD |           1|       177|
|29    |Sine_TaylorSeries__parameterized5__GB1              |           1|      6262|
|30    |datapath__136_Sine_TaylorSeries__parameterized5__GD |           1|       177|
|31    |datapath__135_Sine_TaylorSeries__parameterized5__GD |           1|       127|
|32    |Sine_TaylorSeries__parameterized5__GB4              |           1|        12|
|33    |datapath__158_Sine_TaylorSeries__parameterized6__GD |           1|       147|
|34    |Sine_TaylorSeries__parameterized6__GB1              |           1|      5393|
|35    |datapath__155_Sine_TaylorSeries__parameterized6__GD |           1|       147|
|36    |datapath__154_Sine_TaylorSeries__parameterized6__GD |           1|       127|
|37    |Sine_TaylorSeries__parameterized6__GB4              |           1|        12|
|38    |top__GC0                                            |           1|       229|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:03:41 . Memory (MB): peak = 1189.809 ; gain = 557.938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:03:42 . Memory (MB): peak = 1189.809 ; gain = 557.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:03:43 . Memory (MB): peak = 1189.809 ; gain = 557.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:03:43 . Memory (MB): peak = 1189.809 ; gain = 557.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:03:44 . Memory (MB): peak = 1189.809 ; gain = 557.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:03:44 . Memory (MB): peak = 1189.809 ; gain = 557.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     5|
|2     |CARRY4    | 10256|
|3     |DSP48E1   |   198|
|4     |DSP48E1_1 |     8|
|5     |DSP48E1_2 |    10|
|6     |DSP48E1_3 |    16|
|7     |LUT1      |  1823|
|8     |LUT2      | 19663|
|9     |LUT3      |  5365|
|10    |LUT4      |  7295|
|11    |LUT5      |  3268|
|12    |LUT6      |  6455|
|13    |MUXF7     |     4|
|14    |FDCE      |   241|
|15    |FDRE      |   135|
|16    |FDSE      |     2|
|17    |IBUF      |     4|
|18    |OBUF      |    17|
+------+----------+------+

Report Instance Areas: 
+------+-------------+----------------------------------+------+
|      |Instance     |Module                            |Cells |
+------+-------------+----------------------------------+------+
|1     |top          |                                  | 54765|
|2     |  A4         |Sine_TaylorSeries__parameterized4 |  3541|
|3     |    ClkDiv   |Clock_Divider_6                   |    10|
|4     |  B4         |Sine_TaylorSeries__parameterized5 |  3725|
|5     |    ClkDiv   |Clock_Divider_5                   |    10|
|6     |  C4         |Sine_TaylorSeries                 |  3964|
|7     |    ClkDiv   |Clock_Divider_4                   |    10|
|8     |  C5         |Sine_TaylorSeries__parameterized6 |  3529|
|9     |    ClkDiv   |Clock_Divider_3                   |    10|
|10    |  D4         |Sine_TaylorSeries__parameterized0 |  3696|
|11    |    ClkDiv   |Clock_Divider_2                   |    10|
|12    |  DC         |Duty_Cycler                       |    12|
|13    |  E4         |Sine_TaylorSeries__parameterized1 |  3323|
|14    |    ClkDiv   |Clock_Divider_1                   |    10|
|15    |  F4         |Sine_TaylorSeries__parameterized2 |  3532|
|16    |    ClkDiv   |Clock_Divider_0                   |    10|
|17    |  G4         |Sine_TaylorSeries__parameterized3 |  3635|
|18    |    ClkDiv   |Clock_Divider                     |    10|
|19    |  keyboard   |PS2Receiver                       |   137|
|20    |    debounce |debouncer                         |    31|
|21    |  sevenSeg   |seg7decimal                       |    45|
+------+-------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:03:44 . Memory (MB): peak = 1189.809 ; gain = 557.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:56 ; elapsed = 00:03:43 . Memory (MB): peak = 1189.809 ; gain = 420.625
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:03:46 . Memory (MB): peak = 1189.809 ; gain = 557.938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10492 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1234.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
259 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:04:08 . Memory (MB): peak = 1234.078 ; gain = 879.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1234.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'X:/EC551/EC551_Final_Project/FInal_Project/FInal_Project.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1234.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  4 15:44:07 2022...
