// Seed: 1083853817
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output wor id_2,
    input tri id_3,
    input supply1 id_4,
    id_21,
    output uwire void id_5,
    input tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    output tri1 id_12,
    output tri0 id_13,
    input wor id_14,
    output uwire id_15,
    output wand id_16,
    input tri1 id_17,
    output tri1 id_18,
    output tri0 id_19
);
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1
);
  wire id_3;
  not primCall (id_0, id_3);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.type_26 = 0;
endmodule
