# TCL File Generated by Component Editor 15.0
# Mon Aug 22 16:57:40 CST 2016
# DO NOT MODIFY


# 
# vid_write_buffer "Simple ST to MM Write Buffer" v2.0
#  2016.08.22.16:57:40
# 
# 

# 
# request TCL package from ACDS 15.0
# 
package require -exact qsys 15.0


# 
# module vid_write_buffer
# 
set_module_property DESCRIPTION ""
set_module_property NAME vid_write_buffer
set_module_property VERSION 2.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "Simple ST to MM Write Buffer"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL mm_write_buffer
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file NEEE.vhd VHDL PATH src/NEEE.vhd
add_fileset_file ip_fifo.vhd VHDL PATH src/ip_fifo.vhd
add_fileset_file mm_write_buffer.vhd VHDL PATH src/camera_st/mm_write_buffer.vhd TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL mm_write_buffer
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file NEEE.vhd VHDL PATH src/NEEE.vhd
add_fileset_file ip_fifo.vhd VHDL PATH src/ip_fifo.vhd
add_fileset_file mm_write_buffer.vhd VHDL PATH src/camera_st/mm_write_buffer.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL mm_write_buffer
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file NEEE.vhd VHDL PATH src/NEEE.vhd
add_fileset_file ip_fifo.vhd VHDL PATH src/ip_fifo.vhd
add_fileset_file mm_write_buffer.vhd VHDL PATH src/camera_st/mm_write_buffer.vhd


# 
# parameters
# 
add_parameter DATA_WIDTH POSITIVE 32
set_parameter_property DATA_WIDTH DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE POSITIVE
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES 1:2147483647
set_parameter_property DATA_WIDTH HDL_PARAMETER true
add_parameter AV_ADDR_WIDTH POSITIVE 27
set_parameter_property AV_ADDR_WIDTH DEFAULT_VALUE 27
set_parameter_property AV_ADDR_WIDTH DISPLAY_NAME AV_ADDR_WIDTH
set_parameter_property AV_ADDR_WIDTH TYPE POSITIVE
set_parameter_property AV_ADDR_WIDTH UNITS None
set_parameter_property AV_ADDR_WIDTH ALLOWED_RANGES 1:2147483647
set_parameter_property AV_ADDR_WIDTH HDL_PARAMETER true
add_parameter ST_ADDR_WIDTH POSITIVE 21
set_parameter_property ST_ADDR_WIDTH DEFAULT_VALUE 21
set_parameter_property ST_ADDR_WIDTH DISPLAY_NAME ST_ADDR_WIDTH
set_parameter_property ST_ADDR_WIDTH TYPE POSITIVE
set_parameter_property ST_ADDR_WIDTH UNITS None
set_parameter_property ST_ADDR_WIDTH ALLOWED_RANGES 1:2147483647
set_parameter_property ST_ADDR_WIDTH HDL_PARAMETER true
add_parameter FIFO_LENGTH_LOG_2 POSITIVE 6
set_parameter_property FIFO_LENGTH_LOG_2 DEFAULT_VALUE 6
set_parameter_property FIFO_LENGTH_LOG_2 DISPLAY_NAME FIFO_LENGTH_LOG_2
set_parameter_property FIFO_LENGTH_LOG_2 TYPE POSITIVE
set_parameter_property FIFO_LENGTH_LOG_2 UNITS None
set_parameter_property FIFO_LENGTH_LOG_2 ALLOWED_RANGES 1:2147483647
set_parameter_property FIFO_LENGTH_LOG_2 HDL_PARAMETER true
add_parameter FRAME_PIXELS POSITIVE 307200
set_parameter_property FRAME_PIXELS DEFAULT_VALUE 307200
set_parameter_property FRAME_PIXELS DISPLAY_NAME FRAME_PIXELS
set_parameter_property FRAME_PIXELS TYPE POSITIVE
set_parameter_property FRAME_PIXELS UNITS None
set_parameter_property FRAME_PIXELS ALLOWED_RANGES 1:2147483647
set_parameter_property FRAME_PIXELS HDL_PARAMETER true
add_parameter BANK STD_LOGIC_VECTOR 0
set_parameter_property BANK DEFAULT_VALUE 0
set_parameter_property BANK DISPLAY_NAME BANK
set_parameter_property BANK TYPE STD_LOGIC_VECTOR
set_parameter_property BANK UNITS None
set_parameter_property BANK ALLOWED_RANGES 0:3
set_parameter_property BANK HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point st_clock
# 
add_interface st_clock clock end
set_interface_property st_clock clockRate 0
set_interface_property st_clock ENABLED true
set_interface_property st_clock EXPORT_OF ""
set_interface_property st_clock PORT_NAME_MAP ""
set_interface_property st_clock CMSIS_SVD_VARIABLES ""
set_interface_property st_clock SVD_ADDRESS_GROUP ""

add_interface_port st_clock st_clk clk Input 1


# 
# connection point st0
# 
add_interface st0 avalon_streaming end
set_interface_property st0 associatedClock st_clock
set_interface_property st0 associatedReset reset
set_interface_property st0 dataBitsPerSymbol 8
set_interface_property st0 errorDescriptor ""
set_interface_property st0 firstSymbolInHighOrderBits true
set_interface_property st0 maxChannel 0
set_interface_property st0 readyLatency 0
set_interface_property st0 ENABLED true
set_interface_property st0 EXPORT_OF ""
set_interface_property st0 PORT_NAME_MAP ""
set_interface_property st0 CMSIS_SVD_VARIABLES ""
set_interface_property st0 SVD_ADDRESS_GROUP ""

add_interface_port st0 st_data data Input data_width
add_interface_port st0 st_eop endofpacket Input 1
add_interface_port st0 st_sop startofpacket Input 1
add_interface_port st0 st_valid valid Input 1


# 
# connection point m0
# 
add_interface m0 avalon start
set_interface_property m0 addressUnits SYMBOLS
set_interface_property m0 associatedClock clock
set_interface_property m0 associatedReset reset
set_interface_property m0 bitsPerSymbol 8
set_interface_property m0 burstOnBurstBoundariesOnly false
set_interface_property m0 burstcountUnits WORDS
set_interface_property m0 doStreamReads false
set_interface_property m0 doStreamWrites false
set_interface_property m0 holdTime 0
set_interface_property m0 linewrapBursts false
set_interface_property m0 maximumPendingReadTransactions 0
set_interface_property m0 maximumPendingWriteTransactions 0
set_interface_property m0 readLatency 0
set_interface_property m0 readWaitTime 1
set_interface_property m0 setupTime 0
set_interface_property m0 timingUnits Cycles
set_interface_property m0 writeWaitTime 0
set_interface_property m0 ENABLED true
set_interface_property m0 EXPORT_OF ""
set_interface_property m0 PORT_NAME_MAP ""
set_interface_property m0 CMSIS_SVD_VARIABLES ""
set_interface_property m0 SVD_ADDRESS_GROUP ""

add_interface_port m0 address address Output av_addr_width
add_interface_port m0 write write Output 1
add_interface_port m0 writedata writedata Output data_width
add_interface_port m0 waitrequest waitrequest Input 1


# 
# connection point buffer_port
# 
add_interface buffer_port conduit end
set_interface_property buffer_port associatedClock clock
set_interface_property buffer_port associatedReset ""
set_interface_property buffer_port ENABLED true
set_interface_property buffer_port EXPORT_OF ""
set_interface_property buffer_port PORT_NAME_MAP ""
set_interface_property buffer_port CMSIS_SVD_VARIABLES ""
set_interface_property buffer_port SVD_ADDRESS_GROUP ""

add_interface_port buffer_port buffer_port address Input 2


# 
# connection point vsync_out
# 
add_interface vsync_out conduit end
set_interface_property vsync_out associatedClock clock
set_interface_property vsync_out associatedReset ""
set_interface_property vsync_out ENABLED true
set_interface_property vsync_out EXPORT_OF ""
set_interface_property vsync_out PORT_NAME_MAP ""
set_interface_property vsync_out CMSIS_SVD_VARIABLES ""
set_interface_property vsync_out SVD_ADDRESS_GROUP ""

add_interface_port vsync_out vsync_out vsync Output 1


# 
# connection point addr_gen
# 
add_interface addr_gen conduit end
set_interface_property addr_gen associatedClock st_clock
set_interface_property addr_gen associatedReset ""
set_interface_property addr_gen ENABLED true
set_interface_property addr_gen EXPORT_OF ""
set_interface_property addr_gen PORT_NAME_MAP ""
set_interface_property addr_gen CMSIS_SVD_VARIABLES ""
set_interface_property addr_gen SVD_ADDRESS_GROUP ""

add_interface_port addr_gen addr_fetch addr_fetch Output 1
add_interface_port addr_gen addr_vsync addr_vsync Output 1
add_interface_port addr_gen addr_gen addr_gen Input st_addr_width

