

================================================================
== Vivado HLS Report for 'bitwise_and'
================================================================
* Date:           Wed Mar 18 11:36:27 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.258 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    58141|    58141| 2.907 ms | 2.907 ms |  58141|  58141|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowLoop   |    58140|    58140|       323|          -|          -|   180|    no    |
        | + colLoop  |      320|      320|         2|          1|          1|   320|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     70|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      32|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      32|    157|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln887_fu_117_p2               |     +    |      0|  0|  15|           9|           1|
    |i_V_fu_105_p2                     |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |p_dst_data_V_din                  |    and   |      0|  0|   8|           8|           8|
    |icmp_ln301_fu_111_p2              |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln887_fu_99_p2               |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  70|          47|          32|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |p_dst_data_V_blk_n       |   9|          2|    1|          2|
    |p_src1_data_V_blk_n      |   9|          2|    1|          2|
    |p_src2_data_V_blk_n      |   9|          2|    1|          2|
    |t_V_12_reg_77            |   9|          2|    8|         16|
    |t_V_reg_88               |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|   22|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_V_reg_138              |  8|   0|    8|          0|
    |icmp_ln301_reg_143       |  1|   0|    1|          0|
    |t_V_12_reg_77            |  8|   0|    8|          0|
    |t_V_reg_88               |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 32|   0|   32|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  bitwise_and  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  bitwise_and  | return value |
|p_src1_data_V_dout     |  in |    2|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src1_data_V_empty_n  |  in |    1|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src1_data_V_read     | out |    1|   ap_fifo  | p_src1_data_V |    pointer   |
|p_src2_data_V_dout     |  in |    8|   ap_fifo  | p_src2_data_V |    pointer   |
|p_src2_data_V_empty_n  |  in |    1|   ap_fifo  | p_src2_data_V |    pointer   |
|p_src2_data_V_read     | out |    1|   ap_fifo  | p_src2_data_V |    pointer   |
|p_dst_data_V_din       | out |    8|   ap_fifo  |  p_dst_data_V |    pointer   |
|p_dst_data_V_full_n    |  in |    1|   ap_fifo  |  p_dst_data_V |    pointer   |
|p_dst_data_V_write     | out |    1|   ap_fifo  |  p_dst_data_V |    pointer   |
+-----------------------+-----+-----+------------+---------------+--------------+

