var MCRegisterInfo_8h =
[
    [ "MCRegisterClass", "d8/d89/classllvm_1_1MCRegisterClass.html", "d8/d89/classllvm_1_1MCRegisterClass" ],
    [ "MCRegisterDesc", "d7/d99/structllvm_1_1MCRegisterDesc.html", "d7/d99/structllvm_1_1MCRegisterDesc" ],
    [ "MCRegisterInfo", "d1/dc7/classllvm_1_1MCRegisterInfo.html", "d1/dc7/classllvm_1_1MCRegisterInfo" ],
    [ "DwarfLLVMRegPair", "df/d8f/structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html", "df/d8f/structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair" ],
    [ "SubRegCoveredBits", "d2/dad/structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html", "d2/dad/structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits" ],
    [ "DiffListIterator", "dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html", "dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator" ],
    [ "MCSubRegIterator", "d0/dbe/classllvm_1_1MCSubRegIterator.html", "d0/dbe/classllvm_1_1MCSubRegIterator" ],
    [ "MCSuperRegIterator", "d3/d12/classllvm_1_1MCSuperRegIterator.html", "d3/d12/classllvm_1_1MCSuperRegIterator" ],
    [ "MCRegUnitIterator", "dd/dab/classllvm_1_1MCRegUnitIterator.html", "dd/dab/classllvm_1_1MCRegUnitIterator" ],
    [ "MCRegUnitRootIterator", "d4/d55/classllvm_1_1MCRegUnitRootIterator.html", "d4/d55/classllvm_1_1MCRegUnitRootIterator" ],
    [ "MCRegAliasIterator", "d8/dfb/classllvm_1_1MCRegAliasIterator.html", "d8/dfb/classllvm_1_1MCRegAliasIterator" ],
    [ "MCPhysReg", "d2/d5f/MCRegisterInfo_8h.html#a321d6a5c76103244859081c772c4919d", null ]
];