
*** Running vivado
    with args -log design_1_StreamCopIPCore_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_StreamCopIPCore_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_StreamCopIPCore_0_0.tcl -notrace
Command: synth_design -top design_1_StreamCopIPCore_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 352.359 ; gain = 99.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_StreamCopIPCore_0_0' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0' declared at 'c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0.vhd:5' bound to instance 'U0' of component 'StreamCopIPCore_v1_0' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0.vhd:43]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH_OUT bound to: 128 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_S00_AXIS' declared at 'c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:7' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXIS_OUT_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-3819] Generic 'c_s_axis_tdata_width_out' not present in instantiated entity will be ignored [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element currentState_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_S00_AXIS' (1#1) [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'StreamCopIPCore_v1_0_M00_AXIS' declared at 'c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0_M00_AXIS' (2#1) [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'StreamCopIPCore_v1_0' (3#1) [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'design_1_StreamCopIPCore_0_0' (4#1) [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ip/design_1_StreamCopIPCore_0_0/synth/design_1_StreamCopIPCore_0_0.vhd:75]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port readEnable
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[63]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[62]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[61]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[60]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[59]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[58]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[57]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[56]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[55]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[54]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[53]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[52]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[51]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[50]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[49]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[48]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[47]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[46]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[45]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[44]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[43]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[42]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[41]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[40]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[39]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[38]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[37]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[36]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[35]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[34]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[33]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[32]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[31]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[30]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[29]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[28]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[27]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[26]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[25]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[24]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[23]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[22]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[21]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[20]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[19]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[18]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[17]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[16]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[15]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[14]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[13]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[12]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[11]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[10]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[9]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[8]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[7]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[6]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[5]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[4]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design StreamCopIPCore_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 403.953 ; gain = 151.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 403.953 ; gain = 151.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 738.160 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "M" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "M2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module StreamCopIPCore_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	              128 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_counter_reg was removed.  [c:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ipshared/c500/hdl/StreamCopIPCore_v1_0_S00_AXIS.vhd:147]
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[15] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[14] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[12] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[7] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[6] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_StreamCopIPCore_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[63]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[62]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[61]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[60]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[59]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[58]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[57]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[56]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[55]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[54]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[53]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[52]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[51]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[50]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[49]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[48]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[47]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[46]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[45]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[44]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[43]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[42]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[41]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[40]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[39]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[38]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[37]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[36]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[35]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[34]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[33]
WARNING: [Synth 8-3331] design design_1_StreamCopIPCore_0_0 has unconnected port s00_axis_tstrb[32]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempFinished_reg )
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[0]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[1]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[2]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[3]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[4]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[5]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[6]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[7]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[8]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[9]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[10]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[11]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[12]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[13]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[14]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[15]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[16]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[17]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[18]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[19]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[20]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[21]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[22]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[23]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[24]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[25]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[26]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[27]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[28]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[29]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[30]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[31]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[32]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[33]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[34]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[35]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[36]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[36]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[37]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[37]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[38]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[38]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[39]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[39]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[40]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[40]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[41]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[41]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[42]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[42]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[43]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[43]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[44]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[44]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[45]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[45]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[46]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[46]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[47]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[47]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[48]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[48]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[49]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[49]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[50]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[50]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[51]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[51]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[52]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[52]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[53]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[53]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[54]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[54]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[55]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[55]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[56]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[56]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[57]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[57]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[58]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[58]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[59]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[59]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[60]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[60]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[61]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[61]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[62]'
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[62]' (FDRE) to 'U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_dataOut_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_validOut_reg )
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_enable_reg) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/tempFinished_reg) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_validOut_reg) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[511]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[510]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[509]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[508]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[507]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[506]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[505]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[504]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[503]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[502]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[501]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[500]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[499]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[498]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[497]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[496]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[495]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[494]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[493]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[492]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[491]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[490]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[489]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[488]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[487]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[486]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[485]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[484]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[483]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[482]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[481]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[480]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[479]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[478]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[477]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[476]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[475]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[474]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[473]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[472]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[471]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[470]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[469]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[468]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[467]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[466]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[465]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[464]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[463]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[462]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[461]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[460]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[459]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[458]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[457]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[456]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[455]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[454]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[453]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[452]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[451]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[450]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[449]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[448]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[447]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[446]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[445]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[444]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[443]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[442]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[441]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[440]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[439]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[438]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[437]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[436]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[435]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[434]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[433]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[432]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[431]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[430]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[429]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[428]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[427]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[426]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[425]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[424]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[423]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[422]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[421]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[420]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[419]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[418]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[417]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[416]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Synth 8-3332] Sequential element (U0/StreamCopIPCore_v1_0_S00_AXIS_inst/M2_reg[415]) is unused and will be removed from module design_1_StreamCopIPCore_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 738.160 ; gain = 485.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 738.160 ; gain = 151.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 738.160 ; gain = 485.582
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
272 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 753.148 ; gain = 512.039
INFO: [Common 17-1381] The checkpoint 'C:/Users/Miguel/Desktop/CR/CR_Project/MD5Project/StreamPopCount/StreamPopCount.runs/design_1_StreamCopIPCore_0_0_synth_1/design_1_StreamCopIPCore_0_0.dcp' has been generated.
