<!-- Gradient Title Banner -->
<p align="center">
  <svg width="100%" height="150" viewBox="0 0 900 150" xmlns="http://www.w3.org/2000/svg">
    <defs>
      <linearGradient id="grad" x1="0%" y1="0%" x2="100%" y2="0%">
        <stop offset="0%" stop-color="#4f46e5"/>
        <stop offset="50%" stop-color="#ec4899"/>
        <stop offset="100%" stop-color="#22c55e"/>
      </linearGradient>
      <filter id="glow">
        <feGaussianBlur stdDeviation="3.5" result="coloredBlur"/>
        <feMerge>
          <feMergeNode in="coloredBlur"/>
          <feMergeNode in="SourceGraphic"/>
        </feMerge>
      </filter>
    </defs>
    <rect x="20" y="20" width="860" height="110" rx="18" fill="url(#grad)" filter="url(#glow)" opacity="0.95"/>
    <text x="50%" y="85" font-size="32" text-anchor="middle" fill="white" font-family="Segoe UI, sans-serif">
      Hello there, I'm Arunachalam ðŸ‘‹
    </text>
  </svg>
</p>

<!-- Typing Animation -->
<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&size=20&duration=2500&pause=1200&color=58A6FF&center=true&vCenter=true&width=650&lines=ECE+Student+who+prefers+debugging+over+sleep.;VLSI+%7C+RTL+Design+%7C+Embedded+Systems;Learning+by+building%2C+breaking%2C+and+fixing+again.;Turning+ideas+into+simulations+and+simulations+into+hardware."/>
</p>

---

## ðŸ”¥ About Me

I'm **Arunachalam**, an Electronics & Communication Engineering student who enjoys the kind of problems that make most people shut their laptop and walk away â€”  
whether it's a stubborn signal that refuses to settle, an FSM that misbehaves for *one* clock cycle, or an ESP32 that decides it wants to be a heater.

I like building things that live somewhere between **logic gates and real-world systems** â€”  
from RTL designs and FPGA workflows to embedded hardware and algorithm-driven applications.

If it involves:
- low-level control  
- timing behavior  
- hardware interaction  
- clean digital design  
- or code that *talks* to something physical  

â€¦Iâ€™m in.

Right now, Iâ€™m pushing myself deeper into **VLSI, RTL, FPGA design, embedded systems**, and better engineering practices.  
Not trying to be the smartest in the room â€” just the one who never stops learning.

---

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 30 Q 160 0 320 30 T 640 30 T 900 30 V 60 H 0 Z" fill="#0b1020"/>
  </svg>
</p>

## ðŸš€ Tech Stack

<!-- 3D Icons -->
<p align="center">
  <img src="https://skillicons.dev/icons?i=c,cpp,python,arduino,bash,git,vscode,linux&theme=dark" />
</p>

### **Programming & HDL**
`C` Â· `C++` Â· `Python` Â· `Embedded C` Â· `Verilog` Â· `RTL`

### **Electronics & Embedded**
`ESP-32` Â· `Arduino` Â· `IoT` Â· `Analog/Digital Electronics` Â· `Sensors & Actuators`

### **VLSI, Circuits & EDA Tools**
`Quartus` Â· `Vivado` Â· `Cadence Virtuoso` Â· `Multisim` Â· `LTspice` Â· `Proteus`  
`PCB Layout` Â· `Schematic Design`

### **Simulation, Testing & Debug**
`Timing Analysis` Â· `Logic Analysis` Â· `Testbench Creation` Â· `RTL Synthesis`  
`Debugging` Â· `Circuit Simulation`

### **Tools**
`Google Colab` Â· `MATLAB (Basics)` Â· `VS Code` Â· `Git` Â· `TinkerCAD` Â· `Arduino IDE`

---

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 40 Q 200 60 450 40 T 900 40 V 60 H 0 Z" fill="#020617"/>
  </svg>
</p>

## ðŸ§ª Projects

### ðŸ”¹ **Indoor Navigation using A\* Algorithm**
Algorithm-driven indoor pathfinding using **A\***, heuristics, and grid mapping.

### ðŸ”¹ **Smart Pill Dispenser using ESP-32**
Automated dispenser with **sensors**, real-time alerts, and timed release logic.

### ðŸ”¹ **Traffic Light Controller (FPGA + Verilog)**
FSM-based digital controller synthesized and tested using **Quartus**.

---

<!-- Wave Divider -->
<p align="center">
  <svg width="100%" height="60" viewBox="0 0 900 60" xmlns="http://www.w3.org/2000/svg">
    <path d="M0 30 Q 240 0 480 30 T 900 30 V 60 H 0 Z" fill="#0b1020"/>
  </svg>
</p>

## ðŸ’¼ Experience

### **ðŸ›  Intern â€“ NSIC Technical Services Centre (Jul 2024)**
Circuit simulation, prototyping, testing, and real-time analysis.

### **ðŸ’» VLSI Intern â€“ Codec Technology (Nov 2024)**
Hands-on Verilog, RTL workflows, FPGA-based projects, debugging & synthesis.

### **ðŸ“˜ Freelance Teaching Professional (2023 â€“ Present)**
Teaching STEM & core academic subjects with a concept-first approach.

---

## ðŸŽ“ Education

- **B.E. Electronics and Communication Engineering**  
  Saveetha Engineering College, Chennai  
  **CGPA:** 8.4 / 10

- **Higher Secondary (XII)**  
  DAV MHSS â€“ 81%

---

## ðŸ”— Connect with Me

<p align="center">
  <a href="mailto:arunachalam862005@gmail.com">
    <img src="https://img.shields.io/badge/Email-Contact-red?style=for-the-badge&logo=gmail" />
  </a>
  <a href="https://github.com/Arunachalam-212223060022">
    <img src="https://img.shields.io/badge/GitHub-Profile-111?style=for-the-badge&logo=github" />
  </a>
  <a href="https://www.linkedin.com/in/arunachalam-p-12445b290">
    <img src="https://img.shields.io/badge/LinkedIn-Arunachalam-0A66C2?style=for-the-badge&logo=linkedin" />
  </a>
</p>

<p align="center">
  <sub>âœ¨ Thanks for scrolling this far â€” youâ€™re awesome.</sub>
</p>
