// Seed: 402308739
module module_0 (
    input  tri0 id_0,
    output tri0 id_1
);
  tri1 id_3;
  assign id_3 = 1;
  tri0 id_4;
  tri  id_5;
  wire id_6;
  always begin : LABEL_0
    id_5 = id_4;
    id_1 = (1 ? id_3 : 1) - 1;
  end
  assign id_5 = 1;
  assign id_1 = id_0;
  assign id_4 = 1 + id_3 & 1;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input wand id_2,
    input wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wor id_8,
    input uwire id_9
);
  always disable id_11;
  always #1 id_0 <= 1;
  assign this = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_8
  );
  assign modCall_1.type_7 = 0;
endmodule
