// -------------------------------------------------------------
// 
// File Name: hdlsrc\DUC\Addressable_Delay_Line_block7.v
// Created: 2025-03-17 16:40:09
// 
// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Addressable_Delay_Line_block7
// Source Path: DUC/DUC_module_with_ready/Halfband Filter 2/Addressable Delay Line
// Hierarchy Level: 2
// Model version: 3.72
// 
// Addressable Delay Line
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Addressable_Delay_Line_block7
          (clk,
           rst_n,
           enb,
           dataIn,
           validIn,
           rdAddr,
           delayLineEnd,
           dataOut);


  input   clk;
  input   rst_n;
  input   enb;
  input   signed [15:0] dataIn;  // sfix16_En15
  input   validIn;
  input   [2:0] rdAddr;  // ufix3
  output  signed [15:0] delayLineEnd;  // sfix16_En15
  output  signed [15:0] dataOut;  // sfix16_En15


  reg signed [15:0] delayedSignals0;  // sfix16_En15
  wire rdCompare;
  wire signed [15:0] ZEROCONST;  // sfix16_En15
  wire signed [15:0] switchDataOut;  // sfix16_En15
  reg signed [15:0] dataOut_1;  // sfix16_En15


  always @(posedge clk)
    begin : delay0_process
      if (rst_n == 1'b0) begin
        delayedSignals0 <= 16'sb0000000000000000;
      end
      else begin
        if (enb && validIn) begin
          delayedSignals0 <= dataIn;
        end
      end
    end

  assign delayLineEnd = delayedSignals0;

  assign rdCompare = rdAddr > 3'b000;

  assign ZEROCONST = 16'sb0000000000000000;

  assign switchDataOut = (rdCompare == 1'b0 ? delayedSignals0 :
              ZEROCONST);

  always @(posedge clk)
    begin : dataOutReg_process
      if (rst_n == 1'b0) begin
        dataOut_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb) begin
          dataOut_1 <= switchDataOut;
        end
      end
    end

  assign dataOut = dataOut_1;

endmodule  // Addressable_Delay_Line_block7

