module OddFunction (output reg A, input x, y, clk, reset_b);
	reg state,next_state;

parameter S0 = 1'b0, S1 =1'b1;

always @ (posedge clk, negedge reset_b)
	if (reset_b ==0)state<=S0;
	else state<=next_state;

always @ (state,x,y)
	case(state)
	S0: if(x^y)next_state=S1;else next_state=S0;
	S1: if(x^y)next_state=S0;else next_state=S1;
	endcase

always@(state,x,y)
	case(state)
		S0: A = 0;
		S1: A = 1;
	endcase
endmodule

