{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1498752135204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1498752135209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 13:02:14 2017 " "Processing started: Thu Jun 29 13:02:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1498752135209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1498752135209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off PID_controller -c PID_controller --check_ios " "Command: quartus_fit --read_settings_files=on --write_settings_files=off PID_controller -c PID_controller --check_ios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1498752135210 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1498752135294 ""}
{ "Info" "0" "" "Project  = PID_controller" {  } {  } 0 0 "Project  = PID_controller" 0 0 "Fitter" 0 0 1498752135295 ""}
{ "Info" "0" "" "Revision = PID_controller" {  } {  } 0 0 "Revision = PID_controller" 0 0 "Fitter" 0 0 1498752135295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1498752136063 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PID_controller EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"PID_controller\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1498752136166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498752136212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1498752136213 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1498752136510 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498752137135 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1498752137135 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1498752137135 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 17362 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498752137150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 17363 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498752137150 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 17364 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1498752137150 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1498752137150 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 45 " "No exact pin location assignment(s) for 15 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "10hzpulse " "Pin 10hzpulse not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { 10hzpulse } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { -16 528 704 0 "10hzpulse" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { 10hzpulse } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[31\] " "Pin current_vel\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[31] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 768 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[30\] " "Pin current_vel\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[30] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[29\] " "Pin current_vel\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[29] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[28\] " "Pin current_vel\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[28] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 771 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[27\] " "Pin current_vel\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[27] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 772 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[26\] " "Pin current_vel\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[26] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[25\] " "Pin current_vel\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[25] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[24\] " "Pin current_vel\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[24] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 775 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[23\] " "Pin current_vel\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[23] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 776 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[22\] " "Pin current_vel\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[22] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[21\] " "Pin current_vel\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[21] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[20\] " "Pin current_vel\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[20] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[19\] " "Pin current_vel\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[19] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "current_vel\[18\] " "Pin current_vel\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { current_vel[18] } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 536 776 959 552 "current_vel" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_vel[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1498752137399 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1498752137399 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50MHz (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498752138054 ""}  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { CLOCK_50MHz } } } { "c:/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50MHz" } } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { 200 -168 8 216 "CLOCK_50MHz" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 809 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498752138054 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freqDiv_1KHz:inst10\|inst1  " "Automatically promoted node freqDiv_1KHz:inst10\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498752138055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "velocityCalculator:inst1\|edge_detector:inst\|signal_d " "Destination node velocityCalculator:inst1\|edge_detector:inst\|signal_d" {  } { { "edge_detector.vhd" "" { Text "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/edge_detector.vhd" 11 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { velocityCalculator:inst1|edge_detector:inst|signal_d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 1280 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498752138055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "velocityCalculator:inst1\|edge_detector:inst\|output " "Destination node velocityCalculator:inst1\|edge_detector:inst\|output" {  } { { "edge_detector.vhd" "" { Text "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/edge_detector.vhd" 7 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { velocityCalculator:inst1|edge_detector:inst|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498752138055 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "10hzpulse " "Destination node 10hzpulse" {  } { { "c:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin/pin_planner.ppl" { 10hzpulse } } } { "PID_controller.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/PID_controller.bdf" { { -16 528 704 0 "10hzpulse" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { 10hzpulse } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1498752138055 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1498752138055 ""}  } { { "freqDiv_1KHz.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/freqDiv_1KHz.bdf" { { 200 752 816 280 "inst1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqDiv_1KHz:inst10|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 2720 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498752138055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freqDiv_1MHz:inst7\|inst1  " "Automatically promoted node freqDiv_1MHz:inst7\|inst1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498752138056 ""}  } { { "freqDiv_1MHz.bdf" "" { Schematic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/freqDiv_1MHz.bdf" { { 208 832 896 288 "inst1" "" } } } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { freqDiv_1MHz:inst7|inst1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 5612 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498752138056 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "velocityCalculator:inst1\|edge_detector:inst\|output  " "Automatically promoted node velocityCalculator:inst1\|edge_detector:inst\|output " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1498752138056 ""}  } { { "edge_detector.vhd" "" { Text "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/edge_detector.vhd" 7 -1 0 } } { "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { velocityCalculator:inst1|edge_detector:inst|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/ufrn-sistemasdigitais/projetofinal/fpga/" { { 0 { 0 ""} 0 1281 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1498752138056 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 0 15 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 0 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1498752138184 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1498752138184 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1498752138184 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498752138189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498752138189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498752138189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498752138189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 3 62 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498752138189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498752138189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 22 36 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498752138189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 4 52 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1498752138189 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1498752138189 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1498752138189 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1498752138387 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1498752141541 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1498752142032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit I/O Assignment Analysis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1498752142111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 13:02:22 2017 " "Processing ended: Thu Jun 29 13:02:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1498752142111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1498752142111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1498752142111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1498752142111 ""}
