// Seed: 1451328029
module module_0 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    input tri id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wand id_11
);
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    output tri0  id_2,
    output tri   id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  wand  id_6,
    output wand  id_7,
    input  tri1  id_8,
    input  tri1  id_9
);
  wire id_11, id_12;
  always id_0 = id_8;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_2,
      id_5,
      id_6,
      id_5,
      id_3,
      id_7,
      id_1,
      id_8,
      id_9,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_13 = id_11;
endmodule
