<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<<<<<<< HEAD
<TD ALIGN=CENTER COLSPAN='4'><B>phases Project Status (07/12/2018 - 05:05:35)</B></TD></TR>
=======
<TD ALIGN=CENTER COLSPAN='4'><B>phases Project Status (07/11/2018 - 17:49:44)</B></TD></TR>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>SimonSays.xise</TD>
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
<TD> No Errors </TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>phases</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>Programming File Generated</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
<TD>xc3s50a-4tq144</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<<<<<<< HEAD
<TD>&nbsp;</TD>
=======
<TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\_xmsgs/*.xmsgs?&DataKey=Warning'>15 Warnings (0 new)</A></TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
<TD>Balanced</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
<TD>
<<<<<<< HEAD
<A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.unroutes'>All Signals Completely Routed</A></TD>
=======
<A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.unroutes'>All Signals Completely Routed</A></TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
<TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
<TD>
<<<<<<< HEAD
<A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
=======
<A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
<TD>
<<<<<<< HEAD
<A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>0 &nbsp;<A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
=======
<A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases_envsettings.html'>
System Settings</A>
</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
<TD>0 &nbsp;<A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.twx?&DataKey=XmlTimingReport'>(Timing Report)</A></TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>Device Utilization Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD><B>Utilization</B></TD><TD COLSPAN='2'><B>Note(s)</B></TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice Flip Flops</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>82</TD>
=======
<TD ALIGN=RIGHT>45</TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
<TD ALIGN=RIGHT>1,408</TD>
<TD ALIGN=RIGHT>5%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of 4 input LUTs</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>136</TD>
<TD ALIGN=RIGHT>1,408</TD>
<TD ALIGN=RIGHT>9%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>107</TD>
<TD ALIGN=RIGHT>704</TD>
<TD ALIGN=RIGHT>15%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing only related logic</TD>
<TD ALIGN=RIGHT>107</TD>
<TD ALIGN=RIGHT>107</TD>
=======
<TD ALIGN=RIGHT>502</TD>
<TD ALIGN=RIGHT>1,408</TD>
<TD ALIGN=RIGHT>35%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of occupied Slices</TD>
<TD ALIGN=RIGHT>276</TD>
<TD ALIGN=RIGHT>704</TD>
<TD ALIGN=RIGHT>39%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing only related logic</TD>
<TD ALIGN=RIGHT>276</TD>
<TD ALIGN=RIGHT>276</TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
<TD ALIGN=RIGHT>100%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number of Slices containing unrelated logic</TD>
<TD ALIGN=RIGHT>0</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>107</TD>
=======
<TD ALIGN=RIGHT>276</TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
<TD ALIGN=RIGHT>0%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Total Number of 4 input LUTs</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>204</TD>
<TD ALIGN=RIGHT>1,408</TD>
<TD ALIGN=RIGHT>14%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>136</TD>
=======
<TD ALIGN=RIGHT>537</TD>
<TD ALIGN=RIGHT>1,408</TD>
<TD ALIGN=RIGHT>38%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as logic</TD>
<TD ALIGN=RIGHT>502</TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>&nbsp;&nbsp;&nbsp;&nbsp;Number used as a route-thru</TD>
<TD ALIGN=RIGHT>68</TD>
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<<<<<<< HEAD
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
=======
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded <A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases_map.xrpt?&DataKey=IOBProperties'>IOBs</A></TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
<TD ALIGN=RIGHT>18</TD>
<TD ALIGN=RIGHT>108</TD>
<TD ALIGN=RIGHT>16%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of BUFGMUXs</TD>
<TD ALIGN=RIGHT>1</TD>
<TD ALIGN=RIGHT>24</TD>
<TD ALIGN=RIGHT>4%</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Average Fanout of Non-Clock Nets</TD>
<<<<<<< HEAD
<TD ALIGN=RIGHT>2.94</TD>
=======
<TD ALIGN=RIGHT>3.78</TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
<TD>&nbsp;</TD>
<TD>&nbsp;</TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Performance Summary</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=PerformanceSummary"><B>[-]</B></a></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Final Timing Score:</B></TD>
<TD>0 (Setup: 0, Hold: 0, Component Switching Limit: 0)</TD>
<TD BGCOLOR='#FFFF99'><B>Pinout Data:</B></TD>
<<<<<<< HEAD
<TD COLSPAN='2'><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
=======
<TD COLSPAN='2'><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases_par.xrpt?&DataKey=PinoutData'>Pinout Report</A></TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Routing Results:</B></TD><TD>
<A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.unroutes'>All Signals Completely Routed</A></TD>
<TD BGCOLOR='#FFFF99'><B>Clock Data:</B></TD>
<TD COLSPAN='2'><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases_par.xrpt?&DataKey=ClocksData'>Clock Report</A></TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Timing Constraints:</B></TD>
<TD>
<<<<<<< HEAD
<A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
=======
<A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.ptwx?&DataKey=ConstraintsData'>All Constraints Met</A></TD>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
<TD BGCOLOR='#FFFF99'><B>&nbsp;</B></TD>
<TD COLSPAN='2'>&nbsp;</TD>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<<<<<<< HEAD
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Thu Jul 12 04:49:16 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\_xmsgs/xst.xmsgs?&DataKey=Warning'>7 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\_xmsgs/xst.xmsgs?&DataKey=Info'>4 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.bld'>Translation Report</A></TD><TD>Current</TD><TD>Thu Jul 12 05:04:32 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Thu Jul 12 05:04:46 2018</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Thu Jul 12 05:05:02 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\_xmsgs/par.xmsgs?&DataKey=Warning'>5 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Thu Jul 12 05:05:11 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\_xmsgs/trce.xmsgs?&DataKey=Info'>5 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\phases.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Thu Jul 12 05:05:28 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\_xmsgs/bitgen.xmsgs?&DataKey=Warning'>2 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
=======
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Wed Jul 11 17:49:15 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\_xmsgs/xst.xmsgs?&DataKey=Warning'>7 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\_xmsgs/xst.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.bld'>Translation Report</A></TD><TD>Current</TD><TD>Wed Jul 11 17:49:19 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\_xmsgs/ngdbuild.xmsgs?&DataKey=Info'>1 Info (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases_map.mrp'>Map Report</A></TD><TD>Current</TD><TD>Wed Jul 11 17:49:24 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\_xmsgs/map.xmsgs?&DataKey=Warning'>2 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\_xmsgs/map.xmsgs?&DataKey=Info'>4 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.par'>Place and Route Report</A></TD><TD>Current</TD><TD>Wed Jul 11 17:49:32 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\_xmsgs/par.xmsgs?&DataKey=Warning'>4 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD>Power Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.twr'>Post-PAR Static Timing Report</A></TD><TD>Current</TD><TD>Wed Jul 11 17:49:35 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\_xmsgs/trce.xmsgs?&DataKey=Info'>5 Infos (0 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\phases.bgn'>Bitgen Report</A></TD><TD>Current</TD><TD>Wed Jul 11 17:49:41 2018</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\_xmsgs/bitgen.xmsgs?&DataKey=Warning'>2 Warnings (0 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'>0</TD></TR>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
<<<<<<< HEAD
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Thu Jul 12 05:05:29 2018</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/DWWW/Downloads/SimonSays-master\webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>Thu Jul 12 05:05:34 2018</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 07/12/2018 - 05:05:35</center>
=======
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Current</TD><TD COLSPAN='2'>Wed Jul 11 17:49:41 2018</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/Krist/Documents/FPGA Projects/SimonSays-master\webtalk.log'>WebTalk Log File</A></TD><TD>Current</TD><TD COLSPAN='2'>Wed Jul 11 17:49:44 2018</TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 07/11/2018 - 17:49:45</center>
>>>>>>> 75e2274b1eff6982f846f7a3d6e9fb40607fbf1b
</BODY></HTML>