//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Sun Aug 31 21:33:28 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  n127_3,
  ff_border_detect_7,
  n1177_9,
  w_pre_vram_refresh,
  ff_vram_refresh,
  ff_v_active_8,
  ff_color_latched,
  w_sprite_collision,
  w_status_border_detect,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  ff_bus_write,
  ff_port1,
  ff_bus_valid,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  w_pulse2,
  n28_4,
  n31_3,
  n1645_4,
  n1655_4,
  n1679_4,
  n1685_4,
  ff_vram_address_16_7,
  n1063_14,
  n959_42,
  n961_43,
  ff_busy,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input n127_3;
input ff_border_detect_7;
input n1177_9;
input w_pre_vram_refresh;
input ff_vram_refresh;
input ff_v_active_8;
input ff_color_latched;
input w_sprite_collision;
input w_status_border_detect;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output ff_bus_write;
output ff_port1;
output ff_bus_valid;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output w_pulse2;
output n28_4;
output n31_3;
output n1645_4;
output n1655_4;
output n1679_4;
output n1685_4;
output ff_vram_address_16_7;
output n1063_14;
output n959_42;
output n961_43;
output ff_busy;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1520_4;
wire n1540_3;
wire n959_37;
wire n960_36;
wire n961_38;
wire n962_35;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1060_8;
wire n1063_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1060_10;
wire n1063_10;
wire n255_8;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1635_4;
wire n391_4;
wire n393_4;
wire n1652_4;
wire n1720_4;
wire n1744_4;
wire n920_4;
wire n1004_4;
wire n1004_5;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_39;
wire n959_40;
wire n960_37;
wire n961_40;
wire n961_41;
wire n962_36;
wire n963_40;
wire n963_41;
wire n964_35;
wire n964_36;
wire n965_42;
wire n966_42;
wire n966_43;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_vram_address_13_7;
wire n1060_11;
wire n1063_11;
wire n1063_12;
wire n1063_13;
wire n1063_15;
wire n391_5;
wire n959_41;
wire n960_38;
wire n960_39;
wire n962_37;
wire n962_38;
wire n964_37;
wire n965_43;
wire n965_44;
wire n1060_12;
wire n1060_13;
wire n1060_14;
wire n1060_15;
wire n1063_16;
wire n1063_17;
wire n1060_16;
wire n1060_17;
wire n387_6;
wire n392_6;
wire n919_6;
wire n1794_5;
wire n959_44;
wire ff_vram_address_inc_8;
wire ff_vram_write_8;
wire n1663_6;
wire n202_6;
wire n201_6;
wire n1708_5;
wire n1671_6;
wire ff_vram_address_16_10;
wire n1679_6;
wire n1736_5;
wire n1716_5;
wire n1685_6;
wire ff_vram_valid_11;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1514_7;
wire n879_6;
wire n1693_5;
wire n1635_7;
wire n1540_6;
wire n1744_6;
wire n1696_5;
wire n1638_6;
wire n1749_5;
wire n1720_6;
wire n1652_6;
wire n1645_6;
wire n1755_5;
wire n1728_5;
wire n1669_5;
wire n1655_6;
wire n47_8;
wire n254_10;
wire n923_14;
wire ff_port0;
wire ff_port2;
wire ff_port3;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s31 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s31.INIT=8'hCA;
  LUT3 n966_s32 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s32.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1514_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1514_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1514_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1514_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1514_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1514_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1514_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT3 n379_s0 (
    .F(n379_3),
    .I0(n379_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n379_s0.INIT=8'hAC;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n391_4),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'hF088;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_6),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT3 n919_s0 (
    .F(n919_3),
    .I0(n919_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n919_s0.INIT=8'hCA;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1520_s1 (
    .F(n1520_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1514_7) 
);
defparam n1520_s1.INIT=8'h3A;
  LUT2 n1540_s0 (
    .F(n1540_3),
    .I0(n96_6),
    .I1(n1540_6) 
);
defparam n1540_s0.INIT=4'h4;
  LUT4 n959_s23 (
    .F(n959_37),
    .I0(n959_44),
    .I1(w_status_border_position[7]),
    .I2(n959_39),
    .I3(n959_40) 
);
defparam n959_s23.INIT=16'h0D00;
  LUT3 n960_s22 (
    .F(n960_36),
    .I0(n959_44),
    .I1(w_status_border_position[6]),
    .I2(n960_37) 
);
defparam n960_s22.INIT=8'h0D;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n961_43),
    .I1(w_sprite_collision_y[5]),
    .I2(n961_40),
    .I3(n961_41) 
);
defparam n961_s22.INIT=16'h0D00;
  LUT3 n962_s21 (
    .F(n962_35),
    .I0(n959_44),
    .I1(w_status_border_position[4]),
    .I2(n962_36) 
);
defparam n962_s21.INIT=8'h0D;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n959_44),
    .I1(w_status_border_position[3]),
    .I2(n963_40),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'h0D00;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(w_status_border_position[2]),
    .I1(n964_35),
    .I2(n964_36),
    .I3(ff_status_register_pointer[3]) 
);
defparam n964_s21.INIT=16'hBB0F;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(w_status_border_position[1]),
    .I1(n959_44),
    .I2(ff_status_register_pointer[3]),
    .I3(n965_42) 
);
defparam n965_s23.INIT=16'hB0BB;
  LUT3 n966_s34 (
    .F(n966_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s34.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(n966_42),
    .I1(n966_43),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'hDDF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1514_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1514_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1540_6),
    .I1(ff_not_increment),
    .I2(n96_6) 
);
defparam ff_register_pointer_5_s3.INIT=8'h3A;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(n127_3),
    .I2(ff_vram_valid_11),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_valid_s3.INIT=16'hF800;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_10),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_10),
    .I1(n1514_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT3 n1060_s3 (
    .F(n1060_8),
    .I0(ff_border_detect_7),
    .I1(n1060_11),
    .I2(n1060_10) 
);
defparam n1060_s3.INIT=8'h4F;
  LUT4 n1063_s3 (
    .F(n1063_8),
    .I0(n1063_11),
    .I1(n1063_12),
    .I2(n1063_13),
    .I3(n1063_10) 
);
defparam n1063_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s33 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s33.INIT=4'h8;
  LUT3 n1060_s4 (
    .F(n1060_10),
    .I0(ff_border_detect_7),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_9) 
);
defparam n1060_s4.INIT=8'hE0;
  LUT4 n1063_s4 (
    .F(n1063_10),
    .I0(n1063_14),
    .I1(n1063_15),
    .I2(ff_line_interrupt_enable),
    .I3(ff_border_detect_7) 
);
defparam n1063_s4.INIT=16'h77F0;
  LUT3 n255_s3 (
    .F(n255_8),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n255_s3.INIT=8'hF4;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[12]),
    .I3(n380_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT4 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=16'h7F80;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n379_s1.INIT=8'h78;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s1.INIT=16'h7F80;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n382_s1.INIT=8'h78;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1635_s1 (
    .F(n1635_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1635_s1.INIT=16'h0100;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n377_4),
    .I2(n391_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n391_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1645_s1 (
    .F(n1645_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1645_s1.INIT=8'h10;
  LUT4 n1652_s1 (
    .F(n1652_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1652_s1.INIT=16'h1000;
  LUT3 n1655_s1 (
    .F(n1655_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1655_s1.INIT=8'h40;
  LUT3 n1679_s1 (
    .F(n1679_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1679_s1.INIT=8'h40;
  LUT3 n1685_s1 (
    .F(n1685_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1685_s1.INIT=8'h80;
  LUT4 n1720_s1 (
    .F(n1720_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1720_s1.INIT=16'h1000;
  LUT4 n1744_s1 (
    .F(n1744_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1744_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1004_s2 (
    .F(n1004_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1004_s2.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(n964_35),
    .I1(ff_frame_interrupt),
    .I2(n959_41),
    .I3(n1063_14) 
);
defparam n959_s25.INIT=16'h0700;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(n961_43),
    .I2(w_status_color[7]),
    .I3(n959_42) 
);
defparam n959_s26.INIT=16'hB0BB;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(n960_38),
    .I1(n960_39),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n960_s23.INIT=16'h0C0A;
  LUT4 n961_s24 (
    .F(n961_40),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n1063_14) 
);
defparam n961_s24.INIT=16'h7F00;
  LUT4 n961_s25 (
    .F(n961_41),
    .I0(w_status_color[5]),
    .I1(n959_42),
    .I2(w_status_border_position[5]),
    .I3(n959_44) 
);
defparam n961_s25.INIT=16'hB0BB;
  LUT4 n962_s22 (
    .F(n962_36),
    .I0(n962_37),
    .I1(n962_38),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n962_s22.INIT=16'h0C05;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1063_14) 
);
defparam n963_s24.INIT=16'h4F00;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n961_43),
    .I2(w_status_color[3]),
    .I3(n959_42) 
);
defparam n963_s25.INIT=16'hB0BB;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT4 n964_s23 (
    .F(n964_36),
    .I0(w_sprite_collision_x[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n964_37),
    .I3(ff_status_register_pointer[2]) 
);
defparam n964_s23.INIT=16'h0F77;
  LUT4 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_x[1]),
    .I1(n965_43),
    .I2(n965_44),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s24.INIT=16'h0F77;
  LUT2 n966_s27 (
    .F(n966_42),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n966_s27.INIT=4'h1;
  LUT3 n966_s28 (
    .F(n966_43),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s28.INIT=8'hCA;
  LUT2 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh) 
);
defparam ff_vram_valid_s4.INIT=4'h1;
  LUT2 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s6.INIT=4'h1;
  LUT2 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s4.INIT=4'h1;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1060_s5 (
    .F(n1060_11),
    .I0(n1060_12),
    .I1(n1060_13),
    .I2(n1060_14),
    .I3(n1060_15) 
);
defparam n1060_s5.INIT=16'h8000;
  LUT4 n1063_s5 (
    .F(n1063_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1063_s5.INIT=16'h9009;
  LUT4 n1063_s6 (
    .F(n1063_12),
    .I0(ff_border_detect_7),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[1]),
    .I3(n1063_16) 
);
defparam n1063_s6.INIT=16'h4100;
  LUT4 n1063_s7 (
    .F(n1063_13),
    .I0(w_screen_pos_y[7]),
    .I1(reg_interrupt_line[7]),
    .I2(ff_v_active_8),
    .I3(n1063_17) 
);
defparam n1063_s7.INIT=16'h9000;
  LUT2 n1063_s8 (
    .F(n1063_14),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1063_s8.INIT=4'h1;
  LUT2 n1063_s9 (
    .F(n1063_15),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]) 
);
defparam n1063_s9.INIT=4'h4;
  LUT2 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n391_s2.INIT=4'h8;
  LUT4 n959_s27 (
    .F(n959_41),
    .I0(ff_color_latched),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n959_s27.INIT=16'hC500;
  LUT4 n959_s28 (
    .F(n959_42),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s28.INIT=16'h4000;
  LUT4 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s24.INIT=16'h3FF5;
  LUT4 n960_s25 (
    .F(n960_39),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s25.INIT=16'h3500;
  LUT4 n962_s23 (
    .F(n962_37),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s23.INIT=16'hCA00;
  LUT4 n962_s24 (
    .F(n962_38),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s24.INIT=16'h3500;
  LUT3 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n964_s24.INIT=8'hCA;
  LUT2 n965_s25 (
    .F(n965_43),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n965_s25.INIT=4'h8;
  LUT4 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_y[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n965_s26.INIT=16'hC0AF;
  LUT4 n1060_s6 (
    .F(n1060_12),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1060_s6.INIT=16'h4000;
  LUT4 n1060_s7 (
    .F(n1060_13),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1060_s7.INIT=16'h1000;
  LUT4 n1060_s8 (
    .F(n1060_14),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[11]),
    .I3(n1060_16) 
);
defparam n1060_s8.INIT=16'h0100;
  LUT4 n1060_s9 (
    .F(n1060_15),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1060_17) 
);
defparam n1060_s9.INIT=16'h1000;
  LUT4 n1063_s10 (
    .F(n1063_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1063_s10.INIT=16'h9009;
  LUT4 n1063_s11 (
    .F(n1063_17),
    .I0(w_screen_pos_y[3]),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1063_s11.INIT=16'h9009;
  LUT4 n1060_s10 (
    .F(n1060_16),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1060_s10.INIT=16'h0100;
  LUT4 n1060_s11 (
    .F(n1060_17),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1060_s11.INIT=16'h0100;
  LUT4 n961_s26 (
    .F(n961_43),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n961_s26.INIT=16'h0400;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(n377_4),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s2.INIT=16'h7F80;
  LUT4 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_palette_num[3]) 
);
defparam n919_s2.INIT=16'h7F80;
  LUT4 n1794_s1 (
    .F(n1794_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1794_s1.INIT=16'h0008;
  LUT4 n959_s29 (
    .F(n959_44),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n959_s29.INIT=16'h0004;
  LUT4 ff_vram_address_inc_s4 (
    .F(ff_vram_address_inc_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n127_3),
    .I3(ff_vram_valid_9) 
);
defparam ff_vram_address_inc_s4.INIT=16'h10FF;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_11),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 n1663_s2 (
    .F(n1663_6),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1663_s2.INIT=16'h0200;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1708_s1 (
    .F(n1708_5),
    .I0(n1652_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1708_s1.INIT=16'h2000;
  LUT4 n1671_s2 (
    .F(n1671_6),
    .I0(n1635_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1671_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s6 (
    .F(ff_vram_address_16_10),
    .I0(n1652_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s6.INIT=16'h2000;
  LUT4 n1679_s2 (
    .F(n1679_6),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1679_s2.INIT=16'h2000;
  LUT4 n1736_s1 (
    .F(n1736_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1720_4) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT4 n1716_s1 (
    .F(n1716_5),
    .I0(n1652_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1716_s1.INIT=16'h8000;
  LUT4 n1685_s2 (
    .F(n1685_6),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1685_s2.INIT=16'h8000;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_11),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s7.INIT=16'h0400;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1514_s3 (
    .F(n1514_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1514_s3.INIT=16'h0800;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1720_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1693_s1 (
    .F(n1693_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1652_4) 
);
defparam n1693_s1.INIT=16'h0100;
  LUT4 n1635_s3 (
    .F(n1635_7),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1635_s3.INIT=16'h0002;
  LUT4 n1540_s2 (
    .F(n1540_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1720_4) 
);
defparam n1540_s2.INIT=16'h1000;
  LUT4 n1744_s2 (
    .F(n1744_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1744_4) 
);
defparam n1744_s2.INIT=16'h1000;
  LUT4 n1696_s1 (
    .F(n1696_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1652_4) 
);
defparam n1696_s1.INIT=16'h1000;
  LUT4 n1638_s2 (
    .F(n1638_6),
    .I0(n1635_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1638_s2.INIT=16'h0200;
  LUT4 n1749_s1 (
    .F(n1749_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1744_4) 
);
defparam n1749_s1.INIT=16'h1000;
  LUT4 n1720_s2 (
    .F(n1720_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1720_4) 
);
defparam n1720_s2.INIT=16'h1000;
  LUT4 n1652_s2 (
    .F(n1652_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1652_4) 
);
defparam n1652_s2.INIT=16'h1000;
  LUT4 n1645_s2 (
    .F(n1645_6),
    .I0(n1635_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1645_s2.INIT=16'h0200;
  LUT4 n1755_s1 (
    .F(n1755_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1744_4) 
);
defparam n1755_s1.INIT=16'h4000;
  LUT4 n1728_s1 (
    .F(n1728_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1720_4) 
);
defparam n1728_s1.INIT=16'h4000;
  LUT4 n1669_s1 (
    .F(n1669_5),
    .I0(n1652_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1669_s1.INIT=16'h2000;
  LUT4 n1655_s2 (
    .F(n1655_6),
    .I0(n1635_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1655_s2.INIT=16'h2000;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_11),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1520_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1540_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1635_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1635_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1635_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1635_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1638_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1652_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1652_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1652_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1655_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1663_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1669_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1671_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1679_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1685_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1693_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1693_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1693_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1696_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1708_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1716_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1716_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1716_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1716_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1720_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1728_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1736_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1744_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1744_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1755_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1755_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1755_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1749_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1794_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1514_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_inc_s1 (
    .Q(w_pulse2),
    .D(n255_8),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1060_10),
    .CLK(clk85m),
    .CE(n1060_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1063_10),
    .CLK(clk85m),
    .CE(n1063_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s30 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s29 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  ff_v_en_8,
  n103_9,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  n138_6,
  ff_v_active_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input ff_v_en_8;
input n103_9;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output n138_6;
output ff_v_active_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n99_7;
wire n96_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_5;
wire n380_4;
wire n264_4;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_9;
wire n429_8;
wire n429_9;
wire n428_8;
wire n428_9;
wire n427_8;
wire n427_9;
wire n159_8;
wire n156_8;
wire n103_8;
wire n100_8;
wire n98_8;
wire n97_8;
wire n93_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n380_5;
wire n380_6;
wire n380_7;
wire n380_8;
wire n264_5;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire n380_9;
wire n380_10;
wire ff_v_active_9;
wire ff_v_active_10;
wire n138_8;
wire n430_11;
wire n101_10;
wire n103_10;
wire n95_10;
wire n97_10;
wire n160_10;
wire n162_10;
wire ff_interleaving_page_12;
wire ff_blink_counter_3_14;
wire n54_10;
wire n452_8;
wire n58_10;
wire n59_9;
wire n95_12;
wire n98_10;
wire n100_10;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_12;
wire n159_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_8),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y_0[8]),
    .I2(w_screen_pos_y_0[9]),
    .I3(n264_4) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n380_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT3 n390_s1 (
    .F(n390_6),
    .I0(ff_blink_counter_3_9),
    .I1(n390_7),
    .I2(reg_interleaving_mode) 
);
defparam n390_s1.INIT=8'h40;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(n430_11),
    .I1(n430_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0D00;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(n430_11),
    .I1(n429_8),
    .I2(ff_blink_counter_3_10),
    .I3(n429_9) 
);
defparam n429_s2.INIT=16'h00D0;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(n430_11),
    .I1(n428_8),
    .I2(n428_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=16'hD000;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h2C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(ff_half_count[5]),
    .I1(n100_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n95_10),
    .I1(n93_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(n380_7),
    .I3(n380_8) 
);
defparam n380_s1.INIT=16'hF800;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_5),
    .I3(n264_6) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(n264_5),
    .I2(w_screen_pos_y[4]),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=8'h70;
  LUT3 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(n430_11),
    .I2(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=8'h40;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h7F80;
  LUT3 n430_s4 (
    .F(n430_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s4.INIT=8'hCA;
  LUT3 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n429_s3.INIT=8'hCA;
  LUT2 n429_s4 (
    .F(n429_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n429_s4.INIT=4'h6;
  LUT3 n428_s3 (
    .F(n428_8),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam n428_s3.INIT=8'hCA;
  LUT3 n428_s4 (
    .F(n428_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n428_s4.INIT=8'hE1;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'hAC;
  LUT3 n427_s4 (
    .F(n427_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n427_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n100_s3 (
    .F(n100_8),
    .I0(ff_half_count[4]),
    .I1(n101_10) 
);
defparam n100_s3.INIT=4'h8;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_10) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n93_s3.INIT=4'h8;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]) 
);
defparam n138_s3.INIT=4'h4;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[4]) 
);
defparam n380_s2.INIT=16'h4000;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]),
    .I3(n380_9) 
);
defparam n380_s3.INIT=16'h0001;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(reg_50hz_mode),
    .I1(n380_10),
    .I2(ff_v_en_8),
    .I3(n103_9) 
);
defparam n380_s4.INIT=16'h1000;
  LUT2 n380_s5 (
    .F(n380_8),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]) 
);
defparam n380_s5.INIT=4'h4;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]) 
);
defparam n264_s3.INIT=4'h8;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(ff_v_active_10),
    .I2(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=8'hCA;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(n428_8),
    .I1(n429_8),
    .I2(n427_8),
    .I3(n430_9) 
);
defparam ff_interleaving_page_s5.INIT=16'h0001;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(reg_interlace_mode),
    .I1(reg_50hz_mode),
    .I2(w_v_count[0]) 
);
defparam n380_s6.INIT=8'h07;
  LUT4 n380_s7 (
    .F(n380_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s7.INIT=16'hEFF7;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_10),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s7.INIT=16'h0100;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n138_s4.INIT=16'h0100;
  LUT4 n430_s5 (
    .F(n430_11),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n430_s5.INIT=16'h0001;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_12),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s6.INIT=16'h80FF;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(w_h_count_end),
    .I2(n380_4),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'h80FF;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n452_s2 (
    .F(n452_8),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam n452_s2.INIT=16'hD5FF;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n100_s4 (
    .F(n100_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[5]),
    .I3(n100_8) 
);
defparam n100_s4.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_8),
    .CLK(clk85m),
    .CE(ff_interleaving_page_12),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_address_s_16_5,
  w_next_0_8,
  w_4colors_mode,
  n440_9,
  n1449_11,
  reg_display_on,
  w_screen_v_active,
  n6_8,
  w_sprite_mode2_5,
  n88_9,
  n1245_5,
  reg_left_mask,
  w_4colors_mode_5,
  w_address_s_6_12,
  w_sprite_mode2_7,
  ff_vram_address_16_7,
  w_sprite_mode2_4,
  reg_scroll_planes,
  w_next_0_6,
  w_address_s_16_6,
  w_sprite_mode2_6,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  w_pixel_pos_y_Z,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  n1627_5,
  ff_next_vram3_7_8,
  n256_11,
  n256_12,
  n772_33,
  n1627_7,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_address_s_16_5;
input w_next_0_8;
input w_4colors_mode;
input n440_9;
input n1449_11;
input reg_display_on;
input w_screen_v_active;
input n6_8;
input w_sprite_mode2_5;
input n88_9;
input n1245_5;
input reg_left_mask;
input w_4colors_mode_5;
input w_address_s_6_12;
input w_sprite_mode2_7;
input ff_vram_address_16_7;
input w_sprite_mode2_4;
input reg_scroll_planes;
input w_next_0_6;
input w_address_s_16_6;
input w_sprite_mode2_6;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [7:0] w_pixel_pos_y_Z;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output n1627_5;
output ff_next_vram3_7_8;
output n256_11;
output n256_12;
output n772_33;
output n1627_7;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n754_6;
wire n754_7;
wire n755_6;
wire n755_7;
wire n768_4;
wire n769_4;
wire n770_4;
wire n771_4;
wire n1345_4;
wire n1346_4;
wire n1347_4;
wire n1348_4;
wire n1349_4;
wire n1350_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1357_4;
wire n1358_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1364_4;
wire n1365_4;
wire n1366_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1381_4;
wire n1382_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1388_4;
wire n1389_4;
wire n1390_4;
wire n1393_4;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1397_4;
wire n1398_4;
wire n1627_3;
wire n772_29;
wire n773_29;
wire n774_29;
wire n775_29;
wire n776_22;
wire n777_22;
wire n778_22;
wire n779_22;
wire n804_25;
wire n805_25;
wire n806_25;
wire n807_25;
wire n808_27;
wire n809_24;
wire n810_24;
wire n811_24;
wire n967_16;
wire n968_16;
wire n969_16;
wire n970_16;
wire n971_17;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_13;
wire n976_13;
wire n977_13;
wire n978_13;
wire n979_14;
wire n980_14;
wire n981_14;
wire n982_14;
wire n983_14;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_15;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_16;
wire n992_15;
wire n993_15;
wire n994_15;
wire n999_13;
wire n1000_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1337_33;
wire n1338_33;
wire n1339_33;
wire n1340_33;
wire n1341_25;
wire n1342_25;
wire n1343_25;
wire n1344_25;
wire ff_next_vram3_7_7;
wire ff_next_vram4_3_6;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1662_7;
wire n1661_7;
wire n1660_7;
wire n1659_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n511_6;
wire n136_7;
wire n256_9;
wire n995_16;
wire n996_16;
wire n997_16;
wire n998_16;
wire n1345_6;
wire n1346_6;
wire n1347_6;
wire n1348_6;
wire n1349_6;
wire n1350_6;
wire n1351_5;
wire n1351_6;
wire n1352_5;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1370_5;
wire n1371_5;
wire n1372_5;
wire n1373_5;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire w_pattern0_3_4;
wire n772_30;
wire n772_31;
wire n772_32;
wire n773_30;
wire n773_31;
wire n774_30;
wire n774_31;
wire n775_30;
wire n775_31;
wire n776_24;
wire n776_25;
wire n777_23;
wire n777_24;
wire n778_23;
wire n778_24;
wire n779_23;
wire n967_17;
wire n968_17;
wire n969_17;
wire n970_17;
wire n971_18;
wire n972_18;
wire n973_18;
wire n974_18;
wire n975_14;
wire n975_15;
wire n976_14;
wire n976_15;
wire n977_14;
wire n977_15;
wire n978_14;
wire n978_15;
wire n979_15;
wire n979_16;
wire n980_15;
wire n980_16;
wire n981_15;
wire n981_16;
wire n982_15;
wire n982_16;
wire n983_15;
wire n984_15;
wire n985_15;
wire n986_15;
wire n987_16;
wire n988_16;
wire n989_16;
wire n990_16;
wire n991_17;
wire n992_16;
wire n993_16;
wire n994_16;
wire n1337_34;
wire n1338_34;
wire n1339_34;
wire n1340_34;
wire n1341_26;
wire n1342_26;
wire n1343_26;
wire n1344_26;
wire ff_pos_x_5_9;
wire ff_next_vram4_3_7;
wire ff_next_vram4_3_8;
wire ff_screen_h_in_active_10;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram5_7_10;
wire n182_8;
wire n179_8;
wire n706_7;
wire n706_8;
wire n705_7;
wire n704_7;
wire n703_7;
wire n703_8;
wire n702_7;
wire n702_8;
wire n701_7;
wire n701_8;
wire n700_7;
wire n700_8;
wire n700_9;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n697_7;
wire n697_8;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_9;
wire n693_7;
wire n692_7;
wire n691_7;
wire n691_9;
wire n690_7;
wire n690_8;
wire n511_7;
wire n138_9;
wire n256_10;
wire n256_13;
wire n1345_7;
wire n1345_8;
wire n1346_7;
wire n1347_7;
wire n1348_7;
wire n1349_7;
wire n1350_7;
wire n1351_7;
wire n1352_6;
wire n1353_6;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_6;
wire n1358_6;
wire n1359_6;
wire n1360_6;
wire n1361_6;
wire n1362_6;
wire n1363_6;
wire n1364_6;
wire n1365_6;
wire n1366_6;
wire n1367_6;
wire n1368_6;
wire n1369_6;
wire n1370_6;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1374_6;
wire n1375_6;
wire n1376_6;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1381_6;
wire n1382_6;
wire n1383_6;
wire n1384_6;
wire n1385_6;
wire n1386_6;
wire n1387_6;
wire n1388_6;
wire n1389_6;
wire n1390_6;
wire n1391_6;
wire n1392_6;
wire n1393_6;
wire n1394_6;
wire n1395_6;
wire n1396_6;
wire n1397_6;
wire n1398_6;
wire n1399_6;
wire n1400_6;
wire w_pattern0_3_5;
wire n772_34;
wire n772_35;
wire n773_32;
wire n775_32;
wire n779_25;
wire n779_26;
wire n779_27;
wire n804_27;
wire n975_17;
wire n976_16;
wire n977_16;
wire n978_16;
wire n979_17;
wire n980_17;
wire n981_17;
wire n982_17;
wire n991_18;
wire n992_17;
wire n993_17;
wire n994_17;
wire n1337_36;
wire n1338_35;
wire n1339_35;
wire n1340_35;
wire n1341_27;
wire n1341_28;
wire n1342_27;
wire n1342_28;
wire n1343_27;
wire n1343_28;
wire n1344_27;
wire n1344_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_next_vram0_7_8;
wire ff_screen_h_in_active_11;
wire ff_next_vram6_7_10;
wire n706_9;
wire n706_10;
wire n706_11;
wire n706_12;
wire n706_13;
wire n705_8;
wire n705_9;
wire n704_8;
wire n704_9;
wire n703_9;
wire n703_10;
wire n702_9;
wire n702_10;
wire n701_9;
wire n701_10;
wire n701_11;
wire n700_10;
wire n699_10;
wire n698_9;
wire n698_10;
wire n698_11;
wire n697_10;
wire n697_12;
wire n696_10;
wire n695_10;
wire n695_11;
wire n695_13;
wire n695_14;
wire n695_15;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_13;
wire n693_9;
wire n693_10;
wire n693_11;
wire n692_9;
wire n692_10;
wire n692_11;
wire n691_10;
wire n691_11;
wire n691_13;
wire n690_10;
wire n511_9;
wire n511_10;
wire n1345_9;
wire n1346_8;
wire n1347_8;
wire n1348_8;
wire n1349_8;
wire n1349_9;
wire n1350_8;
wire n1350_9;
wire n1351_8;
wire n1351_9;
wire n1352_7;
wire n1352_8;
wire n1353_7;
wire n1354_7;
wire n1355_7;
wire n1356_7;
wire n1357_7;
wire n1357_8;
wire n1358_7;
wire n1358_8;
wire n1359_7;
wire n1359_8;
wire n1360_7;
wire n1360_8;
wire n1361_7;
wire n1362_7;
wire n1363_7;
wire n1364_7;
wire n1365_7;
wire n1369_7;
wire n1370_7;
wire n1371_7;
wire n1372_7;
wire n1373_7;
wire n1373_8;
wire n1374_7;
wire n1374_8;
wire n1375_7;
wire n1375_8;
wire n1376_7;
wire n1376_8;
wire n1377_7;
wire n1378_7;
wire n1379_7;
wire n1380_7;
wire n1381_7;
wire n1381_8;
wire n1382_7;
wire n1382_8;
wire n1383_7;
wire n1383_8;
wire n1384_7;
wire n1384_8;
wire n1385_7;
wire n1386_7;
wire n1387_7;
wire n1388_7;
wire n1389_7;
wire n1389_8;
wire n1390_7;
wire n1390_8;
wire n1391_7;
wire n1391_8;
wire n1392_7;
wire n1392_8;
wire n1393_7;
wire n1394_7;
wire n1395_7;
wire n1396_7;
wire n1397_7;
wire n1397_8;
wire n1398_7;
wire n1398_8;
wire n1399_7;
wire n1399_8;
wire n1400_7;
wire n1400_8;
wire n779_28;
wire n779_29;
wire n1341_29;
wire n1342_29;
wire n1343_29;
wire n1344_29;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n706_14;
wire n705_10;
wire n705_11;
wire n704_10;
wire n704_11;
wire n704_12;
wire n703_11;
wire n703_12;
wire n702_11;
wire n701_12;
wire n701_13;
wire n700_11;
wire n699_11;
wire n697_13;
wire n697_14;
wire n696_11;
wire n695_16;
wire n695_17;
wire n695_18;
wire n694_15;
wire n694_16;
wire n693_12;
wire n692_12;
wire n691_14;
wire n691_15;
wire n690_11;
wire n1357_9;
wire n1358_9;
wire n1359_9;
wire n1365_8;
wire n1373_9;
wire n1374_9;
wire n1375_9;
wire n1376_9;
wire n1389_9;
wire n1390_9;
wire n1391_9;
wire n1392_9;
wire n695_19;
wire n690_12;
wire n137_9;
wire ff_next_vram4_7_11;
wire n178_10;
wire n804_29;
wire n138_11;
wire ff_pattern7_7_7;
wire n697_16;
wire n779_31;
wire ff_next_vram4_3_11;
wire ff_next_vram0_7_10;
wire n694_18;
wire n706_17;
wire n690_14;
wire n695_21;
wire n1350_11;
wire n1349_11;
wire n691_17;
wire n998_19;
wire n1337_38;
wire n511_12;
wire n1348_10;
wire n1347_10;
wire n1346_10;
wire n1345_11;
wire n1400_10;
wire n1399_10;
wire n1392_11;
wire n1391_11;
wire n1384_10;
wire n1383_10;
wire n1376_11;
wire n1375_11;
wire n1368_8;
wire n1367_8;
wire n1360_10;
wire n1359_11;
wire n1352_10;
wire n1351_11;
wire n975_19;
wire n694_20;
wire n776_27;
wire ff_next_vram3_3_10;
wire n182_11;
wire ff_pos_x_5_14;
wire n691_19;
wire n692_14;
wire n693_14;
wire ff_next_vram0_7_12;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n754_9;
wire n755_9;
wire n995_14;
wire n996_14;
wire n997_14;
wire n998_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n754_s6 (
    .F(n754_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s6.INIT=8'hCA;
  LUT3 n754_s7 (
    .F(n754_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s7.INIT=8'hCA;
  LUT3 n755_s6 (
    .F(n755_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s6.INIT=8'hCA;
  LUT3 n755_s7 (
    .F(n755_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n995_s15 (
    .F(n768_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n995_s15.INIT=8'hCA;
  LUT3 n996_s14 (
    .F(n769_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s14 (
    .F(n770_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s14.INIT=8'hCA;
  LUT3 n998_s15 (
    .F(n771_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s15.INIT=8'hCA;
  LUT2 n1345_s1 (
    .F(n1345_4),
    .I0(n1345_11),
    .I1(n1345_6) 
);
defparam n1345_s1.INIT=4'hE;
  LUT2 n1346_s1 (
    .F(n1346_4),
    .I0(n1346_10),
    .I1(n1346_6) 
);
defparam n1346_s1.INIT=4'hE;
  LUT2 n1347_s1 (
    .F(n1347_4),
    .I0(n1347_10),
    .I1(n1347_6) 
);
defparam n1347_s1.INIT=4'hE;
  LUT2 n1348_s1 (
    .F(n1348_4),
    .I0(n1348_10),
    .I1(n1348_6) 
);
defparam n1348_s1.INIT=4'hE;
  LUT2 n1349_s1 (
    .F(n1349_4),
    .I0(n1349_11),
    .I1(n1349_6) 
);
defparam n1349_s1.INIT=4'hE;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n1350_11),
    .I1(n1350_6) 
);
defparam n1350_s1.INIT=4'hE;
  LUT2 n1353_s1 (
    .F(n1353_4),
    .I0(n1345_11),
    .I1(n1353_5) 
);
defparam n1353_s1.INIT=4'hE;
  LUT2 n1354_s1 (
    .F(n1354_4),
    .I0(n1346_10),
    .I1(n1354_5) 
);
defparam n1354_s1.INIT=4'hE;
  LUT2 n1355_s1 (
    .F(n1355_4),
    .I0(n1347_10),
    .I1(n1355_5) 
);
defparam n1355_s1.INIT=4'hE;
  LUT2 n1356_s1 (
    .F(n1356_4),
    .I0(n1348_10),
    .I1(n1356_5) 
);
defparam n1356_s1.INIT=4'hE;
  LUT2 n1357_s1 (
    .F(n1357_4),
    .I0(n1349_11),
    .I1(n1357_5) 
);
defparam n1357_s1.INIT=4'hE;
  LUT2 n1358_s1 (
    .F(n1358_4),
    .I0(n1350_11),
    .I1(n1358_5) 
);
defparam n1358_s1.INIT=4'hE;
  LUT2 n1361_s1 (
    .F(n1361_4),
    .I0(n1345_11),
    .I1(n1361_5) 
);
defparam n1361_s1.INIT=4'hE;
  LUT2 n1362_s1 (
    .F(n1362_4),
    .I0(n1346_10),
    .I1(n1362_5) 
);
defparam n1362_s1.INIT=4'hE;
  LUT2 n1363_s1 (
    .F(n1363_4),
    .I0(n1347_10),
    .I1(n1363_5) 
);
defparam n1363_s1.INIT=4'hE;
  LUT2 n1364_s1 (
    .F(n1364_4),
    .I0(n1348_10),
    .I1(n1364_5) 
);
defparam n1364_s1.INIT=4'hE;
  LUT2 n1365_s1 (
    .F(n1365_4),
    .I0(n1349_11),
    .I1(n1365_5) 
);
defparam n1365_s1.INIT=4'hE;
  LUT2 n1366_s1 (
    .F(n1366_4),
    .I0(n1350_11),
    .I1(n1366_5) 
);
defparam n1366_s1.INIT=4'hE;
  LUT2 n1369_s1 (
    .F(n1369_4),
    .I0(n1345_11),
    .I1(n1369_5) 
);
defparam n1369_s1.INIT=4'hE;
  LUT2 n1370_s1 (
    .F(n1370_4),
    .I0(n1346_10),
    .I1(n1370_5) 
);
defparam n1370_s1.INIT=4'hE;
  LUT2 n1371_s1 (
    .F(n1371_4),
    .I0(n1347_10),
    .I1(n1371_5) 
);
defparam n1371_s1.INIT=4'hE;
  LUT2 n1372_s1 (
    .F(n1372_4),
    .I0(n1348_10),
    .I1(n1372_5) 
);
defparam n1372_s1.INIT=4'hE;
  LUT2 n1373_s1 (
    .F(n1373_4),
    .I0(n1349_11),
    .I1(n1373_5) 
);
defparam n1373_s1.INIT=4'hE;
  LUT2 n1374_s1 (
    .F(n1374_4),
    .I0(n1350_11),
    .I1(n1374_5) 
);
defparam n1374_s1.INIT=4'hE;
  LUT2 n1377_s1 (
    .F(n1377_4),
    .I0(n1345_11),
    .I1(n1377_5) 
);
defparam n1377_s1.INIT=4'hE;
  LUT2 n1378_s1 (
    .F(n1378_4),
    .I0(n1346_10),
    .I1(n1378_5) 
);
defparam n1378_s1.INIT=4'hE;
  LUT2 n1379_s1 (
    .F(n1379_4),
    .I0(n1347_10),
    .I1(n1379_5) 
);
defparam n1379_s1.INIT=4'hE;
  LUT2 n1380_s1 (
    .F(n1380_4),
    .I0(n1348_10),
    .I1(n1380_5) 
);
defparam n1380_s1.INIT=4'hE;
  LUT2 n1381_s1 (
    .F(n1381_4),
    .I0(n1349_11),
    .I1(n1381_5) 
);
defparam n1381_s1.INIT=4'hE;
  LUT2 n1382_s1 (
    .F(n1382_4),
    .I0(n1350_11),
    .I1(n1382_5) 
);
defparam n1382_s1.INIT=4'hE;
  LUT2 n1385_s1 (
    .F(n1385_4),
    .I0(n1345_11),
    .I1(n1385_5) 
);
defparam n1385_s1.INIT=4'hE;
  LUT2 n1386_s1 (
    .F(n1386_4),
    .I0(n1346_10),
    .I1(n1386_5) 
);
defparam n1386_s1.INIT=4'hE;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n1347_10),
    .I1(n1387_5) 
);
defparam n1387_s1.INIT=4'hE;
  LUT2 n1388_s1 (
    .F(n1388_4),
    .I0(n1348_10),
    .I1(n1388_5) 
);
defparam n1388_s1.INIT=4'hE;
  LUT2 n1389_s1 (
    .F(n1389_4),
    .I0(n1349_11),
    .I1(n1389_5) 
);
defparam n1389_s1.INIT=4'hE;
  LUT2 n1390_s1 (
    .F(n1390_4),
    .I0(n1350_11),
    .I1(n1390_5) 
);
defparam n1390_s1.INIT=4'hE;
  LUT2 n1393_s1 (
    .F(n1393_4),
    .I0(n1345_11),
    .I1(n1393_5) 
);
defparam n1393_s1.INIT=4'hE;
  LUT2 n1394_s1 (
    .F(n1394_4),
    .I0(n1346_10),
    .I1(n1394_5) 
);
defparam n1394_s1.INIT=4'hE;
  LUT2 n1395_s1 (
    .F(n1395_4),
    .I0(n1347_10),
    .I1(n1395_5) 
);
defparam n1395_s1.INIT=4'hE;
  LUT2 n1396_s1 (
    .F(n1396_4),
    .I0(n1348_10),
    .I1(n1396_5) 
);
defparam n1396_s1.INIT=4'hE;
  LUT2 n1397_s1 (
    .F(n1397_4),
    .I0(n1349_11),
    .I1(n1397_5) 
);
defparam n1397_s1.INIT=4'hE;
  LUT2 n1398_s1 (
    .F(n1398_4),
    .I0(n1350_11),
    .I1(n1398_5) 
);
defparam n1398_s1.INIT=4'hE;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hCA;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hCA;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hAC;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hAC;
  LUT4 n1627_s0 (
    .F(n1627_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_7),
    .I2(n1627_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n1627_s0.INIT=16'h9000;
  LUT3 n772_s21 (
    .F(n772_29),
    .I0(n772_30),
    .I1(n772_31),
    .I2(n772_32) 
);
defparam n772_s21.INIT=8'h4F;
  LUT3 n773_s21 (
    .F(n773_29),
    .I0(n773_30),
    .I1(n772_31),
    .I2(n773_31) 
);
defparam n773_s21.INIT=8'h4F;
  LUT4 n774_s21 (
    .F(n774_29),
    .I0(n772_31),
    .I1(reg_screen_mode[0]),
    .I2(n774_30),
    .I3(n774_31) 
);
defparam n774_s21.INIT=16'hFF0B;
  LUT3 n775_s21 (
    .F(n775_29),
    .I0(n775_30),
    .I1(n772_31),
    .I2(n775_31) 
);
defparam n775_s21.INIT=8'h4F;
  LUT4 n776_s18 (
    .F(n776_22),
    .I0(n776_27),
    .I1(n752_9),
    .I2(n776_24),
    .I3(n776_25) 
);
defparam n776_s18.INIT=16'h0D00;
  LUT4 n777_s18 (
    .F(n777_22),
    .I0(n776_27),
    .I1(n753_9),
    .I2(n777_23),
    .I3(n777_24) 
);
defparam n777_s18.INIT=16'h0D00;
  LUT4 n778_s18 (
    .F(n778_22),
    .I0(n776_27),
    .I1(n754_9),
    .I2(n778_23),
    .I3(n778_24) 
);
defparam n778_s18.INIT=16'h0D00;
  LUT4 n779_s18 (
    .F(n779_22),
    .I0(w_address_s_16_5),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n779_23),
    .I3(n779_31) 
);
defparam n779_s18.INIT=16'h00D0;
  LUT4 n804_s19 (
    .F(n804_25),
    .I0(ff_next_vram3[7]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n804_s19.INIT=16'hF888;
  LUT4 n805_s19 (
    .F(n805_25),
    .I0(ff_next_vram3[6]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n805_s19.INIT=16'hF888;
  LUT4 n806_s19 (
    .F(n806_25),
    .I0(ff_next_vram3[5]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n806_s19.INIT=16'hF888;
  LUT4 n807_s19 (
    .F(n807_25),
    .I0(ff_next_vram3[4]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n807_s19.INIT=16'hF888;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n808_s23.INIT=8'hAC;
  LUT3 n809_s20 (
    .F(n809_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n809_s20.INIT=8'hAC;
  LUT3 n810_s20 (
    .F(n810_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n810_s20.INIT=8'hAC;
  LUT3 n811_s20 (
    .F(n811_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n811_s20.INIT=8'hAC;
  LUT3 n967_s12 (
    .F(n967_16),
    .I0(n967_17),
    .I1(n748_9),
    .I2(ff_phase[2]) 
);
defparam n967_s12.INIT=8'hC5;
  LUT3 n968_s12 (
    .F(n968_16),
    .I0(n968_17),
    .I1(n749_9),
    .I2(ff_phase[2]) 
);
defparam n968_s12.INIT=8'hC5;
  LUT3 n969_s12 (
    .F(n969_16),
    .I0(n969_17),
    .I1(n750_9),
    .I2(ff_phase[2]) 
);
defparam n969_s12.INIT=8'hC5;
  LUT3 n970_s12 (
    .F(n970_16),
    .I0(n970_17),
    .I1(n751_9),
    .I2(ff_phase[2]) 
);
defparam n970_s12.INIT=8'hC5;
  LUT3 n971_s13 (
    .F(n971_17),
    .I0(n971_18),
    .I1(n752_9),
    .I2(ff_phase[2]) 
);
defparam n971_s13.INIT=8'hCA;
  LUT3 n972_s13 (
    .F(n972_17),
    .I0(n972_18),
    .I1(n753_9),
    .I2(ff_phase[2]) 
);
defparam n972_s13.INIT=8'hCA;
  LUT3 n973_s13 (
    .F(n973_17),
    .I0(n973_18),
    .I1(n754_9),
    .I2(ff_phase[2]) 
);
defparam n973_s13.INIT=8'hCA;
  LUT3 n974_s13 (
    .F(n974_17),
    .I0(n974_18),
    .I1(n755_9),
    .I2(ff_phase[2]) 
);
defparam n974_s13.INIT=8'hCA;
  LUT3 n975_s9 (
    .F(n975_13),
    .I0(n975_14),
    .I1(n975_15),
    .I2(ff_phase[1]) 
);
defparam n975_s9.INIT=8'h35;
  LUT3 n976_s9 (
    .F(n976_13),
    .I0(n976_14),
    .I1(n976_15),
    .I2(ff_phase[1]) 
);
defparam n976_s9.INIT=8'h35;
  LUT3 n977_s9 (
    .F(n977_13),
    .I0(n977_14),
    .I1(n977_15),
    .I2(ff_phase[1]) 
);
defparam n977_s9.INIT=8'h35;
  LUT3 n978_s9 (
    .F(n978_13),
    .I0(n978_14),
    .I1(n978_15),
    .I2(ff_phase[1]) 
);
defparam n978_s9.INIT=8'h35;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n979_15),
    .I1(n979_16),
    .I2(ff_phase[1]) 
);
defparam n979_s10.INIT=8'h3A;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(n980_15),
    .I1(n980_16),
    .I2(ff_phase[1]) 
);
defparam n980_s10.INIT=8'h3A;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(n981_15),
    .I1(n981_16),
    .I2(ff_phase[1]) 
);
defparam n981_s10.INIT=8'h3A;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(n982_15),
    .I1(n982_16),
    .I2(ff_phase[1]) 
);
defparam n982_s10.INIT=8'h3A;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(n983_15),
    .I1(n748_9),
    .I2(ff_phase[1]) 
);
defparam n983_s10.INIT=8'hC5;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n749_9),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hC5;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n750_9),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hC5;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n751_9),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hC5;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n987_16),
    .I1(n752_9),
    .I2(ff_phase[1]) 
);
defparam n987_s11.INIT=8'hCA;
  LUT3 n988_s11 (
    .F(n988_15),
    .I0(n988_16),
    .I1(n753_9),
    .I2(ff_phase[1]) 
);
defparam n988_s11.INIT=8'hCA;
  LUT3 n989_s11 (
    .F(n989_15),
    .I0(n989_16),
    .I1(n754_9),
    .I2(ff_phase[1]) 
);
defparam n989_s11.INIT=8'hCA;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(n990_16),
    .I1(n755_9),
    .I2(ff_phase[1]) 
);
defparam n990_s11.INIT=8'hCA;
  LUT3 n991_s12 (
    .F(n991_16),
    .I0(n991_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n991_s12.INIT=8'hC5;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n992_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n992_s11.INIT=8'hC5;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n993_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n993_s11.INIT=8'hC5;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n994_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n994_s11.INIT=8'hC5;
  LUT4 n999_s9 (
    .F(n999_13),
    .I0(ff_next_vram6[7]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n999_s9.INIT=16'hF088;
  LUT4 n1000_s9 (
    .F(n1000_13),
    .I0(ff_next_vram6[6]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1000_s9.INIT=16'hF088;
  LUT4 n1001_s9 (
    .F(n1001_13),
    .I0(ff_next_vram6[5]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1001_s9.INIT=16'hF088;
  LUT4 n1002_s9 (
    .F(n1002_13),
    .I0(ff_next_vram6[4]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1002_s9.INIT=16'hF088;
  LUT3 n1003_s9 (
    .F(n1003_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1003_s9.INIT=8'hCA;
  LUT3 n1004_s9 (
    .F(n1004_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1004_s9.INIT=8'hCA;
  LUT3 n1005_s9 (
    .F(n1005_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1005_s9.INIT=8'hCA;
  LUT3 n1006_s9 (
    .F(n1006_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1006_s9.INIT=8'hCA;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram7[7]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT4 n1008_s9 (
    .F(n1008_13),
    .I0(ff_next_vram7[6]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1008_s9.INIT=16'hF088;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(ff_next_vram7[5]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1009_s9.INIT=16'hF088;
  LUT4 n1010_s9 (
    .F(n1010_13),
    .I0(ff_next_vram7[4]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1010_s9.INIT=16'hF088;
  LUT4 n1337_s23 (
    .F(n1337_33),
    .I0(w_next_0_8),
    .I1(reg_backdrop_color[7]),
    .I2(n1337_34),
    .I3(n1337_38) 
);
defparam n1337_s23.INIT=16'h0F88;
  LUT4 n1338_s23 (
    .F(n1338_33),
    .I0(w_next_0_8),
    .I1(reg_backdrop_color[6]),
    .I2(n1338_34),
    .I3(n1337_38) 
);
defparam n1338_s23.INIT=16'h0F88;
  LUT4 n1339_s23 (
    .F(n1339_33),
    .I0(w_next_0_8),
    .I1(reg_backdrop_color[5]),
    .I2(n1339_34),
    .I3(n1337_38) 
);
defparam n1339_s23.INIT=16'h0F88;
  LUT4 n1340_s23 (
    .F(n1340_33),
    .I0(w_next_0_8),
    .I1(reg_backdrop_color[4]),
    .I2(n1340_34),
    .I3(n1337_38) 
);
defparam n1340_s23.INIT=16'h0F88;
  LUT4 n1341_s21 (
    .F(n1341_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1341_26),
    .I3(n1337_38) 
);
defparam n1341_s21.INIT=16'hF044;
  LUT4 n1342_s21 (
    .F(n1342_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1342_26),
    .I3(n1337_38) 
);
defparam n1342_s21.INIT=16'hF044;
  LUT3 n1343_s21 (
    .F(n1343_25),
    .I0(n1343_26),
    .I1(reg_backdrop_color[1]),
    .I2(n1337_38) 
);
defparam n1343_s21.INIT=8'hAC;
  LUT3 n1344_s21 (
    .F(n1344_25),
    .I0(n1344_26),
    .I1(reg_backdrop_color[0]),
    .I2(n1337_38) 
);
defparam n1344_s21.INIT=8'hAC;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_8),
    .I1(n772_31),
    .I2(ff_next_vram0_7_12) 
);
defparam ff_next_vram3_7_s3.INIT=8'h40;
  LUT4 ff_next_vram4_3_s2 (
    .F(ff_next_vram4_3_6),
    .I0(ff_next_vram4_3_7),
    .I1(w_address_s_16_5),
    .I2(ff_phase[0]),
    .I3(ff_next_vram4_3_8) 
);
defparam ff_next_vram4_3_s2.INIT=16'hFE00;
  LUT2 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(n256_9),
    .I1(ff_screen_h_in_active_10) 
);
defparam ff_screen_h_in_active_s4.INIT=4'h7;
  LUT2 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(n804_29),
    .I1(ff_next_vram6_7_8) 
);
defparam ff_next_vram7_3_s2.INIT=4'h4;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_phase[0]),
    .I1(n772_31),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s3.INIT=16'h4000;
  LUT4 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_phase[2]),
    .I1(n998_19),
    .I2(ff_next_vram1_7_10),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=16'h0010;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_phase[0]),
    .I1(n772_31),
    .I2(w_vram_interleave),
    .I3(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_7_s3.INIT=16'hF400;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(n804_29),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_8) 
);
defparam ff_next_vram1_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(n804_29),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_8) 
);
defparam ff_next_vram2_3_s4.INIT=8'hD0;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_next_vram4_3_7),
    .I1(ff_phase[0]),
    .I2(ff_next_vram4_7_11),
    .I3(ff_next_vram4_3_8) 
);
defparam ff_next_vram4_7_s4.INIT=16'hFE00;
  LUT3 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(n440_9),
    .I1(ff_next_vram5_7_10),
    .I2(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=8'hF8;
  LUT3 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(n804_29),
    .I1(ff_phase[2]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s4.INIT=8'hD0;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(n182_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(n182_8),
    .I1(ff_pos_x[4]),
    .I2(n178_10) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1662_s2 (
    .F(n1662_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1662_s2.INIT=16'hCA00;
  LUT4 n1661_s2 (
    .F(n1661_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1661_s2.INIT=16'hCA00;
  LUT4 n1660_s2 (
    .F(n1660_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1660_s2.INIT=16'hCA00;
  LUT4 n1659_s2 (
    .F(n1659_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1659_s2.INIT=16'hCA00;
  LUT4 n706_s1 (
    .F(n706_6),
    .I0(n706_7),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n706_8),
    .I3(n1449_11) 
);
defparam n706_s1.INIT=16'h4F00;
  LUT2 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n1449_11) 
);
defparam n705_s1.INIT=4'h4;
  LUT2 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n1449_11) 
);
defparam n704_s1.INIT=4'h4;
  LUT3 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(n703_8),
    .I2(n1449_11) 
);
defparam n703_s1.INIT=8'h70;
  LUT3 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n1449_11) 
);
defparam n702_s1.INIT=8'hB0;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(ff_next_vram0[2]),
    .I2(n701_8),
    .I3(n1449_11) 
);
defparam n701_s1.INIT=16'h4F00;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n700_9),
    .I3(n1449_11) 
);
defparam n700_s1.INIT=16'hEF00;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n1449_11) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT3 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n1449_11) 
);
defparam n698_s1.INIT=8'hB0;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_8),
    .I2(n697_9),
    .I3(n1449_11) 
);
defparam n697_s1.INIT=16'hEF00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n1449_11) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n1449_11) 
);
defparam n695_s1.INIT=16'hFE00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_20),
    .I2(n694_9),
    .I3(n1449_11) 
);
defparam n694_s1.INIT=16'h4F00;
  LUT3 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_14),
    .I2(n1449_11) 
);
defparam n693_s1.INIT=8'hB0;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(ff_next_vram0_7_10),
    .I2(n692_14),
    .I3(n1449_11) 
);
defparam n692_s1.INIT=16'h4F00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_19),
    .I2(n691_9),
    .I3(n1449_11) 
);
defparam n691_s1.INIT=16'hEF00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_8),
    .I3(n1449_11) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(n511_7),
    .I1(n1449_11),
    .I2(n511_12),
    .I3(reg_display_on) 
);
defparam n511_s1.INIT=16'h4000;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_9) 
);
defparam n136_s2.INIT=16'h0078;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(n256_11),
    .I2(n256_12),
    .I3(n256_13) 
);
defparam n256_s4.INIT=16'h35FF;
  LUT3 n995_s14 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n995_s14.INIT=8'hCA;
  LUT3 n996_s13 (
    .F(n996_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n996_s13.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s14 (
    .F(n998_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n998_s14.INIT=8'hCA;
  LUT4 n1345_s3 (
    .F(n1345_6),
    .I0(n1345_7),
    .I1(ff_pattern1[7]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1345_s3.INIT=16'h5C00;
  LUT4 n1346_s3 (
    .F(n1346_6),
    .I0(n1346_7),
    .I1(ff_pattern1[6]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1346_s3.INIT=16'h5C00;
  LUT4 n1347_s3 (
    .F(n1347_6),
    .I0(n1347_7),
    .I1(ff_pattern1[5]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1347_s3.INIT=16'h5C00;
  LUT4 n1348_s3 (
    .F(n1348_6),
    .I0(n1348_7),
    .I1(ff_pattern1[4]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1348_s3.INIT=16'h5C00;
  LUT4 n1349_s3 (
    .F(n1349_6),
    .I0(n1349_7),
    .I1(ff_pattern1[3]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1349_s3.INIT=16'hAC00;
  LUT4 n1350_s3 (
    .F(n1350_6),
    .I0(n1350_7),
    .I1(ff_pattern1[2]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1350_s3.INIT=16'hAC00;
  LUT3 n1351_s2 (
    .F(n1351_5),
    .I0(n1351_7),
    .I1(ff_pattern1[1]),
    .I2(n1345_8) 
);
defparam n1351_s2.INIT=8'hAC;
  LUT2 n1351_s3 (
    .F(n1351_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1351_s3.INIT=4'h8;
  LUT3 n1352_s2 (
    .F(n1352_5),
    .I0(n1352_6),
    .I1(ff_pattern1[0]),
    .I2(n1345_8) 
);
defparam n1352_s2.INIT=8'hAC;
  LUT4 n1353_s2 (
    .F(n1353_5),
    .I0(n1353_6),
    .I1(ff_pattern2[7]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1353_s2.INIT=16'h5C00;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(n1354_6),
    .I1(ff_pattern2[6]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1354_s2.INIT=16'h5C00;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(n1355_6),
    .I1(ff_pattern2[5]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1355_s2.INIT=16'h5C00;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(ff_pattern2[4]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1356_s2.INIT=16'h5C00;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(ff_pattern2[3]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1357_s2.INIT=16'hAC00;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(ff_pattern2[2]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1358_s2.INIT=16'hAC00;
  LUT3 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(ff_pattern2[1]),
    .I2(n1345_8) 
);
defparam n1359_s2.INIT=8'hAC;
  LUT3 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(ff_pattern2[0]),
    .I2(n1345_8) 
);
defparam n1360_s2.INIT=8'hAC;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(ff_pattern3[7]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1361_s2.INIT=16'h5C00;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(ff_pattern3[6]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1362_s2.INIT=16'h5C00;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(ff_pattern3[5]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1363_s2.INIT=16'h5C00;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(ff_pattern3[4]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1364_s2.INIT=16'h5C00;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n1365_6),
    .I1(ff_pattern3[3]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1365_s2.INIT=16'hAC00;
  LUT4 n1366_s2 (
    .F(n1366_5),
    .I0(n1366_6),
    .I1(ff_pattern3[2]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1366_s2.INIT=16'hAC00;
  LUT3 n1367_s2 (
    .F(n1367_5),
    .I0(n1367_6),
    .I1(ff_pattern3[1]),
    .I2(n1345_8) 
);
defparam n1367_s2.INIT=8'hAC;
  LUT3 n1368_s2 (
    .F(n1368_5),
    .I0(n1368_6),
    .I1(ff_pattern3[0]),
    .I2(n1345_8) 
);
defparam n1368_s2.INIT=8'hAC;
  LUT4 n1369_s2 (
    .F(n1369_5),
    .I0(n1369_6),
    .I1(ff_pattern4[7]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1369_s2.INIT=16'h5C00;
  LUT4 n1370_s2 (
    .F(n1370_5),
    .I0(n1370_6),
    .I1(ff_pattern4[6]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1370_s2.INIT=16'h5C00;
  LUT4 n1371_s2 (
    .F(n1371_5),
    .I0(n1371_6),
    .I1(ff_pattern4[5]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1371_s2.INIT=16'h5C00;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(n1372_6),
    .I1(ff_pattern4[4]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1372_s2.INIT=16'h5C00;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(n1373_6),
    .I1(ff_pattern4[3]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1373_s2.INIT=16'hAC00;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_6),
    .I1(ff_pattern4[2]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1374_s2.INIT=16'hAC00;
  LUT3 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_6),
    .I1(ff_pattern4[1]),
    .I2(n1345_8) 
);
defparam n1375_s2.INIT=8'hAC;
  LUT3 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_6),
    .I1(ff_pattern4[0]),
    .I2(n1345_8) 
);
defparam n1376_s2.INIT=8'hAC;
  LUT4 n1377_s2 (
    .F(n1377_5),
    .I0(n1377_6),
    .I1(ff_pattern5[7]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1377_s2.INIT=16'h5C00;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(ff_pattern5[6]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1378_s2.INIT=16'h5C00;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(ff_pattern5[5]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1379_s2.INIT=16'h5C00;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(ff_pattern5[4]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1380_s2.INIT=16'h5C00;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(ff_pattern5[3]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1381_s2.INIT=16'hAC00;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(ff_pattern5[2]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1382_s2.INIT=16'hAC00;
  LUT3 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(ff_pattern5[1]),
    .I2(n1345_8) 
);
defparam n1383_s2.INIT=8'hAC;
  LUT3 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(ff_pattern5[0]),
    .I2(n1345_8) 
);
defparam n1384_s2.INIT=8'hAC;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern6[7]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1385_s2.INIT=16'h5C00;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(ff_pattern6[6]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1386_s2.INIT=16'h5C00;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(ff_pattern6[5]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1387_s2.INIT=16'h5C00;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(ff_pattern6[4]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1388_s2.INIT=16'h5C00;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(ff_pattern6[3]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1389_s2.INIT=16'hAC00;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(ff_pattern6[2]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1390_s2.INIT=16'hAC00;
  LUT3 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(ff_pattern6[1]),
    .I2(n1345_8) 
);
defparam n1391_s2.INIT=8'hAC;
  LUT3 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(ff_pattern6[0]),
    .I2(n1345_8) 
);
defparam n1392_s2.INIT=8'hAC;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern7[7]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1393_s2.INIT=16'h5C00;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(ff_pattern7[6]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1394_s2.INIT=16'h5C00;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(ff_pattern7[5]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1395_s2.INIT=16'h5C00;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(ff_pattern7[4]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1396_s2.INIT=16'h5C00;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(ff_pattern7[3]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1397_s2.INIT=16'hAC00;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(ff_pattern7[2]),
    .I2(n1345_8),
    .I3(n1351_6) 
);
defparam n1398_s2.INIT=16'hAC00;
  LUT3 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(ff_pattern7[1]),
    .I2(n1345_8) 
);
defparam n1399_s2.INIT=8'hAC;
  LUT3 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(ff_pattern7[0]),
    .I2(n1345_8) 
);
defparam n1400_s2.INIT=8'hAC;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(n6_8),
    .I2(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=8'hD0;
  LUT2 n1627_s2 (
    .F(n1627_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n1627_s2.INIT=4'h8;
  LUT4 n772_s22 (
    .F(n772_30),
    .I0(n748_9),
    .I1(w_sprite_mode2_5),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_vram_interleave) 
);
defparam n772_s22.INIT=16'h0777;
  LUT3 n772_s23 (
    .F(n772_31),
    .I0(n772_33),
    .I1(reg_screen_mode[0]),
    .I2(n772_34) 
);
defparam n772_s23.INIT=8'h07;
  LUT4 n772_s24 (
    .F(n772_32),
    .I0(n772_35),
    .I1(ff_next_vram4_3_7),
    .I2(n748_9),
    .I3(n772_34) 
);
defparam n772_s24.INIT=16'h0777;
  LUT4 n773_s22 (
    .F(n773_30),
    .I0(n749_9),
    .I1(w_sprite_mode2_5),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_vram_interleave) 
);
defparam n773_s22.INIT=16'h0777;
  LUT4 n773_s23 (
    .F(n773_31),
    .I0(n773_32),
    .I1(ff_next_vram4_3_7),
    .I2(n749_9),
    .I3(n772_34) 
);
defparam n773_s23.INIT=16'h0777;
  LUT4 n774_s22 (
    .F(n774_30),
    .I0(n750_9),
    .I1(w_sprite_mode2_5),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_vram_interleave) 
);
defparam n774_s22.INIT=16'h0777;
  LUT4 n774_s23 (
    .F(n774_31),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n774_s23.INIT=16'hCA00;
  LUT4 n775_s22 (
    .F(n775_30),
    .I0(n751_9),
    .I1(w_sprite_mode2_5),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_vram_interleave) 
);
defparam n775_s22.INIT=16'h0777;
  LUT4 n775_s23 (
    .F(n775_31),
    .I0(n775_32),
    .I1(ff_next_vram4_3_7),
    .I2(n751_9),
    .I3(n772_34) 
);
defparam n775_s23.INIT=16'h0777;
  LUT4 n776_s20 (
    .F(n776_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n776_s20.INIT=16'h3500;
  LUT4 n776_s21 (
    .F(n776_25),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_vram_interleave),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_address_s_16_5) 
);
defparam n776_s21.INIT=16'hB0BB;
  LUT4 n777_s19 (
    .F(n777_23),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n777_s19.INIT=16'h3500;
  LUT4 n777_s20 (
    .F(n777_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_vram_interleave),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_address_s_16_5) 
);
defparam n777_s20.INIT=16'hB0BB;
  LUT4 n778_s19 (
    .F(n778_23),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n778_s19.INIT=16'h3500;
  LUT4 n778_s20 (
    .F(n778_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_vram_interleave),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_address_s_16_5) 
);
defparam n778_s20.INIT=16'hB0BB;
  LUT4 n779_s19 (
    .F(n779_23),
    .I0(n755_9),
    .I1(w_sprite_mode2_5),
    .I2(n779_25),
    .I3(ff_next_vram4_3_7) 
);
defparam n779_s19.INIT=16'hF0BB;
  LUT4 n967_s13 (
    .F(n967_17),
    .I0(ff_next_vram5[7]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n967_s13.INIT=16'h0F77;
  LUT4 n968_s13 (
    .F(n968_17),
    .I0(ff_next_vram5[6]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n968_s13.INIT=16'h0F77;
  LUT4 n969_s13 (
    .F(n969_17),
    .I0(ff_next_vram5[5]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n969_s13.INIT=16'h0F77;
  LUT4 n970_s13 (
    .F(n970_17),
    .I0(ff_next_vram5[4]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n970_s13.INIT=16'h0F77;
  LUT3 n971_s14 (
    .F(n971_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n971_s14.INIT=8'hCA;
  LUT3 n972_s14 (
    .F(n972_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n972_s14.INIT=8'hCA;
  LUT3 n973_s14 (
    .F(n973_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n973_s14.INIT=8'hCA;
  LUT3 n974_s14 (
    .F(n974_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n974_s14.INIT=8'hCA;
  LUT4 n975_s10 (
    .F(n975_14),
    .I0(ff_next_vram2[7]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n975_s10.INIT=16'h0777;
  LUT3 n975_s11 (
    .F(n975_15),
    .I0(n975_19),
    .I1(n748_9),
    .I2(n975_17) 
);
defparam n975_s11.INIT=8'h70;
  LUT4 n976_s10 (
    .F(n976_14),
    .I0(ff_next_vram2[6]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n976_s10.INIT=16'h0777;
  LUT3 n976_s11 (
    .F(n976_15),
    .I0(n975_19),
    .I1(n749_9),
    .I2(n976_16) 
);
defparam n976_s11.INIT=8'h70;
  LUT4 n977_s10 (
    .F(n977_14),
    .I0(ff_next_vram2[5]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n977_s10.INIT=16'h0777;
  LUT3 n977_s11 (
    .F(n977_15),
    .I0(n975_19),
    .I1(n750_9),
    .I2(n977_16) 
);
defparam n977_s11.INIT=8'h70;
  LUT4 n978_s10 (
    .F(n978_14),
    .I0(ff_next_vram2[4]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n978_s10.INIT=16'h0777;
  LUT3 n978_s11 (
    .F(n978_15),
    .I0(n975_19),
    .I1(n751_9),
    .I2(n978_16) 
);
defparam n978_s11.INIT=8'h70;
  LUT3 n979_s11 (
    .F(n979_15),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n979_s11.INIT=8'hCA;
  LUT3 n979_s12 (
    .F(n979_16),
    .I0(n975_19),
    .I1(n752_9),
    .I2(n979_17) 
);
defparam n979_s12.INIT=8'h70;
  LUT3 n980_s11 (
    .F(n980_15),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n980_s11.INIT=8'hCA;
  LUT3 n980_s12 (
    .F(n980_16),
    .I0(n975_19),
    .I1(n753_9),
    .I2(n980_17) 
);
defparam n980_s12.INIT=8'h70;
  LUT3 n981_s11 (
    .F(n981_15),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n981_s11.INIT=8'hCA;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(n975_19),
    .I1(n754_9),
    .I2(n981_17) 
);
defparam n981_s12.INIT=8'h70;
  LUT3 n982_s11 (
    .F(n982_15),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n982_s11.INIT=8'hCA;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(n975_19),
    .I1(n755_9),
    .I2(n982_17) 
);
defparam n982_s12.INIT=8'h70;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram1[7]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n983_s11.INIT=16'h0777;
  LUT4 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram1[6]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n984_s11.INIT=16'h0777;
  LUT4 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram1[5]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n985_s11.INIT=16'h0777;
  LUT4 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram1[4]),
    .I1(n804_29),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n986_s11.INIT=16'h0777;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n987_s12.INIT=8'hAC;
  LUT3 n988_s12 (
    .F(n988_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n988_s12.INIT=8'hAC;
  LUT3 n989_s12 (
    .F(n989_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n989_s12.INIT=8'hAC;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n990_s12.INIT=8'hAC;
  LUT4 n991_s13 (
    .F(n991_17),
    .I0(n804_29),
    .I1(ff_next_vram4[7]),
    .I2(n991_18),
    .I3(n772_31) 
);
defparam n991_s13.INIT=16'h770F;
  LUT4 n992_s12 (
    .F(n992_16),
    .I0(n804_29),
    .I1(ff_next_vram4[6]),
    .I2(n992_17),
    .I3(n772_31) 
);
defparam n992_s12.INIT=16'h770F;
  LUT4 n993_s12 (
    .F(n993_16),
    .I0(n804_29),
    .I1(ff_next_vram4[5]),
    .I2(n993_17),
    .I3(n772_31) 
);
defparam n993_s12.INIT=16'h770F;
  LUT4 n994_s12 (
    .F(n994_16),
    .I0(n804_29),
    .I1(ff_next_vram4[4]),
    .I2(n994_17),
    .I3(n772_31) 
);
defparam n994_s12.INIT=16'h770F;
  LUT4 n1337_s24 (
    .F(n1337_34),
    .I0(n1337_36),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram7[7]) 
);
defparam n1337_s24.INIT=16'h7077;
  LUT4 n1338_s24 (
    .F(n1338_34),
    .I0(n1338_35),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram7[6]) 
);
defparam n1338_s24.INIT=16'h7077;
  LUT4 n1339_s24 (
    .F(n1339_34),
    .I0(n1339_35),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram7[5]) 
);
defparam n1339_s24.INIT=16'h7077;
  LUT4 n1340_s24 (
    .F(n1340_34),
    .I0(n1340_35),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram7[4]) 
);
defparam n1340_s24.INIT=16'h7077;
  LUT3 n1341_s22 (
    .F(n1341_26),
    .I0(n1341_27),
    .I1(n1341_28),
    .I2(n772_31) 
);
defparam n1341_s22.INIT=8'hCA;
  LUT3 n1342_s22 (
    .F(n1342_26),
    .I0(n1342_27),
    .I1(n1342_28),
    .I2(n772_31) 
);
defparam n1342_s22.INIT=8'hCA;
  LUT3 n1343_s22 (
    .F(n1343_26),
    .I0(n1343_27),
    .I1(n1343_28),
    .I2(n772_31) 
);
defparam n1343_s22.INIT=8'hCA;
  LUT3 n1344_s22 (
    .F(n1344_26),
    .I0(n1344_27),
    .I1(n1344_28),
    .I2(n772_31) 
);
defparam n1344_s22.INIT=8'hCA;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1345_8) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT2 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(reg_screen_mode[0]),
    .I1(n772_33) 
);
defparam ff_next_vram4_3_s3.INIT=4'h8;
  LUT3 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(ff_next_vram4_3_11),
    .I1(ff_next_vram0_7_10),
    .I2(n440_9) 
);
defparam ff_next_vram4_3_s4.INIT=8'hE0;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_state_1_7),
    .I2(n182_8),
    .I3(n256_12) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h770F;
  LUT3 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(w_sprite_mode2_5),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram1_7_s4.INIT=8'h0B;
  LUT3 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[1]),
    .I2(n440_9) 
);
defparam ff_next_vram1_7_s5.INIT=8'hD0;
  LUT2 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram2_7_s4.INIT=4'h6;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(ff_next_vram6_7_10),
    .I1(ff_phase[0]),
    .I2(ff_next_vram0_7_8),
    .I3(n440_9) 
);
defparam ff_next_vram6_7_s4.INIT=16'hE000;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(ff_next_vram4_3_7) 
);
defparam ff_next_vram5_7_s5.INIT=16'h1000;
  LUT4 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam n182_s3.INIT=16'h8000;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT2 n706_s2 (
    .F(n706_7),
    .I0(n706_9),
    .I1(n706_10) 
);
defparam n706_s2.INIT=4'h1;
  LUT4 n706_s3 (
    .F(n706_8),
    .I0(n706_11),
    .I1(ff_next_vram4_3_7),
    .I2(n706_12),
    .I3(n706_13) 
);
defparam n706_s3.INIT=16'hEF00;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(n706_7),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n705_8),
    .I3(n705_9) 
);
defparam n705_s2.INIT=16'h0B00;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n706_7),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n704_8),
    .I3(n704_9) 
);
defparam n704_s2.INIT=16'h0B00;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(ff_next_vram4_3_11),
    .I1(w_pos_x[3]),
    .I2(ff_next_vram0[6]),
    .I3(n703_9) 
);
defparam n703_s2.INIT=16'h0777;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n703_10),
    .I1(ff_next_vram0_7_10),
    .I2(n701_7),
    .I3(ff_next_vram0[0]) 
);
defparam n703_s3.INIT=16'hB0BB;
  LUT4 n702_s2 (
    .F(n702_7),
    .I0(n975_19),
    .I1(w_pos_x[7]),
    .I2(n702_9),
    .I3(ff_next_vram0_7_10) 
);
defparam n702_s2.INIT=16'h8F00;
  LUT3 n702_s3 (
    .F(n702_8),
    .I0(n701_7),
    .I1(ff_next_vram0[1]),
    .I2(n702_10) 
);
defparam n702_s3.INIT=8'hB0;
  LUT3 n701_s2 (
    .F(n701_7),
    .I0(n701_9),
    .I1(n701_10),
    .I2(n706_9) 
);
defparam n701_s2.INIT=8'h0B;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n701_11),
    .I1(ff_next_vram0_7_10),
    .I2(w_pos_x[5]),
    .I3(ff_next_vram4_3_11) 
);
defparam n701_s3.INIT=16'h0BBB;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n975_19),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n700_10),
    .I3(ff_next_vram0_7_10) 
);
defparam n700_s2.INIT=16'h8F00;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(reg_color_table_base[6]),
    .I1(n706_10),
    .I2(n690_7),
    .I3(ff_next_vram0[3]) 
);
defparam n700_s3.INIT=16'h8F00;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(ff_next_vram4_3_11),
    .I1(w_pos_x[6]),
    .I2(reg_color_table_base[6]),
    .I3(n703_9) 
);
defparam n700_s4.INIT=16'h0777;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n975_19),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n699_10),
    .I3(ff_next_vram0_7_10) 
);
defparam n699_s2.INIT=16'h8F00;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(reg_color_table_base[7]),
    .I1(n706_10),
    .I2(n690_7),
    .I3(ff_next_vram0[4]) 
);
defparam n699_s3.INIT=16'h8F00;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(ff_next_vram4_3_11),
    .I1(w_pos_x[7]),
    .I2(reg_color_table_base[7]),
    .I3(n703_9) 
);
defparam n699_s4.INIT=16'h0777;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(reg_color_table_base[8]),
    .I1(n706_10),
    .I2(n690_7),
    .I3(ff_next_vram0[5]) 
);
defparam n698_s2.INIT=16'h8F00;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n698_9),
    .I1(n698_10),
    .I2(ff_next_vram0_7_10),
    .I3(n698_11) 
);
defparam n698_s3.INIT=16'h8F00;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(reg_color_table_base[9]),
    .I1(n706_10),
    .I2(n690_7),
    .I3(ff_next_vram0[6]) 
);
defparam n697_s2.INIT=16'h8F00;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(n697_10),
    .I1(n697_16),
    .I2(n779_26),
    .I3(ff_next_vram0_7_10) 
);
defparam n697_s3.INIT=16'h0D0C;
  LUT3 n697_s4 (
    .F(n697_9),
    .I0(n703_9),
    .I1(reg_color_table_base[9]),
    .I2(n697_12) 
);
defparam n697_s4.INIT=8'h07;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(n975_19),
    .I1(reg_pattern_name_table_base[10]),
    .I2(n696_10),
    .I3(ff_next_vram0_7_10) 
);
defparam n696_s2.INIT=16'h8F00;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(reg_color_table_base[10]),
    .I1(n706_10),
    .I2(n690_7),
    .I3(ff_next_vram0[7]) 
);
defparam n696_s3.INIT=16'h8F00;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(ff_next_vram4_3_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(reg_color_table_base[10]),
    .I3(n703_9) 
);
defparam n696_s4.INIT=16'h0777;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(ff_next_vram4_3_7),
    .I1(n695_10),
    .I2(n695_11),
    .I3(n695_21) 
);
defparam n695_s2.INIT=16'hF400;
  LUT3 n695_s3 (
    .F(n695_8),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram4_3_11) 
);
defparam n695_s3.INIT=8'h80;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n695_13),
    .I1(n695_14),
    .I2(n695_15),
    .I3(ff_next_vram0_7_10) 
);
defparam n695_s4.INIT=16'hBBF0;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t1[12]),
    .I2(ff_next_vram4_3_7),
    .I3(n694_10) 
);
defparam n694_s2.INIT=16'h0007;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_11),
    .I1(n779_27),
    .I2(n694_12),
    .I3(n694_13) 
);
defparam n694_s4.INIT=16'h0700;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(n693_9),
    .I1(n693_10),
    .I2(ff_next_vram0_7_10) 
);
defparam n693_s2.INIT=8'hB0;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t1[14]),
    .I2(n692_9),
    .I3(n692_10) 
);
defparam n692_s2.INIT=16'h0700;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(ff_next_vram4_7_11),
    .I1(n691_10),
    .I2(n691_11),
    .I3(ff_next_vram0_7_10) 
);
defparam n691_s2.INIT=16'h8F00;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(n691_17),
    .I1(n701_10),
    .I2(reg_color_table_base[15]),
    .I3(n691_13) 
);
defparam n691_s4.INIT=16'h007F;
  LUT2 n690_s2 (
    .F(n690_7),
    .I0(n706_9),
    .I1(n690_14) 
);
defparam n690_s2.INIT=4'h1;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n691_17),
    .I1(n701_10),
    .I2(reg_color_table_base[16]),
    .I3(n690_10) 
);
defparam n690_s3.INIT=16'h007F;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(n772_31),
    .I1(n511_9),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram5_7_10) 
);
defparam n511_s2.INIT=16'h008F;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(ff_screen_h_in_active_11),
    .I2(n256_12) 
);
defparam n138_s4.INIT=8'hC5;
  LUT3 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n6_8) 
);
defparam n256_s5.INIT=8'h40;
  LUT3 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n88_9) 
);
defparam n256_s6.INIT=8'h40;
  LUT3 n256_s7 (
    .F(n256_12),
    .I0(n772_33),
    .I1(reg_screen_mode[0]),
    .I2(ff_next_vram3_7_8) 
);
defparam n256_s7.INIT=8'h07;
  LUT4 n256_s8 (
    .F(n256_13),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(n1245_5) 
);
defparam n256_s8.INIT=16'h1000;
  LUT4 n1345_s4 (
    .F(n1345_7),
    .I0(n1345_9),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram0[7]) 
);
defparam n1345_s4.INIT=16'h7077;
  LUT3 n1345_s5 (
    .F(n1345_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1345_s5.INIT=8'h40;
  LUT4 n1346_s4 (
    .F(n1346_7),
    .I0(n1346_8),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram0[6]) 
);
defparam n1346_s4.INIT=16'h7077;
  LUT4 n1347_s4 (
    .F(n1347_7),
    .I0(n1347_8),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram0[5]) 
);
defparam n1347_s4.INIT=16'h7077;
  LUT4 n1348_s4 (
    .F(n1348_7),
    .I0(n1348_8),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram0[4]) 
);
defparam n1348_s4.INIT=16'h7077;
  LUT3 n1349_s4 (
    .F(n1349_7),
    .I0(n1349_8),
    .I1(n1349_9),
    .I2(n772_31) 
);
defparam n1349_s4.INIT=8'hCA;
  LUT3 n1350_s4 (
    .F(n1350_7),
    .I0(n1350_8),
    .I1(n1350_9),
    .I2(n772_31) 
);
defparam n1350_s4.INIT=8'hCA;
  LUT3 n1351_s4 (
    .F(n1351_7),
    .I0(n1351_8),
    .I1(n1351_9),
    .I2(n772_31) 
);
defparam n1351_s4.INIT=8'hCA;
  LUT3 n1352_s3 (
    .F(n1352_6),
    .I0(n1352_7),
    .I1(n1352_8),
    .I2(n772_31) 
);
defparam n1352_s3.INIT=8'hCA;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(n1353_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram1[7]) 
);
defparam n1353_s3.INIT=16'h7077;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(n1354_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram1[6]) 
);
defparam n1354_s3.INIT=16'h7077;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(n1355_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram1[5]) 
);
defparam n1355_s3.INIT=16'h7077;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(n1356_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram1[4]) 
);
defparam n1356_s3.INIT=16'h7077;
  LUT3 n1357_s3 (
    .F(n1357_6),
    .I0(n1357_7),
    .I1(n1357_8),
    .I2(n772_31) 
);
defparam n1357_s3.INIT=8'hCA;
  LUT3 n1358_s3 (
    .F(n1358_6),
    .I0(n1358_7),
    .I1(n1358_8),
    .I2(n772_31) 
);
defparam n1358_s3.INIT=8'hCA;
  LUT3 n1359_s3 (
    .F(n1359_6),
    .I0(n1359_7),
    .I1(n1359_8),
    .I2(n772_31) 
);
defparam n1359_s3.INIT=8'hCA;
  LUT3 n1360_s3 (
    .F(n1360_6),
    .I0(n1360_7),
    .I1(n1360_8),
    .I2(n772_31) 
);
defparam n1360_s3.INIT=8'hCA;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(n1361_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[7]) 
);
defparam n1361_s3.INIT=16'h7077;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(n1362_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[6]) 
);
defparam n1362_s3.INIT=16'h7077;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(n1363_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[5]) 
);
defparam n1363_s3.INIT=16'h7077;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(n1364_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[4]) 
);
defparam n1364_s3.INIT=16'h7077;
  LUT3 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1365_7) 
);
defparam n1365_s3.INIT=8'hCA;
  LUT3 n1366_s3 (
    .F(n1366_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1365_7) 
);
defparam n1366_s3.INIT=8'hCA;
  LUT3 n1367_s3 (
    .F(n1367_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1365_7) 
);
defparam n1367_s3.INIT=8'hCA;
  LUT3 n1368_s3 (
    .F(n1368_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1365_7) 
);
defparam n1368_s3.INIT=8'hCA;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(n1369_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram3[7]) 
);
defparam n1369_s3.INIT=16'h7077;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(n1370_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram3[6]) 
);
defparam n1370_s3.INIT=16'h7077;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(n1371_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram3[5]) 
);
defparam n1371_s3.INIT=16'h7077;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(n1372_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram3[4]) 
);
defparam n1372_s3.INIT=16'h7077;
  LUT3 n1373_s3 (
    .F(n1373_6),
    .I0(n1373_7),
    .I1(n1373_8),
    .I2(n772_31) 
);
defparam n1373_s3.INIT=8'hCA;
  LUT3 n1374_s3 (
    .F(n1374_6),
    .I0(n1374_7),
    .I1(n1374_8),
    .I2(n772_31) 
);
defparam n1374_s3.INIT=8'hCA;
  LUT3 n1375_s3 (
    .F(n1375_6),
    .I0(n1375_7),
    .I1(n1375_8),
    .I2(n772_31) 
);
defparam n1375_s3.INIT=8'hCA;
  LUT3 n1376_s3 (
    .F(n1376_6),
    .I0(n1376_7),
    .I1(n1376_8),
    .I2(n772_31) 
);
defparam n1376_s3.INIT=8'hCA;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(n1377_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram4[7]) 
);
defparam n1377_s3.INIT=16'h7077;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(n1378_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram4[6]) 
);
defparam n1378_s3.INIT=16'h7077;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(n1379_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram4[5]) 
);
defparam n1379_s3.INIT=16'h7077;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(n1380_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram4[4]) 
);
defparam n1380_s3.INIT=16'h7077;
  LUT3 n1381_s3 (
    .F(n1381_6),
    .I0(n1381_7),
    .I1(n1381_8),
    .I2(n772_31) 
);
defparam n1381_s3.INIT=8'hCA;
  LUT3 n1382_s3 (
    .F(n1382_6),
    .I0(n1382_7),
    .I1(n1382_8),
    .I2(n772_31) 
);
defparam n1382_s3.INIT=8'hCA;
  LUT3 n1383_s3 (
    .F(n1383_6),
    .I0(n1383_7),
    .I1(n1383_8),
    .I2(n772_31) 
);
defparam n1383_s3.INIT=8'hCA;
  LUT3 n1384_s3 (
    .F(n1384_6),
    .I0(n1384_7),
    .I1(n1384_8),
    .I2(n772_31) 
);
defparam n1384_s3.INIT=8'hCA;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(n1385_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram5[7]) 
);
defparam n1385_s3.INIT=16'h7077;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(n1386_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram5[6]) 
);
defparam n1386_s3.INIT=16'h7077;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(n1387_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram5[5]) 
);
defparam n1387_s3.INIT=16'h7077;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(n1388_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram5[4]) 
);
defparam n1388_s3.INIT=16'h7077;
  LUT3 n1389_s3 (
    .F(n1389_6),
    .I0(n1389_7),
    .I1(n1389_8),
    .I2(n772_31) 
);
defparam n1389_s3.INIT=8'hCA;
  LUT3 n1390_s3 (
    .F(n1390_6),
    .I0(n1390_7),
    .I1(n1390_8),
    .I2(n772_31) 
);
defparam n1390_s3.INIT=8'hCA;
  LUT3 n1391_s3 (
    .F(n1391_6),
    .I0(n1391_7),
    .I1(n1391_8),
    .I2(n772_31) 
);
defparam n1391_s3.INIT=8'hCA;
  LUT3 n1392_s3 (
    .F(n1392_6),
    .I0(n1392_7),
    .I1(n1392_8),
    .I2(n772_31) 
);
defparam n1392_s3.INIT=8'hCA;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(n1393_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram6[7]) 
);
defparam n1393_s3.INIT=16'h7077;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(n1394_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram6[6]) 
);
defparam n1394_s3.INIT=16'h7077;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(n1395_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram6[5]) 
);
defparam n1395_s3.INIT=16'h7077;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(n1396_7),
    .I1(ff_next_vram4_3_7),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram6[4]) 
);
defparam n1396_s3.INIT=16'h7077;
  LUT3 n1397_s3 (
    .F(n1397_6),
    .I0(n1397_7),
    .I1(n1397_8),
    .I2(n772_31) 
);
defparam n1397_s3.INIT=8'hCA;
  LUT3 n1398_s3 (
    .F(n1398_6),
    .I0(n1398_7),
    .I1(n1398_8),
    .I2(n772_31) 
);
defparam n1398_s3.INIT=8'hCA;
  LUT3 n1399_s3 (
    .F(n1399_6),
    .I0(n1399_7),
    .I1(n1399_8),
    .I2(n772_31) 
);
defparam n1399_s3.INIT=8'hCA;
  LUT3 n1400_s3 (
    .F(n1400_6),
    .I0(n1400_7),
    .I1(n1400_8),
    .I2(n772_31) 
);
defparam n1400_s3.INIT=8'hCA;
  LUT3 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=8'h10;
  LUT4 n772_s25 (
    .F(n772_33),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam n772_s25.INIT=16'h0100;
  LUT4 n772_s26 (
    .F(n772_34),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n772_s26.INIT=16'h0100;
  LUT3 n772_s27 (
    .F(n772_35),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n772_s27.INIT=8'hAC;
  LUT3 n773_s24 (
    .F(n773_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n773_s24.INIT=8'hCA;
  LUT3 n775_s24 (
    .F(n775_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n775_s24.INIT=8'hCA;
  LUT3 n779_s21 (
    .F(n779_25),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n779_s21.INIT=8'hCA;
  LUT2 n779_s22 (
    .F(n779_26),
    .I0(w_vram_interleave),
    .I1(n804_27) 
);
defparam n779_s22.INIT=4'h1;
  LUT2 n779_s23 (
    .F(n779_27),
    .I0(n779_28),
    .I1(n779_29) 
);
defparam n779_s23.INIT=4'h6;
  LUT4 n804_s21 (
    .F(n804_27),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n804_s21.INIT=16'h0110;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(n256_12),
    .I1(reg_backdrop_color[7]),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[7]) 
);
defparam n975_s13.INIT=16'hB0BB;
  LUT4 n976_s12 (
    .F(n976_16),
    .I0(n256_12),
    .I1(reg_backdrop_color[6]),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[6]) 
);
defparam n976_s12.INIT=16'hB0BB;
  LUT4 n977_s12 (
    .F(n977_16),
    .I0(n256_12),
    .I1(reg_backdrop_color[5]),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[5]) 
);
defparam n977_s12.INIT=16'hB0BB;
  LUT4 n978_s12 (
    .F(n978_16),
    .I0(n256_12),
    .I1(reg_backdrop_color[4]),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[4]) 
);
defparam n978_s12.INIT=16'hB0BB;
  LUT4 n979_s13 (
    .F(n979_17),
    .I0(n256_12),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[3]) 
);
defparam n979_s13.INIT=16'hB0BB;
  LUT4 n980_s13 (
    .F(n980_17),
    .I0(n256_12),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[2]) 
);
defparam n980_s13.INIT=16'hB0BB;
  LUT4 n981_s13 (
    .F(n981_17),
    .I0(n256_12),
    .I1(reg_backdrop_color[1]),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[1]) 
);
defparam n981_s13.INIT=16'hB0BB;
  LUT4 n982_s13 (
    .F(n982_17),
    .I0(n256_12),
    .I1(reg_backdrop_color[0]),
    .I2(w_sprite_mode2_5),
    .I3(ff_next_vram2[0]) 
);
defparam n982_s13.INIT=16'hB0BB;
  LUT3 n991_s14 (
    .F(n991_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n991_s14.INIT=8'hCA;
  LUT3 n992_s13 (
    .F(n992_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n992_s13.INIT=8'hCA;
  LUT3 n993_s13 (
    .F(n993_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n993_s13.INIT=8'hCA;
  LUT3 n994_s13 (
    .F(n994_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n994_s13.INIT=8'hCA;
  LUT3 n1337_s26 (
    .F(n1337_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1337_s26.INIT=8'hAC;
  LUT3 n1338_s25 (
    .F(n1338_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1338_s25.INIT=8'hAC;
  LUT3 n1339_s25 (
    .F(n1339_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1339_s25.INIT=8'hAC;
  LUT3 n1340_s25 (
    .F(n1340_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1340_s25.INIT=8'hAC;
  LUT4 n1341_s23 (
    .F(n1341_27),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[0]),
    .I3(n779_28) 
);
defparam n1341_s23.INIT=16'hACCC;
  LUT3 n1341_s24 (
    .F(n1341_28),
    .I0(n1341_29),
    .I1(ff_next_vram7[3]),
    .I2(w_sprite_mode2_5) 
);
defparam n1341_s24.INIT=8'hAC;
  LUT4 n1342_s23 (
    .F(n1342_27),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[0]),
    .I3(n779_28) 
);
defparam n1342_s23.INIT=16'hACCC;
  LUT3 n1342_s24 (
    .F(n1342_28),
    .I0(n1342_29),
    .I1(ff_next_vram7[2]),
    .I2(w_sprite_mode2_5) 
);
defparam n1342_s24.INIT=8'hAC;
  LUT4 n1343_s23 (
    .F(n1343_27),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[0]),
    .I3(n779_28) 
);
defparam n1343_s23.INIT=16'hACCC;
  LUT3 n1343_s24 (
    .F(n1343_28),
    .I0(n1343_29),
    .I1(ff_next_vram7[1]),
    .I2(w_sprite_mode2_5) 
);
defparam n1343_s24.INIT=8'hAC;
  LUT4 n1344_s23 (
    .F(n1344_27),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[0]),
    .I3(n779_28) 
);
defparam n1344_s23.INIT=16'hACCC;
  LUT3 n1344_s24 (
    .F(n1344_28),
    .I0(n1344_29),
    .I1(ff_next_vram7[0]),
    .I2(w_sprite_mode2_5) 
);
defparam n1344_s24.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT2 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=4'h1;
  LUT3 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_pos_x_5_10),
    .I1(ff_screen_h_in_active_12),
    .I2(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=8'h80;
  LUT2 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_10),
    .I0(w_vram_interleave),
    .I1(ff_next_vram3_7_8) 
);
defparam ff_next_vram6_7_s5.INIT=4'h1;
  LUT4 n706_s4 (
    .F(n706_9),
    .I0(n772_31),
    .I1(n804_29),
    .I2(n256_12),
    .I3(n706_14) 
);
defparam n706_s4.INIT=16'h8F00;
  LUT4 n706_s5 (
    .F(n706_10),
    .I0(n779_28),
    .I1(n779_29),
    .I2(n772_31),
    .I3(n706_17) 
);
defparam n706_s5.INIT=16'h6000;
  LUT4 n706_s6 (
    .F(n706_11),
    .I0(n779_28),
    .I1(ff_pos_x[0]),
    .I2(w_pos_x[3]),
    .I3(n779_26) 
);
defparam n706_s6.INIT=16'h0FBB;
  LUT3 n706_s7 (
    .F(n706_12),
    .I0(w_4colors_mode_5),
    .I1(w_address_s_6_12),
    .I2(ff_next_vram0_7_10) 
);
defparam n706_s7.INIT=8'h10;
  LUT4 n706_s8 (
    .F(n706_13),
    .I0(n690_14),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_next_vram0[3]),
    .I3(n703_9) 
);
defparam n706_s8.INIT=16'h0777;
  LUT4 n705_s3 (
    .F(n705_8),
    .I0(n705_10),
    .I1(n705_11),
    .I2(n772_31),
    .I3(n706_12) 
);
defparam n705_s3.INIT=16'h3A00;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(ff_next_vram0[4]),
    .I1(n703_9),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(n690_14) 
);
defparam n705_s4.INIT=16'h0777;
  LUT3 n704_s3 (
    .F(n704_8),
    .I0(n704_10),
    .I1(n704_11),
    .I2(ff_next_vram0_7_10) 
);
defparam n704_s3.INIT=8'h70;
  LUT3 n704_s4 (
    .F(n704_9),
    .I0(n703_9),
    .I1(ff_next_vram0[5]),
    .I2(n704_12) 
);
defparam n704_s4.INIT=8'h70;
  LUT3 n703_s4 (
    .F(n703_9),
    .I0(n772_31),
    .I1(n701_10),
    .I2(n695_10) 
);
defparam n703_s4.INIT=8'h80;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(n975_19),
    .I1(w_pos_x[6]),
    .I2(n703_11),
    .I3(n703_12) 
);
defparam n703_s5.INIT=16'h0700;
  LUT3 n702_s4 (
    .F(n702_9),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[5]),
    .I2(n702_11) 
);
defparam n702_s4.INIT=8'h70;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(ff_next_vram4_3_11),
    .I1(w_pos_x[4]),
    .I2(ff_next_vram0[7]),
    .I3(n703_9) 
);
defparam n702_s5.INIT=16'h0777;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(n772_34),
    .I1(w_sprite_mode2_7),
    .I2(ff_vram_address_16_7),
    .I3(w_sprite_mode2_4) 
);
defparam n701_s4.INIT=16'h001F;
  LUT3 n701_s5 (
    .F(n701_10),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n701_s5.INIT=8'h40;
  LUT4 n701_s6 (
    .F(n701_11),
    .I0(n975_19),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n701_12),
    .I3(n701_13) 
);
defparam n701_s6.INIT=16'h0700;
  LUT3 n700_s5 (
    .F(n700_10),
    .I0(w_address_s_16_5),
    .I1(w_pos_x[7]),
    .I2(n700_11) 
);
defparam n700_s5.INIT=8'h70;
  LUT3 n699_s5 (
    .F(n699_10),
    .I0(w_address_s_16_5),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n699_11) 
);
defparam n699_s5.INIT=8'h70;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(ff_next_vram3_7_8),
    .I1(w_pattern_name_t1[8]),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n975_19) 
);
defparam n698_s4.INIT=16'h0777;
  LUT4 n698_s5 (
    .F(n698_10),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t2[8]),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(w_address_s_16_5) 
);
defparam n698_s5.INIT=16'h0777;
  LUT4 n698_s6 (
    .F(n698_11),
    .I0(ff_next_vram4_3_11),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(reg_color_table_base[8]),
    .I3(n703_9) 
);
defparam n698_s6.INIT=16'h0777;
  LUT4 n697_s5 (
    .F(n697_10),
    .I0(w_pattern_name_t1[9]),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n779_28),
    .I3(n779_29) 
);
defparam n697_s5.INIT=16'h3FF5;
  LUT4 n697_s7 (
    .F(n697_12),
    .I0(n697_13),
    .I1(n697_14),
    .I2(n772_31),
    .I3(ff_next_vram0_7_10) 
);
defparam n697_s7.INIT=16'h3A00;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_next_vram4_7_11),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n696_11) 
);
defparam n696_s5.INIT=16'h7F00;
  LUT3 n695_s5 (
    .F(n695_10),
    .I0(w_sprite_mode2_7),
    .I1(n772_34),
    .I2(n695_16) 
);
defparam n695_s5.INIT=8'h01;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(n779_28),
    .I1(n779_29),
    .I2(n772_31),
    .I3(n695_17) 
);
defparam n695_s6.INIT=16'h6000;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_next_vram4_7_11),
    .I2(n975_19),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n695_s8.INIT=16'hF800;
  LUT4 n695_s9 (
    .F(n695_14),
    .I0(w_pattern_name_t1[11]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[11]),
    .I3(ff_next_vram4_3_7) 
);
defparam n695_s9.INIT=16'h0777;
  LUT4 n695_s10 (
    .F(n695_15),
    .I0(n706_14),
    .I1(n695_11),
    .I2(n695_18),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n695_s10.INIT=16'h8F00;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_next_vram4_7_11),
    .I2(n975_19),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n694_s5.INIT=16'hF800;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n772_31),
    .I2(n779_26),
    .I3(n694_18) 
);
defparam n694_s6.INIT=16'h8000;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(n779_27),
    .I1(n694_15),
    .I2(n695_18),
    .I3(reg_pattern_generator_table_base[12]) 
);
defparam n694_s7.INIT=16'h8F00;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(ff_next_vram4_3_7),
    .I1(n694_18),
    .I2(n695_10),
    .I3(n694_16) 
);
defparam n694_s8.INIT=16'h00BF;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_next_vram4_7_11),
    .I2(n975_19),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n693_s4.INIT=16'hF800;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(w_pattern_name_t1[13]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[13]),
    .I3(ff_next_vram4_3_7) 
);
defparam n693_s5.INIT=16'h0777;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(n691_17),
    .I1(n701_10),
    .I2(reg_color_table_base[13]),
    .I3(n693_12) 
);
defparam n693_s6.INIT=16'h007F;
  LUT3 n692_s4 (
    .F(n692_9),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(ff_next_vram4_7_11) 
);
defparam n692_s4.INIT=8'h80;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(reg_pattern_name_table_base[14]),
    .I1(n804_29),
    .I2(w_pattern_name_t2[14]),
    .I3(ff_next_vram4_3_7) 
);
defparam n692_s5.INIT=16'h0F77;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(n691_17),
    .I1(n701_10),
    .I2(reg_color_table_base[14]),
    .I3(n692_12) 
);
defparam n692_s6.INIT=16'h007F;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n691_14),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n691_s5.INIT=16'h0B00;
  LUT3 n691_s6 (
    .F(n691_11),
    .I0(n975_19),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n691_15) 
);
defparam n691_s6.INIT=8'h70;
  LUT3 n691_s8 (
    .F(n691_13),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(ff_next_vram4_3_11) 
);
defparam n691_s8.INIT=8'h80;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(n691_10),
    .I1(w_vram_interleave),
    .I2(n690_11),
    .I3(ff_next_vram0_7_8) 
);
defparam n690_s5.INIT=16'hF800;
  LUT4 n511_s4 (
    .F(n511_9),
    .I0(reg_screen_mode[2]),
    .I1(w_next_0_6),
    .I2(w_address_s_16_6),
    .I3(ff_next_vram3_7_8) 
);
defparam n511_s4.INIT=16'h004F;
  LUT4 n511_s5 (
    .F(n511_10),
    .I0(ff_phase[1]),
    .I1(w_vram_interleave),
    .I2(n772_33),
    .I3(reg_screen_mode[0]) 
);
defparam n511_s5.INIT=16'hF0EE;
  LUT3 n1345_s6 (
    .F(n1345_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1345_s6.INIT=8'hAC;
  LUT3 n1346_s5 (
    .F(n1346_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1346_s5.INIT=8'hCA;
  LUT3 n1347_s5 (
    .F(n1347_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1347_s5.INIT=8'hCA;
  LUT3 n1348_s5 (
    .F(n1348_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1348_s5.INIT=8'hCA;
  LUT4 n1349_s5 (
    .F(n1349_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]),
    .I3(n779_28) 
);
defparam n1349_s5.INIT=16'hCACC;
  LUT3 n1349_s6 (
    .F(n1349_9),
    .I0(n1345_9),
    .I1(ff_next_vram0[3]),
    .I2(w_sprite_mode2_5) 
);
defparam n1349_s6.INIT=8'hAC;
  LUT4 n1350_s5 (
    .F(n1350_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(n779_28) 
);
defparam n1350_s5.INIT=16'hCACC;
  LUT3 n1350_s6 (
    .F(n1350_9),
    .I0(n1346_8),
    .I1(ff_next_vram0[2]),
    .I2(w_sprite_mode2_5) 
);
defparam n1350_s6.INIT=8'hAC;
  LUT4 n1351_s5 (
    .F(n1351_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[6]),
    .I3(n779_28) 
);
defparam n1351_s5.INIT=16'hCACC;
  LUT3 n1351_s6 (
    .F(n1351_9),
    .I0(n1347_8),
    .I1(ff_next_vram0[1]),
    .I2(w_sprite_mode2_5) 
);
defparam n1351_s6.INIT=8'hAC;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1352_s4.INIT=16'hCCCA;
  LUT3 n1352_s5 (
    .F(n1352_8),
    .I0(n1348_8),
    .I1(ff_next_vram0[0]),
    .I2(w_sprite_mode2_5) 
);
defparam n1352_s5.INIT=8'hAC;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1353_s4.INIT=8'hAC;
  LUT3 n1354_s4 (
    .F(n1354_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1354_s4.INIT=8'hAC;
  LUT3 n1355_s4 (
    .F(n1355_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1355_s4.INIT=8'hAC;
  LUT3 n1356_s4 (
    .F(n1356_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1356_s4.INIT=8'hAC;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]),
    .I3(n779_28) 
);
defparam n1357_s4.INIT=16'hCACC;
  LUT3 n1357_s5 (
    .F(n1357_8),
    .I0(n1357_9),
    .I1(ff_next_vram1[3]),
    .I2(w_sprite_mode2_5) 
);
defparam n1357_s5.INIT=8'hAC;
  LUT4 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n779_28) 
);
defparam n1358_s4.INIT=16'hCACC;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(n1358_9),
    .I1(ff_next_vram1[2]),
    .I2(w_sprite_mode2_5) 
);
defparam n1358_s5.INIT=8'hAC;
  LUT4 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[4]),
    .I3(n779_28) 
);
defparam n1359_s4.INIT=16'hCACC;
  LUT3 n1359_s5 (
    .F(n1359_8),
    .I0(n1359_9),
    .I1(ff_next_vram1[1]),
    .I2(w_sprite_mode2_5) 
);
defparam n1359_s5.INIT=8'hAC;
  LUT4 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[4]),
    .I3(n779_28) 
);
defparam n1360_s4.INIT=16'hCACC;
  LUT3 n1360_s5 (
    .F(n1360_8),
    .I0(ff_next_vram1[0]),
    .I1(w_sprite_mode2_5),
    .I2(n1352_7) 
);
defparam n1360_s5.INIT=8'hE2;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT3 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1362_s4.INIT=8'hAC;
  LUT3 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1363_s4.INIT=8'hAC;
  LUT3 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1364_s4.INIT=8'hAC;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(n1365_8),
    .I1(ff_next_vram1[2]),
    .I2(n772_34),
    .I3(ff_next_vram4_3_7) 
);
defparam n1365_s4.INIT=16'h0305;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1369_s4.INIT=8'hAC;
  LUT3 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1370_s4.INIT=8'hAC;
  LUT3 n1371_s4 (
    .F(n1371_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1371_s4.INIT=8'hAC;
  LUT3 n1372_s4 (
    .F(n1372_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1372_s4.INIT=8'hAC;
  LUT4 n1373_s4 (
    .F(n1373_7),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]),
    .I3(n779_28) 
);
defparam n1373_s4.INIT=16'hCACC;
  LUT3 n1373_s5 (
    .F(n1373_8),
    .I0(n1373_9),
    .I1(ff_next_vram3[3]),
    .I2(w_sprite_mode2_5) 
);
defparam n1373_s5.INIT=8'hAC;
  LUT4 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]),
    .I3(n779_28) 
);
defparam n1374_s4.INIT=16'hCACC;
  LUT3 n1374_s5 (
    .F(n1374_8),
    .I0(n1374_9),
    .I1(ff_next_vram3[2]),
    .I2(w_sprite_mode2_5) 
);
defparam n1374_s5.INIT=8'hAC;
  LUT4 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[0]),
    .I3(n779_28) 
);
defparam n1375_s4.INIT=16'hCACC;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(n1375_9),
    .I1(ff_next_vram3[1]),
    .I2(w_sprite_mode2_5) 
);
defparam n1375_s5.INIT=8'hAC;
  LUT4 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[0]),
    .I3(n779_28) 
);
defparam n1376_s4.INIT=16'hCACC;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(n1376_9),
    .I1(ff_next_vram3[0]),
    .I2(w_sprite_mode2_5) 
);
defparam n1376_s5.INIT=8'hAC;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1377_s4.INIT=8'hAC;
  LUT3 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1378_s4.INIT=8'hAC;
  LUT3 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1379_s4.INIT=8'hAC;
  LUT3 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1380_s4.INIT=8'hAC;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[6]),
    .I3(n779_28) 
);
defparam n1381_s4.INIT=16'hACCC;
  LUT3 n1381_s5 (
    .F(n1381_8),
    .I0(n1361_7),
    .I1(ff_next_vram4[3]),
    .I2(w_sprite_mode2_5) 
);
defparam n1381_s5.INIT=8'hAC;
  LUT4 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[6]),
    .I3(n779_28) 
);
defparam n1382_s4.INIT=16'hACCC;
  LUT3 n1382_s5 (
    .F(n1382_8),
    .I0(n1362_7),
    .I1(ff_next_vram4[2]),
    .I2(w_sprite_mode2_5) 
);
defparam n1382_s5.INIT=8'hAC;
  LUT4 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[6]),
    .I3(n779_28) 
);
defparam n1383_s4.INIT=16'hACCC;
  LUT3 n1383_s5 (
    .F(n1383_8),
    .I0(n1363_7),
    .I1(ff_next_vram4[1]),
    .I2(w_sprite_mode2_5) 
);
defparam n1383_s5.INIT=8'hAC;
  LUT4 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[6]),
    .I3(n779_28) 
);
defparam n1384_s4.INIT=16'hACCC;
  LUT3 n1384_s5 (
    .F(n1384_8),
    .I0(n1364_7),
    .I1(ff_next_vram4[0]),
    .I2(w_sprite_mode2_5) 
);
defparam n1384_s5.INIT=8'hAC;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1385_s4.INIT=8'hAC;
  LUT3 n1386_s4 (
    .F(n1386_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1386_s4.INIT=8'hAC;
  LUT3 n1387_s4 (
    .F(n1387_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1387_s4.INIT=8'hAC;
  LUT3 n1388_s4 (
    .F(n1388_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1388_s4.INIT=8'hAC;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[4]),
    .I3(n779_28) 
);
defparam n1389_s4.INIT=16'hACCC;
  LUT3 n1389_s5 (
    .F(n1389_8),
    .I0(n1389_9),
    .I1(ff_next_vram5[3]),
    .I2(w_sprite_mode2_5) 
);
defparam n1389_s5.INIT=8'hAC;
  LUT4 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[4]),
    .I3(n779_28) 
);
defparam n1390_s4.INIT=16'hACCC;
  LUT3 n1390_s5 (
    .F(n1390_8),
    .I0(n1390_9),
    .I1(ff_next_vram5[2]),
    .I2(w_sprite_mode2_5) 
);
defparam n1390_s5.INIT=8'hAC;
  LUT4 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[4]),
    .I3(n779_28) 
);
defparam n1391_s4.INIT=16'hACCC;
  LUT3 n1391_s5 (
    .F(n1391_8),
    .I0(n1391_9),
    .I1(ff_next_vram5[1]),
    .I2(w_sprite_mode2_5) 
);
defparam n1391_s5.INIT=8'hAC;
  LUT4 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[4]),
    .I3(n779_28) 
);
defparam n1392_s4.INIT=16'hACCC;
  LUT3 n1392_s5 (
    .F(n1392_8),
    .I0(n1392_9),
    .I1(ff_next_vram5[0]),
    .I2(w_sprite_mode2_5) 
);
defparam n1392_s5.INIT=8'hAC;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1393_s4.INIT=8'hAC;
  LUT3 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1394_s4.INIT=8'hAC;
  LUT3 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1395_s4.INIT=8'hAC;
  LUT3 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1396_s4.INIT=8'hAC;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[2]),
    .I3(n779_28) 
);
defparam n1397_s4.INIT=16'hACCC;
  LUT3 n1397_s5 (
    .F(n1397_8),
    .I0(n1369_7),
    .I1(ff_next_vram6[3]),
    .I2(w_sprite_mode2_5) 
);
defparam n1397_s5.INIT=8'hAC;
  LUT4 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[2]),
    .I3(n779_28) 
);
defparam n1398_s4.INIT=16'hACCC;
  LUT3 n1398_s5 (
    .F(n1398_8),
    .I0(n1370_7),
    .I1(ff_next_vram6[2]),
    .I2(w_sprite_mode2_5) 
);
defparam n1398_s5.INIT=8'hAC;
  LUT4 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_34),
    .I3(ff_next_vram5[2]) 
);
defparam n1399_s4.INIT=16'hCACC;
  LUT3 n1399_s5 (
    .F(n1399_8),
    .I0(n1371_7),
    .I1(ff_next_vram6[1]),
    .I2(w_sprite_mode2_5) 
);
defparam n1399_s5.INIT=8'hAC;
  LUT4 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[2]),
    .I3(n779_28) 
);
defparam n1400_s4.INIT=16'hACCC;
  LUT3 n1400_s5 (
    .F(n1400_8),
    .I0(n1372_7),
    .I1(ff_next_vram6[0]),
    .I2(w_sprite_mode2_5) 
);
defparam n1400_s5.INIT=8'hAC;
  LUT4 n779_s24 (
    .F(n779_28),
    .I0(w_next_0_6),
    .I1(w_sprite_mode2_7),
    .I2(ff_next_vram3_7_8),
    .I3(n772_34) 
);
defparam n779_s24.INIT=16'h000B;
  LUT4 n779_s25 (
    .F(n779_29),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[3]),
    .I2(ff_next_vram3_7_8),
    .I3(w_sprite_mode2_6) 
);
defparam n779_s25.INIT=16'h0007;
  LUT3 n1341_s25 (
    .F(n1341_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1341_s25.INIT=8'hAC;
  LUT3 n1342_s25 (
    .F(n1342_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1342_s25.INIT=8'hAC;
  LUT3 n1343_s25 (
    .F(n1343_29),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1343_s25.INIT=8'hAC;
  LUT3 n1344_s25 (
    .F(n1344_29),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1344_s25.INIT=8'hAC;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT3 n706_s9 (
    .F(n706_14),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n706_s9.INIT=8'h10;
  LUT3 n705_s5 (
    .F(n705_10),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n779_28) 
);
defparam n705_s5.INIT=8'hAC;
  LUT4 n705_s6 (
    .F(n705_11),
    .I0(n779_28),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n779_26) 
);
defparam n705_s6.INIT=16'h0FBB;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(w_pos_x[5]),
    .I1(n804_29),
    .I2(ff_pos_x[1]),
    .I3(ff_next_vram4_3_7) 
);
defparam n704_s5.INIT=16'h0F77;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(ff_next_vram3_7_8),
    .I1(ff_pos_x[2]),
    .I2(w_pos_x[3]),
    .I3(w_address_s_16_5) 
);
defparam n704_s6.INIT=16'h0777;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(ff_next_vram4_3_11),
    .I1(w_pos_x[2]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n690_14) 
);
defparam n704_s7.INIT=16'h0777;
  LUT2 n703_s6 (
    .F(n703_11),
    .I0(w_pos_x[4]),
    .I1(w_address_s_16_5) 
);
defparam n703_s6.INIT=4'h8;
  LUT4 n703_s7 (
    .F(n703_12),
    .I0(ff_next_vram4_3_7),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(ff_next_vram3_7_8) 
);
defparam n703_s7.INIT=16'h0777;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(ff_next_vram3_7_8) 
);
defparam n702_s6.INIT=16'h0777;
  LUT2 n701_s7 (
    .F(n701_12),
    .I0(w_pos_x[6]),
    .I1(w_address_s_16_5) 
);
defparam n701_s7.INIT=4'h8;
  LUT4 n701_s8 (
    .F(n701_13),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(ff_next_vram3_7_8) 
);
defparam n701_s8.INIT=16'h0777;
  LUT4 n700_s6 (
    .F(n700_11),
    .I0(ff_next_vram4_3_7),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram3_7_8) 
);
defparam n700_s6.INIT=16'h0777;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(ff_next_vram4_3_7) 
);
defparam n699_s6.INIT=16'h0777;
  LUT3 n697_s8 (
    .F(n697_13),
    .I0(w_pattern_name_t2[9]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n779_28) 
);
defparam n697_s8.INIT=8'hAC;
  LUT4 n697_s9 (
    .F(n697_14),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n779_26),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(w_address_s_6_12) 
);
defparam n697_s9.INIT=16'h0F77;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(w_pattern_name_t1[10]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[10]),
    .I3(ff_next_vram4_3_7) 
);
defparam n696_s6.INIT=16'h0777;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n695_s11.INIT=16'h0114;
  LUT2 n695_s12 (
    .F(n695_17),
    .I0(w_vram_interleave),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n695_s12.INIT=4'h4;
  LUT4 n695_s13 (
    .F(n695_18),
    .I0(n772_34),
    .I1(w_sprite_mode2_7),
    .I2(n695_19),
    .I3(n690_14) 
);
defparam n695_s13.INIT=16'h00EF;
  LUT4 n694_s10 (
    .F(n694_15),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(n772_31),
    .I2(n779_26),
    .I3(n706_14) 
);
defparam n694_s10.INIT=16'h8000;
  LUT3 n694_s11 (
    .F(n694_16),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_next_vram4_3_11) 
);
defparam n694_s11.INIT=8'h80;
  LUT3 n693_s7 (
    .F(n693_12),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(ff_next_vram4_3_11) 
);
defparam n693_s7.INIT=8'h80;
  LUT3 n692_s7 (
    .F(n692_12),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(ff_next_vram4_3_11) 
);
defparam n692_s7.INIT=8'h80;
  LUT3 n691_s9 (
    .F(n691_14),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n691_s9.INIT=8'h70;
  LUT4 n691_s10 (
    .F(n691_15),
    .I0(w_pattern_name_t1[15]),
    .I1(ff_next_vram3_7_8),
    .I2(w_pattern_name_t2[15]),
    .I3(ff_next_vram4_3_7) 
);
defparam n691_s10.INIT=16'h0777;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(ff_next_vram4_3_7),
    .I1(n779_26),
    .I2(w_4colors_mode),
    .I3(n690_12) 
);
defparam n690_s6.INIT=16'hF400;
  LUT3 n1357_s6 (
    .F(n1357_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1357_s6.INIT=8'hAC;
  LUT3 n1358_s6 (
    .F(n1358_9),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1358_s6.INIT=8'hAC;
  LUT3 n1359_s6 (
    .F(n1359_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1359_s6.INIT=8'hAC;
  LUT4 n1365_s5 (
    .F(n1365_8),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram1[5]) 
);
defparam n1365_s5.INIT=16'h0700;
  LUT3 n1373_s6 (
    .F(n1373_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1373_s6.INIT=8'hAC;
  LUT3 n1374_s6 (
    .F(n1374_9),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1374_s6.INIT=8'hAC;
  LUT3 n1375_s6 (
    .F(n1375_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1375_s6.INIT=8'hAC;
  LUT3 n1376_s6 (
    .F(n1376_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1376_s6.INIT=8'hAC;
  LUT3 n1389_s6 (
    .F(n1389_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1389_s6.INIT=8'hAC;
  LUT3 n1390_s6 (
    .F(n1390_9),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1390_s6.INIT=8'hAC;
  LUT3 n1391_s6 (
    .F(n1391_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1391_s6.INIT=8'hAC;
  LUT3 n1392_s6 (
    .F(n1392_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1392_s6.INIT=8'hAC;
  LUT4 n695_s14 (
    .F(n695_19),
    .I0(w_address_s_16_6),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(n706_14) 
);
defparam n695_s14.INIT=16'hD700;
  LUT2 n690_s7 (
    .F(n690_12),
    .I0(ff_phase[0]),
    .I1(reg_pattern_name_table_base[16]) 
);
defparam n690_s7.INIT=4'h4;
  LUT3 n137_s3 (
    .F(n137_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9) 
);
defparam n137_s3.INIT=8'h06;
  LUT3 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_11),
    .I0(n772_31),
    .I1(w_vram_interleave),
    .I2(ff_next_vram3_7_8) 
);
defparam ff_next_vram4_7_s6.INIT=8'h02;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT4 n804_s22 (
    .F(n804_29),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_sprite_mode2_7),
    .I3(n804_27) 
);
defparam n804_s22.INIT=16'h001F;
  LUT4 n138_s5 (
    .F(n138_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(ff_screen_h_in_active_11),
    .I3(n256_12) 
);
defparam n138_s5.INIT=16'h0544;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n697_s10 (
    .F(n697_16),
    .I0(n779_28),
    .I1(n779_29),
    .I2(w_pixel_pos_y_Z[1]),
    .I3(ff_next_vram0_7_8) 
);
defparam n697_s10.INIT=16'h6000;
  LUT4 n779_s26 (
    .F(n779_31),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n779_26),
    .I2(n779_28),
    .I3(n779_29) 
);
defparam n779_s26.INIT=16'h0110;
  LUT3 ff_next_vram4_3_s6 (
    .F(ff_next_vram4_3_11),
    .I0(w_vram_interleave),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram4_3_s6.INIT=8'h02;
  LUT3 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s5.INIT=8'h01;
  LUT4 n694_s12 (
    .F(n694_18),
    .I0(reg_color_table_base[12]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n694_s12.INIT=16'h2000;
  LUT4 n706_s11 (
    .F(n706_17),
    .I0(w_vram_interleave),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n706_s11.INIT=16'h1000;
  LUT4 n690_s8 (
    .F(n690_14),
    .I0(n772_34),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n690_s8.INIT=16'h2000;
  LUT4 n695_s15 (
    .F(n695_21),
    .I0(reg_color_table_base[11]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n695_s15.INIT=16'h2000;
  LUT4 n1350_s7 (
    .F(n1350_11),
    .I0(n1351_6),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[2]) 
);
defparam n1350_s7.INIT=16'h4500;
  LUT4 n1349_s7 (
    .F(n1349_11),
    .I0(n1351_6),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[3]) 
);
defparam n1349_s7.INIT=16'h4500;
  LUT4 n691_s11 (
    .F(n691_17),
    .I0(n772_33),
    .I1(reg_screen_mode[0]),
    .I2(n772_34),
    .I3(n804_29) 
);
defparam n691_s11.INIT=16'h0700;
  LUT4 n998_s13 (
    .F(n998_19),
    .I0(ff_phase[0]),
    .I1(n772_33),
    .I2(reg_screen_mode[0]),
    .I3(n772_34) 
);
defparam n998_s13.INIT=16'h5540;
  LUT4 n1337_s27 (
    .F(n1337_38),
    .I0(n1351_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1337_s27.INIT=16'h2000;
  LUT4 n511_s6 (
    .F(n511_12),
    .I0(n511_10),
    .I1(ff_phase[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n511_s6.INIT=16'hB000;
  LUT4 n1348_s6 (
    .F(n1348_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[4]),
    .I3(w_next_0_8) 
);
defparam n1348_s6.INIT=16'h7000;
  LUT4 n1347_s6 (
    .F(n1347_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[5]),
    .I3(w_next_0_8) 
);
defparam n1347_s6.INIT=16'h7000;
  LUT4 n1346_s6 (
    .F(n1346_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[6]),
    .I3(w_next_0_8) 
);
defparam n1346_s6.INIT=16'h7000;
  LUT4 n1345_s7 (
    .F(n1345_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[7]),
    .I3(w_next_0_8) 
);
defparam n1345_s7.INIT=16'h7000;
  LUT4 n1400_s6 (
    .F(n1400_10),
    .I0(n1400_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1400_s6.INIT=16'hACCC;
  LUT4 n1399_s6 (
    .F(n1399_10),
    .I0(n1399_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1399_s6.INIT=16'hACCC;
  LUT4 n1392_s7 (
    .F(n1392_11),
    .I0(n1392_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1392_s7.INIT=16'hACCC;
  LUT4 n1391_s7 (
    .F(n1391_11),
    .I0(n1391_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1391_s7.INIT=16'hACCC;
  LUT4 n1384_s6 (
    .F(n1384_10),
    .I0(n1384_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1384_s6.INIT=16'hACCC;
  LUT4 n1383_s6 (
    .F(n1383_10),
    .I0(n1383_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1383_s6.INIT=16'hACCC;
  LUT4 n1376_s7 (
    .F(n1376_11),
    .I0(n1376_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1376_s7.INIT=16'hACCC;
  LUT4 n1375_s7 (
    .F(n1375_11),
    .I0(n1375_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1375_s7.INIT=16'hACCC;
  LUT4 n1368_s4 (
    .F(n1368_8),
    .I0(n1368_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1368_s4.INIT=16'hACCC;
  LUT4 n1367_s4 (
    .F(n1367_8),
    .I0(n1367_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1367_s4.INIT=16'hACCC;
  LUT4 n1360_s6 (
    .F(n1360_10),
    .I0(n1360_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1360_s6.INIT=16'hACCC;
  LUT4 n1359_s7 (
    .F(n1359_11),
    .I0(n1359_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1359_s7.INIT=16'hACCC;
  LUT4 n1352_s6 (
    .F(n1352_10),
    .I0(n1352_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1352_s6.INIT=16'hACCC;
  LUT4 n1351_s7 (
    .F(n1351_11),
    .I0(n1351_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1351_s7.INIT=16'hACCC;
  LUT3 n975_s14 (
    .F(n975_19),
    .I0(reg_screen_mode[0]),
    .I1(n772_33),
    .I2(n804_29) 
);
defparam n975_s14.INIT=8'h70;
  LUT4 n694_s13 (
    .F(n694_20),
    .I0(reg_screen_mode[0]),
    .I1(n772_33),
    .I2(w_pattern_name_t2[12]),
    .I3(ff_next_vram0_7_10) 
);
defparam n694_s13.INIT=16'hF700;
  LUT3 n776_s22 (
    .F(n776_27),
    .I0(reg_screen_mode[0]),
    .I1(n772_33),
    .I2(w_sprite_mode2_5) 
);
defparam n776_s22.INIT=8'h70;
  LUT3 n1627_s3 (
    .F(n1627_7),
    .I0(reg_screen_mode[0]),
    .I1(n772_33),
    .I2(w_4colors_mode_5) 
);
defparam n1627_s3.INIT=8'h07;
  LUT4 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_10),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram0_7_12) 
);
defparam ff_next_vram3_3_s5.INIT=16'hF800;
  LUT4 n182_s5 (
    .F(n182_11),
    .I0(n182_8),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s5.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT3 n691_s12 (
    .F(n691_19),
    .I0(n706_9),
    .I1(n690_14),
    .I2(reg_pattern_generator_table_base[15]) 
);
defparam n691_s12.INIT=8'hE0;
  LUT4 n692_s8 (
    .F(n692_14),
    .I0(n706_9),
    .I1(n690_14),
    .I2(reg_pattern_generator_table_base[14]),
    .I3(n692_11) 
);
defparam n692_s8.INIT=16'h1F00;
  LUT4 n693_s8 (
    .F(n693_14),
    .I0(n706_9),
    .I1(n690_14),
    .I2(reg_pattern_generator_table_base[13]),
    .I3(n693_11) 
);
defparam n693_s8.INIT=16'h1F00;
  LUT4 ff_next_vram0_7_s6 (
    .F(ff_next_vram0_7_12),
    .I0(n440_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s6.INIT=16'h0002;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_9),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n772_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n773_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n774_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n775_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n776_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n777_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n778_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n779_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n983_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n987_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n988_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n989_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n990_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n975_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n976_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n977_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n978_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n979_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n980_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n981_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n982_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n804_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n805_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n806_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n807_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n808_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n809_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n810_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n811_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n991_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n995_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n996_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n997_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n998_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n967_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n968_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n969_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n970_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n971_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n972_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n973_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n974_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n999_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1000_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1001_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1002_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1003_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1345_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1346_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1347_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1348_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1349_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1351_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1352_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1357_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1359_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1360_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1364_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1365_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1367_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1368_8),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1375_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1376_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1381_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1383_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1384_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1389_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1391_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1392_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1396_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1397_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1399_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1400_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1337_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1338_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1339_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1340_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1341_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1342_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1343_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1344_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1659_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1660_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1661_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1662_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n754_s5 (
    .O(n754_9),
    .I0(n754_6),
    .I1(n754_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n755_s5 (
    .O(n755_9),
    .I0(n755_6),
    .I1(n755_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n995_s11 (
    .O(n995_14),
    .I0(n995_16),
    .I1(n768_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n996_s11 (
    .O(n996_14),
    .I0(n996_16),
    .I1(n769_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n997_s11 (
    .O(n997_14),
    .I0(n997_16),
    .I1(n770_4),
    .S0(n998_19) 
);
  MUX2_LUT5 n998_s11 (
    .O(n998_14),
    .I0(n998_16),
    .I1(n771_4),
    .S0(n998_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  w_screen_v_active,
  ff_screen_h_active,
  reg_212lines_mode,
  n240_4,
  w_sprite_mode2,
  n772_33,
  reg_sprite_disable,
  ff_next_vram3_7_8,
  n1449_11,
  reg_display_on,
  n878_18,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_7,
  n317_8,
  n88_9,
  n440_9,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input w_screen_v_active;
input ff_screen_h_active;
input reg_212lines_mode;
input n240_4;
input w_sprite_mode2;
input n772_33;
input reg_sprite_disable;
input ff_next_vram3_7_8;
input n1449_11;
input reg_display_on;
input n878_18;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
input [2:0] w_horizontal_offset_l;
input [0:0] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_7;
output n317_8;
output n88_9;
output n440_9;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n322_7;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n78_7;
wire n440_6;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire n320_10;
wire n438_7;
wire n77_10;
wire n79_10;
wire ff_selected_count_3_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire n88_11;
wire n317_10;
wire n438_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT3 n440_s1 (
    .F(n440_4),
    .I0(n440_9),
    .I1(ff_vram_valid_9),
    .I2(n440_6) 
);
defparam n440_s1.INIT=8'h80;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_10),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_10) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_10) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_10) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT2 n322_s2 (
    .F(n322_7),
    .I0(w_selected_count[0]),
    .I1(n317_10) 
);
defparam n322_s2.INIT=4'h4;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_10) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_10) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_10),
    .I1(ff_select_finish_9),
    .I2(n317_10) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT3 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n440_s3.INIT=8'h40;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h9000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n240_4),
    .I1(n88_8),
    .I2(ff_selected_en_8),
    .I3(ff_selected_en_9) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT4 n317_s3 (
    .F(n317_8),
    .I0(n772_33),
    .I1(reg_screen_mode[0]),
    .I2(reg_sprite_disable),
    .I3(ff_next_vram3_7_8) 
);
defparam n317_s3.INIT=16'h0007;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(n240_4) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s4.INIT=16'h0001;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_10) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(n1449_11) 
);
defparam n438_s3.INIT=16'h4000;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT4 ff_selected_count_3_s6 (
    .F(ff_selected_count_3_10),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s6.INIT=16'h0004;
  LUT4 n440_s5 (
    .F(n440_9),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n440_s5.INIT=16'h0008;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_9) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n88_s5 (
    .F(n88_11),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_9),
    .I2(n88_8),
    .I3(n438_7) 
);
defparam n88_s5.INIT=16'hF400;
  LUT4 n317_s4 (
    .F(n317_10),
    .I0(w_screen_pos_x_Z_12),
    .I1(w_screen_pos_x_Z_13),
    .I2(n878_18),
    .I3(n317_8) 
);
defparam n317_s4.INIT=16'h7F00;
  LUT4 n438_s4 (
    .F(n438_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(n438_7) 
);
defparam n438_s4.INIT=16'h8000;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_10),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  n878_17,
  w_selected_en,
  ff_vram_valid_9,
  reg_sprite_16x16,
  ff_vram_valid_7,
  n256_11,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_13,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  n1245_6,
  n1449_11,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input n878_17;
input w_selected_en;
input ff_vram_valid_9;
input reg_sprite_16x16;
input ff_vram_valid_7;
input n256_11;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_13;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output n1245_6;
output n1449_11;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_9;
wire n1448_8;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_current_plane_2_14;
wire n1473_9;
wire n1280_10;
wire ff_vram_address_16_8;
wire n1427_11;
wire n1424_12;
wire ff_current_plane_2_19;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(ff_active),
    .I1(n1449_11),
    .I2(n1449_9) 
);
defparam n1449_s2.INIT=8'h08;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(ff_vram_valid_7),
    .I1(n1245_5),
    .I2(n256_11),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active_10),
    .I1(ff_active_9),
    .I2(w_selected_en),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s7.INIT=16'h0BBB;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_12),
    .I1(w_selected_count[3]),
    .I2(n1424_9),
    .I3(ff_active_13) 
);
defparam ff_active_s5.INIT=16'h0041;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_14),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s4 (
    .F(n1449_9),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s4.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n1449_11) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT2 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z_13),
    .I1(ff_state_1_7) 
);
defparam n1245_s2.INIT=4'h4;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n1245_s3.INIT=8'h80;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h8778;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT3 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_14),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s8.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1449_s5 (
    .F(n1449_11),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n1449_s5.INIT=16'h0001;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 n1427_s5 (
    .F(n1427_11),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s5.INIT=16'hC500;
  LUT4 n1424_s6 (
    .F(n1424_12),
    .I0(n1424_9),
    .I1(ff_current_plane[3]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1424_s6.INIT=16'hCA00;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_19),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s10.INIT=16'hBAFF;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFC ff_current_plane_0_s5 (
    .Q(ff_current_plane[0]),
    .D(n1427_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s5.INIT=1'b0;
  DFFP ff_current_plane_3_s5 (
    .Q(ff_current_plane[3]),
    .D(n1424_12),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s5.INIT=1'b1;
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n6_8,
  n1245_6,
  ff_active_d1,
  n240_4,
  n961_43,
  ff_border_detect_7,
  reg_sprite_16x16,
  ff_vram_valid_7,
  reg_color0_opaque,
  n1063_14,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_state,
  ff_status_register_pointer,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n878_18,
  n538_6,
  n1177_9,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n6_8;
input n1245_6;
input ff_active_d1;
input n240_4;
input n961_43;
input ff_border_detect_7;
input reg_sprite_16x16;
input ff_vram_valid_7;
input reg_color0_opaque;
input n1063_14;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_state;
input [1:0] ff_status_register_pointer;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n878_18;
output n538_6;
output n1177_9;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire ff_pre_pixel_color_en_8;
wire n1151_7;
wire n1142_7;
wire n1140_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1152_8;
wire n1143_8;
wire n890_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_12;
wire n1009_13;
wire n1009_14;
wire n538_8;
wire n890_10;
wire n1150_10;
wire n1152_10;
wire n1141_12;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1141_14;
wire n1144_9;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1149_9;
wire n1150_12;
wire n1153_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_12;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n878_s14.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'hCA00;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT4 n1151_s2 (
    .F(n1151_7),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(n1152_8),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=16'h0708;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_12),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n6_8),
    .I3(n1245_6) 
);
defparam n878_s15.INIT=16'h8000;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_8) 
);
defparam n1009_s1.INIT=8'hAC;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_8) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT3 n1009_s3 (
    .F(n1009_6),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s3.INIT=8'hCA;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(n1009_9),
    .I1(w_offset_x[3]),
    .I2(n1009_10),
    .I3(n1009_11) 
);
defparam n1009_s4.INIT=16'h0700;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n961_43),
    .I1(ff_border_detect_7) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_9),
    .I1(ff_pre_pixel_color[0]),
    .I2(n240_4),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT2 n1152_s3 (
    .F(n1152_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s3.INIT=4'h8;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT3 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s5.INIT=8'hCA;
  LUT2 n1009_s6 (
    .F(n1009_9),
    .I0(reg_sprite_16x16),
    .I1(reg_sprite_magify) 
);
defparam n1009_s6.INIT=4'h1;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(n1009_12),
    .I1(n1009_13),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s7.INIT=16'hF53F;
  LUT4 n1009_s8 (
    .F(n1009_11),
    .I0(n1009_14),
    .I1(ff_active),
    .I2(ff_vram_valid_7),
    .I3(n923_2) 
);
defparam n1009_s8.INIT=16'h4000;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s6.INIT=16'h0001;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=4'h4;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s9.INIT=16'h0001;
  LUT4 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s10.INIT=16'h8000;
  LUT3 n1009_s11 (
    .F(n1009_14),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_x[4]) 
);
defparam n1009_s11.INIT=8'h70;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1177_s3 (
    .F(n1177_9),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1063_14),
    .I3(ff_border_detect_7) 
);
defparam n1177_s3.INIT=16'hEFFF;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n1152_s4 (
    .F(n1152_10),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1152_s4.INIT=16'h1444;
  LUT4 n1141_s5 (
    .F(n1141_12),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1141_s5.INIT=16'hE000;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n6_8) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1141_s6 (
    .F(n1141_14),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1141_12) 
);
defparam n1141_s6.INIT=16'h0770;
  LUT4 n1144_s3 (
    .F(n1144_9),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1144_s3.INIT=16'h7007;
  LUT3 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n961_43),
    .I2(ff_border_detect_7) 
);
defparam n1145_s4.INIT=8'h15;
  LUT3 n1146_s3 (
    .F(n1146_9),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1146_s3.INIT=8'h70;
  LUT3 n1147_s3 (
    .F(n1147_9),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1147_s3.INIT=8'h70;
  LUT4 n1149_s3 (
    .F(n1149_9),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1149_s3.INIT=16'h7000;
  LUT4 n1150_s5 (
    .F(n1150_12),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1150_10) 
);
defparam n1150_s5.INIT=16'h0770;
  LUT4 n1153_s3 (
    .F(n1153_9),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s3.INIT=16'h0770;
  LUT3 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n961_43),
    .I2(ff_border_detect_7) 
);
defparam n1154_s3.INIT=8'h15;
  LUT3 n1155_s3 (
    .F(n1155_9),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=8'h70;
  LUT3 n1156_s3 (
    .F(n1156_9),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=8'h70;
  LUT3 n1157_s3 (
    .F(n1157_9),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n961_43),
    .I2(ff_border_detect_7),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_12),
    .I0(n961_43),
    .I1(ff_border_detect_7),
    .I2(ff_sprite_collision_8),
    .I3(n1177_9) 
);
defparam ff_sprite_collision_s8.INIT=16'h70FF;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n240_4) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_14),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_12),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_12),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  w_4colors_mode_5,
  reg_sprite_magify,
  reg_sprite_16x16,
  w_screen_v_active,
  reg_212lines_mode,
  n240_4,
  n772_33,
  reg_sprite_disable,
  ff_next_vram3_7_8,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n256_11,
  n6_8,
  n961_43,
  ff_border_detect_7,
  reg_color0_opaque,
  n1063_14,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_sprite_mode2_6,
  w_sprite_mode2_7,
  ff_vram_valid,
  n317_8,
  n88_9,
  n440_9,
  w_ic_vram_valid,
  n1245_5,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input w_4colors_mode_5;
input reg_sprite_magify;
input reg_sprite_16x16;
input w_screen_v_active;
input reg_212lines_mode;
input n240_4;
input n772_33;
input reg_sprite_disable;
input ff_next_vram3_7_8;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n256_11;
input n6_8;
input n961_43;
input ff_border_detect_7;
input reg_color0_opaque;
input n1063_14;
input [13:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output w_sprite_mode2_6;
output w_sprite_mode2_7;
output ff_vram_valid;
output n317_8;
output n88_9;
output n440_9;
output w_ic_vram_valid;
output n1245_5;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire n40_7;
wire ff_screen_h_active_10;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_6;
wire n878_17;
wire n878_18;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[2]),
    .I1(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s1.INIT=4'h4;
  LUT3 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[3]),
    .I2(w_4colors_mode_5) 
);
defparam w_sprite_mode2_s2.INIT=8'h07;
  LUT4 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[3]) 
);
defparam w_sprite_mode2_s3.INIT=16'h0100;
  LUT3 w_sprite_mode2_s4 (
    .F(w_sprite_mode2_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam w_sprite_mode2_s4.INIT=8'h10;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_17),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  LUT3 w_sprite_mode2_s5 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(w_sprite_mode2_6),
    .I2(w_sprite_mode2_5) 
);
defparam w_sprite_mode2_s5.INIT=8'h4F;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_4(n240_4),
    .w_sprite_mode2(w_sprite_mode2),
    .n772_33(n772_33),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram3_7_8(ff_next_vram3_7_8),
    .n1449_11(n1449_11),
    .reg_display_on(reg_display_on),
    .n878_18(n878_18),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[0]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n317_8(n317_8),
    .n88_9(n88_9),
    .n440_9(n440_9),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .n878_17(n878_17),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_9(ff_vram_valid_9),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n256_11(n256_11),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .n1449_11(n1449_11),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n6_8(n6_8),
    .n1245_6(n1245_6),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .n961_43(n961_43),
    .ff_border_detect_7(ff_border_detect_7),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .n1063_14(n1063_14),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n878_18(n878_18),
    .n538_6(n538_6),
    .n1177_9(n1177_9),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  ff_v_en_8,
  n103_9,
  reg_interlace_mode,
  w_address_s_16_5,
  w_next_0_8,
  w_4colors_mode,
  reg_display_on,
  n6_8,
  reg_left_mask,
  w_4colors_mode_5,
  w_address_s_6_12,
  ff_vram_address_16_7,
  reg_scroll_planes,
  w_next_0_6,
  w_address_s_16_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  n240_4,
  reg_sprite_disable,
  ff_reset_n2_1,
  n961_43,
  ff_border_detect_7,
  reg_color0_opaque,
  n1063_14,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n162_8,
  n138_6,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  n1627_5,
  n256_12,
  n1627_7,
  w_sprite_mode2_6,
  w_sprite_mode2_7,
  ff_vram_valid,
  n317_8,
  w_ic_vram_valid,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_9,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input ff_v_en_8;
input n103_9;
input reg_interlace_mode;
input w_address_s_16_5;
input w_next_0_8;
input w_4colors_mode;
input reg_display_on;
input n6_8;
input reg_left_mask;
input w_4colors_mode_5;
input w_address_s_6_12;
input ff_vram_address_16_7;
input reg_scroll_planes;
input w_next_0_6;
input w_address_s_16_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input n240_4;
input reg_sprite_disable;
input ff_reset_n2_1;
input n961_43;
input ff_border_detect_7;
input reg_color0_opaque;
input n1063_14;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n162_8;
output n138_6;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output n1627_5;
output n256_12;
output n1627_7;
output w_sprite_mode2_6;
output w_sprite_mode2_7;
output ff_vram_valid;
output n317_8;
output w_ic_vram_valid;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_9;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire ff_next_vram3_7_8;
wire n256_11;
wire n772_33;
wire w_sprite_mode2_4;
wire w_sprite_mode2_5;
wire n88_9;
wire n440_9;
wire n1245_5;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .n103_9(n103_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_address_s_16_5(w_address_s_16_5),
    .w_next_0_8(w_next_0_8),
    .w_4colors_mode(w_4colors_mode),
    .n440_9(n440_9),
    .n1449_11(n1449_11),
    .reg_display_on(reg_display_on),
    .w_screen_v_active(w_screen_v_active),
    .n6_8(n6_8),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .n88_9(n88_9),
    .n1245_5(n1245_5),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_address_s_6_12(w_address_s_6_12),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .ff_vram_address_16_7(ff_vram_address_16_7),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .reg_scroll_planes(reg_scroll_planes),
    .w_next_0_6(w_next_0_6),
    .w_address_s_16_6(w_address_s_16_6),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .n1627_5(n1627_5),
    .ff_next_vram3_7_8(ff_next_vram3_7_8),
    .n256_11(n256_11),
    .n256_12(n256_12),
    .n772_33(n772_33),
    .n1627_7(n1627_7),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_4colors_mode_5(w_4colors_mode_5),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_screen_v_active(w_screen_v_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_4(n240_4),
    .n772_33(n772_33),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram3_7_8(ff_next_vram3_7_8),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n256_11(n256_11),
    .n6_8(n6_8),
    .n961_43(n961_43),
    .ff_border_detect_7(ff_border_detect_7),
    .reg_color0_opaque(reg_color0_opaque),
    .n1063_14(n1063_14),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .n88_9(n88_9),
    .n440_9(n440_9),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_5(n1245_5),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  n354_7,
  w_pulse1,
  ff_vram_valid_10,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  n5284_7,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input n354_7;
input w_pulse1;
input ff_vram_valid_10;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output n5284_7;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_address_16_12;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_14;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5850_9;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5852_10;
wire n5853_10;
wire n5854_10;
wire n5855_11;
wire n5856_10;
wire n5857_10;
wire n5858_11;
wire n5859_10;
wire n5860_10;
wire n5861_10;
wire n5862_10;
wire n5863_11;
wire n5864_11;
wire n5865_10;
wire n5866_5;
wire n5866_6;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_6;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5882_5;
wire n5882_6;
wire n5883_5;
wire n5883_6;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5898_13;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5901_10;
wire n5901_11;
wire ff_cache0_already_read_9;
wire ff_cache0_already_read_11;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_11;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_9;
wire n6693_12;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache1_address_16_11;
wire ff_cache1_address_16_12;
wire ff_cache1_data_31_12;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_13;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_10;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_15;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6411_9;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_13;
wire n6693_14;
wire n5850_10;
wire n5850_11;
wire n5643_9;
wire n5643_10;
wire n5643_11;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_12;
wire n5851_13;
wire n5852_11;
wire n5852_12;
wire n5853_11;
wire n5853_12;
wire n5854_11;
wire n5854_12;
wire n5855_12;
wire n5855_14;
wire n5856_11;
wire n5856_12;
wire n5857_11;
wire n5857_12;
wire n5858_13;
wire n5859_11;
wire n5859_12;
wire n5860_11;
wire n5860_12;
wire n5861_11;
wire n5861_12;
wire n5862_11;
wire n5862_12;
wire n5863_12;
wire n5864_12;
wire n5865_11;
wire n5865_12;
wire n5866_8;
wire n5866_9;
wire n5866_12;
wire n5866_13;
wire n5867_7;
wire n5867_8;
wire n5867_10;
wire n5867_11;
wire n5868_7;
wire n5868_8;
wire n5868_10;
wire n5868_11;
wire n5869_7;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5872_7;
wire n5872_9;
wire n5872_10;
wire n5873_7;
wire n5873_8;
wire n5873_10;
wire n5873_11;
wire n5874_7;
wire n5874_8;
wire n5874_10;
wire n5874_11;
wire n5875_7;
wire n5875_8;
wire n5875_10;
wire n5875_11;
wire n5876_7;
wire n5876_8;
wire n5876_9;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5878_7;
wire n5878_8;
wire n5878_9;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5881_7;
wire n5881_8;
wire n5881_10;
wire n5881_11;
wire n5882_7;
wire n5882_8;
wire n5882_10;
wire n5882_11;
wire n5883_7;
wire n5883_8;
wire n5883_9;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5884_11;
wire n5885_6;
wire n5885_7;
wire n5885_8;
wire n5886_8;
wire n5886_9;
wire n5886_10;
wire n5886_11;
wire n5887_7;
wire n5887_8;
wire n5887_10;
wire n5887_11;
wire n5888_7;
wire n5888_8;
wire n5888_9;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5889_11;
wire n5890_7;
wire n5890_9;
wire n5891_7;
wire n5891_8;
wire n5891_9;
wire n5892_8;
wire n5892_9;
wire n5892_10;
wire n5892_11;
wire n5893_7;
wire n5893_8;
wire n5893_10;
wire n5893_11;
wire n5894_7;
wire n5894_8;
wire n5894_10;
wire n5894_11;
wire n5895_7;
wire n5895_8;
wire n5895_9;
wire n5895_10;
wire n5896_7;
wire n5896_8;
wire n5896_10;
wire n5896_11;
wire n5897_7;
wire n5897_8;
wire n5897_10;
wire n5897_11;
wire n5898_14;
wire n5898_16;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5898_20;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5899_17;
wire n5900_12;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5901_12;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache3_already_read_12;
wire ff_cache_vram_rdata_en_11;
wire ff_cache0_address_15_13;
wire ff_cache1_address_16_13;
wire ff_cache1_address_16_14;
wire ff_cache1_address_16_15;
wire ff_cache1_address_16_16;
wire ff_cache2_address_16_13;
wire ff_cache2_address_16_14;
wire ff_cache2_address_16_15;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_15;
wire ff_cache3_address_16_16;
wire ff_cache3_data_31_13;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_cache0_data_mask_2_18;
wire ff_cache3_data_mask_3_15;
wire ff_vram_valid_11;
wire n6695_13;
wire n5850_12;
wire n5850_13;
wire n5850_14;
wire n5850_17;
wire n5850_18;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5852_13;
wire n5852_14;
wire n5853_13;
wire n5853_14;
wire n5854_13;
wire n5854_14;
wire n5855_16;
wire n5856_13;
wire n5856_14;
wire n5857_13;
wire n5857_14;
wire n5858_14;
wire n5859_13;
wire n5859_14;
wire n5860_13;
wire n5860_14;
wire n5861_13;
wire n5861_14;
wire n5862_13;
wire n5862_14;
wire n5863_14;
wire n5864_14;
wire n5865_13;
wire n5865_14;
wire n5867_15;
wire n5868_15;
wire n5869_12;
wire n5869_13;
wire n5869_15;
wire n5869_16;
wire n5872_13;
wire n5872_14;
wire n5872_15;
wire n5872_16;
wire n5876_10;
wire n5876_12;
wire n5876_14;
wire n5876_15;
wire n5878_10;
wire n5878_11;
wire n5878_14;
wire n5878_15;
wire n5883_10;
wire n5883_12;
wire n5883_14;
wire n5883_15;
wire n5885_9;
wire n5885_10;
wire n5885_12;
wire n5885_13;
wire n5885_14;
wire n5888_12;
wire n5888_13;
wire n5888_14;
wire n5888_15;
wire n5890_12;
wire n5890_13;
wire n5890_14;
wire n5890_15;
wire n5891_10;
wire n5891_11;
wire n5891_14;
wire n5891_15;
wire n5895_13;
wire n5895_14;
wire n5895_15;
wire n5898_21;
wire n5898_22;
wire n5898_23;
wire n5898_24;
wire n5898_25;
wire n5899_18;
wire n5899_19;
wire n5900_18;
wire n5900_19;
wire n5901_17;
wire n5901_19;
wire ff_cache_vram_rdata_en_12;
wire ff_cache_vram_rdata_en_13;
wire n6695_14;
wire n6695_15;
wire n5850_19;
wire n5885_15;
wire n5885_16;
wire ff_cache2_already_read_16;
wire ff_cache2_address_16_17;
wire ff_cache2_already_read_18;
wire ff_cache_vram_rdata_en_17;
wire n5895_18;
wire ff_cache3_address_16_18;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_17;
wire ff_cache3_already_read_17;
wire ff_cache3_already_read_19;
wire ff_vram_valid_13;
wire ff_vram_address_16_17;
wire ff_vram_wdata_31_13;
wire ff_cache3_already_read_21;
wire ff_vram_wdata_31_15;
wire ff_cache_vram_rdata_en_19;
wire n6188_10;
wire ff_cache1_data_31_17;
wire ff_cache0_address_15_15;
wire n5890_17;
wire n5872_18;
wire ff_cache0_already_read_16;
wire ff_cache0_data_31_15;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache0_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache0_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache0_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_13;
wire n5855_18;
wire ff_cache0_data_en_13;
wire ff_vram_wdata_31_17;
wire n5866_19;
wire n5851_19;
wire n5901_22;
wire n5900_21;
wire ff_cache_vram_rdata_en_21;
wire ff_cache2_data_31_14;
wire ff_cache0_already_read_18;
wire ff_cache1_data_31_19;
wire ff_cache3_already_read_23;
wire n6694_12;
wire n5022_10;
wire ff_cache0_already_read_20;
wire n5866_21;
wire ff_cache0_data_mask_2_20;
wire n6692_11;
wire n5901_24;
wire ff_cache_vram_rdata_en_23;
wire ff_cache1_data_31_21;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire n5897_17;
wire n5896_17;
wire n5894_17;
wire n5893_17;
wire n5886_17;
wire n5880_17;
wire n5879_17;
wire n5875_17;
wire n5873_17;
wire n5870_17;
wire n5868_18;
wire n5867_18;
wire n5866_23;
wire n5892_17;
wire n5889_17;
wire n5887_16;
wire n5884_17;
wire n5882_17;
wire n5881_17;
wire n5877_17;
wire n5874_17;
wire n5871_18;
wire ff_cache2_data_mask_3_18;
wire ff_cache3_data_31_15;
wire ff_cache3_data_mask_3_19;
wire n5897_19;
wire n5894_19;
wire n5893_19;
wire n5892_19;
wire n5890_19;
wire n5889_19;
wire n5888_17;
wire n5887_18;
wire n5886_19;
wire n5884_19;
wire n5883_17;
wire n5882_19;
wire n5881_19;
wire n5877_19;
wire n5876_17;
wire n5874_19;
wire n5873_19;
wire n5872_20;
wire n5871_20;
wire n5870_19;
wire n5869_18;
wire n5867_20;
wire n5866_25;
wire n5850_21;
wire n5896_19;
wire n5880_19;
wire n5879_19;
wire n5875_19;
wire n5868_20;
wire n5896_21;
wire n5895_20;
wire n5892_21;
wire n5891_17;
wire n5889_21;
wire n5888_19;
wire n5887_20;
wire n5886_21;
wire n5884_21;
wire n5883_19;
wire n5882_21;
wire n5881_21;
wire n5880_21;
wire n5879_21;
wire n5878_17;
wire n5877_21;
wire n5876_19;
wire n5875_21;
wire n5874_21;
wire n5871_22;
wire n5870_21;
wire n5868_22;
wire n5866_27;
wire n5897_21;
wire n5894_21;
wire n5893_21;
wire n5873_21;
wire n5867_22;
wire ff_cache0_data_en_15;
wire ff_cache3_data_en_12;
wire n5901_26;
wire n5865_17;
wire n5862_17;
wire n5861_17;
wire n5860_17;
wire n5859_17;
wire n5857_17;
wire n5856_17;
wire n5854_17;
wire n5853_17;
wire n5852_17;
wire n5851_21;
wire n5900_23;
wire n5897_23;
wire n5896_23;
wire n5894_23;
wire n5893_23;
wire n5892_23;
wire n5889_23;
wire n5886_23;
wire n5885_18;
wire n5884_23;
wire n5882_23;
wire n5881_23;
wire n5880_23;
wire n5879_23;
wire n5877_23;
wire n5875_23;
wire n5874_23;
wire n5873_23;
wire n5871_24;
wire n5870_23;
wire n5868_24;
wire n5867_24;
wire n5866_29;
wire n5897_25;
wire n5896_25;
wire n5895_22;
wire n5894_25;
wire n5893_25;
wire n5892_25;
wire n5891_19;
wire n5889_25;
wire n5887_22;
wire n5884_25;
wire n5882_25;
wire n5881_25;
wire n5880_25;
wire n5879_25;
wire n5878_19;
wire n5877_25;
wire n5875_25;
wire n5874_25;
wire n5873_25;
wire n5871_26;
wire n5869_20;
wire n5868_26;
wire n5867_26;
wire n5864_16;
wire n5863_16;
wire n5855_20;
wire n5850_23;
wire n5890_21;
wire n5886_25;
wire n5872_22;
wire n5870_25;
wire n5866_31;
wire n5858_16;
wire ff_cache1_data_mask_3_18;
wire n6411_12;
wire ff_cache0_already_read_22;
wire ff_busy_12;
wire n6693_16;
wire ff_cache2_already_read_20;
wire n5898_27;
wire ff_cache0_data_31_17;
wire ff_cache0_data_23_16;
wire ff_cache0_data_15_16;
wire ff_cache0_data_7_16;
wire n5855_22;
wire n5858_18;
wire n5863_18;
wire n5864_18;
wire ff_busy_14;
wire ff_vram_wdata_31_19;
wire ff_cache1_data_31_23;
wire ff_cache_vram_rdata_7_11;
wire ff_cache0_address_15_17;
wire ff_cache3_already_read_25;
wire ff_cache0_already_read_24;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire n5023_8;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT3 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n81_9),
    .I2(n5851_19) 
);
defparam n5851_s6.INIT=8'hAC;
  LUT3 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n82_9),
    .I2(n5851_19) 
);
defparam n5852_s6.INIT=8'hAC;
  LUT3 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n83_9),
    .I2(n5851_19) 
);
defparam n5853_s6.INIT=8'hAC;
  LUT3 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n84_9),
    .I2(n5851_19) 
);
defparam n5854_s6.INIT=8'hAC;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_22),
    .I1(n85_9),
    .I2(n5855_11),
    .I3(n5851_19) 
);
defparam n5855_s6.INIT=16'h050C;
  LUT3 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n86_9),
    .I2(n5851_19) 
);
defparam n5856_s6.INIT=8'hAC;
  LUT3 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n87_9),
    .I2(n5851_19) 
);
defparam n5857_s6.INIT=8'hAC;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_18),
    .I1(n88_9),
    .I2(n5858_11),
    .I3(n5851_19) 
);
defparam n5858_s6.INIT=16'h050C;
  LUT3 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n89_9),
    .I2(n5851_19) 
);
defparam n5859_s6.INIT=8'hAC;
  LUT3 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n90_9),
    .I2(n5851_19) 
);
defparam n5860_s6.INIT=8'hAC;
  LUT3 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n91_9),
    .I2(n5851_19) 
);
defparam n5861_s6.INIT=8'hAC;
  LUT3 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n92_9),
    .I2(n5851_19) 
);
defparam n5862_s6.INIT=8'hAC;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_18),
    .I1(n93_9),
    .I2(n5863_11),
    .I3(n5851_19) 
);
defparam n5863_s6.INIT=16'h050C;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_18),
    .I1(n94_9),
    .I2(n5864_11),
    .I3(n5851_19) 
);
defparam n5864_s6.INIT=16'h050C;
  LUT3 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n95_9),
    .I2(n5851_19) 
);
defparam n5865_s6.INIT=8'hAC;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n96_9),
    .I3(n5866_19) 
);
defparam n5866_s1.INIT=16'h11F0;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5867_5),
    .I1(n5867_6),
    .I2(n97_9),
    .I3(n5866_19) 
);
defparam n5867_s1.INIT=16'h11F0;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5866_19) 
);
defparam n5868_s1.INIT=16'h11F0;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n5869_6),
    .I2(n99_9),
    .I3(n5866_19) 
);
defparam n5869_s1.INIT=16'h11F0;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n100_9),
    .I3(n5866_19) 
);
defparam n5870_s1.INIT=16'h11F0;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5866_19) 
);
defparam n5871_s1.INIT=16'h11F0;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n5872_6),
    .I2(n102_9),
    .I3(n5866_19) 
);
defparam n5872_s1.INIT=16'h11F0;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n103_9),
    .I3(n5866_19) 
);
defparam n5873_s1.INIT=16'h11F0;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n5874_6),
    .I2(n104_9),
    .I3(n5866_19) 
);
defparam n5874_s1.INIT=16'h11F0;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5875_5),
    .I1(n5875_6),
    .I2(n105_9),
    .I3(n5866_19) 
);
defparam n5875_s1.INIT=16'h11F0;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n5876_6),
    .I2(n106_9),
    .I3(n5866_19) 
);
defparam n5876_s1.INIT=16'h11F0;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_6),
    .I2(n107_9),
    .I3(n5866_19) 
);
defparam n5877_s1.INIT=16'h11F0;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n5878_6),
    .I2(n108_9),
    .I3(n5866_19) 
);
defparam n5878_s1.INIT=16'h11F0;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n5879_6),
    .I2(n109_9),
    .I3(n5866_19) 
);
defparam n5879_s1.INIT=16'h11F0;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n5880_6),
    .I2(n110_9),
    .I3(n5866_19) 
);
defparam n5880_s1.INIT=16'h11F0;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n111_9),
    .I3(n5866_19) 
);
defparam n5881_s1.INIT=16'h11F0;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5882_5),
    .I1(n5882_6),
    .I2(n112_9),
    .I3(n5866_19) 
);
defparam n5882_s1.INIT=16'h11F0;
  LUT4 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n5883_6),
    .I2(n113_9),
    .I3(n5866_19) 
);
defparam n5883_s1.INIT=16'h11F0;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n5884_6),
    .I2(n114_9),
    .I3(n5866_19) 
);
defparam n5884_s1.INIT=16'h11F0;
  LUT3 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n115_9),
    .I2(n5866_19) 
);
defparam n5885_s1.INIT=8'hAC;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5886_5),
    .I1(n5886_6),
    .I2(n116_9),
    .I3(n5866_19) 
);
defparam n5886_s1.INIT=16'h11F0;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n5887_6),
    .I2(n117_9),
    .I3(n5866_19) 
);
defparam n5887_s1.INIT=16'h11F0;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n118_9),
    .I3(n5866_19) 
);
defparam n5888_s1.INIT=16'h11F0;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n5889_6),
    .I2(n119_9),
    .I3(n5866_19) 
);
defparam n5889_s1.INIT=16'h11F0;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5890_5),
    .I1(n5890_6),
    .I2(n120_9),
    .I3(n5866_19) 
);
defparam n5890_s1.INIT=16'h11F0;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5891_5),
    .I1(n5891_6),
    .I2(n121_9),
    .I3(n5866_19) 
);
defparam n5891_s1.INIT=16'h11F0;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n122_9),
    .I3(n5866_19) 
);
defparam n5892_s1.INIT=16'h11F0;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5893_5),
    .I1(n5893_6),
    .I2(n123_9),
    .I3(n5866_19) 
);
defparam n5893_s1.INIT=16'h11F0;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5894_5),
    .I1(n5894_6),
    .I2(n124_9),
    .I3(n5866_19) 
);
defparam n5894_s1.INIT=16'h11F0;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5895_5),
    .I1(n5895_6),
    .I2(n125_9),
    .I3(n5866_19) 
);
defparam n5895_s1.INIT=16'h11F0;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n5896_6),
    .I2(n126_9),
    .I3(n5866_19) 
);
defparam n5896_s1.INIT=16'h11F0;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_6),
    .I2(n127_9),
    .I3(n5866_19) 
);
defparam n5897_s1.INIT=16'h11F0;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5898_12),
    .I3(n5898_13) 
);
defparam n5898_s6.INIT=16'h00F1;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5899_11),
    .I2(n5898_12),
    .I3(n5899_12) 
);
defparam n5899_s6.INIT=16'h00F1;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_9),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_18),
    .I2(ff_cache2_already_read_20) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_17),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hB000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5898_12),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_16),
    .I1(n6693_12),
    .I2(ff_cache0_already_read_11),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFFE0;
  LUT3 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_13),
    .I1(ff_vram_wdata_31_17),
    .I2(ff_vram_wdata_31_15) 
);
defparam ff_vram_wdata_31_s4.INIT=8'hB0;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_31_17),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(n5284_7),
    .I1(ff_cache1_address_16_11),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=16'hFE00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_31_12),
    .I3(ff_cache1_data_31_23) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_23_11),
    .I3(ff_cache1_data_31_23) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_15_11),
    .I3(ff_cache1_data_31_23) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_7_11),
    .I3(ff_cache1_data_31_23) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache2_address_16_17),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_address_16_s5.INIT=16'h0D00;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_20) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_20) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_20) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_20) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT3 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_18),
    .I2(ff_cache3_address_16_13) 
);
defparam ff_cache3_address_16_s5.INIT=8'hE0;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_vram_address_16_17),
    .I2(ff_vram_wdata_31_17),
    .I3(ff_vram_wdata_31_15) 
);
defparam ff_vram_address_16_s9.INIT=16'h4F00;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_15),
    .I1(ff_cache0_data_en_10),
    .I2(ff_cache0_data_en_13),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache0_data_en_13),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_data_en_12),
    .I1(ff_cache3_data_en_10),
    .I2(ff_cache0_data_en_13),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFF10;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(ff_busy_12),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_busy_14),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'hB0FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_13),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h1F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_20),
    .I3(ff_cache0_data_mask_2_15) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h1F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_busy_14),
    .I2(ff_vram_valid_9),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFFB0;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_15) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=8'h10;
  LUT3 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_14),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_wdata_31_17),
    .I2(ff_vram_wdata_31_15) 
);
defparam ff_vram_address_16_s10.INIT=8'hB0;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_9),
    .I2(n6411_12),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT4 n6697_s4 (
    .F(n6697_9),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6697_s4.INIT=16'h00F1;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n5898_12),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_12),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(ff_busy_12) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_13),
    .I1(n6693_14),
    .I2(ff_start),
    .I3(ff_busy_12) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT4 n5850_s4 (
    .F(n5850_9),
    .I0(n5850_10),
    .I1(ff_busy),
    .I2(n5850_11),
    .I3(w_command_vram_write) 
);
defparam n5850_s4.INIT=16'h0305;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_12),
    .I1(n5851_13),
    .I2(ff_cache_vram_address[16]),
    .I3(n5850_11) 
);
defparam n5851_s7.INIT=16'hB0BB;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5852_11),
    .I1(n5852_12),
    .I2(ff_cache_vram_address[15]),
    .I3(n5850_11) 
);
defparam n5852_s7.INIT=16'hB0BB;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5853_11),
    .I1(n5853_12),
    .I2(ff_cache_vram_address[14]),
    .I3(n5850_11) 
);
defparam n5853_s7.INIT=16'hB0BB;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5854_11),
    .I1(n5854_12),
    .I2(ff_cache_vram_address[13]),
    .I3(n5850_11) 
);
defparam n5854_s7.INIT=16'hB0BB;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_12),
    .I1(w_command_vram_address[12]),
    .I2(n5855_18),
    .I3(n5855_14) 
);
defparam n5855_s8.INIT=16'hB000;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5856_11),
    .I1(n5856_12),
    .I2(ff_cache_vram_address[11]),
    .I3(n5850_11) 
);
defparam n5856_s7.INIT=16'hB0BB;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n5857_11),
    .I1(n5857_12),
    .I2(ff_cache_vram_address[10]),
    .I3(n5850_11) 
);
defparam n5857_s7.INIT=16'hB0BB;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5855_12),
    .I1(w_command_vram_address[9]),
    .I2(n5858_16),
    .I3(n5858_13) 
);
defparam n5858_s8.INIT=16'h0B00;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5859_11),
    .I1(n5859_12),
    .I2(ff_cache_vram_address[8]),
    .I3(n5850_11) 
);
defparam n5859_s7.INIT=16'hB0BB;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5860_11),
    .I1(n5860_12),
    .I2(ff_cache_vram_address[7]),
    .I3(n5850_11) 
);
defparam n5860_s7.INIT=16'hB0BB;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5861_11),
    .I1(n5861_12),
    .I2(ff_cache_vram_address[6]),
    .I3(n5850_11) 
);
defparam n5861_s7.INIT=16'hB0BB;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(n5862_11),
    .I1(n5862_12),
    .I2(ff_cache_vram_address[5]),
    .I3(n5850_11) 
);
defparam n5862_s7.INIT=16'hB0BB;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5855_12),
    .I1(w_command_vram_address[4]),
    .I2(n5855_18),
    .I3(n5863_12) 
);
defparam n5863_s8.INIT=16'hB000;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5855_12),
    .I1(w_command_vram_address[3]),
    .I2(n5855_18),
    .I3(n5864_12) 
);
defparam n5864_s8.INIT=16'hB000;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5865_11),
    .I1(n5865_12),
    .I2(ff_cache_vram_address[2]),
    .I3(n5850_11) 
);
defparam n5865_s7.INIT=16'hB0BB;
  LUT3 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_8),
    .I1(n5866_9),
    .I2(n5866_21) 
);
defparam n5866_s2.INIT=8'h70;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_31),
    .I1(n6411_12),
    .I2(n5866_12),
    .I3(n5866_13) 
);
defparam n5866_s3.INIT=16'h7000;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_7),
    .I1(n5867_8),
    .I2(ff_priority[0]),
    .I3(n5866_21) 
);
defparam n5867_s2.INIT=16'h3500;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_22),
    .I1(n6411_9),
    .I2(n5867_10),
    .I3(n5867_11) 
);
defparam n5867_s3.INIT=16'h7000;
  LUT3 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n5868_8),
    .I2(n5866_21) 
);
defparam n5868_s2.INIT=8'h70;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_20),
    .I1(n6188_8),
    .I2(n5868_10),
    .I3(n5868_11) 
);
defparam n5868_s3.INIT=16'h7000;
  LUT3 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_7),
    .I1(n5869_8),
    .I2(n5866_21) 
);
defparam n5869_s2.INIT=8'h10;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[28]),
    .I2(n5869_9),
    .I3(n5869_10) 
);
defparam n5869_s3.INIT=16'hF100;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_25),
    .I1(ff_cache1_data_en_10),
    .I2(n5870_8),
    .I3(n5870_9) 
);
defparam n5870_s2.INIT=16'h7000;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_10),
    .I1(n5870_11),
    .I2(ff_priority[1]),
    .I3(n5866_21) 
);
defparam n5870_s3.INIT=16'h3500;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_18),
    .I1(n6409_11),
    .I2(n5871_8),
    .I3(n5871_9) 
);
defparam n5871_s2.INIT=16'h7000;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_10),
    .I1(n5871_11),
    .I2(ff_priority[0]),
    .I3(n5866_21) 
);
defparam n5871_s3.INIT=16'h3500;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[25]),
    .I2(n5869_9),
    .I3(n5872_7) 
);
defparam n5872_s2.INIT=16'hF100;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_22),
    .I1(n5872_9),
    .I2(n5872_10),
    .I3(n5872_18) 
);
defparam n5872_s3.INIT=16'h0700;
  LUT3 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_7),
    .I1(n5873_8),
    .I2(n5866_21) 
);
defparam n5873_s2.INIT=8'h70;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_21),
    .I1(n6411_9),
    .I2(n5873_10),
    .I3(n5873_11) 
);
defparam n5873_s3.INIT=16'h7000;
  LUT3 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_7),
    .I1(n5874_8),
    .I2(n5866_21) 
);
defparam n5874_s2.INIT=8'hE0;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_17),
    .I1(n6409_11),
    .I2(n5874_10),
    .I3(n5874_11) 
);
defparam n5874_s3.INIT=16'h7000;
  LUT3 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_7),
    .I1(n5875_8),
    .I2(n5866_21) 
);
defparam n5875_s2.INIT=8'hE0;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_19),
    .I1(n6188_8),
    .I2(n5875_10),
    .I3(n5875_11) 
);
defparam n5875_s3.INIT=16'h7000;
  LUT3 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n5876_8),
    .I2(n5866_21) 
);
defparam n5876_s2.INIT=8'h10;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[21]),
    .I2(n5869_9),
    .I3(n5876_9) 
);
defparam n5876_s3.INIT=16'hF100;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_17),
    .I1(n6409_11),
    .I2(n5877_8),
    .I3(n5877_9) 
);
defparam n5877_s2.INIT=16'h7000;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_10),
    .I1(n5877_11),
    .I2(ff_priority[1]),
    .I3(n5866_21) 
);
defparam n5877_s3.INIT=16'h3500;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_7),
    .I1(n5878_8),
    .I2(ff_priority[0]),
    .I3(n5866_21) 
);
defparam n5878_s2.INIT=16'h3500;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[19]),
    .I2(n5869_9),
    .I3(n5878_9) 
);
defparam n5878_s3.INIT=16'hF100;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_19),
    .I1(n6188_8),
    .I2(n5879_8),
    .I3(n5879_9) 
);
defparam n5879_s2.INIT=16'h7000;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_10),
    .I1(n5879_11),
    .I2(ff_priority[1]),
    .I3(n5866_21) 
);
defparam n5879_s3.INIT=16'h3500;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_19),
    .I1(n6188_8),
    .I2(n5880_8),
    .I3(n5880_9) 
);
defparam n5880_s2.INIT=16'h7000;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_10),
    .I1(n5880_11),
    .I2(ff_priority[0]),
    .I3(n5866_21) 
);
defparam n5880_s3.INIT=16'h3500;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_7),
    .I1(n5881_8),
    .I2(ff_priority[0]),
    .I3(n5866_21) 
);
defparam n5881_s2.INIT=16'h3500;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_17),
    .I1(n6409_11),
    .I2(n5881_10),
    .I3(n5881_11) 
);
defparam n5881_s3.INIT=16'h7000;
  LUT3 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_7),
    .I1(n5882_8),
    .I2(n5866_21) 
);
defparam n5882_s2.INIT=8'hE0;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_17),
    .I1(n6409_11),
    .I2(n5882_10),
    .I3(n5882_11) 
);
defparam n5882_s3.INIT=16'h7000;
  LUT3 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_7),
    .I1(n5883_8),
    .I2(n5866_21) 
);
defparam n5883_s2.INIT=8'h10;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[14]),
    .I2(n5869_9),
    .I3(n5883_9) 
);
defparam n5883_s3.INIT=16'hF100;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_17),
    .I1(n6409_11),
    .I2(n5884_8),
    .I3(n5884_9) 
);
defparam n5884_s2.INIT=16'h7000;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_10),
    .I1(n5884_11),
    .I2(ff_priority[0]),
    .I3(n5866_21) 
);
defparam n5884_s3.INIT=16'h3500;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_6),
    .I1(n6188_8),
    .I2(n5885_7),
    .I3(n5885_8) 
);
defparam n5885_s2.INIT=16'h008F;
  LUT4 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_25),
    .I1(ff_cache1_data_en_10),
    .I2(n5886_8),
    .I3(n5886_9) 
);
defparam n5886_s2.INIT=16'h7000;
  LUT3 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_10),
    .I1(n5886_11),
    .I2(n5866_21) 
);
defparam n5886_s3.INIT=8'h70;
  LUT3 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_7),
    .I1(n5887_8),
    .I2(n5866_21) 
);
defparam n5887_s2.INIT=8'h70;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_16),
    .I1(n6409_11),
    .I2(n5887_10),
    .I3(n5887_11) 
);
defparam n5887_s3.INIT=16'h0070;
  LUT3 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_7),
    .I1(n5888_8),
    .I2(n5866_21) 
);
defparam n5888_s2.INIT=8'h10;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[9]),
    .I2(n5869_9),
    .I3(n5888_9) 
);
defparam n5888_s3.INIT=16'hF100;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_17),
    .I1(n6409_11),
    .I2(n5889_8),
    .I3(n5889_9) 
);
defparam n5889_s2.INIT=16'h7000;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_10),
    .I1(n5889_11),
    .I2(ff_priority[0]),
    .I3(n5866_21) 
);
defparam n5889_s3.INIT=16'h3500;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[7]),
    .I2(n5869_9),
    .I3(n5890_7) 
);
defparam n5890_s2.INIT=16'hF100;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_21),
    .I1(n5872_9),
    .I2(n5890_9),
    .I3(n5890_17) 
);
defparam n5890_s3.INIT=16'h0700;
  LUT3 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_7),
    .I1(n5891_8),
    .I2(n5866_21) 
);
defparam n5891_s2.INIT=8'hE0;
  LUT4 n5891_s3 (
    .F(n5891_6),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[6]),
    .I2(n5869_9),
    .I3(n5891_9) 
);
defparam n5891_s3.INIT=16'hF100;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_17),
    .I1(n6409_11),
    .I2(n5892_8),
    .I3(n5892_9) 
);
defparam n5892_s2.INIT=16'h7000;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_10),
    .I1(n5892_11),
    .I2(ff_priority[0]),
    .I3(n5866_21) 
);
defparam n5892_s3.INIT=16'h3500;
  LUT3 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_7),
    .I1(n5866_21),
    .I2(n5893_8) 
);
defparam n5893_s2.INIT=8'h04;
  LUT4 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_21),
    .I1(n6411_9),
    .I2(n5893_10),
    .I3(n5893_11) 
);
defparam n5893_s3.INIT=16'h7000;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n5894_8),
    .I2(ff_priority[1]),
    .I3(n5866_21) 
);
defparam n5894_s2.INIT=16'h3500;
  LUT4 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_21),
    .I1(n6411_9),
    .I2(n5894_10),
    .I3(n5894_11) 
);
defparam n5894_s3.INIT=16'h7000;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[2]),
    .I2(n5869_9),
    .I3(n5895_7) 
);
defparam n5895_s2.INIT=16'hF100;
  LUT4 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_8),
    .I1(n5895_9),
    .I2(n5895_10),
    .I3(n5895_18) 
);
defparam n5895_s3.INIT=16'h7000;
  LUT3 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_7),
    .I1(n5896_8),
    .I2(n5866_21) 
);
defparam n5896_s2.INIT=8'hE0;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_19),
    .I1(n6188_8),
    .I2(n5896_10),
    .I3(n5896_11) 
);
defparam n5896_s3.INIT=16'h7000;
  LUT3 n5897_s2 (
    .F(n5897_5),
    .I0(n5897_7),
    .I1(n5897_8),
    .I2(n5866_21) 
);
defparam n5897_s2.INIT=8'h70;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_21),
    .I1(n6411_9),
    .I2(n5897_10),
    .I3(n5897_11) 
);
defparam n5897_s3.INIT=16'h7000;
  LUT2 n5898_s7 (
    .F(n5898_10),
    .I0(n5898_14),
    .I1(n5898_27) 
);
defparam n5898_s7.INIT=4'h4;
  LUT4 n5898_s8 (
    .F(n5898_11),
    .I0(n5898_16),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5898_17),
    .I3(n5898_18) 
);
defparam n5898_s8.INIT=16'hB000;
  LUT2 n5898_s9 (
    .F(n5898_12),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5898_s9.INIT=4'h8;
  LUT3 n5898_s10 (
    .F(n5898_13),
    .I0(n5898_19),
    .I1(n5898_20),
    .I2(n5866_19) 
);
defparam n5898_s10.INIT=8'h0E;
  LUT2 n5899_s7 (
    .F(n5899_10),
    .I0(n5899_13),
    .I1(n5898_27) 
);
defparam n5899_s7.INIT=4'h4;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(n5898_16),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5899_14),
    .I3(n5899_15) 
);
defparam n5899_s8.INIT=16'hB000;
  LUT3 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_16),
    .I1(n5899_17),
    .I2(n5866_19) 
);
defparam n5899_s9.INIT=8'h0E;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5900_12),
    .I1(n5900_13),
    .I2(n5900_14),
    .I3(n5898_27) 
);
defparam n5900_s7.INIT=16'h7077;
  LUT3 n5900_s8 (
    .F(n5900_11),
    .I0(n5900_15),
    .I1(n5900_16),
    .I2(n5866_19) 
);
defparam n5900_s8.INIT=8'h0E;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5901_12),
    .I1(n5901_13),
    .I2(n5901_14),
    .I3(n5898_27) 
);
defparam n5901_s7.INIT=16'h7077;
  LUT3 n5901_s8 (
    .F(n5901_11),
    .I0(n5901_15),
    .I1(n5901_16),
    .I2(n5866_19) 
);
defparam n5901_s8.INIT=8'h0E;
  LUT3 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_already_read_18),
    .I2(ff_cache0_already_read_22) 
);
defparam ff_cache0_already_read_s5.INIT=8'h80;
  LUT2 ff_cache0_already_read_s7 (
    .F(ff_cache0_already_read_11),
    .I0(ff_cache_vram_rdata_en_19),
    .I1(ff_cache0_already_read_20) 
);
defparam ff_cache0_already_read_s7.INIT=4'h8;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s5.INIT=16'hB0BB;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT3 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_cache_vram_rdata_en_19),
    .I2(ff_cache1_already_read_12) 
);
defparam ff_cache1_already_read_s7.INIT=8'h80;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_10),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT3 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(ff_cache3_already_read_19),
    .I1(n5284_7),
    .I2(ff_cache3_address_16_18) 
);
defparam ff_cache3_already_read_s7.INIT=8'h0D;
  LUT2 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(w_cache_vram_rdata_en),
    .I1(n6693_16) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=4'h1;
  LUT3 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=8'h01;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6693_s6 (
    .F(n6693_12),
    .I0(ff_cache_vram_rdata_en_11),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_already_read_23),
    .I3(ff_vram_address_16_17) 
);
defparam n6693_s6.INIT=16'hCA00;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_15),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_data_mask_2_12) 
);
defparam ff_cache0_address_15_s6.INIT=16'h0007;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache0_address_15_15),
    .I1(ff_cache0_already_read_18),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s6.INIT=16'hF400;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_address_16_13),
    .I2(ff_cache1_address_16_14),
    .I3(ff_cache1_address_16_15) 
);
defparam ff_cache1_address_16_s6.INIT=16'h1000;
  LUT3 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache1_address_16_16),
    .I1(ff_cache3_already_read_23),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_address_16_s7.INIT=8'h40;
  LUT2 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_31_s7.INIT=4'h8;
  LUT2 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_23_s6.INIT=4'h8;
  LUT2 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_15_s6.INIT=4'h8;
  LUT2 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_7_s6.INIT=4'h8;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache2_address_16_14),
    .I2(ff_cache1_already_read_9),
    .I3(ff_cache2_address_16_15) 
);
defparam ff_cache2_address_16_s6.INIT=16'h007F;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(w_cache2_hit),
    .I1(ff_cache2_address_16_13),
    .I2(ff_cache3_address_16_14),
    .I3(n5284_7) 
);
defparam ff_cache3_address_16_s6.INIT=16'h00F4;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(n5284_7),
    .I1(ff_cache3_address_16_14),
    .I2(ff_cache3_address_16_16),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache3_address_16_s8.INIT=16'hFE00;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_13),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_16_18) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(n5284_7),
    .I1(ff_cache3_already_read_12),
    .I2(ff_cache3_already_read_23),
    .I3(ff_cache0_data_mask_2_20) 
);
defparam ff_cache0_data_en_s5.INIT=16'hBF00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache0_already_read_22),
    .I1(ff_cache3_already_read_21),
    .I2(ff_cache1_already_read_12),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00EF;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_18),
    .I3(ff_cache3_already_read_21) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache0_already_read_20),
    .I1(n6188_8),
    .I2(ff_cache0_data_en_13) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(ff_cache3_already_read_11),
    .I1(ff_cache3_already_read_21),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache3_data_en_s5.INIT=8'hE0;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache1_address_16_14),
    .I2(ff_cache0_data_mask_2_17),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h00BF;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5641_9),
    .I3(ff_cache0_address_15_13) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'hBF00;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(ff_cache0_data_en_15),
    .I1(ff_cache0_data_mask_2_18),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h10;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5642_9),
    .I3(ff_cache0_address_15_13) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'hBF00;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5643_9),
    .I3(ff_cache0_address_15_13) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'hBF00;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n5640_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(n5641_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(n5642_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(n5643_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_19),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5284_7),
    .I1(n5625_9),
    .I2(n5640_9),
    .I3(ff_cache0_address_15_13) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'hBF00;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(ff_cache_vram_write),
    .I1(ff_cache_vram_rdata_en_11),
    .I2(ff_vram_wdata_31_19),
    .I3(ff_vram_valid_13) 
);
defparam ff_vram_valid_s5.INIT=16'hF400;
  LUT3 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_vram_valid_11),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_valid_s6.INIT=8'h0B;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_address_16_11),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_already_read_12),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h004F;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(n5640_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(n1350_4),
    .I1(n5643_11),
    .I2(ff_cache1_address_16_16),
    .I3(ff_cache1_data_mask_3_18) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'hBF00;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(n5641_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(n5642_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(n5643_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_18),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_address_16_15),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_address_16_17),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'hF400;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(n5640_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache0_already_read_20),
    .I1(n6188_8),
    .I2(ff_cache2_data_mask_3_18),
    .I3(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'h0E00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(n5641_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(n5642_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(n5643_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_9),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT3 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s4.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(n5850_10) 
);
defparam n6695_s7.INIT=16'h007F;
  LUT2 n6693_s7 (
    .F(n6693_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s7.INIT=4'h6;
  LUT4 n6693_s8 (
    .F(n6693_14),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s8.INIT=16'hB0BB;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(n5850_12),
    .I1(n5850_13),
    .I2(n5850_14),
    .I3(n5850_23) 
);
defparam n5850_s5.INIT=16'h0001;
  LUT4 n5850_s6 (
    .F(n5850_11),
    .I0(n5850_21),
    .I1(n5850_17),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(n5850_18) 
);
defparam n5850_s6.INIT=16'h7000;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT3 n5643_s6 (
    .F(n5643_11),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5643_s6.INIT=8'h40;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT4 n5851_s9 (
    .F(n5851_12),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5851_s9.INIT=16'hAC00;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(n5898_16),
    .I1(w_command_vram_address[16]),
    .I2(n5851_15),
    .I3(n5851_16) 
);
defparam n5851_s10.INIT=16'hB000;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5852_s8.INIT=16'hAC00;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[15]),
    .I2(n5852_13),
    .I3(n5852_14) 
);
defparam n5852_s9.INIT=16'hB000;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5853_s8.INIT=16'hAC00;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[14]),
    .I2(n5853_13),
    .I3(n5853_14) 
);
defparam n5853_s9.INIT=16'hB000;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5854_s8.INIT=16'hAC00;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[13]),
    .I2(n5854_13),
    .I3(n5854_14) 
);
defparam n5854_s9.INIT=16'hB000;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(ff_cache1_data_en_10),
    .I1(n5851_14),
    .I2(n5869_9),
    .I3(n5898_16) 
);
defparam n5855_s9.INIT=16'hD000;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[12]),
    .I2(n5855_20),
    .I3(n5855_16) 
);
defparam n5855_s11.INIT=16'h0700;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5856_s8.INIT=16'hAC00;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[11]),
    .I2(n5856_13),
    .I3(n5856_14) 
);
defparam n5856_s9.INIT=16'hB000;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5857_s8.INIT=16'hAC00;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[10]),
    .I2(n5857_13),
    .I3(n5857_14) 
);
defparam n5857_s9.INIT=16'hB000;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n5850_14),
    .I1(ff_cache0_address[9]),
    .I2(n5855_18),
    .I3(n5858_14) 
);
defparam n5858_s10.INIT=16'h7000;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5859_s8.INIT=16'hAC00;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[8]),
    .I2(n5859_13),
    .I3(n5859_14) 
);
defparam n5859_s9.INIT=16'hB000;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5860_s8.INIT=16'hAC00;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[7]),
    .I2(n5860_13),
    .I3(n5860_14) 
);
defparam n5860_s9.INIT=16'hB000;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5861_s8.INIT=16'hAC00;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[6]),
    .I2(n5861_13),
    .I3(n5861_14) 
);
defparam n5861_s9.INIT=16'hB000;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5862_s8.INIT=16'hAC00;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[5]),
    .I2(n5862_13),
    .I3(n5862_14) 
);
defparam n5862_s9.INIT=16'hB000;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n5850_14),
    .I1(ff_cache0_address[4]),
    .I2(n5863_16),
    .I3(n5863_14) 
);
defparam n5863_s9.INIT=16'h0700;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(n5850_14),
    .I1(ff_cache0_address[3]),
    .I2(n5864_16),
    .I3(n5864_14) 
);
defparam n5864_s9.INIT=16'h0700;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5865_s8.INIT=16'hAC00;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5898_16),
    .I1(w_command_vram_address[2]),
    .I2(n5865_13),
    .I3(n5865_14) 
);
defparam n5865_s9.INIT=16'hB000;
  LUT4 n5866_s5 (
    .F(n5866_8),
    .I0(n5866_23),
    .I1(n5866_27),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s5.INIT=16'hCFFA;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_25),
    .I1(n5866_31),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s6.INIT=16'hFACF;
  LUT3 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_27),
    .I1(n6411_9),
    .I2(n5866_29) 
);
defparam n5866_s9.INIT=8'h07;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(n5866_25),
    .I1(n6188_8),
    .I2(n5866_23),
    .I3(n6409_11) 
);
defparam n5866_s10.INIT=16'h0777;
  LUT3 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_18),
    .I1(n5867_20),
    .I2(ff_priority[1]) 
);
defparam n5867_s4.INIT=8'hCA;
  LUT3 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_26),
    .I1(n5867_22),
    .I2(ff_priority[1]) 
);
defparam n5867_s5.INIT=8'hCA;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(n5867_26),
    .I1(n6411_12),
    .I2(n5867_18),
    .I3(n6409_11) 
);
defparam n5867_s7.INIT=16'h0777;
  LUT3 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_20),
    .I1(n6188_8),
    .I2(n5867_24) 
);
defparam n5867_s8.INIT=8'h07;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5868_20),
    .I1(n5868_26),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5868_s4.INIT=16'hFACF;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_18),
    .I1(n5868_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5868_s5.INIT=16'hCFFA;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_26),
    .I1(n6411_12),
    .I2(n5868_22),
    .I3(n6411_9) 
);
defparam n5868_s7.INIT=16'h0777;
  LUT3 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_18),
    .I1(n6409_11),
    .I2(n5868_24) 
);
defparam n5868_s8.INIT=8'h07;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_20),
    .I1(n5869_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5869_s4.INIT=16'hCA00;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_13),
    .I1(n5869_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s5.INIT=16'h0C0A;
  LUT2 n5869_s6 (
    .F(n5869_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5869_s6.INIT=4'h6;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_18),
    .I1(n6188_8),
    .I2(n5869_15),
    .I3(n5869_16) 
);
defparam n5869_s7.INIT=16'h0700;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(n5870_19),
    .I1(n6188_8),
    .I2(n5870_17),
    .I3(n6409_11) 
);
defparam n5870_s5.INIT=16'h0777;
  LUT3 n5870_s6 (
    .F(n5870_9),
    .I0(n5870_21),
    .I1(n6411_9),
    .I2(n5870_23) 
);
defparam n5870_s6.INIT=8'h07;
  LUT3 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_17),
    .I1(n5870_25),
    .I2(ff_priority[0]) 
);
defparam n5870_s7.INIT=8'hCA;
  LUT3 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_19),
    .I1(n5870_21),
    .I2(ff_priority[0]) 
);
defparam n5870_s8.INIT=8'hCA;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_26),
    .I1(n6411_12),
    .I2(n5871_22),
    .I3(n6411_9) 
);
defparam n5871_s5.INIT=16'h0777;
  LUT3 n5871_s6 (
    .F(n5871_9),
    .I0(n5871_20),
    .I1(n6188_8),
    .I2(n5871_24) 
);
defparam n5871_s6.INIT=8'h07;
  LUT3 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_18),
    .I1(n5871_20),
    .I2(ff_priority[1]) 
);
defparam n5871_s7.INIT=8'hCA;
  LUT3 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_26),
    .I1(n5871_22),
    .I2(ff_priority[1]) 
);
defparam n5871_s8.INIT=8'hCA;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5872_20),
    .I1(n6188_8),
    .I2(n5872_13),
    .I3(n5872_14) 
);
defparam n5872_s4.INIT=16'h0700;
  LUT2 n5872_s6 (
    .F(n5872_9),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5872_s6.INIT=4'h4;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_20),
    .I1(n5872_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s7.INIT=16'hCA00;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(n5873_17),
    .I1(n5873_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5873_s4.INIT=16'hCFFA;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_19),
    .I1(n5873_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s5.INIT=16'hFACF;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_19),
    .I1(n6188_8),
    .I2(n5873_17),
    .I3(n6409_11) 
);
defparam n5873_s7.INIT=16'h0777;
  LUT3 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_25),
    .I1(n6411_12),
    .I2(n5873_23) 
);
defparam n5873_s8.INIT=8'h07;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5874_17),
    .I1(n5874_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s4.INIT=16'h0305;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(n5874_25),
    .I1(n5874_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5874_s5.INIT=16'h3500;
  LUT3 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_19),
    .I1(n6188_8),
    .I2(n5874_23) 
);
defparam n5874_s7.INIT=8'h07;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n5874_25),
    .I1(n6411_12),
    .I2(n5874_21),
    .I3(n6411_9) 
);
defparam n5874_s8.INIT=16'h0777;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_17),
    .I1(n5875_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s4.INIT=16'h0305;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_25),
    .I1(n5875_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5875_s5.INIT=16'h3500;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_25),
    .I1(ff_cache1_data_en_10),
    .I2(n5875_21),
    .I3(n6411_9) 
);
defparam n5875_s7.INIT=16'h0777;
  LUT3 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_17),
    .I1(n6409_11),
    .I2(n5875_23) 
);
defparam n5875_s8.INIT=8'h07;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5876_10),
    .I1(n5876_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s4.INIT=16'h0C0A;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(n5876_12),
    .I1(n5876_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5876_s5.INIT=16'hCA00;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5876_17),
    .I1(n6188_8),
    .I2(n5876_14),
    .I3(n5876_15) 
);
defparam n5876_s6.INIT=16'h0700;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(n5877_25),
    .I1(n6411_12),
    .I2(n5877_21),
    .I3(n6411_9) 
);
defparam n5877_s5.INIT=16'h0777;
  LUT3 n5877_s6 (
    .F(n5877_9),
    .I0(n5877_19),
    .I1(n6188_8),
    .I2(n5877_23) 
);
defparam n5877_s6.INIT=8'h07;
  LUT3 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_17),
    .I1(n5877_25),
    .I2(ff_priority[0]) 
);
defparam n5877_s7.INIT=8'hCA;
  LUT3 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_19),
    .I1(n5877_21),
    .I2(ff_priority[0]) 
);
defparam n5877_s8.INIT=8'hCA;
  LUT3 n5878_s4 (
    .F(n5878_7),
    .I0(n5878_10),
    .I1(n5878_11),
    .I2(ff_priority[1]) 
);
defparam n5878_s4.INIT=8'hCA;
  LUT3 n5878_s5 (
    .F(n5878_8),
    .I0(n5878_19),
    .I1(n5878_17),
    .I2(ff_priority[1]) 
);
defparam n5878_s5.INIT=8'hCA;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_17),
    .I1(n6411_9),
    .I2(n5878_14),
    .I3(n5878_15) 
);
defparam n5878_s6.INIT=16'h0700;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(n5879_17),
    .I1(n6409_11),
    .I2(n5879_21),
    .I3(n6411_9) 
);
defparam n5879_s5.INIT=16'h0777;
  LUT3 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_25),
    .I1(n6411_12),
    .I2(n5879_23) 
);
defparam n5879_s6.INIT=8'h07;
  LUT3 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_17),
    .I1(n5879_25),
    .I2(ff_priority[0]) 
);
defparam n5879_s7.INIT=8'hCA;
  LUT3 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_19),
    .I1(n5879_21),
    .I2(ff_priority[0]) 
);
defparam n5879_s8.INIT=8'hCA;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(n5880_25),
    .I1(n6411_12),
    .I2(n5880_17),
    .I3(n6409_11) 
);
defparam n5880_s5.INIT=16'h0777;
  LUT3 n5880_s6 (
    .F(n5880_9),
    .I0(n5880_21),
    .I1(n6411_9),
    .I2(n5880_23) 
);
defparam n5880_s6.INIT=8'h07;
  LUT3 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_17),
    .I1(n5880_19),
    .I2(ff_priority[1]) 
);
defparam n5880_s7.INIT=8'hCA;
  LUT3 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_25),
    .I1(n5880_21),
    .I2(ff_priority[1]) 
);
defparam n5880_s8.INIT=8'hCA;
  LUT3 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_17),
    .I1(n5881_19),
    .I2(ff_priority[1]) 
);
defparam n5881_s4.INIT=8'hCA;
  LUT3 n5881_s5 (
    .F(n5881_8),
    .I0(n5881_25),
    .I1(n5881_21),
    .I2(ff_priority[1]) 
);
defparam n5881_s5.INIT=8'hCA;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(n5881_19),
    .I1(n6188_8),
    .I2(n5881_21),
    .I3(n6411_9) 
);
defparam n5881_s7.INIT=16'h0777;
  LUT3 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_25),
    .I1(n6411_12),
    .I2(n5881_23) 
);
defparam n5881_s8.INIT=8'h07;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_19),
    .I1(n5882_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s4.INIT=16'h3500;
  LUT4 n5882_s5 (
    .F(n5882_8),
    .I0(n5882_17),
    .I1(n5882_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s5.INIT=16'h0305;
  LUT3 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_25),
    .I1(n6411_12),
    .I2(n5882_23) 
);
defparam n5882_s7.INIT=8'h07;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n5882_19),
    .I1(n6188_8),
    .I2(n5882_21),
    .I3(n6411_9) 
);
defparam n5882_s8.INIT=16'h0777;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_10),
    .I1(n5883_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5883_s4.INIT=16'hCA00;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_12),
    .I1(n5883_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s5.INIT=16'h0C0A;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(n5883_17),
    .I1(n6188_8),
    .I2(n5883_14),
    .I3(n5883_15) 
);
defparam n5883_s6.INIT=16'h0700;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(n5884_25),
    .I1(n6411_12),
    .I2(n5884_21),
    .I3(n6411_9) 
);
defparam n5884_s5.INIT=16'h0777;
  LUT3 n5884_s6 (
    .F(n5884_9),
    .I0(n5884_19),
    .I1(n6188_8),
    .I2(n5884_23) 
);
defparam n5884_s6.INIT=8'h07;
  LUT3 n5884_s7 (
    .F(n5884_10),
    .I0(n5884_17),
    .I1(n5884_19),
    .I2(ff_priority[1]) 
);
defparam n5884_s7.INIT=8'hCA;
  LUT3 n5884_s8 (
    .F(n5884_11),
    .I0(n5884_25),
    .I1(n5884_21),
    .I2(ff_priority[1]) 
);
defparam n5884_s8.INIT=8'hCA;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s3.INIT=16'hCACC;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_10),
    .I1(n6411_9),
    .I2(n5885_18),
    .I3(n5885_12) 
);
defparam n5885_s4.INIT=16'h0700;
  LUT4 n5885_s5 (
    .F(n5885_8),
    .I0(n5885_13),
    .I1(n5885_14),
    .I2(ff_priority[0]),
    .I3(n5866_21) 
);
defparam n5885_s5.INIT=16'h3500;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_19),
    .I1(n6188_8),
    .I2(n5886_21),
    .I3(n6411_9) 
);
defparam n5886_s5.INIT=16'h0777;
  LUT3 n5886_s6 (
    .F(n5886_9),
    .I0(n5886_17),
    .I1(n6409_11),
    .I2(n5886_23) 
);
defparam n5886_s6.INIT=8'h07;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_19),
    .I1(n5886_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s7.INIT=16'hFACF;
  LUT4 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_17),
    .I1(n5886_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s8.INIT=16'hCFFA;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(n5887_18),
    .I1(n5887_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s4.INIT=16'hFACF;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(n5887_16),
    .I1(n5887_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5887_s5.INIT=16'hCFFA;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(n5887_18),
    .I1(n6188_8),
    .I2(n5887_20),
    .I3(n6411_9) 
);
defparam n5887_s7.INIT=16'h0777;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(n5887_22),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_data_en_10),
    .I3(n5869_9) 
);
defparam n5887_s8.INIT=16'hA0FC;
  LUT4 n5888_s4 (
    .F(n5888_7),
    .I0(n5888_17),
    .I1(n5888_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5888_s4.INIT=16'hCA00;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_12),
    .I1(n5888_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5888_s5.INIT=16'h0C0A;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(n5888_17),
    .I1(n6188_8),
    .I2(n5888_14),
    .I3(n5888_15) 
);
defparam n5888_s6.INIT=16'h0700;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(n5889_25),
    .I1(n6411_12),
    .I2(n5889_19),
    .I3(n6188_8) 
);
defparam n5889_s5.INIT=16'h0777;
  LUT3 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_21),
    .I1(n6411_9),
    .I2(n5889_23) 
);
defparam n5889_s6.INIT=8'h07;
  LUT3 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_17),
    .I1(n5889_19),
    .I2(ff_priority[1]) 
);
defparam n5889_s7.INIT=8'hCA;
  LUT3 n5889_s8 (
    .F(n5889_11),
    .I0(n5889_25),
    .I1(n5889_21),
    .I2(ff_priority[1]) 
);
defparam n5889_s8.INIT=8'hCA;
  LUT4 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_19),
    .I1(n6188_8),
    .I2(n5890_12),
    .I3(n5890_13) 
);
defparam n5890_s4.INIT=16'h0700;
  LUT4 n5890_s6 (
    .F(n5890_9),
    .I0(n5890_19),
    .I1(n5890_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5890_s6.INIT=16'hCA00;
  LUT4 n5891_s4 (
    .F(n5891_7),
    .I0(n5891_10),
    .I1(n5891_11),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s4.INIT=16'h0305;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_19),
    .I1(n5891_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s5.INIT=16'h3500;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(n5891_17),
    .I1(n6411_9),
    .I2(n5891_14),
    .I3(n5891_15) 
);
defparam n5891_s6.INIT=16'h0700;
  LUT4 n5892_s5 (
    .F(n5892_8),
    .I0(n5892_19),
    .I1(n6188_8),
    .I2(n5892_21),
    .I3(n6411_9) 
);
defparam n5892_s5.INIT=16'h0777;
  LUT3 n5892_s6 (
    .F(n5892_9),
    .I0(n5892_25),
    .I1(n6411_12),
    .I2(n5892_23) 
);
defparam n5892_s6.INIT=8'h07;
  LUT3 n5892_s7 (
    .F(n5892_10),
    .I0(n5892_17),
    .I1(n5892_19),
    .I2(ff_priority[1]) 
);
defparam n5892_s7.INIT=8'hCA;
  LUT3 n5892_s8 (
    .F(n5892_11),
    .I0(n5892_25),
    .I1(n5892_21),
    .I2(ff_priority[1]) 
);
defparam n5892_s8.INIT=8'hCA;
  LUT4 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_17),
    .I1(n5893_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5893_s4.INIT=16'h0C0A;
  LUT4 n5893_s5 (
    .F(n5893_8),
    .I0(n5893_25),
    .I1(n5893_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5893_s5.INIT=16'hCA00;
  LUT3 n5893_s7 (
    .F(n5893_10),
    .I0(n5893_25),
    .I1(n6411_12),
    .I2(n5893_23) 
);
defparam n5893_s7.INIT=8'h07;
  LUT4 n5893_s8 (
    .F(n5893_11),
    .I0(n5893_19),
    .I1(n6188_8),
    .I2(n5893_17),
    .I3(n6409_11) 
);
defparam n5893_s8.INIT=16'h0777;
  LUT3 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_17),
    .I1(n5894_25),
    .I2(ff_priority[0]) 
);
defparam n5894_s4.INIT=8'hCA;
  LUT3 n5894_s5 (
    .F(n5894_8),
    .I0(n5894_19),
    .I1(n5894_21),
    .I2(ff_priority[0]) 
);
defparam n5894_s5.INIT=8'hCA;
  LUT3 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_19),
    .I1(n6188_8),
    .I2(n5894_23) 
);
defparam n5894_s7.INIT=8'h07;
  LUT4 n5894_s8 (
    .F(n5894_11),
    .I0(n5894_25),
    .I1(n6411_12),
    .I2(n5894_17),
    .I3(n6409_11) 
);
defparam n5894_s8.INIT=16'h0777;
  LUT4 n5895_s4 (
    .F(n5895_7),
    .I0(n5895_20),
    .I1(n6411_9),
    .I2(n5895_13),
    .I3(n5895_14) 
);
defparam n5895_s4.INIT=16'h0700;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s5.INIT=16'hCACC;
  LUT2 n5895_s6 (
    .F(n5895_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5895_s6.INIT=4'h1;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_15),
    .I1(n5895_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s7.INIT=16'hF53F;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(n5896_19),
    .I1(n5896_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5896_s4.INIT=16'h3500;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(n5896_17),
    .I1(n5896_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s5.INIT=16'h0305;
  LUT3 n5896_s7 (
    .F(n5896_10),
    .I0(n5896_25),
    .I1(n6411_12),
    .I2(n5896_23) 
);
defparam n5896_s7.INIT=8'h07;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(n5896_17),
    .I1(n6409_11),
    .I2(n5896_21),
    .I3(n6411_9) 
);
defparam n5896_s8.INIT=16'h0777;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_19),
    .I1(n5897_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s4.INIT=16'hFACF;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_17),
    .I1(n5897_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s5.INIT=16'hCFFA;
  LUT4 n5897_s7 (
    .F(n5897_10),
    .I0(n5897_25),
    .I1(n6411_12),
    .I2(n5897_17),
    .I3(n6409_11) 
);
defparam n5897_s7.INIT=16'h0777;
  LUT3 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_19),
    .I1(n6188_8),
    .I2(n5897_23) 
);
defparam n5897_s8.INIT=8'h07;
  LUT4 n5898_s11 (
    .F(n5898_14),
    .I0(n5898_21),
    .I1(n5898_20),
    .I2(n5850_21),
    .I3(n5898_19) 
);
defparam n5898_s11.INIT=16'h0BBB;
  LUT4 n5898_s13 (
    .F(n5898_16),
    .I0(n5868_15),
    .I1(n6188_8),
    .I2(n5898_22),
    .I3(n5898_23) 
);
defparam n5898_s13.INIT=16'h000B;
  LUT3 n5898_s14 (
    .F(n5898_17),
    .I0(n5850_13),
    .I1(ff_cache2_data_mask[3]),
    .I2(n5898_24) 
);
defparam n5898_s14.INIT=8'h70;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5869_9),
    .I3(n5898_25) 
);
defparam n5898_s15.INIT=16'h00F1;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s16.INIT=16'h5300;
  LUT4 n5898_s17 (
    .F(n5898_20),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s17.INIT=16'h0503;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(n5898_21),
    .I1(n5899_17),
    .I2(n5850_21),
    .I3(n5899_16) 
);
defparam n5899_s10.INIT=16'h0BBB;
  LUT3 n5899_s11 (
    .F(n5899_14),
    .I0(n5850_13),
    .I1(ff_cache2_data_mask[2]),
    .I2(n5899_18) 
);
defparam n5899_s11.INIT=8'h70;
  LUT4 n5899_s12 (
    .F(n5899_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5869_9),
    .I3(n5899_19) 
);
defparam n5899_s12.INIT=16'h00F1;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s13.INIT=16'h5300;
  LUT4 n5899_s14 (
    .F(n5899_17),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s14.INIT=16'h0503;
  LUT4 n5900_s9 (
    .F(n5900_12),
    .I0(n5850_12),
    .I1(ff_cache3_data_mask[1]),
    .I2(n5900_23),
    .I3(n5900_18) 
);
defparam n5900_s9.INIT=16'h0007;
  LUT3 n5900_s10 (
    .F(n5900_13),
    .I0(n5898_16),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5900_19) 
);
defparam n5900_s10.INIT=8'hB0;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(n5898_21),
    .I1(n5900_16),
    .I2(n5850_21),
    .I3(n5900_15) 
);
defparam n5900_s11.INIT=16'h0BBB;
  LUT4 n5900_s12 (
    .F(n5900_15),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s12.INIT=16'h5300;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s13.INIT=16'h0503;
  LUT3 n5901_s9 (
    .F(n5901_12),
    .I0(n5850_12),
    .I1(ff_cache3_data_mask[0]),
    .I2(n5901_17) 
);
defparam n5901_s9.INIT=8'h70;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(n5898_16),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5901_24),
    .I3(n5901_19) 
);
defparam n5901_s10.INIT=16'h000B;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(n5898_21),
    .I1(n5901_16),
    .I2(n5850_21),
    .I3(n5901_15) 
);
defparam n5901_s11.INIT=16'h0BBB;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s12.INIT=16'h5300;
  LUT4 n5901_s13 (
    .F(n5901_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s13.INIT=16'h0503;
  LUT4 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(w_command_vram_rdata_en),
    .I1(n5872_9),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_already_read_s8.INIT=16'h008F;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=4'h4;
  LUT2 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache_vram_write) 
);
defparam ff_cache3_already_read_s8.INIT=4'h4;
  LUT3 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(n6693_14),
    .I2(ff_cache_vram_rdata_en_13) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=8'h07;
  LUT3 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(n5022_10),
    .I1(ff_cache0_already_read_18),
    .I2(ff_busy_12) 
);
defparam ff_cache0_address_15_s8.INIT=8'h07;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_16_s8.INIT=16'h8000;
  LUT3 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(ff_priority[1]),
    .I1(n6693_14),
    .I2(ff_cache1_already_read_9) 
);
defparam ff_cache1_address_16_s9.INIT=8'h40;
  LUT2 ff_cache1_address_16_s10 (
    .F(ff_cache1_address_16_15),
    .I0(ff_cache1_data_en),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_address_16_s10.INIT=4'h8;
  LUT4 ff_cache1_address_16_s11 (
    .F(ff_cache1_address_16_16),
    .I0(n5872_9),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s11.INIT=16'h7077;
  LUT2 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n6693_14) 
);
defparam ff_cache2_address_16_s8.INIT=4'h8;
  LUT4 ff_cache2_address_16_s9 (
    .F(ff_cache2_address_16_14),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s9.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s10 (
    .F(ff_cache2_address_16_15),
    .I0(ff_priority[0]),
    .I1(ff_cache_vram_write),
    .I2(n5868_15),
    .I3(n5850_17) 
);
defparam ff_cache2_address_16_s10.INIT=16'h1000;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[0]),
    .I2(n5867_15),
    .I3(n5850_17) 
);
defparam ff_cache3_address_16_s9.INIT=16'h4000;
  LUT2 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s10.INIT=4'h8;
  LUT4 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_16),
    .I0(n69_3),
    .I1(ff_cache3_address_16_15),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_19) 
);
defparam ff_cache3_address_16_s11.INIT=16'h8F00;
  LUT4 ff_cache3_data_31_s8 (
    .F(ff_cache3_data_31_13),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_already_read_19),
    .I3(n5643_10) 
);
defparam ff_cache3_data_31_s8.INIT=16'h004F;
  LUT4 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_data_mask_2_s11.INIT=16'h8000;
  LUT2 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(ff_priority[0]),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_data_mask_2_s12.INIT=4'h4;
  LUT3 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_18),
    .I0(n18_3),
    .I1(ff_cache0_address_15_15),
    .I2(n5643_11) 
);
defparam ff_cache0_data_mask_2_s13.INIT=8'h80;
  LUT2 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_cache3_data_en_12),
    .I1(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache3_data_mask_3_s10.INIT=4'h4;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(n354_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_10) 
);
defparam ff_vram_valid_s8.INIT=16'h3A00;
  LUT3 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_14),
    .I1(n6695_15),
    .I2(ff_priority[1]) 
);
defparam n6695_s8.INIT=8'hCA;
  LUT3 n5850_s7 (
    .F(n5850_12),
    .I0(n5850_19),
    .I1(n6411_9),
    .I2(ff_cache3_data_en) 
);
defparam n5850_s7.INIT=8'h40;
  LUT3 n5850_s8 (
    .F(n5850_13),
    .I0(n5885_9),
    .I1(ff_cache2_data_en),
    .I2(n6188_8) 
);
defparam n5850_s8.INIT=8'h40;
  LUT3 n5850_s9 (
    .F(n5850_14),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n5850_s9.INIT=8'h40;
  LUT3 n5850_s12 (
    .F(n5850_17),
    .I0(ff_priority[1]),
    .I1(n6693_14),
    .I2(ff_cache1_already_read_9) 
);
defparam n5850_s12.INIT=8'h80;
  LUT3 n5850_s13 (
    .F(n5850_18),
    .I0(n5898_21),
    .I1(ff_cache1_address_16_14),
    .I2(ff_cache_vram_write) 
);
defparam n5850_s13.INIT=8'h0B;
  LUT2 n5851_s11 (
    .F(n5851_14),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_data_en) 
);
defparam n5851_s11.INIT=4'h4;
  LUT3 n5851_s12 (
    .F(n5851_15),
    .I0(n5850_12),
    .I1(ff_cache3_address[16]),
    .I2(n5851_21) 
);
defparam n5851_s12.INIT=8'h07;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(n5850_13),
    .I1(ff_cache2_address[16]),
    .I2(ff_cache0_address[16]),
    .I3(n5850_14) 
);
defparam n5851_s13.INIT=16'h0777;
  LUT3 n5852_s10 (
    .F(n5852_13),
    .I0(n5850_12),
    .I1(ff_cache3_address[15]),
    .I2(n5852_17) 
);
defparam n5852_s10.INIT=8'h07;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(n5850_13),
    .I1(ff_cache2_address[15]),
    .I2(ff_cache0_address[15]),
    .I3(n5850_14) 
);
defparam n5852_s11.INIT=16'h0777;
  LUT3 n5853_s10 (
    .F(n5853_13),
    .I0(n5850_12),
    .I1(ff_cache3_address[14]),
    .I2(n5853_17) 
);
defparam n5853_s10.INIT=8'h07;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(n5850_13),
    .I1(ff_cache2_address[14]),
    .I2(ff_cache0_address[14]),
    .I3(n5850_14) 
);
defparam n5853_s11.INIT=16'h0777;
  LUT3 n5854_s10 (
    .F(n5854_13),
    .I0(n5850_14),
    .I1(ff_cache0_address[13]),
    .I2(n5854_17) 
);
defparam n5854_s10.INIT=8'h07;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[13]),
    .I2(ff_cache2_address[13]),
    .I3(n5850_13) 
);
defparam n5854_s11.INIT=16'h0777;
  LUT4 n5855_s13 (
    .F(n5855_16),
    .I0(n5850_13),
    .I1(ff_cache2_address[12]),
    .I2(ff_cache0_address[12]),
    .I3(n5850_14) 
);
defparam n5855_s13.INIT=16'h0777;
  LUT3 n5856_s10 (
    .F(n5856_13),
    .I0(n5850_13),
    .I1(ff_cache2_address[11]),
    .I2(n5856_17) 
);
defparam n5856_s10.INIT=8'h07;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[11]),
    .I2(ff_cache0_address[11]),
    .I3(n5850_14) 
);
defparam n5856_s11.INIT=16'h0777;
  LUT3 n5857_s10 (
    .F(n5857_13),
    .I0(n5850_14),
    .I1(ff_cache0_address[10]),
    .I2(n5857_17) 
);
defparam n5857_s10.INIT=8'h07;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[10]),
    .I2(ff_cache2_address[10]),
    .I3(n5850_13) 
);
defparam n5857_s11.INIT=16'h0777;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[9]),
    .I2(ff_cache2_address[9]),
    .I3(n5850_13) 
);
defparam n5858_s11.INIT=16'h0777;
  LUT3 n5859_s10 (
    .F(n5859_13),
    .I0(n5850_14),
    .I1(ff_cache0_address[8]),
    .I2(n5859_17) 
);
defparam n5859_s10.INIT=8'h07;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[8]),
    .I2(ff_cache2_address[8]),
    .I3(n5850_13) 
);
defparam n5859_s11.INIT=16'h0777;
  LUT3 n5860_s10 (
    .F(n5860_13),
    .I0(n5850_12),
    .I1(ff_cache3_address[7]),
    .I2(n5860_17) 
);
defparam n5860_s10.INIT=8'h07;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(n5850_13),
    .I1(ff_cache2_address[7]),
    .I2(ff_cache0_address[7]),
    .I3(n5850_14) 
);
defparam n5860_s11.INIT=16'h0777;
  LUT3 n5861_s10 (
    .F(n5861_13),
    .I0(n5850_14),
    .I1(ff_cache0_address[6]),
    .I2(n5861_17) 
);
defparam n5861_s10.INIT=8'h07;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[6]),
    .I2(ff_cache2_address[6]),
    .I3(n5850_13) 
);
defparam n5861_s11.INIT=16'h0777;
  LUT3 n5862_s10 (
    .F(n5862_13),
    .I0(n5850_13),
    .I1(ff_cache2_address[5]),
    .I2(n5862_17) 
);
defparam n5862_s10.INIT=8'h07;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[5]),
    .I2(ff_cache0_address[5]),
    .I3(n5850_14) 
);
defparam n5862_s11.INIT=16'h0777;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[4]),
    .I2(ff_cache2_address[4]),
    .I3(n5850_13) 
);
defparam n5863_s11.INIT=16'h0777;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[3]),
    .I2(ff_cache2_address[3]),
    .I3(n5850_13) 
);
defparam n5864_s11.INIT=16'h0777;
  LUT3 n5865_s10 (
    .F(n5865_13),
    .I0(n5850_13),
    .I1(ff_cache2_address[2]),
    .I2(n5865_17) 
);
defparam n5865_s10.INIT=8'h07;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(n5850_12),
    .I1(ff_cache3_address[2]),
    .I2(ff_cache0_address[2]),
    .I3(n5850_14) 
);
defparam n5865_s11.INIT=16'h0777;
  LUT2 n5867_s12 (
    .F(n5867_15),
    .I0(n5850_19),
    .I1(ff_cache3_data_en) 
);
defparam n5867_s12.INIT=4'h4;
  LUT2 n5868_s12 (
    .F(n5868_15),
    .I0(n5885_9),
    .I1(ff_cache2_data_en) 
);
defparam n5868_s12.INIT=4'h4;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s9.INIT=16'hCACC;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s10.INIT=16'hCACC;
  LUT4 n5869_s12 (
    .F(n5869_15),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5869_s12.INIT=16'hAC00;
  LUT4 n5869_s13 (
    .F(n5869_16),
    .I0(n5869_13),
    .I1(n6409_11),
    .I2(n5869_12),
    .I3(n6411_9) 
);
defparam n5869_s13.INIT=16'h0777;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5872_s10.INIT=16'hAC00;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(n5872_16),
    .I1(n6409_11),
    .I2(n5872_15),
    .I3(n6411_9) 
);
defparam n5872_s11.INIT=16'h0777;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s12.INIT=16'hCACC;
  LUT4 n5872_s13 (
    .F(n5872_16),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s13.INIT=16'hCACC;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s7.INIT=16'hCACC;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s9.INIT=16'hCACC;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5867_15),
    .I3(n6411_9) 
);
defparam n5876_s11.INIT=16'hAC00;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(n5876_12),
    .I1(n6411_12),
    .I2(n5876_10),
    .I3(n6409_11) 
);
defparam n5876_s12.INIT=16'h0777;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s7.INIT=16'hCACC;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s8.INIT=16'hCACC;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5878_s11.INIT=16'hAC00;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(n5878_11),
    .I1(n6188_8),
    .I2(n5878_10),
    .I3(n6409_11) 
);
defparam n5878_s12.INIT=16'h0777;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s7.INIT=16'hCACC;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s9.INIT=16'hCACC;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5867_15),
    .I3(n6411_9) 
);
defparam n5883_s11.INIT=16'hAC00;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(n5883_10),
    .I1(n6411_12),
    .I2(n5883_12),
    .I3(n6409_11) 
);
defparam n5883_s12.INIT=16'h0777;
  LUT4 n5885_s6 (
    .F(n5885_9),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5885_s6.INIT=16'h8000;
  LUT4 n5885_s7 (
    .F(n5885_10),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s7.INIT=16'hCACC;
  LUT4 n5885_s9 (
    .F(n5885_12),
    .I0(n5885_15),
    .I1(n6411_12),
    .I2(n5885_16),
    .I3(n6409_11) 
);
defparam n5885_s9.INIT=16'h0777;
  LUT3 n5885_s10 (
    .F(n5885_13),
    .I0(n5885_16),
    .I1(n5885_6),
    .I2(ff_priority[1]) 
);
defparam n5885_s10.INIT=8'hCA;
  LUT3 n5885_s11 (
    .F(n5885_14),
    .I0(n5885_15),
    .I1(n5885_10),
    .I2(ff_priority[1]) 
);
defparam n5885_s11.INIT=8'hCA;
  LUT4 n5888_s9 (
    .F(n5888_12),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s9.INIT=16'hCACC;
  LUT4 n5888_s10 (
    .F(n5888_13),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s10.INIT=16'hCACC;
  LUT4 n5888_s11 (
    .F(n5888_14),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5867_15),
    .I3(n6411_9) 
);
defparam n5888_s11.INIT=16'hAC00;
  LUT4 n5888_s12 (
    .F(n5888_15),
    .I0(n5888_13),
    .I1(n6411_12),
    .I2(n5888_12),
    .I3(n6409_11) 
);
defparam n5888_s12.INIT=16'h0777;
  LUT4 n5890_s9 (
    .F(n5890_12),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5890_s9.INIT=16'hAC00;
  LUT4 n5890_s10 (
    .F(n5890_13),
    .I0(n5890_15),
    .I1(n6409_11),
    .I2(n5890_14),
    .I3(n6411_9) 
);
defparam n5890_s10.INIT=16'h0777;
  LUT4 n5890_s11 (
    .F(n5890_14),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s11.INIT=16'hCACC;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s12.INIT=16'hCACC;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s7.INIT=16'hCACC;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s8.INIT=16'hCACC;
  LUT4 n5891_s11 (
    .F(n5891_14),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5891_s11.INIT=16'hAC00;
  LUT4 n5891_s12 (
    .F(n5891_15),
    .I0(n5891_11),
    .I1(n6188_8),
    .I2(n5891_10),
    .I3(n6409_11) 
);
defparam n5891_s12.INIT=16'h0777;
  LUT4 n5895_s10 (
    .F(n5895_13),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5895_s10.INIT=16'hAC00;
  LUT4 n5895_s11 (
    .F(n5895_14),
    .I0(n5895_15),
    .I1(n6188_8),
    .I2(n5895_8),
    .I3(n6409_11) 
);
defparam n5895_s11.INIT=16'h0777;
  LUT4 n5895_s12 (
    .F(n5895_15),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s12.INIT=16'hCACC;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_address_16_15),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_mask_2_17) 
);
defparam n5898_s18.INIT=16'hB0BB;
  LUT3 n5898_s19 (
    .F(n5898_22),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache0_data_en),
    .I2(n6409_11) 
);
defparam n5898_s19.INIT=8'hB0;
  LUT3 n5898_s20 (
    .F(n5898_23),
    .I0(n5850_19),
    .I1(ff_cache3_data_en),
    .I2(n6411_9) 
);
defparam n5898_s20.INIT=8'hB0;
  LUT4 n5898_s21 (
    .F(n5898_24),
    .I0(n5850_12),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache0_data_mask[3]),
    .I3(n5850_14) 
);
defparam n5898_s21.INIT=16'h0777;
  LUT4 n5898_s22 (
    .F(n5898_25),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5898_s22.INIT=16'hAC00;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(n5850_12),
    .I1(ff_cache3_data_mask[2]),
    .I2(ff_cache0_data_mask[2]),
    .I3(n5850_14) 
);
defparam n5899_s15.INIT=16'h0777;
  LUT4 n5899_s16 (
    .F(n5899_19),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5899_s16.INIT=16'hAC00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5900_s15.INIT=16'hAC00;
  LUT4 n5900_s16 (
    .F(n5900_19),
    .I0(n5850_13),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache0_data_mask[1]),
    .I3(n5850_14) 
);
defparam n5900_s16.INIT=16'h0777;
  LUT3 n5901_s14 (
    .F(n5901_17),
    .I0(n5850_13),
    .I1(ff_cache2_data_mask[0]),
    .I2(n5901_26) 
);
defparam n5901_s14.INIT=8'h07;
  LUT4 n5901_s16 (
    .F(n5901_19),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5851_14),
    .I3(n6411_12) 
);
defparam n5901_s16.INIT=16'hAC00;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache2_already_read),
    .I1(n550_9),
    .I2(ff_cache_vram_rdata_en_21),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'hBBF0;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_cache_vram_rdata_en_23),
    .I3(n5625_9) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'hBBF0;
  LUT3 n6695_s9 (
    .F(n6695_14),
    .I0(ff_cache0_data_mask_2_16),
    .I1(ff_cache1_address_16_13),
    .I2(ff_priority[0]) 
);
defparam n6695_s9.INIT=8'hCA;
  LUT3 n6695_s10 (
    .F(n6695_15),
    .I0(n5885_9),
    .I1(n5850_19),
    .I2(ff_priority[0]) 
);
defparam n6695_s10.INIT=8'hCA;
  LUT4 n5850_s14 (
    .F(n5850_19),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5850_s14.INIT=16'h8000;
  LUT4 n5885_s12 (
    .F(n5885_15),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s12.INIT=16'hCACC;
  LUT4 n5885_s13 (
    .F(n5885_16),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s13.INIT=16'hCACC;
  LUT3 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(n6693_14) 
);
defparam ff_cache2_already_read_s11.INIT=8'h15;
  LUT4 ff_cache2_address_16_s11 (
    .F(ff_cache2_address_16_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5284_7) 
);
defparam ff_cache2_address_16_s11.INIT=16'hBF00;
  LUT3 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6693_16) 
);
defparam ff_cache2_already_read_s12.INIT=8'h40;
  LUT4 ff_cache_vram_rdata_en_s13 (
    .F(ff_cache_vram_rdata_en_17),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(n6693_14),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(ff_busy_12) 
);
defparam ff_cache_vram_rdata_en_s13.INIT=16'hF800;
  LUT4 n5895_s14 (
    .F(n5895_18),
    .I0(n5895_20),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_21) 
);
defparam n5895_s14.INIT=16'h7F00;
  LUT3 ff_cache3_address_16_s12 (
    .F(ff_cache3_address_16_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6693_16) 
);
defparam ff_cache3_address_16_s12.INIT=8'h80;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_17),
    .I0(ff_cache3_address_16_18),
    .I1(ff_cache3_address_16_11),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'hEF00;
  LUT4 ff_cache3_already_read_s12 (
    .F(ff_cache3_already_read_17),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s12.INIT=16'h8000;
  LUT3 ff_cache3_already_read_s13 (
    .F(ff_cache3_already_read_19),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s13.INIT=8'h80;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_13),
    .I0(w_cache_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_cache3_already_read_17),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_valid_s9.INIT=16'h1011;
  LUT3 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_17),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_address_15_13) 
);
defparam ff_vram_address_16_s12.INIT=8'h0B;
  LUT4 ff_vram_wdata_31_s9 (
    .F(ff_vram_wdata_31_13),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_wdata_31_19) 
);
defparam ff_vram_wdata_31_s9.INIT=16'h4500;
  LUT4 ff_cache3_already_read_s14 (
    .F(ff_cache3_already_read_21),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_already_read_23),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s14.INIT=16'h00BF;
  LUT3 ff_vram_wdata_31_s10 (
    .F(ff_vram_wdata_31_15),
    .I0(w_command_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s10.INIT=8'h01;
  LUT4 ff_cache_vram_rdata_en_s14 (
    .F(ff_cache_vram_rdata_en_19),
    .I0(w_command_vram_valid),
    .I1(n5898_12),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s14.INIT=16'h0001;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6411_12),
    .I1(n6188_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h0800;
  LUT4 ff_cache0_address_15_s9 (
    .F(ff_cache0_address_15_15),
    .I0(ff_cache3_already_read_17),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s9.INIT=16'hFD00;
  LUT4 n5890_s13 (
    .F(n5890_17),
    .I0(n5890_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_21) 
);
defparam n5890_s13.INIT=16'hFD00;
  LUT4 n5872_s14 (
    .F(n5872_18),
    .I0(n5872_16),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n5866_21) 
);
defparam n5872_s14.INIT=16'hFD00;
  LUT3 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6693_16) 
);
defparam ff_cache0_already_read_s11.INIT=8'h10;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s7 (
    .F(n5643_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5643_s7.INIT=16'h0EFF;
  LUT3 n5855_s14 (
    .F(n5855_18),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5855_s14.INIT=8'h15;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_13),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam ff_cache0_data_en_s7.INIT=16'h0111;
  LUT3 ff_vram_wdata_31_s11 (
    .F(ff_vram_wdata_31_17),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam ff_vram_wdata_31_s11.INIT=8'h70;
  LUT4 n5866_s15 (
    .F(n5866_19),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s15.INIT=16'h0777;
  LUT4 n5851_s15 (
    .F(n5851_19),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5850_11) 
);
defparam n5851_s15.INIT=16'h3F15;
  LUT4 n5901_s18 (
    .F(n5901_22),
    .I0(n5901_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5901_11) 
);
defparam n5901_s18.INIT=16'h00EA;
  LUT4 n5900_s17 (
    .F(n5900_21),
    .I0(n5900_10),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5900_11) 
);
defparam n5900_s17.INIT=16'h00EA;
  LUT4 ff_cache_vram_rdata_en_s15 (
    .F(ff_cache_vram_rdata_en_21),
    .I0(n592_9),
    .I1(ff_cache3_already_read),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache_vram_rdata_en_s15.INIT=16'h0D00;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_14),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_18),
    .I0(w_cache2_hit),
    .I1(n1350_4),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s12.INIT=16'h1011;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT3 ff_cache3_already_read_s15 (
    .F(ff_cache3_already_read_23),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache0_already_read_18) 
);
defparam ff_cache3_already_read_s15.INIT=8'hB0;
  LUT4 n6694_s5 (
    .F(n6694_12),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s5.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache0_already_read_s13 (
    .F(ff_cache0_already_read_20),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_already_read_s13.INIT=16'h0001;
  LUT4 n5866_s16 (
    .F(n5866_21),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s16.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s14 (
    .F(ff_cache0_data_mask_2_20),
    .I0(ff_cache0_already_read_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s14.INIT=16'h0001;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 n5901_s19 (
    .F(n5901_24),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask_2_16),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5901_s19.INIT=16'h2000;
  LUT4 ff_cache_vram_rdata_en_s16 (
    .F(ff_cache_vram_rdata_en_23),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache_vram_rdata_en_s16.INIT=16'h0D00;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache1_address_16_16),
    .I1(ff_cache1_already_read_9),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s13.INIT=16'hB0BB;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 n5897_s13 (
    .F(n5897_17),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s13.INIT=16'hCACC;
  LUT4 n5896_s13 (
    .F(n5896_17),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s13.INIT=16'hCACC;
  LUT4 n5894_s13 (
    .F(n5894_17),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s13.INIT=16'hCACC;
  LUT4 n5893_s13 (
    .F(n5893_17),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s13.INIT=16'hCACC;
  LUT4 n5886_s13 (
    .F(n5886_17),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s13.INIT=16'hCACC;
  LUT4 n5880_s13 (
    .F(n5880_17),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s13.INIT=16'hCACC;
  LUT4 n5879_s13 (
    .F(n5879_17),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s13.INIT=16'hCACC;
  LUT4 n5875_s13 (
    .F(n5875_17),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s13.INIT=16'hCACC;
  LUT4 n5873_s13 (
    .F(n5873_17),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s13.INIT=16'hCACC;
  LUT4 n5870_s13 (
    .F(n5870_17),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s13.INIT=16'hCACC;
  LUT4 n5868_s14 (
    .F(n5868_18),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s14.INIT=16'hCACC;
  LUT4 n5867_s14 (
    .F(n5867_18),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s14.INIT=16'hCACC;
  LUT4 n5866_s17 (
    .F(n5866_23),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s17.INIT=16'hCACC;
  LUT4 n5892_s13 (
    .F(n5892_17),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s13.INIT=16'hCACC;
  LUT4 n5889_s13 (
    .F(n5889_17),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s13.INIT=16'hCACC;
  LUT4 n5887_s12 (
    .F(n5887_16),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s12.INIT=16'hCACC;
  LUT4 n5884_s13 (
    .F(n5884_17),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s13.INIT=16'hCACC;
  LUT4 n5882_s13 (
    .F(n5882_17),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s13.INIT=16'hCACC;
  LUT4 n5881_s13 (
    .F(n5881_17),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s13.INIT=16'hCACC;
  LUT4 n5877_s13 (
    .F(n5877_17),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s13.INIT=16'hCACC;
  LUT4 n5874_s13 (
    .F(n5874_17),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s13.INIT=16'hCACC;
  LUT4 n5871_s14 (
    .F(n5871_18),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s14.INIT=16'hCACC;
  LUT4 ff_cache2_data_mask_3_s12 (
    .F(ff_cache2_data_mask_3_18),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_14),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_3_s12.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n5284_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_20) 
);
defparam ff_cache3_data_31_s9.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_19),
    .I0(ff_cache3_address_16_16),
    .I1(n5284_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h1000;
  LUT4 n5897_s14 (
    .F(n5897_19),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s14.INIT=16'hCACC;
  LUT4 n5894_s14 (
    .F(n5894_19),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s14.INIT=16'hCACC;
  LUT4 n5893_s14 (
    .F(n5893_19),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s14.INIT=16'hCACC;
  LUT4 n5892_s14 (
    .F(n5892_19),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s14.INIT=16'hCACC;
  LUT4 n5890_s14 (
    .F(n5890_19),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s14.INIT=16'hCACC;
  LUT4 n5889_s14 (
    .F(n5889_19),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5889_s14.INIT=16'hCACC;
  LUT4 n5888_s13 (
    .F(n5888_17),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s13.INIT=16'hCACC;
  LUT4 n5887_s13 (
    .F(n5887_18),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s13.INIT=16'hCACC;
  LUT4 n5886_s14 (
    .F(n5886_19),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s14.INIT=16'hCACC;
  LUT4 n5884_s14 (
    .F(n5884_19),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5884_s14.INIT=16'hCACC;
  LUT4 n5883_s13 (
    .F(n5883_17),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s13.INIT=16'hCACC;
  LUT4 n5882_s14 (
    .F(n5882_19),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s14.INIT=16'hCACC;
  LUT4 n5881_s14 (
    .F(n5881_19),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s14.INIT=16'hCACC;
  LUT4 n5877_s14 (
    .F(n5877_19),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s14.INIT=16'hCACC;
  LUT4 n5876_s13 (
    .F(n5876_17),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s13.INIT=16'hCACC;
  LUT4 n5874_s14 (
    .F(n5874_19),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s14.INIT=16'hCACC;
  LUT4 n5873_s14 (
    .F(n5873_19),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s14.INIT=16'hCACC;
  LUT4 n5872_s15 (
    .F(n5872_20),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s15.INIT=16'hCACC;
  LUT4 n5871_s15 (
    .F(n5871_20),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s15.INIT=16'hCACC;
  LUT4 n5870_s14 (
    .F(n5870_19),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s14.INIT=16'hCACC;
  LUT4 n5869_s14 (
    .F(n5869_18),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s14.INIT=16'hCACC;
  LUT4 n5867_s15 (
    .F(n5867_20),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s15.INIT=16'hCACC;
  LUT4 n5866_s18 (
    .F(n5866_25),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s18.INIT=16'hCACC;
  LUT4 n5850_s15 (
    .F(n5850_21),
    .I0(n5885_9),
    .I1(ff_cache2_data_en),
    .I2(n5867_15),
    .I3(ff_priority[0]) 
);
defparam n5850_s15.INIT=16'hF044;
  LUT4 n5896_s14 (
    .F(n5896_19),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5896_s14.INIT=16'hCACC;
  LUT4 n5880_s14 (
    .F(n5880_19),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s14.INIT=16'hCACC;
  LUT4 n5879_s14 (
    .F(n5879_19),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s14.INIT=16'hCACC;
  LUT4 n5875_s14 (
    .F(n5875_19),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s14.INIT=16'hCACC;
  LUT4 n5868_s15 (
    .F(n5868_20),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5885_9),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s15.INIT=16'hCACC;
  LUT4 n5896_s15 (
    .F(n5896_21),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s15.INIT=16'hCACC;
  LUT4 n5895_s15 (
    .F(n5895_20),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s15.INIT=16'hCACC;
  LUT4 n5892_s15 (
    .F(n5892_21),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s15.INIT=16'hCACC;
  LUT4 n5891_s13 (
    .F(n5891_17),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s13.INIT=16'hCACC;
  LUT4 n5889_s15 (
    .F(n5889_21),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s15.INIT=16'hCACC;
  LUT4 n5888_s14 (
    .F(n5888_19),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s14.INIT=16'hCACC;
  LUT4 n5887_s14 (
    .F(n5887_20),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5887_s14.INIT=16'hCACC;
  LUT4 n5886_s15 (
    .F(n5886_21),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s15.INIT=16'hCACC;
  LUT4 n5884_s15 (
    .F(n5884_21),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s15.INIT=16'hCACC;
  LUT4 n5883_s14 (
    .F(n5883_19),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s14.INIT=16'hCACC;
  LUT4 n5882_s15 (
    .F(n5882_21),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s15.INIT=16'hCACC;
  LUT4 n5881_s15 (
    .F(n5881_21),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s15.INIT=16'hCACC;
  LUT4 n5880_s15 (
    .F(n5880_21),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s15.INIT=16'hCACC;
  LUT4 n5879_s15 (
    .F(n5879_21),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s15.INIT=16'hCACC;
  LUT4 n5878_s13 (
    .F(n5878_17),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s13.INIT=16'hCACC;
  LUT4 n5877_s15 (
    .F(n5877_21),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s15.INIT=16'hCACC;
  LUT4 n5876_s14 (
    .F(n5876_19),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s14.INIT=16'hCACC;
  LUT4 n5875_s15 (
    .F(n5875_21),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s15.INIT=16'hCACC;
  LUT4 n5874_s15 (
    .F(n5874_21),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s15.INIT=16'hCACC;
  LUT4 n5871_s16 (
    .F(n5871_22),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s16.INIT=16'hCACC;
  LUT4 n5870_s15 (
    .F(n5870_21),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s15.INIT=16'hCACC;
  LUT4 n5868_s16 (
    .F(n5868_22),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s16.INIT=16'hCACC;
  LUT4 n5866_s19 (
    .F(n5866_27),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s19.INIT=16'hCACC;
  LUT4 n5897_s15 (
    .F(n5897_21),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s15.INIT=16'hCACC;
  LUT4 n5894_s15 (
    .F(n5894_21),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s15.INIT=16'hCACC;
  LUT4 n5893_s15 (
    .F(n5893_21),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s15.INIT=16'hCACC;
  LUT4 n5873_s15 (
    .F(n5873_21),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s15.INIT=16'hCACC;
  LUT4 n5867_s16 (
    .F(n5867_22),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5850_19),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s16.INIT=16'hCACC;
  LUT4 ff_cache0_data_en_s8 (
    .F(ff_cache0_data_en_15),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_data_en_s8.INIT=16'h00BF;
  LUT4 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache3_data_en_s6.INIT=16'h00EF;
  LUT4 n5901_s20 (
    .F(n5901_26),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5901_s20.INIT=16'hE00E;
  LUT4 n5865_s13 (
    .F(n5865_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5865_s13.INIT=16'hE00E;
  LUT4 n5862_s13 (
    .F(n5862_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[5]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5862_s13.INIT=16'hE00E;
  LUT4 n5861_s13 (
    .F(n5861_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[6]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5861_s13.INIT=16'hE00E;
  LUT4 n5860_s13 (
    .F(n5860_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[7]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5860_s13.INIT=16'hE00E;
  LUT4 n5859_s13 (
    .F(n5859_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[8]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5859_s13.INIT=16'hE00E;
  LUT4 n5857_s13 (
    .F(n5857_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[10]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5857_s13.INIT=16'hE00E;
  LUT4 n5856_s13 (
    .F(n5856_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[11]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5856_s13.INIT=16'hE00E;
  LUT4 n5854_s13 (
    .F(n5854_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[13]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5854_s13.INIT=16'hE00E;
  LUT4 n5853_s13 (
    .F(n5853_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[14]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5853_s13.INIT=16'hE00E;
  LUT4 n5852_s13 (
    .F(n5852_17),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[15]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s13.INIT=16'hE00E;
  LUT4 n5851_s16 (
    .F(n5851_21),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_address[16]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5851_s16.INIT=16'hE00E;
  LUT4 n5900_s18 (
    .F(n5900_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5900_s18.INIT=16'hE00E;
  LUT4 n5897_s16 (
    .F(n5897_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5897_s16.INIT=16'hE00E;
  LUT4 n5896_s16 (
    .F(n5896_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5896_s16.INIT=16'hE00E;
  LUT4 n5894_s16 (
    .F(n5894_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5894_s16.INIT=16'hE00E;
  LUT4 n5893_s16 (
    .F(n5893_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5893_s16.INIT=16'hE00E;
  LUT4 n5892_s16 (
    .F(n5892_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5892_s16.INIT=16'hE00E;
  LUT4 n5889_s16 (
    .F(n5889_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5889_s16.INIT=16'hE00E;
  LUT4 n5886_s16 (
    .F(n5886_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5886_s16.INIT=16'hE00E;
  LUT4 n5885_s14 (
    .F(n5885_18),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5885_s14.INIT=16'hE00E;
  LUT4 n5884_s16 (
    .F(n5884_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5884_s16.INIT=16'hE00E;
  LUT4 n5882_s16 (
    .F(n5882_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5882_s16.INIT=16'hE00E;
  LUT4 n5881_s16 (
    .F(n5881_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5881_s16.INIT=16'hE00E;
  LUT4 n5880_s16 (
    .F(n5880_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5880_s16.INIT=16'hE00E;
  LUT4 n5879_s16 (
    .F(n5879_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5879_s16.INIT=16'hE00E;
  LUT4 n5877_s16 (
    .F(n5877_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5877_s16.INIT=16'hE00E;
  LUT4 n5875_s16 (
    .F(n5875_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5875_s16.INIT=16'hE00E;
  LUT4 n5874_s16 (
    .F(n5874_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5874_s16.INIT=16'hE00E;
  LUT4 n5873_s16 (
    .F(n5873_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5873_s16.INIT=16'hE00E;
  LUT4 n5871_s17 (
    .F(n5871_24),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5871_s17.INIT=16'hE00E;
  LUT4 n5870_s16 (
    .F(n5870_23),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5870_s16.INIT=16'hE00E;
  LUT4 n5868_s17 (
    .F(n5868_24),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5868_s17.INIT=16'hE00E;
  LUT4 n5867_s17 (
    .F(n5867_24),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5867_s17.INIT=16'hE00E;
  LUT4 n5866_s20 (
    .F(n5866_29),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s20.INIT=16'hE00E;
  LUT4 n5897_s17 (
    .F(n5897_25),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s17.INIT=16'hCACC;
  LUT4 n5896_s17 (
    .F(n5896_25),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s17.INIT=16'hCACC;
  LUT4 n5895_s16 (
    .F(n5895_22),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s16.INIT=16'hCACC;
  LUT4 n5894_s17 (
    .F(n5894_25),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s17.INIT=16'hCACC;
  LUT4 n5893_s17 (
    .F(n5893_25),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s17.INIT=16'hCACC;
  LUT4 n5892_s17 (
    .F(n5892_25),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s17.INIT=16'hCACC;
  LUT4 n5891_s14 (
    .F(n5891_19),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s14.INIT=16'hCACC;
  LUT4 n5889_s17 (
    .F(n5889_25),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s17.INIT=16'hCACC;
  LUT4 n5887_s15 (
    .F(n5887_22),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s15.INIT=16'hCACC;
  LUT4 n5884_s17 (
    .F(n5884_25),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s17.INIT=16'hCACC;
  LUT4 n5882_s17 (
    .F(n5882_25),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s17.INIT=16'hCACC;
  LUT4 n5881_s17 (
    .F(n5881_25),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s17.INIT=16'hCACC;
  LUT4 n5880_s17 (
    .F(n5880_25),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s17.INIT=16'hCACC;
  LUT4 n5879_s17 (
    .F(n5879_25),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s17.INIT=16'hCACC;
  LUT4 n5878_s14 (
    .F(n5878_19),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s14.INIT=16'hCACC;
  LUT4 n5877_s17 (
    .F(n5877_25),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s17.INIT=16'hCACC;
  LUT4 n5875_s17 (
    .F(n5875_25),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s17.INIT=16'hCACC;
  LUT4 n5874_s17 (
    .F(n5874_25),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s17.INIT=16'hCACC;
  LUT4 n5873_s17 (
    .F(n5873_25),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s17.INIT=16'hCACC;
  LUT4 n5871_s18 (
    .F(n5871_26),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s18.INIT=16'hCACC;
  LUT4 n5869_s15 (
    .F(n5869_20),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s15.INIT=16'hCACC;
  LUT4 n5868_s18 (
    .F(n5868_26),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s18.INIT=16'hCACC;
  LUT4 n5867_s18 (
    .F(n5867_26),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s18.INIT=16'hCACC;
  LUT4 n5864_s12 (
    .F(n5864_16),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache1_address_16_13),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_data_en_10) 
);
defparam n5864_s12.INIT=16'h2000;
  LUT4 n5863_s12 (
    .F(n5863_16),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache1_address_16_13),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_data_en_10) 
);
defparam n5863_s12.INIT=16'h2000;
  LUT4 n5855_s15 (
    .F(n5855_20),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache1_address_16_13),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_data_en_10) 
);
defparam n5855_s15.INIT=16'h2000;
  LUT4 n5850_s16 (
    .F(n5850_23),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_data_en),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5850_s16.INIT=16'h4F00;
  LUT4 n5890_s15 (
    .F(n5890_21),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s15.INIT=16'hCACC;
  LUT4 n5886_s17 (
    .F(n5886_25),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s17.INIT=16'hCACC;
  LUT4 n5872_s16 (
    .F(n5872_22),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s16.INIT=16'hCACC;
  LUT4 n5870_s17 (
    .F(n5870_25),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s17.INIT=16'hCACC;
  LUT4 n5866_s21 (
    .F(n5866_31),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s21.INIT=16'hCACC;
  LUT4 n5858_s12 (
    .F(n5858_16),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache1_address_16_13),
    .I2(ff_cache1_data_en),
    .I3(ff_cache1_data_en_10) 
);
defparam n5858_s12.INIT=16'h2000;
  LUT3 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_cache_vram_rdata_en_19) 
);
defparam ff_cache1_data_mask_3_s12.INIT=8'h10;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT4 ff_cache0_already_read_s14 (
    .F(ff_cache0_already_read_22),
    .I0(ff_cache0_data_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache0_already_read_s14.INIT=16'h0100;
  LUT4 ff_busy_s6 (
    .F(ff_busy_12),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_busy_s6.INIT=16'h0100;
  LUT4 n6693_s9 (
    .F(n6693_16),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6693_s9.INIT=16'hA8AA;
  LUT4 ff_cache2_already_read_s13 (
    .F(ff_cache2_already_read_20),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(n6693_14),
    .I3(ff_cache0_already_read_11) 
);
defparam ff_cache2_already_read_s13.INIT=16'hEA00;
  LUT4 n5898_s23 (
    .F(n5898_27),
    .I0(n5866_21),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache0_already_read_18) 
);
defparam n5898_s23.INIT=16'h8A00;
  LUT4 ff_cache0_data_31_s10 (
    .F(ff_cache0_data_31_17),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6693_16) 
);
defparam ff_cache0_data_31_s10.INIT=16'h0200;
  LUT4 ff_cache0_data_23_s9 (
    .F(ff_cache0_data_23_16),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6693_16) 
);
defparam ff_cache0_data_23_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_15_s9 (
    .F(ff_cache0_data_15_16),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6693_16) 
);
defparam ff_cache0_data_15_s9.INIT=16'h0200;
  LUT4 ff_cache0_data_7_s9 (
    .F(ff_cache0_data_7_16),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6693_16) 
);
defparam ff_cache0_data_7_s9.INIT=16'h0200;
  LUT4 n5855_s16 (
    .F(n5855_22),
    .I0(ff_cache_vram_address[12]),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5855_s16.INIT=16'h1500;
  LUT4 n5858_s13 (
    .F(n5858_18),
    .I0(ff_cache_vram_address[9]),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5858_s13.INIT=16'h1500;
  LUT4 n5863_s13 (
    .F(n5863_18),
    .I0(ff_cache_vram_address[4]),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5863_s13.INIT=16'h1500;
  LUT4 n5864_s13 (
    .F(n5864_18),
    .I0(ff_cache_vram_address[3]),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5864_s13.INIT=16'h1500;
  LUT4 ff_busy_s7 (
    .F(ff_busy_14),
    .I0(w_command_vram_valid),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_busy_s7.INIT=16'h1500;
  LUT4 ff_vram_wdata_31_s12 (
    .F(ff_vram_wdata_31_19),
    .I0(ff_cache0_already_read_18),
    .I1(n5284_7),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_vram_wdata_31_s12.INIT=16'h2022;
  LUT3 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_data_31_19),
    .I1(ff_cache_vram_rdata_en_19),
    .I2(ff_cache0_already_read_20) 
);
defparam ff_cache1_data_31_s14.INIT=8'h40;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_11),
    .I0(ff_cache_vram_rdata_en_17),
    .I1(n6693_16),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'hE000;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_17),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_address_15_s10.INIT=16'hE000;
  LUT4 ff_cache3_already_read_s16 (
    .F(ff_cache3_already_read_25),
    .I0(ff_cache3_already_read_21),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache3_already_read_s16.INIT=16'h1000;
  LUT4 ff_cache0_already_read_s15 (
    .F(ff_cache0_already_read_24),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_16),
    .I2(ff_cache_vram_rdata_en_19),
    .I3(ff_cache0_already_read_20) 
);
defparam ff_cache0_already_read_s15.INIT=16'hE000;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_24),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_17),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_13),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_25),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_21),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_22),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_17),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  INV n5023_s3 (
    .O(n5023_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1655_4,
  n1645_4,
  w_register_write,
  n1685_4,
  n1679_4,
  ff_reset_n2_1,
  w_vram_interleave,
  ff_busy,
  ff_bus_write,
  ff_bus_valid,
  ff_port1,
  w_4colors_mode_5,
  n959_42,
  w_sprite_mode2_7,
  w_sprite_mode2_6,
  w_command_vram_rdata_en,
  n354_7,
  w_pulse1,
  ff_vram_valid_10,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  ff_color_latched,
  w_status_command_execute,
  w_status_border_detect,
  w_address_s_16_5,
  w_address_s_16_6,
  ff_border_detect_7,
  w_next_0_6,
  w_next_0_8,
  w_address_s_6_12,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1655_4;
input n1645_4;
input w_register_write;
input n1685_4;
input n1679_4;
input ff_reset_n2_1;
input w_vram_interleave;
input ff_busy;
input ff_bus_write;
input ff_bus_valid;
input ff_port1;
input w_4colors_mode_5;
input n959_42;
input w_sprite_mode2_7;
input w_sprite_mode2_6;
input w_command_vram_rdata_en;
input n354_7;
input w_pulse1;
input ff_vram_valid_10;
input [7:0] w_register_data;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output ff_color_latched;
output w_status_command_execute;
output w_status_border_detect;
output w_address_s_16_5;
output w_address_s_16_6;
output ff_border_detect_7;
output w_next_0_6;
output w_next_0_8;
output w_address_s_6_12;
output w_command_vram_write;
output w_command_vram_valid;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_16_3;
wire w_address_s_15_3;
wire w_address_s_14_3;
wire w_address_s_13_3;
wire w_address_s_12_3;
wire w_address_s_11_3;
wire w_address_s_10_3;
wire w_address_s_9_3;
wire w_address_s_8_3;
wire w_address_d_16_3;
wire w_address_d_15_3;
wire w_address_d_14_3;
wire w_address_d_13_3;
wire w_address_d_12_3;
wire w_address_d_11_3;
wire w_address_d_10_3;
wire w_address_d_9_3;
wire w_address_d_8_3;
wire n1433_6;
wire n1433_7;
wire n1434_6;
wire n1434_7;
wire n307_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n349_3;
wire n357_3;
wire n428_3;
wire n429_3;
wire n430_3;
wire n431_3;
wire n432_3;
wire n433_3;
wire n434_3;
wire n435_3;
wire n436_3;
wire n437_3;
wire n633_6;
wire n634_6;
wire n635_6;
wire n636_6;
wire n637_6;
wire n638_6;
wire n639_6;
wire n640_6;
wire n641_6;
wire n668_3;
wire n676_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n759_3;
wire n760_3;
wire n1016_3;
wire n1017_3;
wire n1018_3;
wire n1019_3;
wire n1020_3;
wire n1021_3;
wire n1022_3;
wire n1023_3;
wire n1024_3;
wire n1057_4;
wire n1059_4;
wire n1146_3;
wire n1147_3;
wire n1148_3;
wire n1149_3;
wire n1150_3;
wire n1151_3;
wire n1152_3;
wire n1153_3;
wire n1154_3;
wire n1155_3;
wire n1204_3;
wire n1205_3;
wire n1206_3;
wire n1207_3;
wire n1208_3;
wire n1209_3;
wire n1210_3;
wire n1211_3;
wire n1281_3;
wire n1299_3;
wire n1300_3;
wire n1301_3;
wire n1302_3;
wire n1303_3;
wire n1304_3;
wire n1305_3;
wire n1306_3;
wire n1886_8;
wire n1887_9;
wire n1888_8;
wire n1889_9;
wire n1798_91;
wire n1820_95;
wire n1821_93;
wire ff_sx_9_8;
wire ff_color_latched_8;
wire ff_command_execute_6;
wire n1883_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_flush_start_11;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_2_11;
wire ff_state_2_11;
wire ff_cache_vram_valid_13;
wire ff_count_valid_12;
wire ff_cache_vram_write_15;
wire n1819_105;
wire n1816_117;
wire n1814_112;
wire n1771_151;
wire n1822_15;
wire n1450_7;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1423_9;
wire n1203_7;
wire n1202_7;
wire n306_7;
wire n1779_93;
wire n1778_92;
wire n1777_90;
wire n1776_90;
wire n1775_90;
wire n1774_90;
wire n1773_90;
wire n1772_92;
wire n1885_12;
wire n1883_10;
wire n1882_13;
wire n1817_114;
wire n1815_106;
wire n1354_9;
wire n1780_95;
wire ff_xsel_1_12;
wire ff_state_0_12;
wire n1818_126;
wire n1789_96;
wire w_address_s_6_7;
wire w_address_s_5_7;
wire w_address_s_4_7;
wire w_address_s_3_7;
wire w_address_s_2_7;
wire w_address_s_1_7;
wire w_address_s_0_7;
wire w_address_d_6_7;
wire w_address_d_5_7;
wire w_address_d_4_7;
wire w_address_d_3_7;
wire w_address_d_2_7;
wire w_address_d_1_7;
wire w_address_d_0_7;
wire w_next_0_5;
wire n64_5;
wire n2442_4;
wire n307_4;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n349_4;
wire n668_4;
wire n2689_4;
wire n1016_5;
wire n1017_4;
wire n1017_5;
wire n1018_5;
wire n1018_6;
wire n1019_4;
wire n1019_5;
wire n1020_4;
wire n1020_5;
wire n1021_4;
wire n1021_5;
wire n1022_4;
wire n1022_5;
wire n1023_4;
wire n1023_5;
wire n1024_4;
wire n1024_5;
wire n1024_6;
wire n1057_5;
wire n1147_4;
wire n1148_4;
wire n1150_4;
wire n1151_4;
wire n1153_4;
wire n1204_4;
wire n1205_4;
wire n1206_4;
wire n1207_4;
wire n1208_4;
wire n1209_4;
wire n1210_4;
wire n1211_4;
wire n1281_4;
wire n1886_9;
wire n1886_10;
wire n1886_11;
wire n1886_12;
wire n1887_10;
wire n1887_11;
wire n1888_10;
wire n1889_10;
wire n1889_11;
wire n1889_12;
wire ff_sx_9_9;
wire ff_sx_9_10;
wire ff_color_latched_9;
wire ff_command_execute_7;
wire n1883_11;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_flush_start_12;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_next_state_5_12;
wire ff_next_state_5_14;
wire ff_state_5_12;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_count_valid_15;
wire ff_cache_vram_write_16;
wire n1814_113;
wire n1814_115;
wire n1822_16;
wire n1822_17;
wire n1822_19;
wire n1450_8;
wire n1449_8;
wire n1203_8;
wire n306_8;
wire n1779_95;
wire n1778_94;
wire n1777_91;
wire n1777_92;
wire n1776_91;
wire n1776_92;
wire n1776_93;
wire n1775_91;
wire n1775_92;
wire n1774_91;
wire n1774_92;
wire n1773_91;
wire n1773_92;
wire n1773_93;
wire n1773_94;
wire n1772_93;
wire n1772_94;
wire n1772_95;
wire n1885_13;
wire n1885_14;
wire n1885_15;
wire n1884_14;
wire n1884_15;
wire n1883_12;
wire n1882_14;
wire n1882_15;
wire n1817_115;
wire n1815_107;
wire n1780_96;
wire ff_cache_vram_address_16_12;
wire ff_cache_vram_address_16_13;
wire ff_xsel_1_13;
wire ff_xsel_1_14;
wire ff_state_0_13;
wire ff_state_0_14;
wire n1818_127;
wire n1818_128;
wire n1789_97;
wire n307_7;
wire n349_5;
wire n633_8;
wire n668_5;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1017_6;
wire n1017_7;
wire n1018_7;
wire n1019_6;
wire n1020_6;
wire n1021_6;
wire n1022_6;
wire n1023_6;
wire n1024_7;
wire n1057_6;
wire n1147_5;
wire n1281_7;
wire n1886_13;
wire n1886_14;
wire n1886_15;
wire n1886_16;
wire n1886_17;
wire n1886_18;
wire n1887_12;
wire n1887_13;
wire n1887_14;
wire n1888_12;
wire n1888_13;
wire n1888_15;
wire n1888_16;
wire n1888_17;
wire n1889_13;
wire n1889_15;
wire n1889_17;
wire n1889_18;
wire n1889_19;
wire ff_color_latched_10;
wire ff_color_latched_11;
wire ff_source_7_8;
wire ff_cache_flush_start_13;
wire ff_cache_vram_wdata_7_14;
wire ff_cache_vram_wdata_7_15;
wire ff_cache_vram_wdata_7_16;
wire ff_next_state_5_15;
wire ff_next_state_5_16;
wire ff_state_5_13;
wire ff_state_5_15;
wire ff_count_valid_16;
wire ff_count_valid_17;
wire n1816_120;
wire n1814_116;
wire n1822_20;
wire n1450_9;
wire n1449_9;
wire n1203_9;
wire n1203_10;
wire n1203_11;
wire n1779_96;
wire n1779_97;
wire n1779_98;
wire n1778_95;
wire n1778_96;
wire n1777_93;
wire n1777_94;
wire n1777_95;
wire n1777_96;
wire n1776_94;
wire n1776_95;
wire n1776_96;
wire n1776_97;
wire n1776_98;
wire n1775_93;
wire n1775_94;
wire n1775_95;
wire n1774_93;
wire n1774_94;
wire n1773_95;
wire n1773_96;
wire n1773_97;
wire n1773_98;
wire n1772_96;
wire n1772_97;
wire n1885_16;
wire n1885_17;
wire n1885_20;
wire n1885_21;
wire n1884_16;
wire n1884_17;
wire n1884_18;
wire n1884_20;
wire n1883_15;
wire n1883_16;
wire n1817_117;
wire n1780_97;
wire n1789_98;
wire n307_8;
wire n1017_9;
wire n1057_7;
wire n1886_20;
wire n1886_21;
wire n1886_22;
wire n1886_23;
wire n1887_15;
wire n1887_16;
wire n1887_17;
wire n1888_19;
wire n1888_20;
wire n1888_23;
wire n1889_21;
wire ff_color_latched_12;
wire ff_cache_flush_start_16;
wire ff_cache_flush_start_18;
wire ff_state_5_16;
wire ff_state_5_17;
wire ff_state_5_18;
wire n1779_99;
wire n1779_100;
wire n1779_101;
wire n1778_97;
wire n1778_98;
wire n1777_98;
wire n1777_99;
wire n1776_99;
wire n1776_100;
wire n1776_101;
wire n1775_96;
wire n1775_98;
wire n1774_95;
wire n1774_97;
wire n1773_99;
wire n1773_100;
wire n1773_101;
wire n1772_98;
wire n1885_22;
wire n1884_21;
wire n1883_17;
wire n1883_18;
wire n1883_19;
wire n1883_20;
wire n1882_17;
wire n307_9;
wire n1886_24;
wire n1886_25;
wire ff_color_latched_13;
wire n1779_102;
wire n1779_103;
wire n1778_99;
wire n1778_100;
wire n1778_101;
wire n1777_100;
wire n1886_26;
wire n1886_27;
wire n1886_28;
wire ff_border_detect_10;
wire n1017_11;
wire n1021_9;
wire n1146_6;
wire n1152_6;
wire n1445_9;
wire n1446_9;
wire n1817_119;
wire n1888_25;
wire n307_11;
wire n307_13;
wire ff_state_5_21;
wire n1883_22;
wire n1149_6;
wire n1281_9;
wire n1447_10;
wire n1443_9;
wire n1448_10;
wire n1444_9;
wire n1776_104;
wire n1771_154;
wire ff_cache_vram_address_16_15;
wire ff_source_7_11;
wire n1281_11;
wire n2558_5;
wire n1888_27;
wire n1888_29;
wire n1814_118;
wire n1816_122;
wire n1888_31;
wire n1886_32;
wire n1885_24;
wire n1885_26;
wire n1889_23;
wire n1888_33;
wire n1016_11;
wire n633_10;
wire n1018_9;
wire n2796_5;
wire n2557_5;
wire n1394_5;
wire ff_next_state_1_14;
wire n1888_35;
wire n1772_102;
wire n1773_104;
wire n1774_99;
wire n1775_100;
wire n1822_22;
wire ff_state_5_23;
wire n1889_25;
wire n1883_24;
wire n2690_5;
wire n2443_5;
wire ff_nx_8_10;
wire ff_border_detect_12;
wire n2689_6;
wire n2442_6;
wire n1882_19;
wire n1884_23;
wire ff_cache_flush_start_20;
wire n1884_25;
wire ff_count_valid_20;
wire n1881_7;
wire n1880_7;
wire n1879_7;
wire n1878_7;
wire n1877_7;
wire n1876_7;
wire n1875_7;
wire n1874_9;
wire ff_cache_flush_start_22;
wire ff_cache_flush_start_24;
wire n1889_27;
wire ff_next_state_0_14;
wire ff_next_state_5_18;
wire n1820_98;
wire n1772_104;
wire n1815_110;
wire n1778_103;
wire n1779_105;
wire n1816_124;
wire n1798_97;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n116_6;
wire n115_6;
wire n114_6;
wire n70_6;
wire n69_6;
wire n68_6;
wire n67_6;
wire n66_6;
wire n65_6;
wire n64_7;
wire n1798_99;
wire n1798_101;
wire n1798_103;
wire n1805_93;
wire n1804_93;
wire n1803_93;
wire n1802_93;
wire n1801_93;
wire n1800_93;
wire n1799_93;
wire w_address_d_0_10;
wire n1451_10;
wire ff_read_pixel_7_15;
wire n1452_10;
wire n1453_10;
wire n1454_10;
wire n1455_10;
wire n1455_12;
wire n1456_10;
wire n1456_12;
wire n1457_10;
wire n1458_10;
wire n1016_14;
wire n1016_15;
wire n1777_102;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1181_1;
wire n1181_2;
wire n1180_1;
wire n1180_2;
wire n1179_1;
wire n1179_2;
wire n1178_1;
wire n1178_2;
wire n1177_1;
wire n1177_2;
wire n1176_1;
wire n1176_2;
wire n1175_1;
wire n1175_2;
wire n1174_1;
wire n1174_2;
wire n1173_1;
wire n1173_2;
wire n1172_1;
wire n1172_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1262_9;
wire n988_2;
wire n988_3;
wire n987_2;
wire n987_3;
wire n986_2;
wire n986_3;
wire n985_2;
wire n985_3;
wire n984_2;
wire n984_3;
wire n983_2;
wire n983_3;
wire n982_2;
wire n982_3;
wire n981_2;
wire n981_3;
wire n1608_1_SUM;
wire n1608_3;
wire n1609_1_SUM;
wire n1609_3;
wire n1610_1_SUM;
wire n1610_3;
wire n1611_1_SUM;
wire n1611_3;
wire n1612_1_SUM;
wire n1612_3;
wire n1613_1_SUM;
wire n1613_3;
wire n1614_1_SUM;
wire n1614_3;
wire n1615_1_SUM;
wire n1615_3;
wire n1433_9;
wire n1434_9;
wire n1789_94;
wire n1790_91;
wire n1791_91;
wire n1792_91;
wire n1793_91;
wire n1794_91;
wire n1795_91;
wire n1796_91;
wire n1797_91;
wire w_address_s_6_5;
wire w_address_s_5_5;
wire w_address_s_4_5;
wire w_address_s_3_5;
wire w_address_s_2_5;
wire w_address_s_1_5;
wire w_address_s_0_5;
wire w_address_d_6_5;
wire w_address_d_5_5;
wire w_address_d_4_5;
wire w_address_d_3_5;
wire w_address_d_2_5;
wire w_address_d_1_5;
wire w_address_d_0_5;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire n5284_7;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1789_s94 (
    .F(w_address_s_16_3),
    .I0(ff_sy[8]),
    .I1(ff_sy[9]),
    .I2(w_address_s_16_5) 
);
defparam n1789_s94.INIT=8'hCA;
  LUT3 n1790_s88 (
    .F(w_address_s_15_3),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_address_s_16_5) 
);
defparam n1790_s88.INIT=8'hCA;
  LUT3 n1791_s88 (
    .F(w_address_s_14_3),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_address_s_16_5) 
);
defparam n1791_s88.INIT=8'hCA;
  LUT3 n1792_s88 (
    .F(w_address_s_13_3),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_address_s_16_5) 
);
defparam n1792_s88.INIT=8'hCA;
  LUT3 n1793_s88 (
    .F(w_address_s_12_3),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(w_address_s_16_5) 
);
defparam n1793_s88.INIT=8'hCA;
  LUT3 n1794_s88 (
    .F(w_address_s_11_3),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(w_address_s_16_5) 
);
defparam n1794_s88.INIT=8'hCA;
  LUT3 n1795_s88 (
    .F(w_address_s_10_3),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_16_5) 
);
defparam n1795_s88.INIT=8'hCA;
  LUT3 n1796_s88 (
    .F(w_address_s_9_3),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_16_5) 
);
defparam n1796_s88.INIT=8'hCA;
  LUT3 n1797_s88 (
    .F(w_address_s_8_3),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(w_address_s_16_5) 
);
defparam n1797_s88.INIT=8'hCA;
  LUT3 n1789_s95 (
    .F(w_address_d_16_3),
    .I0(ff_dy[8]),
    .I1(ff_dy[9]),
    .I2(w_address_s_16_5) 
);
defparam n1789_s95.INIT=8'hCA;
  LUT3 n1790_s89 (
    .F(w_address_d_15_3),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_16_5) 
);
defparam n1790_s89.INIT=8'hCA;
  LUT3 n1791_s89 (
    .F(w_address_d_14_3),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_16_5) 
);
defparam n1791_s89.INIT=8'hCA;
  LUT3 n1792_s89 (
    .F(w_address_d_13_3),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_16_5) 
);
defparam n1792_s89.INIT=8'hCA;
  LUT3 n1793_s89 (
    .F(w_address_d_12_3),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_16_5) 
);
defparam n1793_s89.INIT=8'hCA;
  LUT3 n1794_s89 (
    .F(w_address_d_11_3),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(w_address_s_16_5) 
);
defparam n1794_s89.INIT=8'hCA;
  LUT3 n1795_s89 (
    .F(w_address_d_10_3),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_16_5) 
);
defparam n1795_s89.INIT=8'hCA;
  LUT3 n1796_s89 (
    .F(w_address_d_9_3),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_16_5) 
);
defparam n1796_s89.INIT=8'hCA;
  LUT3 n1797_s89 (
    .F(w_address_d_8_3),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_16_5) 
);
defparam n1797_s89.INIT=8'hCA;
  LUT3 n1433_s6 (
    .F(n1433_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1433_s6.INIT=8'hCA;
  LUT3 n1433_s7 (
    .F(n1433_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1433_s7.INIT=8'hCA;
  LUT3 n1434_s6 (
    .F(n1434_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1434_s6.INIT=8'hCA;
  LUT3 n1434_s7 (
    .F(n1434_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1434_s7.INIT=8'hCA;
  LUT3 n307_s0 (
    .F(n307_3),
    .I0(n307_4),
    .I1(w_next_sx[8]),
    .I2(n307_11) 
);
defparam n307_s0.INIT=8'hCA;
  LUT3 n308_s0 (
    .F(n308_3),
    .I0(n308_4),
    .I1(w_next_sx[7]),
    .I2(n307_11) 
);
defparam n308_s0.INIT=8'hC5;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(n309_4),
    .I1(w_next_sx[6]),
    .I2(n307_11) 
);
defparam n309_s0.INIT=8'hCA;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(n310_4),
    .I1(w_next_sx[5]),
    .I2(n307_11) 
);
defparam n310_s0.INIT=8'hCA;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(n311_4),
    .I1(w_next_sx[4]),
    .I2(n307_11) 
);
defparam n311_s0.INIT=8'hCA;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(n312_4),
    .I1(w_next_sx[3]),
    .I2(n307_11) 
);
defparam n312_s0.INIT=8'hCA;
  LUT3 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_next_sx[2]),
    .I2(n307_11) 
);
defparam n313_s0.INIT=8'hCA;
  LUT3 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_next_sx[1]),
    .I2(n307_11) 
);
defparam n314_s0.INIT=8'hCA;
  LUT3 n315_s0 (
    .F(n315_3),
    .I0(n315_4),
    .I1(w_next_sx[0]),
    .I2(n307_11) 
);
defparam n315_s0.INIT=8'hCA;
  LUT3 n349_s0 (
    .F(n349_3),
    .I0(n2442_4),
    .I1(n1655_4),
    .I2(n349_4) 
);
defparam n349_s0.INIT=8'hF8;
  LUT3 n357_s0 (
    .F(n357_3),
    .I0(n2442_4),
    .I1(n1645_4),
    .I2(n349_4) 
);
defparam n357_s0.INIT=8'hF8;
  LUT3 n428_s0 (
    .F(n428_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n428_s0.INIT=8'hCA;
  LUT3 n429_s0 (
    .F(n429_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n429_s0.INIT=8'hCA;
  LUT3 n430_s0 (
    .F(n430_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n430_s0.INIT=8'hCA;
  LUT3 n431_s0 (
    .F(n431_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n431_s0.INIT=8'hCA;
  LUT3 n432_s0 (
    .F(n432_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n432_s0.INIT=8'hCA;
  LUT3 n433_s0 (
    .F(n433_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n433_s0.INIT=8'hCA;
  LUT3 n434_s0 (
    .F(n434_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n434_s0.INIT=8'hCA;
  LUT3 n435_s0 (
    .F(n435_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n435_s0.INIT=8'hCA;
  LUT3 n436_s0 (
    .F(n436_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n436_s0.INIT=8'hCA;
  LUT3 n437_s0 (
    .F(n437_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n437_s0.INIT=8'hCA;
  LUT3 n633_s3 (
    .F(n633_6),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n633_10) 
);
defparam n633_s3.INIT=8'hCA;
  LUT3 n634_s3 (
    .F(n634_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n633_10) 
);
defparam n634_s3.INIT=8'hAC;
  LUT3 n635_s3 (
    .F(n635_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n633_10) 
);
defparam n635_s3.INIT=8'hAC;
  LUT3 n636_s3 (
    .F(n636_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n633_10) 
);
defparam n636_s3.INIT=8'hAC;
  LUT3 n637_s3 (
    .F(n637_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n633_10) 
);
defparam n637_s3.INIT=8'hAC;
  LUT3 n638_s3 (
    .F(n638_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n633_10) 
);
defparam n638_s3.INIT=8'hAC;
  LUT3 n639_s3 (
    .F(n639_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n633_10) 
);
defparam n639_s3.INIT=8'hAC;
  LUT3 n640_s3 (
    .F(n640_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n633_10) 
);
defparam n640_s3.INIT=8'hAC;
  LUT3 n641_s3 (
    .F(n641_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n633_10) 
);
defparam n641_s3.INIT=8'hAC;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n2442_4),
    .I1(n1685_4),
    .I2(n668_4) 
);
defparam n668_s0.INIT=8'hF8;
  LUT3 n676_s0 (
    .F(n676_3),
    .I0(n2442_4),
    .I1(n1679_4),
    .I2(n668_4) 
);
defparam n676_s0.INIT=8'hF8;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT3 n759_s0 (
    .F(n759_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n759_s0.INIT=8'hCA;
  LUT3 n760_s0 (
    .F(n760_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n760_s0.INIT=8'hCA;
  LUT3 n1016_s0 (
    .F(n1016_3),
    .I0(n1016_14),
    .I1(n1016_5),
    .I2(n1016_11) 
);
defparam n1016_s0.INIT=8'hAC;
  LUT3 n1017_s0 (
    .F(n1017_3),
    .I0(n1017_4),
    .I1(n1017_5),
    .I2(n1016_11) 
);
defparam n1017_s0.INIT=8'hC5;
  LUT4 n1018_s0 (
    .F(n1018_3),
    .I0(n1018_9),
    .I1(n1018_5),
    .I2(n1018_6),
    .I3(n1016_11) 
);
defparam n1018_s0.INIT=16'hF0EE;
  LUT3 n1019_s0 (
    .F(n1019_3),
    .I0(n1019_4),
    .I1(n1019_5),
    .I2(n1016_11) 
);
defparam n1019_s0.INIT=8'hC5;
  LUT3 n1020_s0 (
    .F(n1020_3),
    .I0(n1020_4),
    .I1(n1020_5),
    .I2(n1016_11) 
);
defparam n1020_s0.INIT=8'hC5;
  LUT3 n1021_s0 (
    .F(n1021_3),
    .I0(n1021_4),
    .I1(n1021_5),
    .I2(n1016_11) 
);
defparam n1021_s0.INIT=8'hC5;
  LUT3 n1022_s0 (
    .F(n1022_3),
    .I0(n1022_4),
    .I1(n1022_5),
    .I2(n1016_11) 
);
defparam n1022_s0.INIT=8'hC5;
  LUT3 n1023_s0 (
    .F(n1023_3),
    .I0(n1023_4),
    .I1(n1023_5),
    .I2(n1016_11) 
);
defparam n1023_s0.INIT=8'h3A;
  LUT4 n1024_s0 (
    .F(n1024_3),
    .I0(n1024_4),
    .I1(n1016_11),
    .I2(n1024_5),
    .I3(n1024_6) 
);
defparam n1024_s0.INIT=16'hFFF8;
  LUT3 n1057_s1 (
    .F(n1057_4),
    .I0(n2689_4),
    .I1(n1655_4),
    .I2(n1057_5) 
);
defparam n1057_s1.INIT=8'hF8;
  LUT3 n1059_s1 (
    .F(n1059_4),
    .I0(n2689_4),
    .I1(n1645_4),
    .I2(n1057_5) 
);
defparam n1059_s1.INIT=8'hF8;
  LUT3 n1146_s0 (
    .F(n1146_3),
    .I0(n1146_6),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1146_s0.INIT=8'hCA;
  LUT4 n1147_s0 (
    .F(n1147_3),
    .I0(w_register_data[0]),
    .I1(ff_ny[8]),
    .I2(n1147_4),
    .I3(w_register_write) 
);
defparam n1147_s0.INIT=16'hAA3C;
  LUT3 n1148_s0 (
    .F(n1148_3),
    .I0(n1148_4),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1148_s0.INIT=8'hCA;
  LUT3 n1149_s0 (
    .F(n1149_3),
    .I0(n1149_6),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1149_s0.INIT=8'hCA;
  LUT4 n1150_s0 (
    .F(n1150_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1150_4),
    .I3(w_register_write) 
);
defparam n1150_s0.INIT=16'hAA3C;
  LUT4 n1151_s0 (
    .F(n1151_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1151_4),
    .I3(w_register_write) 
);
defparam n1151_s0.INIT=16'hAA3C;
  LUT3 n1152_s0 (
    .F(n1152_3),
    .I0(n1152_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1152_s0.INIT=8'hCA;
  LUT4 n1153_s0 (
    .F(n1153_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1153_4),
    .I3(w_register_write) 
);
defparam n1153_s0.INIT=16'hAA3C;
  LUT4 n1154_s0 (
    .F(n1154_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1154_s0.INIT=16'hAAC3;
  LUT3 n1155_s0 (
    .F(n1155_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1155_s0.INIT=8'hC5;
  LUT3 n1204_s0 (
    .F(n1204_3),
    .I0(n1204_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1204_s0.INIT=8'hCA;
  LUT3 n1205_s0 (
    .F(n1205_3),
    .I0(n1205_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1205_s0.INIT=8'hCA;
  LUT3 n1206_s0 (
    .F(n1206_3),
    .I0(n1206_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1206_s0.INIT=8'hCA;
  LUT3 n1207_s0 (
    .F(n1207_3),
    .I0(n1207_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1207_s0.INIT=8'hCA;
  LUT3 n1208_s0 (
    .F(n1208_3),
    .I0(n1208_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1208_s0.INIT=8'hCA;
  LUT3 n1209_s0 (
    .F(n1209_3),
    .I0(n1209_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1209_s0.INIT=8'hCA;
  LUT3 n1210_s0 (
    .F(n1210_3),
    .I0(n1210_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1210_s0.INIT=8'hCA;
  LUT3 n1211_s0 (
    .F(n1211_3),
    .I0(n1211_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1211_s0.INIT=8'hCA;
  LUT4 n1281_s0 (
    .F(n1281_3),
    .I0(w_register_write),
    .I1(n1281_4),
    .I2(n1281_9),
    .I3(n1281_11) 
);
defparam n1281_s0.INIT=16'hFF40;
  LUT3 n1299_s0 (
    .F(n1299_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1299_s0.INIT=8'hCA;
  LUT3 n1300_s0 (
    .F(n1300_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1300_s0.INIT=8'hCA;
  LUT3 n1301_s0 (
    .F(n1301_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1301_s0.INIT=8'hCA;
  LUT3 n1302_s0 (
    .F(n1302_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1302_s0.INIT=8'hCA;
  LUT3 n1303_s0 (
    .F(n1303_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1303_s0.INIT=8'hCA;
  LUT3 n1304_s0 (
    .F(n1304_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1304_s0.INIT=8'hCA;
  LUT3 n1305_s0 (
    .F(n1305_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1305_s0.INIT=8'hCA;
  LUT3 n1306_s0 (
    .F(n1306_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1306_s0.INIT=8'hCA;
  LUT4 n1886_s5 (
    .F(n1886_8),
    .I0(n1886_9),
    .I1(n1886_10),
    .I2(n1886_11),
    .I3(n1886_12) 
);
defparam n1886_s5.INIT=16'hFFF2;
  LUT3 n1887_s6 (
    .F(n1887_9),
    .I0(n1887_10),
    .I1(n1887_11),
    .I2(ff_start) 
);
defparam n1887_s6.INIT=8'h35;
  LUT4 n1888_s5 (
    .F(n1888_8),
    .I0(n1888_27),
    .I1(n1888_10),
    .I2(n1886_9),
    .I3(n1888_31) 
);
defparam n1888_s5.INIT=16'h4F00;
  LUT4 n1889_s6 (
    .F(n1889_9),
    .I0(n1889_10),
    .I1(n1889_11),
    .I2(n1886_9),
    .I3(n1889_12) 
);
defparam n1889_s6.INIT=16'h4F00;
  LUT3 n1798_s87 (
    .F(n1798_91),
    .I0(n1798_97),
    .I1(n1798_103),
    .I2(w_address_s_16_5) 
);
defparam n1798_s87.INIT=8'hCA;
  LUT3 n1820_s91 (
    .F(n1820_95),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1820_98) 
);
defparam n1820_s91.INIT=8'hCA;
  LUT3 n1821_s89 (
    .F(n1821_93),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1820_98) 
);
defparam n1821_s89.INIT=8'hCA;
  LUT4 w_address_s_16_s2 (
    .F(w_address_s_16_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_address_s_16_6) 
);
defparam w_address_s_16_s2.INIT=16'h1800;
  LUT4 ff_sx_9_s3 (
    .F(ff_sx_9_8),
    .I0(ff_command[0]),
    .I1(ff_sx_9_9),
    .I2(ff_sx_9_10),
    .I3(ff_start) 
);
defparam ff_sx_9_s3.INIT=16'hFF70;
  LUT4 ff_color_latched_s3 (
    .F(ff_color_latched_8),
    .I0(n1281_4),
    .I1(n1281_9),
    .I2(n1281_11),
    .I3(ff_color_latched_9) 
);
defparam ff_color_latched_s3.INIT=16'hFFF8;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(ff_command_execute_7) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n1883_s3 (
    .F(n1883_8),
    .I0(ff_cache_vram_valid),
    .I1(n1883_11),
    .I2(ff_start) 
);
defparam n1883_s3.INIT=8'hF4;
  LUT2 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=4'h4;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_sx_9_10),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT3 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start_12) 
);
defparam ff_cache_flush_start_s6.INIT=8'h01;
  LUT2 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_cache_vram_wdata_7_12),
    .I1(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=4'h4;
  LUT3 ff_next_state_5_s7 (
    .F(ff_next_state_2_11),
    .I0(ff_next_state_5_12),
    .I1(ff_next_state_5_18),
    .I2(ff_next_state_5_14) 
);
defparam ff_next_state_5_s7.INIT=8'h10;
  LUT3 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_state_5_12),
    .I2(ff_start) 
);
defparam ff_state_5_s6.INIT=8'hF1;
  LUT3 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_13),
    .I0(n5284_7),
    .I1(ff_start),
    .I2(ff_cache_vram_write_15) 
);
defparam ff_cache_vram_valid_s9.INIT=8'hF1;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_count_valid_13),
    .I1(ff_count_valid_14),
    .I2(ff_count_valid_15),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFF10;
  LUT3 ff_cache_vram_write_s11 (
    .F(ff_cache_vram_write_15),
    .I0(ff_next_state_5_18),
    .I1(ff_cache_vram_write_16),
    .I2(ff_cache_vram_wdata_7_13) 
);
defparam ff_cache_vram_write_s11.INIT=8'h10;
  LUT4 n1819_s91 (
    .F(n1819_105),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n1819_s91.INIT=16'h00F8;
  LUT4 n1816_s101 (
    .F(n1816_117),
    .I0(n1816_124),
    .I1(n1816_122),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1816_s101.INIT=16'h030A;
  LUT4 n1814_s98 (
    .F(n1814_112),
    .I0(n1814_113),
    .I1(n1814_118),
    .I2(n1814_115),
    .I3(ff_state[4]) 
);
defparam n1814_s98.INIT=16'h00F4;
  LUT4 n1771_s125 (
    .F(n1771_151),
    .I0(ff_cache_vram_write),
    .I1(ff_next_state_0_14),
    .I2(n1771_154),
    .I3(ff_state[5]) 
);
defparam n1771_s125.INIT=16'h00F8;
  LUT4 n1822_s10 (
    .F(n1822_15),
    .I0(n1822_16),
    .I1(n1822_17),
    .I2(n1822_22),
    .I3(n1822_19) 
);
defparam n1822_s10.INIT=16'h1F00;
  LUT4 n1450_s2 (
    .F(n1450_7),
    .I0(n1450_8),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_next_0_8) 
);
defparam n1450_s2.INIT=16'h0C0A;
  LUT4 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_next_0_8) 
);
defparam n1449_s2.INIT=16'h0C0A;
  LUT4 n1448_s2 (
    .F(n1448_7),
    .I0(n1456_12),
    .I1(w_next_0_8),
    .I2(w_vram_interleave),
    .I3(n1448_10) 
);
defparam n1448_s2.INIT=16'h8F88;
  LUT4 n1447_s2 (
    .F(n1447_7),
    .I0(n1455_12),
    .I1(w_next_0_8),
    .I2(w_vram_interleave),
    .I3(n1447_10) 
);
defparam n1447_s2.INIT=16'h8F88;
  LUT3 n1423_s4 (
    .F(n1423_9),
    .I0(ff_start),
    .I1(ff_border_detect_request),
    .I2(ff_command_execute_7) 
);
defparam n1423_s4.INIT=8'h40;
  LUT4 n1203_s2 (
    .F(n1203_7),
    .I0(n1173_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(n1203_8) 
);
defparam n1203_s2.INIT=16'h0C0A;
  LUT4 n1202_s2 (
    .F(n1202_7),
    .I0(n1172_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n1203_8) 
);
defparam n1202_s2.INIT=16'h0C0A;
  LUT3 n306_s2 (
    .F(n306_7),
    .I0(ff_start),
    .I1(w_next_sx[9]),
    .I2(n306_8) 
);
defparam n306_s2.INIT=8'h40;
  LUT4 n1779_s87 (
    .F(n1779_93),
    .I0(n1779_105),
    .I1(n1779_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1779_s87.INIT=16'h0305;
  LUT4 n1778_s86 (
    .F(n1778_92),
    .I0(n1778_103),
    .I1(n1778_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1778_s86.INIT=16'h0C0A;
  LUT3 n1777_s84 (
    .F(n1777_90),
    .I0(ff_state[5]),
    .I1(n1777_91),
    .I2(n1777_92) 
);
defparam n1777_s84.INIT=8'h04;
  LUT4 n1776_s84 (
    .F(n1776_90),
    .I0(w_next_0_8),
    .I1(n1776_91),
    .I2(n1776_92),
    .I3(n1776_93) 
);
defparam n1776_s84.INIT=16'h1F00;
  LUT2 n1775_s84 (
    .F(n1775_90),
    .I0(n1775_91),
    .I1(n1775_92) 
);
defparam n1775_s84.INIT=4'h4;
  LUT3 n1774_s84 (
    .F(n1774_90),
    .I0(ff_state[5]),
    .I1(n1774_91),
    .I2(n1774_92) 
);
defparam n1774_s84.INIT=8'h10;
  LUT4 n1773_s84 (
    .F(n1773_90),
    .I0(n1773_91),
    .I1(n1773_92),
    .I2(n1773_93),
    .I3(n1773_94) 
);
defparam n1773_s84.INIT=16'hEF00;
  LUT4 n1772_s86 (
    .F(n1772_92),
    .I0(w_next_0_8),
    .I1(n1772_93),
    .I2(n1772_94),
    .I3(n1772_95) 
);
defparam n1772_s86.INIT=16'h1F00;
  LUT4 n1885_s7 (
    .F(n1885_12),
    .I0(n1885_13),
    .I1(n1885_14),
    .I2(n1885_15),
    .I3(ff_start) 
);
defparam n1885_s7.INIT=16'h00FE;
  LUT4 n1883_s4 (
    .F(n1883_10),
    .I0(ff_eq),
    .I1(n1883_12),
    .I2(ff_state[4]),
    .I3(n1886_9) 
);
defparam n1883_s4.INIT=16'hF800;
  LUT4 n1882_s8 (
    .F(n1882_13),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(n1882_14),
    .I3(n1882_15) 
);
defparam n1882_s8.INIT=16'hFF10;
  LUT4 n1817_s98 (
    .F(n1817_114),
    .I0(ff_next_state[2]),
    .I1(n1817_115),
    .I2(n1814_118),
    .I3(n1817_119) 
);
defparam n1817_s98.INIT=16'hFFB0;
  LUT4 n1815_s92 (
    .F(n1815_106),
    .I0(n1815_107),
    .I1(n1815_110),
    .I2(n1814_115),
    .I3(ff_state[4]) 
);
defparam n1815_s92.INIT=16'hFF0B;
  LUT2 n1354_s4 (
    .F(n1354_9),
    .I0(n1281_11),
    .I1(ff_color_latched_9) 
);
defparam n1354_s4.INIT=4'hB;
  LUT4 n1780_s85 (
    .F(n1780_95),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1780_96),
    .I3(ff_state[5]) 
);
defparam n1780_s85.INIT=16'hF2FF;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_xsel_1_13),
    .I1(ff_xsel_1_14),
    .I2(ff_next_state_5_14),
    .I3(ff_cache_vram_address_16_13) 
);
defparam ff_xsel_1_s8.INIT=16'hB000;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(n1886_9),
    .I1(ff_state_0_13),
    .I2(ff_state_0_14),
    .I3(ff_state_2_11) 
);
defparam ff_state_0_s7.INIT=16'h7F00;
  LUT4 n1818_s106 (
    .F(n1818_126),
    .I0(ff_state[3]),
    .I1(n1818_127),
    .I2(ff_state[0]),
    .I3(n1818_128) 
);
defparam n1818_s106.INIT=16'hF100;
  LUT2 n1789_s91 (
    .F(n1789_96),
    .I0(n1820_98),
    .I1(n1789_97) 
);
defparam n1789_s91.INIT=4'h1;
  LUT3 w_address_s_6_s8 (
    .F(w_address_s_6_7),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_6_s8.INIT=8'hCA;
  LUT3 w_address_s_5_s5 (
    .F(w_address_s_5_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_5_s5.INIT=8'hAC;
  LUT3 w_address_s_4_s5 (
    .F(w_address_s_4_7),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_4_s5.INIT=8'hAC;
  LUT3 w_address_s_3_s5 (
    .F(w_address_s_3_7),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_3_s5.INIT=8'hAC;
  LUT3 w_address_s_2_s5 (
    .F(w_address_s_2_7),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_2_s5.INIT=8'hAC;
  LUT3 w_address_s_1_s5 (
    .F(w_address_s_1_7),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_1_s5.INIT=8'hAC;
  LUT3 w_address_s_0_s5 (
    .F(w_address_s_0_7),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(w_address_s_6_12) 
);
defparam w_address_s_0_s5.INIT=8'hAC;
  LUT3 w_address_d_6_s5 (
    .F(w_address_d_6_7),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_6_s5.INIT=8'hCA;
  LUT3 w_address_d_5_s5 (
    .F(w_address_d_5_7),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_5_s5.INIT=8'hAC;
  LUT3 w_address_d_4_s5 (
    .F(w_address_d_4_7),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_4_s5.INIT=8'hAC;
  LUT3 w_address_d_3_s5 (
    .F(w_address_d_3_7),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_3_s5.INIT=8'hAC;
  LUT3 w_address_d_2_s5 (
    .F(w_address_d_2_7),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_2_s5.INIT=8'hAC;
  LUT3 w_address_d_1_s5 (
    .F(w_address_d_1_7),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_1_s5.INIT=8'hAC;
  LUT3 w_address_d_0_s6 (
    .F(w_address_d_0_7),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(w_address_s_6_12) 
);
defparam w_address_d_0_s6.INIT=8'hAC;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT2 n64_s2 (
    .F(n64_5),
    .I0(reg_screen_mode[3]),
    .I1(w_vram_interleave) 
);
defparam n64_s2.INIT=4'h4;
  LUT4 n2442_s1 (
    .F(n2442_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2442_s1.INIT=16'h1000;
  LUT4 n307_s1 (
    .F(n307_4),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n307_13),
    .I3(n1018_9) 
);
defparam n307_s1.INIT=16'h0A0C;
  LUT4 n308_s1 (
    .F(n308_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n307_13),
    .I3(n1018_9) 
);
defparam n308_s1.INIT=16'h0503;
  LUT4 n309_s1 (
    .F(n309_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n307_13),
    .I3(n1018_9) 
);
defparam n309_s1.INIT=16'h0A0C;
  LUT4 n310_s1 (
    .F(n310_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n307_13),
    .I3(n1018_9) 
);
defparam n310_s1.INIT=16'h0A0C;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n307_13),
    .I3(n1018_9) 
);
defparam n311_s1.INIT=16'h0A0C;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n307_13),
    .I3(n1018_9) 
);
defparam n312_s1.INIT=16'h0A0C;
  LUT4 n313_s1 (
    .F(n313_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n307_13),
    .I3(n1018_9) 
);
defparam n313_s1.INIT=16'h0A0C;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n307_13),
    .I3(n1018_9) 
);
defparam n314_s1.INIT=16'h0A0C;
  LUT4 n315_s1 (
    .F(n315_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n307_13),
    .I3(n1018_9) 
);
defparam n315_s1.INIT=16'h0A0C;
  LUT4 n349_s1 (
    .F(n349_4),
    .I0(w_register_write),
    .I1(n349_5),
    .I2(n307_7),
    .I3(ff_sx_9_10) 
);
defparam n349_s1.INIT=16'h1000;
  LUT4 n668_s1 (
    .F(n668_4),
    .I0(n668_5),
    .I1(n633_8),
    .I2(w_register_write),
    .I3(ff_sx_9_10) 
);
defparam n668_s1.INIT=16'h0E00;
  LUT4 n2689_s1 (
    .F(n2689_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2689_s1.INIT=16'h4000;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(n1016_9),
    .I1(w_next_0_8),
    .I2(n1018_9) 
);
defparam n1016_s2.INIT=8'h3A;
  LUT4 n1017_s1 (
    .F(n1017_4),
    .I0(n1017_6),
    .I1(n1017_7),
    .I2(n1018_9),
    .I3(reg_nx[7]) 
);
defparam n1017_s1.INIT=16'h0807;
  LUT4 n1017_s2 (
    .F(n1017_5),
    .I0(n981_2),
    .I1(ff_nx[7]),
    .I2(n1017_11),
    .I3(n1016_8) 
);
defparam n1017_s2.INIT=16'h3CAA;
  LUT4 n1018_s2 (
    .F(n1018_5),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n1017_6),
    .I3(reg_nx[6]) 
);
defparam n1018_s2.INIT=16'hEF10;
  LUT3 n1018_s3 (
    .F(n1018_6),
    .I0(n1018_7),
    .I1(n982_2),
    .I2(n1016_8) 
);
defparam n1018_s3.INIT=8'hAC;
  LUT4 n1019_s1 (
    .F(n1019_4),
    .I0(reg_nx[4]),
    .I1(n1017_6),
    .I2(n1018_9),
    .I3(reg_nx[5]) 
);
defparam n1019_s1.INIT=16'h040B;
  LUT3 n1019_s2 (
    .F(n1019_5),
    .I0(n1019_6),
    .I1(n983_2),
    .I2(n1016_8) 
);
defparam n1019_s2.INIT=8'hAC;
  LUT3 n1020_s1 (
    .F(n1020_4),
    .I0(n1018_9),
    .I1(reg_nx[4]),
    .I2(n1017_6) 
);
defparam n1020_s1.INIT=8'h41;
  LUT4 n1020_s2 (
    .F(n1020_5),
    .I0(n984_2),
    .I1(ff_nx[4]),
    .I2(n1020_6),
    .I3(n1016_8) 
);
defparam n1020_s2.INIT=16'h3CAA;
  LUT4 n1021_s1 (
    .F(n1021_4),
    .I0(reg_nx[2]),
    .I1(n1021_6),
    .I2(n1018_9),
    .I3(reg_nx[3]) 
);
defparam n1021_s1.INIT=16'h040B;
  LUT3 n1021_s2 (
    .F(n1021_5),
    .I0(n1021_9),
    .I1(n985_2),
    .I2(n1016_8) 
);
defparam n1021_s2.INIT=8'hAC;
  LUT3 n1022_s1 (
    .F(n1022_4),
    .I0(n1018_9),
    .I1(reg_nx[2]),
    .I2(n1021_6) 
);
defparam n1022_s1.INIT=8'h41;
  LUT4 n1022_s2 (
    .F(n1022_5),
    .I0(n986_2),
    .I1(ff_nx[2]),
    .I2(n1022_6),
    .I3(n1016_8) 
);
defparam n1022_s2.INIT=16'h3CAA;
  LUT4 n1023_s1 (
    .F(n1023_4),
    .I0(n1018_9),
    .I1(n1023_6),
    .I2(w_next_0_5),
    .I3(n64_5) 
);
defparam n1023_s1.INIT=16'h0EEE;
  LUT4 n1023_s2 (
    .F(n1023_5),
    .I0(n987_2),
    .I1(ff_nx[1]),
    .I2(ff_nx[0]),
    .I3(n1016_8) 
);
defparam n1023_s2.INIT=16'h3C55;
  LUT3 n1024_s1 (
    .F(n1024_4),
    .I0(n988_2),
    .I1(ff_nx[0]),
    .I2(n1016_8) 
);
defparam n1024_s1.INIT=8'h3A;
  LUT4 n1024_s2 (
    .F(n1024_5),
    .I0(n1024_7),
    .I1(w_next_0_8),
    .I2(n1018_9),
    .I3(ff_start) 
);
defparam n1024_s2.INIT=16'hC500;
  LUT4 n1024_s3 (
    .F(n1024_6),
    .I0(n1018_9),
    .I1(reg_nx[0]),
    .I2(w_next[0]),
    .I3(n633_8) 
);
defparam n1024_s3.INIT=16'hB000;
  LUT3 n1057_s2 (
    .F(n1057_5),
    .I0(w_register_write),
    .I1(n1016_8),
    .I2(n1057_6) 
);
defparam n1057_s2.INIT=8'h01;
  LUT2 n1147_s1 (
    .F(n1147_4),
    .I0(n1151_4),
    .I1(n1147_5) 
);
defparam n1147_s1.INIT=4'h8;
  LUT4 n1148_s1 (
    .F(n1148_4),
    .I0(ff_ny[5]),
    .I1(ff_ny[6]),
    .I2(n1150_4),
    .I3(ff_ny[7]) 
);
defparam n1148_s1.INIT=16'hEF10;
  LUT2 n1150_s1 (
    .F(n1150_4),
    .I0(ff_ny[4]),
    .I1(n1151_4) 
);
defparam n1150_s1.INIT=4'h4;
  LUT4 n1151_s1 (
    .F(n1151_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1151_s1.INIT=16'h0001;
  LUT2 n1153_s1 (
    .F(n1153_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1153_s1.INIT=4'h1;
  LUT3 n1204_s1 (
    .F(n1204_4),
    .I0(n1174_1),
    .I1(w_next_nyb[7]),
    .I2(n1203_8) 
);
defparam n1204_s1.INIT=8'hCA;
  LUT3 n1205_s1 (
    .F(n1205_4),
    .I0(n1175_1),
    .I1(w_next_nyb[6]),
    .I2(n1203_8) 
);
defparam n1205_s1.INIT=8'hCA;
  LUT3 n1206_s1 (
    .F(n1206_4),
    .I0(n1176_1),
    .I1(w_next_nyb[5]),
    .I2(n1203_8) 
);
defparam n1206_s1.INIT=8'hCA;
  LUT3 n1207_s1 (
    .F(n1207_4),
    .I0(n1177_1),
    .I1(w_next_nyb[4]),
    .I2(n1203_8) 
);
defparam n1207_s1.INIT=8'hCA;
  LUT3 n1208_s1 (
    .F(n1208_4),
    .I0(n1178_1),
    .I1(w_next_nyb[3]),
    .I2(n1203_8) 
);
defparam n1208_s1.INIT=8'hCA;
  LUT3 n1209_s1 (
    .F(n1209_4),
    .I0(n1179_1),
    .I1(w_next_nyb[2]),
    .I2(n1203_8) 
);
defparam n1209_s1.INIT=8'hCA;
  LUT3 n1210_s1 (
    .F(n1210_4),
    .I0(n1180_1),
    .I1(w_next_nyb[1]),
    .I2(n1203_8) 
);
defparam n1210_s1.INIT=8'hCA;
  LUT3 n1211_s1 (
    .F(n1211_4),
    .I0(n1181_1),
    .I1(w_next_nyb[0]),
    .I2(n1203_8) 
);
defparam n1211_s1.INIT=8'hCA;
  LUT2 n1281_s1 (
    .F(n1281_4),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n1281_s1.INIT=4'h4;
  LUT2 n1886_s6 (
    .F(n1886_9),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1886_s6.INIT=4'h1;
  LUT4 n1886_s7 (
    .F(n1886_10),
    .I0(n1886_13),
    .I1(n1886_14),
    .I2(n1886_15),
    .I3(n1886_16) 
);
defparam n1886_s7.INIT=16'h000B;
  LUT3 n1886_s8 (
    .F(n1886_11),
    .I0(n1886_17),
    .I1(n1886_18),
    .I2(n1886_32) 
);
defparam n1886_s8.INIT=8'hE0;
  LUT4 n1886_s9 (
    .F(n1886_12),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]),
    .I3(ff_start) 
);
defparam n1886_s9.INIT=16'hE000;
  LUT4 n1887_s7 (
    .F(n1887_10),
    .I0(n1885_13),
    .I1(n1887_12),
    .I2(n1887_13),
    .I3(n1887_14) 
);
defparam n1887_s7.INIT=16'h000D;
  LUT3 n1887_s8 (
    .F(n1887_11),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n1887_s8.INIT=8'h3D;
  LUT4 n1888_s7 (
    .F(n1888_10),
    .I0(n1888_13),
    .I1(n1888_33),
    .I2(n1888_15),
    .I3(n1888_16) 
);
defparam n1888_s7.INIT=16'h4F00;
  LUT3 n1889_s7 (
    .F(n1889_10),
    .I0(n1889_13),
    .I1(n1816_122),
    .I2(n1889_23) 
);
defparam n1889_s7.INIT=8'hB0;
  LUT4 n1889_s8 (
    .F(n1889_11),
    .I0(n1889_15),
    .I1(n1886_14),
    .I2(n1889_27),
    .I3(n1889_17) 
);
defparam n1889_s8.INIT=16'h000B;
  LUT4 n1889_s9 (
    .F(n1889_12),
    .I0(n1889_18),
    .I1(ff_command[0]),
    .I2(ff_start),
    .I3(n1889_19) 
);
defparam n1889_s9.INIT=16'h00EF;
  LUT2 w_address_s_16_s3 (
    .F(w_address_s_16_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_address_s_16_s3.INIT=4'h1;
  LUT2 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_command[1]),
    .I1(ff_command[3]) 
);
defparam ff_sx_9_s4.INIT=4'h8;
  LUT3 ff_sx_9_s5 (
    .F(ff_sx_9_10),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=8'h40;
  LUT4 ff_color_latched_s4 (
    .F(ff_color_latched_9),
    .I0(ff_color_latched_10),
    .I1(ff_color_latched_11),
    .I2(ff_command[0]),
    .I3(ff_sx_9_9) 
);
defparam ff_color_latched_s4.INIT=16'h3A00;
  LUT4 ff_command_execute_s4 (
    .F(ff_command_execute_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_execute_s4.INIT=16'h0100;
  LUT4 ff_border_detect_s4 (
    .F(ff_border_detect_7),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid),
    .I3(ff_port1) 
);
defparam ff_border_detect_s4.INIT=16'h1000;
  LUT4 n1883_s5 (
    .F(n1883_11),
    .I0(n1889_27),
    .I1(n1883_24),
    .I2(n1883_22),
    .I3(ff_state[5]) 
);
defparam n1883_s5.INIT=16'hF0EE;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_source_7_8),
    .I1(n1817_119),
    .I2(ff_source_7_11),
    .I3(ff_start) 
);
defparam ff_source_7_s3.INIT=16'h00BF;
  LUT3 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n1203_8),
    .I2(n1016_8) 
);
defparam ff_dx_8_s4.INIT=8'h80;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_13),
    .I1(ff_cache_flush_start_24),
    .I2(ff_cache_flush_start_22),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s7.INIT=16'h0FEE;
  LUT4 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_cache_vram_wdata_7_14),
    .I1(ff_cache_vram_wdata_7_15),
    .I2(n1818_128),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=16'h00F4;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_cache_vram_wdata_7_16),
    .I1(ff_state[5]),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h000B;
  LUT4 ff_next_state_5_s8 (
    .F(ff_next_state_5_12),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_next_state_5_s8.INIT=16'hCA00;
  LUT3 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(ff_source_7_8),
    .I1(ff_reset_n2_1),
    .I2(ff_cache_vram_address_16_12) 
);
defparam ff_next_state_5_s10.INIT=8'h40;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_state_5_13),
    .I1(ff_state_5_21),
    .I2(ff_state_5_15),
    .I3(ff_state[5]) 
);
defparam ff_state_5_s7.INIT=16'hBBF0;
  LUT3 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_source_7_8),
    .I1(ff_state[5]),
    .I2(ff_count_valid_16) 
);
defparam ff_count_valid_s8.INIT=8'hD0;
  LUT3 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_next_state_5_16),
    .I1(ff_state[3]),
    .I2(ff_count_valid_17) 
);
defparam ff_count_valid_s9.INIT=8'hD0;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_count_valid_20),
    .I1(n1281_4),
    .I2(ff_cache_vram_valid),
    .I3(n1883_24) 
);
defparam ff_count_valid_s10.INIT=16'h000B;
  LUT4 ff_cache_vram_write_s12 (
    .F(ff_cache_vram_write_16),
    .I0(ff_xsel_1_13),
    .I1(n1822_16),
    .I2(n1822_17),
    .I3(ff_state[5]) 
);
defparam ff_cache_vram_write_s12.INIT=16'h00F8;
  LUT4 n1814_s99 (
    .F(n1814_113),
    .I0(w_4colors_mode_5),
    .I1(ff_next_state[5]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1814_s99.INIT=16'hBF00;
  LUT4 n1814_s101 (
    .F(n1814_115),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1814_s101.INIT=16'hE300;
  LUT2 n1822_s11 (
    .F(n1822_16),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1822_s11.INIT=4'h1;
  LUT2 n1822_s12 (
    .F(n1822_17),
    .I0(n1822_20),
    .I1(ff_cache_vram_wdata_7_15) 
);
defparam n1822_s12.INIT=4'h4;
  LUT2 n1822_s14 (
    .F(n1822_19),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[5]) 
);
defparam n1822_s14.INIT=4'h1;
  LUT3 n1450_s3 (
    .F(n1450_8),
    .I0(n1450_9),
    .I1(n1434_9),
    .I2(w_vram_interleave) 
);
defparam n1450_s3.INIT=8'hCA;
  LUT3 n1449_s3 (
    .F(n1449_8),
    .I0(n1449_9),
    .I1(n1433_9),
    .I2(w_vram_interleave) 
);
defparam n1449_s3.INIT=8'hCA;
  LUT4 n1203_s3 (
    .F(n1203_8),
    .I0(n1203_9),
    .I1(n1203_10),
    .I2(n1203_11),
    .I3(n1262_9) 
);
defparam n1203_s3.INIT=16'h7F00;
  LUT4 n306_s3 (
    .F(n306_8),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n306_s3.INIT=16'h1000;
  LUT3 n1779_s89 (
    .F(n1779_95),
    .I0(n1779_97),
    .I1(ff_read_byte[0]),
    .I2(n1779_98) 
);
defparam n1779_s89.INIT=8'hA3;
  LUT3 n1778_s88 (
    .F(n1778_94),
    .I0(n1778_96),
    .I1(ff_read_byte[1]),
    .I2(n1779_98) 
);
defparam n1778_s88.INIT=8'hAC;
  LUT4 n1777_s85 (
    .F(n1777_91),
    .I0(n1777_93),
    .I1(w_next_0_8),
    .I2(n1777_94),
    .I3(n1773_93) 
);
defparam n1777_s85.INIT=16'hBBF0;
  LUT4 n1777_s86 (
    .F(n1777_92),
    .I0(n1777_95),
    .I1(ff_read_byte[2]),
    .I2(n1777_96),
    .I3(n1777_102) 
);
defparam n1777_s86.INIT=16'h3500;
  LUT4 n1776_s85 (
    .F(n1776_91),
    .I0(n1776_94),
    .I1(n1776_95),
    .I2(ff_read_byte[3]),
    .I3(n1777_96) 
);
defparam n1776_s85.INIT=16'h0FEE;
  LUT4 n1776_s86 (
    .F(n1776_92),
    .I0(n1776_96),
    .I1(n1776_97),
    .I2(w_next_0_8),
    .I3(n1773_93) 
);
defparam n1776_s86.INIT=16'h2F00;
  LUT3 n1776_s87 (
    .F(n1776_93),
    .I0(n1776_98),
    .I1(n1773_93),
    .I2(ff_state[5]) 
);
defparam n1776_s87.INIT=8'h0E;
  LUT4 n1775_s85 (
    .F(n1775_91),
    .I0(n1779_97),
    .I1(ff_read_byte[4]),
    .I2(n1775_93),
    .I3(n1777_102) 
);
defparam n1775_s85.INIT=16'h3A00;
  LUT4 n1775_s86 (
    .F(n1775_92),
    .I0(n1775_94),
    .I1(n1775_95),
    .I2(ff_state[5]),
    .I3(n1773_93) 
);
defparam n1775_s86.INIT=16'h030A;
  LUT4 n1774_s85 (
    .F(n1774_91),
    .I0(n1778_96),
    .I1(ff_read_byte[5]),
    .I2(n1775_93),
    .I3(n1777_102) 
);
defparam n1774_s85.INIT=16'h3500;
  LUT3 n1774_s86 (
    .F(n1774_92),
    .I0(n1774_93),
    .I1(n1774_94),
    .I2(n1773_93) 
);
defparam n1774_s86.INIT=8'h3A;
  LUT4 n1773_s85 (
    .F(n1773_91),
    .I0(n1773_95),
    .I1(w_status_color[6]),
    .I2(n1773_96),
    .I3(w_next_0_8) 
);
defparam n1773_s85.INIT=16'h8F00;
  LUT4 n1773_s86 (
    .F(n1773_92),
    .I0(n1777_95),
    .I1(ff_read_byte[6]),
    .I2(w_next_0_8),
    .I3(n1773_97) 
);
defparam n1773_s86.INIT=16'h0A0C;
  LUT4 n1773_s87 (
    .F(n1773_93),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1773_s87.INIT=16'hC788;
  LUT3 n1773_s88 (
    .F(n1773_94),
    .I0(n1773_98),
    .I1(n1773_93),
    .I2(ff_state[5]) 
);
defparam n1773_s88.INIT=8'h0E;
  LUT4 n1772_s87 (
    .F(n1772_93),
    .I0(n1776_94),
    .I1(n1776_95),
    .I2(ff_read_byte[7]),
    .I3(n1773_97) 
);
defparam n1772_s87.INIT=16'hEE0F;
  LUT3 n1772_s88 (
    .F(n1772_94),
    .I0(n1772_96),
    .I1(w_next_0_8),
    .I2(n1773_93) 
);
defparam n1772_s88.INIT=8'hB0;
  LUT3 n1772_s89 (
    .F(n1772_95),
    .I0(n1772_97),
    .I1(n1773_93),
    .I2(ff_state[5]) 
);
defparam n1772_s89.INIT=8'h0E;
  LUT3 n1885_s8 (
    .F(n1885_13),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n1281_9) 
);
defparam n1885_s8.INIT=8'h01;
  LUT4 n1885_s9 (
    .F(n1885_14),
    .I0(n1886_18),
    .I1(n1885_16),
    .I2(n1885_17),
    .I3(n1885_24) 
);
defparam n1885_s9.INIT=16'hF800;
  LUT4 n1885_s10 (
    .F(n1885_15),
    .I0(n1889_15),
    .I1(n1885_26),
    .I2(n1885_20),
    .I3(n1885_21) 
);
defparam n1885_s10.INIT=16'h4F00;
  LUT4 n1884_s9 (
    .F(n1884_14),
    .I0(n1884_16),
    .I1(n1886_13),
    .I2(n1884_17),
    .I3(n1884_18) 
);
defparam n1884_s9.INIT=16'h0D00;
  LUT4 n1884_s10 (
    .F(n1884_15),
    .I0(n1884_25),
    .I1(n1884_20),
    .I2(ff_state[4]),
    .I3(n1886_32) 
);
defparam n1884_s10.INIT=16'hCA00;
  LUT3 n1883_s6 (
    .F(n1883_12),
    .I0(ff_sx[9]),
    .I1(n1883_15),
    .I2(n1883_16) 
);
defparam n1883_s6.INIT=8'h40;
  LUT2 n1882_s9 (
    .F(n1882_14),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n1882_s9.INIT=4'h4;
  LUT4 n1882_s10 (
    .F(n1882_15),
    .I0(ff_eq),
    .I1(n1883_12),
    .I2(n1822_16),
    .I3(n1882_19) 
);
defparam n1882_s10.INIT=16'h4F00;
  LUT3 n1817_s99 (
    .F(n1817_115),
    .I0(w_4colors_mode_5),
    .I1(ff_state[0]),
    .I2(ff_dx[8]) 
);
defparam n1817_s99.INIT=8'h40;
  LUT3 n1815_s93 (
    .F(n1815_107),
    .I0(w_4colors_mode_5),
    .I1(ff_next_state[4]),
    .I2(ff_dx[8]) 
);
defparam n1815_s93.INIT=8'h40;
  LUT4 n1780_s86 (
    .F(n1780_96),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]),
    .I3(n1780_97) 
);
defparam n1780_s86.INIT=16'h8000;
  LUT4 ff_cache_vram_address_16_s8 (
    .F(ff_cache_vram_address_16_12),
    .I0(n1822_16),
    .I1(ff_xsel_1_13),
    .I2(ff_start),
    .I3(n1822_19) 
);
defparam ff_cache_vram_address_16_s8.INIT=16'h0700;
  LUT2 ff_cache_vram_address_16_s9 (
    .F(ff_cache_vram_address_16_13),
    .I0(ff_next_state_5_18),
    .I1(ff_next_state_0_14) 
);
defparam ff_cache_vram_address_16_s9.INIT=4'h1;
  LUT2 ff_xsel_1_s9 (
    .F(ff_xsel_1_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_xsel_1_s9.INIT=4'h1;
  LUT2 ff_xsel_1_s10 (
    .F(ff_xsel_1_14),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam ff_xsel_1_s10.INIT=4'h4;
  LUT2 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam ff_state_0_s8.INIT=4'h4;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam ff_state_0_s9.INIT=4'h4;
  LUT2 n1818_s107 (
    .F(n1818_127),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1818_s107.INIT=4'h8;
  LUT2 n1818_s108 (
    .F(n1818_128),
    .I0(ff_state[4]),
    .I1(ff_next_state_5_12) 
);
defparam n1818_s108.INIT=4'h1;
  LUT4 n1789_s92 (
    .F(n1789_97),
    .I0(n1789_98),
    .I1(ff_state_0_13),
    .I2(ff_state[0]),
    .I3(ff_xsel_1_14) 
);
defparam n1789_s92.INIT=16'hCA00;
  LUT2 w_next_0_s3 (
    .F(w_next_0_6),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_next_0_s3.INIT=4'h8;
  LUT2 n307_s4 (
    .F(n307_7),
    .I0(n307_8),
    .I1(n306_8) 
);
defparam n307_s4.INIT=4'h1;
  LUT3 n349_s2 (
    .F(n349_5),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam n349_s2.INIT=8'h90;
  LUT2 n633_s5 (
    .F(n633_8),
    .I0(n307_8),
    .I1(n1016_8) 
);
defparam n633_s5.INIT=4'h1;
  LUT3 n668_s2 (
    .F(n668_5),
    .I0(n1203_8),
    .I1(ff_maj),
    .I2(n1016_8) 
);
defparam n668_s2.INIT=8'hD0;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(ff_nx[7]),
    .I1(n1017_11),
    .I2(ff_nx[8]) 
);
defparam n1016_s4.INIT=8'hB4;
  LUT4 n1016_s5 (
    .F(n1016_8),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1016_s5.INIT=16'h4000;
  LUT4 n1016_s6 (
    .F(n1016_9),
    .I0(reg_nx[7]),
    .I1(n1017_6),
    .I2(n1017_7),
    .I3(reg_nx[8]) 
);
defparam n1016_s6.INIT=16'hBF40;
  LUT3 n1017_s3 (
    .F(n1017_6),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(n1021_6) 
);
defparam n1017_s3.INIT=8'h10;
  LUT3 n1017_s4 (
    .F(n1017_7),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]) 
);
defparam n1017_s4.INIT=8'h01;
  LUT4 n1018_s4 (
    .F(n1018_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n1020_6),
    .I3(ff_nx[6]) 
);
defparam n1018_s4.INIT=16'hEF10;
  LUT3 n1019_s3 (
    .F(n1019_6),
    .I0(ff_nx[4]),
    .I1(n1020_6),
    .I2(ff_nx[5]) 
);
defparam n1019_s3.INIT=8'hB4;
  LUT4 n1020_s3 (
    .F(n1020_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1020_s3.INIT=16'h0001;
  LUT3 n1021_s3 (
    .F(n1021_6),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n1016_8) 
);
defparam n1021_s3.INIT=8'h01;
  LUT2 n1022_s3 (
    .F(n1022_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1022_s3.INIT=4'h1;
  LUT3 n1023_s3 (
    .F(n1023_6),
    .I0(reg_nx[0]),
    .I1(n1016_8),
    .I2(reg_nx[1]) 
);
defparam n1023_s3.INIT=8'hE1;
  LUT3 n1024_s4 (
    .F(n1024_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1016_8) 
);
defparam n1024_s4.INIT=8'h3D;
  LUT4 n1057_s3 (
    .F(n1057_6),
    .I0(n307_8),
    .I1(n1057_7),
    .I2(ff_sx_9_10),
    .I3(ff_start) 
);
defparam n1057_s3.INIT=16'h00EF;
  LUT4 n1147_s2 (
    .F(n1147_5),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(ff_ny[7]) 
);
defparam n1147_s2.INIT=16'h0001;
  LUT2 n1281_s4 (
    .F(n1281_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1281_s4.INIT=4'h1;
  LUT4 n1886_s10 (
    .F(n1886_13),
    .I0(n1886_20),
    .I1(n1281_7),
    .I2(ff_state[2]),
    .I3(n1886_21) 
);
defparam n1886_s10.INIT=16'h000B;
  LUT4 n1886_s11 (
    .F(n1886_14),
    .I0(n1885_16),
    .I1(ff_state[0]),
    .I2(n1789_98),
    .I3(ff_state_0_14) 
);
defparam n1886_s11.INIT=16'h8F00;
  LUT4 n1886_s12 (
    .F(n1886_15),
    .I0(ff_state[2]),
    .I1(n1281_7),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1886_s12.INIT=16'h700B;
  LUT4 n1886_s13 (
    .F(n1886_16),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_xsel_1_14) 
);
defparam n1886_s13.INIT=16'h7D00;
  LUT4 n1886_s14 (
    .F(n1886_17),
    .I0(ff_next_state[3]),
    .I1(ff_state[0]),
    .I2(n1816_120),
    .I3(n1886_22) 
);
defparam n1886_s14.INIT=16'hB000;
  LUT4 n1886_s15 (
    .F(n1886_18),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n1886_s15.INIT=16'h0100;
  LUT4 n1887_s9 (
    .F(n1887_12),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1887_s9.INIT=16'h8000;
  LUT4 n1887_s10 (
    .F(n1887_13),
    .I0(n1886_18),
    .I1(n1885_16),
    .I2(n1887_15),
    .I3(n1885_24) 
);
defparam n1887_s10.INIT=16'hF800;
  LUT4 n1887_s11 (
    .F(n1887_14),
    .I0(n1887_16),
    .I1(n1885_16),
    .I2(ff_cache_vram_wdata_7_14),
    .I3(n1887_17) 
);
defparam n1887_s11.INIT=16'h0E00;
  LUT4 n1888_s9 (
    .F(n1888_12),
    .I0(ff_state[2]),
    .I1(n1886_20),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1888_s9.INIT=16'hF00E;
  LUT4 n1888_s10 (
    .F(n1888_13),
    .I0(n1885_16),
    .I1(ff_state[0]),
    .I2(n1888_19),
    .I3(ff_state_0_13) 
);
defparam n1888_s10.INIT=16'h0D00;
  LUT2 n1888_s12 (
    .F(n1888_15),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1888_s12.INIT=4'h8;
  LUT4 n1888_s13 (
    .F(n1888_16),
    .I0(ff_next_state_5_16),
    .I1(ff_state[3]),
    .I2(ff_cache_flush_start_13),
    .I3(n1888_35) 
);
defparam n1888_s13.INIT=16'h00EF;
  LUT4 n1888_s14 (
    .F(n1888_17),
    .I0(n1886_18),
    .I1(n1885_16),
    .I2(n1888_23),
    .I3(n1886_23) 
);
defparam n1888_s14.INIT=16'h00F8;
  LUT4 n1889_s10 (
    .F(n1889_13),
    .I0(n1885_16),
    .I1(ff_eq),
    .I2(n1615_3),
    .I3(ff_state[1]) 
);
defparam n1889_s10.INIT=16'h3CAA;
  LUT3 n1889_s12 (
    .F(n1889_15),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1886_20) 
);
defparam n1889_s12.INIT=8'h10;
  LUT4 n1889_s14 (
    .F(n1889_17),
    .I0(ff_xsel_1_13),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1817_117) 
);
defparam n1889_s14.INIT=16'hCA00;
  LUT2 n1889_s15 (
    .F(n1889_18),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam n1889_s15.INIT=4'h1;
  LUT4 n1889_s16 (
    .F(n1889_19),
    .I0(n1281_9),
    .I1(n1889_21),
    .I2(n1886_23),
    .I3(n1882_14) 
);
defparam n1889_s16.INIT=16'hF100;
  LUT2 ff_color_latched_s5 (
    .F(ff_color_latched_10),
    .I0(ff_command[2]),
    .I1(ff_start) 
);
defparam ff_color_latched_s5.INIT=4'h4;
  LUT4 ff_color_latched_s6 (
    .F(ff_color_latched_11),
    .I0(n1887_12),
    .I1(n1887_17),
    .I2(ff_color_latched_12),
    .I3(ff_command[2]) 
);
defparam ff_color_latched_s6.INIT=16'h0F77;
  LUT4 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state_0_13),
    .I3(ff_state[4]) 
);
defparam ff_source_7_s4.INIT=16'hBF00;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(n1817_115),
    .I1(ff_next_state_5_15),
    .I2(ff_cache_flush_start_16),
    .I3(ff_cache_flush_start_20) 
);
defparam ff_cache_flush_start_s8.INIT=16'h1F00;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h4300;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(n1814_116),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'h7D00;
  LUT2 ff_cache_vram_wdata_7_s11 (
    .F(ff_cache_vram_wdata_7_16),
    .I0(ff_state[4]),
    .I1(n1887_12) 
);
defparam ff_cache_vram_wdata_7_s11.INIT=4'h8;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(w_4colors_mode_5),
    .I3(w_status_border_position[8]) 
);
defparam ff_next_state_5_s11.INIT=16'h0100;
  LUT4 ff_next_state_5_s12 (
    .F(ff_next_state_5_16),
    .I0(w_4colors_mode_5),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n1888_29) 
);
defparam ff_next_state_5_s12.INIT=16'hF400;
  LUT3 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(n1057_7),
    .I1(ff_state_5_16),
    .I2(ff_state_5_17) 
);
defparam ff_state_5_s8.INIT=8'h70;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(n1057_7),
    .I1(ff_state_5_16),
    .I2(n1888_20),
    .I3(ff_state_5_23) 
);
defparam ff_state_5_s10.INIT=16'h7000;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(n1818_127),
    .I3(ff_state[4]) 
);
defparam ff_count_valid_s11.INIT=16'hBF00;
  LUT4 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_next_state_5_12),
    .I1(n1814_116),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s12.INIT=16'h000D;
  LUT2 n1816_s104 (
    .F(n1816_120),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1816_s104.INIT=4'h6;
  LUT2 n1814_s102 (
    .F(n1814_116),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1814_s102.INIT=4'h4;
  LUT4 n1822_s15 (
    .F(n1822_20),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1822_s15.INIT=16'h3500;
  LUT3 n1450_s4 (
    .F(n1450_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1450_s4.INIT=8'hCA;
  LUT3 n1449_s4 (
    .F(n1449_9),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1449_s4.INIT=8'hCA;
  LUT4 n1203_s4 (
    .F(n1203_9),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam n1203_s4.INIT=16'h0001;
  LUT2 n1203_s5 (
    .F(n1203_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam n1203_s5.INIT=4'h1;
  LUT4 n1203_s6 (
    .F(n1203_11),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam n1203_s6.INIT=16'h0001;
  LUT4 n1779_s90 (
    .F(n1779_96),
    .I0(n1779_97),
    .I1(ff_read_byte[0]),
    .I2(n1779_99),
    .I3(n1818_127) 
);
defparam n1779_s90.INIT=16'hC500;
  LUT4 n1779_s91 (
    .F(n1779_97),
    .I0(n1779_100),
    .I1(w_status_color[0]),
    .I2(n1773_95),
    .I3(n1779_101) 
);
defparam n1779_s91.INIT=16'h3730;
  LUT4 n1779_s92 (
    .F(n1779_98),
    .I0(n1818_127),
    .I1(ff_state[2]),
    .I2(n1779_99),
    .I3(ff_state[3]) 
);
defparam n1779_s92.INIT=16'h0C05;
  LUT3 n1778_s89 (
    .F(n1778_95),
    .I0(n1778_96),
    .I1(ff_read_byte[1]),
    .I2(n1779_99) 
);
defparam n1778_s89.INIT=8'hCA;
  LUT4 n1778_s90 (
    .F(n1778_96),
    .I0(n1778_97),
    .I1(w_status_color[1]),
    .I2(n1773_95),
    .I3(n1778_98) 
);
defparam n1778_s90.INIT=16'hCDC0;
  LUT4 n1777_s87 (
    .F(n1777_93),
    .I0(n1777_98),
    .I1(w_status_color[2]),
    .I2(n1773_95),
    .I3(n1777_99) 
);
defparam n1777_s87.INIT=16'hCDC0;
  LUT3 n1777_s88 (
    .F(n1777_94),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(ff_state[4]) 
);
defparam n1777_s88.INIT=8'hCA;
  LUT3 n1777_s89 (
    .F(n1777_95),
    .I0(n1777_93),
    .I1(n1779_97),
    .I2(w_vram_interleave) 
);
defparam n1777_s89.INIT=8'h3A;
  LUT3 n1777_s90 (
    .F(n1777_96),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1777_s90.INIT=8'hD3;
  LUT3 n1776_s88 (
    .F(n1776_94),
    .I0(w_vram_interleave),
    .I1(n1776_96),
    .I2(n1776_97) 
);
defparam n1776_s88.INIT=8'h04;
  LUT2 n1776_s89 (
    .F(n1776_95),
    .I0(n1778_96),
    .I1(w_vram_interleave) 
);
defparam n1776_s89.INIT=4'h4;
  LUT4 n1776_s90 (
    .F(n1776_96),
    .I0(n1776_99),
    .I1(n1776_100),
    .I2(n1776_101),
    .I3(ff_source[3]) 
);
defparam n1776_s90.INIT=16'hB8BB;
  LUT3 n1776_s91 (
    .F(n1776_97),
    .I0(n1776_104),
    .I1(w_status_color[3]),
    .I2(n1773_95) 
);
defparam n1776_s91.INIT=8'hCA;
  LUT3 n1776_s92 (
    .F(n1776_98),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[4]) 
);
defparam n1776_s92.INIT=8'hCA;
  LUT3 n1775_s87 (
    .F(n1775_93),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1775_s87.INIT=8'hBC;
  LUT3 n1775_s88 (
    .F(n1775_94),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1775_s88.INIT=8'hCA;
  LUT4 n1775_s89 (
    .F(n1775_95),
    .I0(n1775_96),
    .I1(n1775_100),
    .I2(ff_logical_opration[2]),
    .I3(n1775_98) 
);
defparam n1775_s89.INIT=16'hC500;
  LUT3 n1774_s87 (
    .F(n1774_93),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1774_s87.INIT=8'hCA;
  LUT4 n1774_s88 (
    .F(n1774_94),
    .I0(n1774_95),
    .I1(n1774_99),
    .I2(ff_logical_opration[2]),
    .I3(n1774_97) 
);
defparam n1774_s88.INIT=16'hC500;
  LUT3 n1773_s89 (
    .F(n1773_95),
    .I0(ff_source[4]),
    .I1(n1773_99),
    .I2(n1773_100) 
);
defparam n1773_s89.INIT=8'h40;
  LUT3 n1773_s90 (
    .F(n1773_96),
    .I0(n1773_101),
    .I1(n1773_104),
    .I2(ff_logical_opration[2]) 
);
defparam n1773_s90.INIT=8'hC5;
  LUT3 n1773_s91 (
    .F(n1773_97),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1773_s91.INIT=8'h07;
  LUT3 n1773_s92 (
    .F(n1773_98),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[4]) 
);
defparam n1773_s92.INIT=8'hCA;
  LUT4 n1772_s90 (
    .F(n1772_96),
    .I0(n1772_98),
    .I1(n1772_102),
    .I2(n1772_104),
    .I3(ff_logical_opration[2]) 
);
defparam n1772_s90.INIT=16'h0C05;
  LUT3 n1772_s91 (
    .F(n1772_97),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_state[4]) 
);
defparam n1772_s91.INIT=8'hCA;
  LUT2 n1885_s11 (
    .F(n1885_16),
    .I0(ff_state_5_16),
    .I1(n1057_7) 
);
defparam n1885_s11.INIT=4'h8;
  LUT4 n1885_s12 (
    .F(n1885_17),
    .I0(ff_next_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1886_22) 
);
defparam n1885_s12.INIT=16'h2C00;
  LUT4 n1885_s15 (
    .F(n1885_20),
    .I0(ff_state[1]),
    .I1(n1885_16),
    .I2(n1885_22),
    .I3(ff_state[0]) 
);
defparam n1885_s15.INIT=16'h3050;
  LUT4 n1885_s16 (
    .F(n1885_21),
    .I0(n1885_16),
    .I1(ff_state[0]),
    .I2(n1885_22),
    .I3(n1887_17) 
);
defparam n1885_s16.INIT=16'hFE00;
  LUT4 n1884_s11 (
    .F(n1884_16),
    .I0(n1816_120),
    .I1(n1885_16),
    .I2(ff_state[2]),
    .I3(ff_state_0_14) 
);
defparam n1884_s11.INIT=16'h8F00;
  LUT4 n1884_s12 (
    .F(n1884_17),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1885_16),
    .I3(n1888_15) 
);
defparam n1884_s12.INIT=16'h9000;
  LUT4 n1884_s13 (
    .F(n1884_18),
    .I0(ff_state[0]),
    .I1(ff_xsel_1_13),
    .I2(ff_cache_flush_start_24),
    .I3(n1884_21) 
);
defparam n1884_s13.INIT=16'h00F4;
  LUT4 n1884_s15 (
    .F(n1884_20),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1884_s15.INIT=16'h2C00;
  LUT4 n1883_s9 (
    .F(n1883_15),
    .I0(n1883_17),
    .I1(n1883_18),
    .I2(n1883_19),
    .I3(n1883_20) 
);
defparam n1883_s9.INIT=16'h0800;
  LUT4 n1883_s10 (
    .F(n1883_16),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[3]),
    .I3(reg_sx[3]) 
);
defparam n1883_s10.INIT=16'h9009;
  LUT3 n1817_s101 (
    .F(n1817_117),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[4]) 
);
defparam n1817_s101.INIT=8'h0B;
  LUT4 n1780_s87 (
    .F(n1780_97),
    .I0(ff_state[1]),
    .I1(ff_next_state[0]),
    .I2(ff_next_state[1]),
    .I3(ff_next_state[2]) 
);
defparam n1780_s87.INIT=16'h4000;
  LUT2 n1789_s93 (
    .F(n1789_98),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1789_s93.INIT=4'h4;
  LUT4 n307_s5 (
    .F(n307_8),
    .I0(w_next_sx[9]),
    .I1(w_next_dx[9]),
    .I2(ff_state_5_16),
    .I3(n307_9) 
);
defparam n307_s5.INIT=16'h0001;
  LUT3 n1017_s6 (
    .F(n1017_9),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]) 
);
defparam n1017_s6.INIT=8'h01;
  LUT4 n1057_s4 (
    .F(n1057_7),
    .I0(ff_ny[8]),
    .I1(ff_ny[9]),
    .I2(n1151_4),
    .I3(n1147_5) 
);
defparam n1057_s4.INIT=16'h1000;
  LUT3 n1886_s17 (
    .F(n1886_20),
    .I0(ff_state_5_16),
    .I1(n1886_24),
    .I2(n1886_25) 
);
defparam n1886_s17.INIT=8'h10;
  LUT4 n1886_s18 (
    .F(n1886_21),
    .I0(ff_state_5_16),
    .I1(n1057_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1886_s18.INIT=16'hF800;
  LUT2 n1886_s19 (
    .F(n1886_22),
    .I0(ff_state[2]),
    .I1(ff_state[4]) 
);
defparam n1886_s19.INIT=4'h8;
  LUT2 n1886_s20 (
    .F(n1886_23),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1886_s20.INIT=4'h6;
  LUT4 n1887_s12 (
    .F(n1887_15),
    .I0(ff_next_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1886_22) 
);
defparam n1887_s12.INIT=16'h2C00;
  LUT4 n1887_s13 (
    .F(n1887_16),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1887_s13.INIT=16'h4FF3;
  LUT2 n1887_s14 (
    .F(n1887_17),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1887_s14.INIT=4'h4;
  LUT3 n1888_s16 (
    .F(n1888_19),
    .I0(ff_eq),
    .I1(n1615_3),
    .I2(ff_state[0]) 
);
defparam n1888_s16.INIT=8'h90;
  LUT2 n1888_s17 (
    .F(n1888_20),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1888_s17.INIT=4'h8;
  LUT4 n1888_s20 (
    .F(n1888_23),
    .I0(ff_next_state[1]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1886_22) 
);
defparam n1888_s20.INIT=16'h2C00;
  LUT4 n1889_s18 (
    .F(n1889_21),
    .I0(ff_next_state[0]),
    .I1(ff_state[0]),
    .I2(n1816_120),
    .I3(n1886_22) 
);
defparam n1889_s18.INIT=16'hB000;
  LUT4 ff_color_latched_s7 (
    .F(ff_color_latched_12),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(n1886_22),
    .I3(ff_color_latched_13) 
);
defparam ff_color_latched_s7.INIT=16'h4000;
  LUT2 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_cache_flush_start_s11.INIT=4'h6;
  LUT3 ff_cache_flush_start_s13 (
    .F(ff_cache_flush_start_18),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_cache_flush_start_s13.INIT=8'h07;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_16),
    .I0(ff_nx[7]),
    .I1(ff_nx[8]),
    .I2(n1020_6),
    .I3(n1017_9) 
);
defparam ff_state_5_s11.INIT=16'h1000;
  LUT4 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(ff_border_detect_7),
    .I1(n959_42),
    .I2(ff_state[3]),
    .I3(n1886_18) 
);
defparam ff_state_5_s12.INIT=16'h0700;
  LUT4 ff_state_5_s13 (
    .F(ff_state_5_18),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[3]),
    .I2(n1886_22),
    .I3(ff_color_latched_13) 
);
defparam ff_state_5_s13.INIT=16'h4000;
  LUT4 n1779_s93 (
    .F(n1779_99),
    .I0(ff_dx[1]),
    .I1(n64_5),
    .I2(ff_dx[0]),
    .I3(w_next_0_8) 
);
defparam n1779_s93.INIT=16'h004F;
  LUT3 n1779_s94 (
    .F(n1779_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[2]),
    .I2(ff_source[0]) 
);
defparam n1779_s94.INIT=8'h10;
  LUT3 n1779_s95 (
    .F(n1779_101),
    .I0(n1779_102),
    .I1(n1779_103),
    .I2(ff_source[0]) 
);
defparam n1779_s95.INIT=8'h3A;
  LUT4 n1778_s91 (
    .F(n1778_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1778_s91.INIT=16'h004F;
  LUT4 n1778_s92 (
    .F(n1778_98),
    .I0(n1778_99),
    .I1(n1778_100),
    .I2(n1778_101),
    .I3(ff_source[1]) 
);
defparam n1778_s92.INIT=16'h13FC;
  LUT4 n1777_s92 (
    .F(n1777_98),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n1777_s92.INIT=16'h004F;
  LUT4 n1777_s93 (
    .F(n1777_99),
    .I0(n1777_100),
    .I1(n1778_100),
    .I2(n1778_101),
    .I3(ff_source[2]) 
);
defparam n1777_s93.INIT=16'h13FC;
  LUT4 n1776_s93 (
    .F(n1776_99),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[1]),
    .I2(w_status_color[3]),
    .I3(ff_logical_opration[0]) 
);
defparam n1776_s93.INIT=16'h8F00;
  LUT4 n1776_s94 (
    .F(n1776_100),
    .I0(ff_source[3]),
    .I1(w_status_color[3]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1776_s94.INIT=16'h0C0A;
  LUT2 n1776_s95 (
    .F(n1776_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1776_s95.INIT=4'h1;
  LUT4 n1775_s90 (
    .F(n1775_96),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(w_status_color[4]),
    .I3(ff_logical_opration[1]) 
);
defparam n1775_s90.INIT=16'h7CC4;
  LUT3 n1775_s92 (
    .F(n1775_98),
    .I0(n1773_95),
    .I1(w_status_color[4]),
    .I2(w_next_0_8) 
);
defparam n1775_s92.INIT=8'h70;
  LUT4 n1774_s89 (
    .F(n1774_95),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(w_status_color[5]),
    .I3(ff_logical_opration[1]) 
);
defparam n1774_s89.INIT=16'h7CC4;
  LUT3 n1774_s91 (
    .F(n1774_97),
    .I0(n1773_95),
    .I1(w_status_color[5]),
    .I2(w_next_0_8) 
);
defparam n1774_s91.INIT=8'h70;
  LUT4 n1773_s93 (
    .F(n1773_99),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1773_s93.INIT=16'h0100;
  LUT4 n1773_s94 (
    .F(n1773_100),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[3]) 
);
defparam n1773_s94.INIT=16'h0001;
  LUT4 n1773_s95 (
    .F(n1773_101),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(w_status_color[6]),
    .I3(ff_logical_opration[1]) 
);
defparam n1773_s95.INIT=16'h7CC4;
  LUT4 n1772_s92 (
    .F(n1772_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(w_status_color[7]),
    .I3(ff_logical_opration[1]) 
);
defparam n1772_s92.INIT=16'h7CC4;
  LUT3 n1885_s17 (
    .F(n1885_22),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam n1885_s17.INIT=8'hA3;
  LUT4 n1884_s16 (
    .F(n1884_21),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_xsel_1_14) 
);
defparam n1884_s16.INIT=16'h3D00;
  LUT4 n1883_s11 (
    .F(n1883_17),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(reg_sx[8]),
    .I3(w_status_border_position[8]) 
);
defparam n1883_s11.INIT=16'h9009;
  LUT4 n1883_s12 (
    .F(n1883_18),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(w_status_border_position[0]),
    .I3(reg_sx[0]) 
);
defparam n1883_s12.INIT=16'h9009;
  LUT2 n1883_s13 (
    .F(n1883_19),
    .I0(w_status_border_position[1]),
    .I1(reg_sx[1]) 
);
defparam n1883_s13.INIT=4'h6;
  LUT4 n1883_s14 (
    .F(n1883_20),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n1883_s14.INIT=16'h9009;
  LUT4 n1882_s12 (
    .F(n1882_17),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1882_s12.INIT=16'h4B00;
  LUT3 n307_s6 (
    .F(n307_9),
    .I0(w_next_dx[8]),
    .I1(w_next_sx[8]),
    .I2(w_4colors_mode_5) 
);
defparam n307_s6.INIT=8'h0E;
  LUT3 n1886_s21 (
    .F(n1886_24),
    .I0(n1886_26),
    .I1(n1886_27),
    .I2(n1886_28) 
);
defparam n1886_s21.INIT=8'h80;
  LUT3 n1886_s22 (
    .F(n1886_25),
    .I0(w_4colors_mode_5),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]) 
);
defparam n1886_s22.INIT=8'h0B;
  LUT2 ff_color_latched_s8 (
    .F(ff_color_latched_13),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_color_latched_s8.INIT=4'h4;
  LUT4 n1779_s96 (
    .F(n1779_102),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1779_s96.INIT=16'hFA3F;
  LUT4 n1779_s97 (
    .F(n1779_103),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1779_s97.INIT=16'hFC4F;
  LUT2 n1778_s93 (
    .F(n1778_99),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[0]) 
);
defparam n1778_s93.INIT=4'h8;
  LUT3 n1778_s94 (
    .F(n1778_100),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1778_s94.INIT=8'h10;
  LUT2 n1778_s95 (
    .F(n1778_101),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[1]) 
);
defparam n1778_s95.INIT=4'h4;
  LUT2 n1777_s94 (
    .F(n1777_100),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[0]) 
);
defparam n1777_s94.INIT=4'h8;
  LUT4 n1886_s23 (
    .F(n1886_26),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_dy[2]),
    .I3(w_next_dy[9]) 
);
defparam n1886_s23.INIT=16'h0100;
  LUT4 n1886_s24 (
    .F(n1886_27),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_dy[9]),
    .I3(ff_diy) 
);
defparam n1886_s24.INIT=16'h0100;
  LUT4 n1886_s25 (
    .F(n1886_28),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_dy[5]),
    .I3(ff_dy[6]) 
);
defparam n1886_s25.INIT=16'h0001;
  LUT4 ff_border_detect_s6 (
    .F(ff_border_detect_10),
    .I0(ff_border_detect_7),
    .I1(ff_border_detect_12),
    .I2(ff_start),
    .I3(ff_command_execute_7) 
);
defparam ff_border_detect_s6.INIT=16'hFFF8;
  LUT4 n1017_s7 (
    .F(n1017_11),
    .I0(n1020_6),
    .I1(ff_nx[4]),
    .I2(ff_nx[5]),
    .I3(ff_nx[6]) 
);
defparam n1017_s7.INIT=16'h0002;
  LUT4 n1021_s5 (
    .F(n1021_9),
    .I0(ff_nx[2]),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(ff_nx[3]) 
);
defparam n1021_s5.INIT=16'hFE01;
  LUT4 n1146_s2 (
    .F(n1146_6),
    .I0(ff_ny[8]),
    .I1(n1151_4),
    .I2(n1147_5),
    .I3(ff_ny[9]) 
);
defparam n1146_s2.INIT=16'hBF40;
  LUT4 n1152_s2 (
    .F(n1152_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1152_s2.INIT=16'hFE01;
  LUT3 n1445_s3 (
    .F(n1445_9),
    .I0(w_next_0_8),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1445_s3.INIT=8'h20;
  LUT3 n1446_s3 (
    .F(n1446_9),
    .I0(w_next_0_8),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1446_s3.INIT=8'h20;
  LUT4 n1817_s102 (
    .F(n1817_119),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(n1822_16) 
);
defparam n1817_s102.INIT=16'h00F4;
  LUT4 n1888_s21 (
    .F(n1888_25),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1888_s21.INIT=16'hF100;
  LUT3 n307_s7 (
    .F(n307_11),
    .I0(ff_start),
    .I1(n307_8),
    .I2(n306_8) 
);
defparam n307_s7.INIT=8'h54;
  LUT4 n307_s8 (
    .F(n307_13),
    .I0(ff_start),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n307_s8.INIT=16'h8200;
  LUT4 ff_state_5_s15 (
    .F(ff_state_5_21),
    .I0(ff_state[4]),
    .I1(n1887_12),
    .I2(ff_command_execute_7),
    .I3(ff_state_5_18) 
);
defparam ff_state_5_s15.INIT=16'h00F7;
  LUT3 n1883_s15 (
    .F(n1883_22),
    .I0(ff_command_execute_7),
    .I1(ff_state[4]),
    .I2(n1887_12) 
);
defparam n1883_s15.INIT=8'h80;
  LUT4 n1149_s2 (
    .F(n1149_6),
    .I0(ff_ny[5]),
    .I1(ff_ny[4]),
    .I2(n1151_4),
    .I3(ff_ny[6]) 
);
defparam n1149_s2.INIT=16'hEF10;
  LUT4 n1281_s5 (
    .F(n1281_9),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1281_s5.INIT=16'h0001;
  LUT4 n1447_s4 (
    .F(n1447_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]),
    .I2(n1455_12),
    .I3(ff_xsel[0]) 
);
defparam n1447_s4.INIT=16'hF044;
  LUT3 n1443_s3 (
    .F(n1443_9),
    .I0(w_next_0_8),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1443_s3.INIT=8'h20;
  LUT4 n1448_s4 (
    .F(n1448_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]),
    .I2(n1456_12),
    .I3(ff_xsel[0]) 
);
defparam n1448_s4.INIT=16'hF044;
  LUT3 n1444_s3 (
    .F(n1444_9),
    .I0(w_next_0_8),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1444_s3.INIT=8'h20;
  LUT4 n1776_s97 (
    .F(n1776_104),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[3]) 
);
defparam n1776_s97.INIT=16'h0010;
  LUT4 n1771_s127 (
    .F(n1771_154),
    .I0(ff_state_0_13),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_next_state_5_12) 
);
defparam n1771_s127.INIT=16'hDDD0;
  LUT4 ff_cache_vram_address_16_s10 (
    .F(ff_cache_vram_address_16_15),
    .I0(n1822_20),
    .I1(ff_cache_vram_wdata_7_15),
    .I2(ff_cache_vram_address_16_12),
    .I3(ff_cache_vram_address_16_13) 
);
defparam ff_cache_vram_address_16_s10.INIT=16'hB000;
  LUT4 ff_source_7_s6 (
    .F(ff_source_7_11),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_cache_vram_valid),
    .I3(ff_state[5]) 
);
defparam ff_source_7_s6.INIT=16'h000B;
  LUT3 w_next_0_s4 (
    .F(w_next_0_8),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]) 
);
defparam w_next_0_s4.INIT=8'h80;
  LUT4 n1281_s6 (
    .F(n1281_11),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2689_4) 
);
defparam n1281_s6.INIT=16'h1000;
  LUT4 n2558_s1 (
    .F(n2558_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2442_4) 
);
defparam n2558_s1.INIT=16'h1000;
  LUT3 n1888_s22 (
    .F(n1888_27),
    .I0(n1888_12),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1888_s22.INIT=8'h20;
  LUT3 n1888_s23 (
    .F(n1888_29),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1888_s23.INIT=8'h10;
  LUT4 n1814_s103 (
    .F(n1814_118),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n1818_127) 
);
defparam n1814_s103.INIT=16'h0045;
  LUT3 n1816_s105 (
    .F(n1816_122),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1816_s105.INIT=8'h41;
  LUT4 n1888_s24 (
    .F(n1888_31),
    .I0(n1888_17),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(n1888_25) 
);
defparam n1888_s24.INIT=16'h00EF;
  LUT4 n1886_s27 (
    .F(n1886_32),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1886_s27.INIT=16'h0900;
  LUT3 n1885_s18 (
    .F(n1885_24),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1885_s18.INIT=8'h82;
  LUT3 n1885_s19 (
    .F(n1885_26),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1885_s19.INIT=8'h07;
  LUT4 n1889_s19 (
    .F(n1889_23),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1885_16),
    .I3(n1889_25) 
);
defparam n1889_s19.INIT=16'hF700;
  LUT4 n1888_s25 (
    .F(n1888_33),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n1885_16),
    .I3(n1888_29) 
);
defparam n1888_s25.INIT=16'h00F7;
  LUT3 n1016_s7 (
    .F(n1016_11),
    .I0(ff_start),
    .I1(n307_8),
    .I2(n1016_8) 
);
defparam n1016_s7.INIT=8'h54;
  LUT4 n633_s6 (
    .F(n633_10),
    .I0(ff_start),
    .I1(ff_dx_8_9),
    .I2(n307_8),
    .I3(n1016_8) 
);
defparam n633_s6.INIT=16'h1110;
  LUT4 n1018_s5 (
    .F(n1018_9),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1018_s5.INIT=16'h4000;
  LUT3 w_next_0_s5 (
    .F(w_next[0]),
    .I0(w_next_0_8),
    .I1(ff_command[2]),
    .I2(ff_command[3]) 
);
defparam w_next_0_s5.INIT=8'hBF;
  LUT4 n2796_s1 (
    .F(n2796_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2689_4) 
);
defparam n2796_s1.INIT=16'h4000;
  LUT4 n2557_s1 (
    .F(n2557_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2442_4) 
);
defparam n2557_s1.INIT=16'h4000;
  LUT4 n1394_s1 (
    .F(n1394_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2689_4) 
);
defparam n1394_s1.INIT=16'h4000;
  LUT4 ff_next_state_1_s9 (
    .F(ff_next_state_1_14),
    .I0(ff_next_state_0_14),
    .I1(ff_next_state_5_12),
    .I2(ff_next_state_5_18),
    .I3(ff_next_state_5_14) 
);
defparam ff_next_state_1_s9.INIT=16'h0100;
  LUT4 n1888_s26 (
    .F(n1888_35),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1888_s26.INIT=16'h0D00;
  LUT4 n1772_s95 (
    .F(n1772_102),
    .I0(n1773_95),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1772_s95.INIT=16'h333E;
  LUT4 n1773_s97 (
    .F(n1773_104),
    .I0(n1773_95),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1773_s97.INIT=16'h333E;
  LUT4 n1774_s92 (
    .F(n1774_99),
    .I0(n1773_95),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1774_s92.INIT=16'h333E;
  LUT4 n1775_s93 (
    .F(n1775_100),
    .I0(n1773_95),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[1]) 
);
defparam n1775_s93.INIT=16'h333E;
  LUT4 n1822_s16 (
    .F(n1822_22),
    .I0(n1818_127),
    .I1(w_4colors_mode_5),
    .I2(ff_state[0]),
    .I3(ff_dx[8]) 
);
defparam n1822_s16.INIT=16'h1000;
  LUT3 ff_state_5_s16 (
    .F(ff_state_5_23),
    .I0(ff_color_latched),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam ff_state_5_s16.INIT=8'h40;
  LUT4 n1889_s20 (
    .F(n1889_25),
    .I0(n1818_127),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1889_s20.INIT=16'hD000;
  LUT4 n1883_s16 (
    .F(n1883_24),
    .I0(n1888_19),
    .I1(ff_state_0_13),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1883_s16.INIT=16'h8000;
  LUT4 n2690_s1 (
    .F(n2690_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2689_4) 
);
defparam n2690_s1.INIT=16'h0100;
  LUT4 n2443_s1 (
    .F(n2443_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2442_4) 
);
defparam n2443_s1.INIT=16'h0100;
  LUT4 ff_nx_8_s4 (
    .F(ff_nx_8_10),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_nx_8_s4.INIT=16'hBAAA;
  LUT4 ff_border_detect_s7 (
    .F(ff_border_detect_12),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam ff_border_detect_s7.INIT=16'h0004;
  LUT4 n2689_s2 (
    .F(n2689_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2689_4) 
);
defparam n2689_s2.INIT=16'h1000;
  LUT4 n2442_s2 (
    .F(n2442_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2442_4) 
);
defparam n2442_s2.INIT=16'h1000;
  LUT4 n1882_s13 (
    .F(n1882_19),
    .I0(n1882_17),
    .I1(ff_cache_vram_wdata_7_15),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n1882_s13.INIT=16'h000B;
  LUT4 n1884_s17 (
    .F(n1884_23),
    .I0(n1884_14),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(n1884_15) 
);
defparam n1884_s17.INIT=16'hFF01;
  LUT4 ff_cache_flush_start_s14 (
    .F(ff_cache_flush_start_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam ff_cache_flush_start_s14.INIT=16'h00EF;
  LUT4 n1884_s18 (
    .F(n1884_25),
    .I0(n1885_16),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1884_s18.INIT=16'h000B;
  LUT3 ff_count_valid_s14 (
    .F(ff_count_valid_20),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam ff_count_valid_s14.INIT=8'h01;
  LUT4 n1881_s3 (
    .F(n1881_7),
    .I0(ff_color[0]),
    .I1(w_status_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1881_s3.INIT=16'hACAA;
  LUT4 n1880_s3 (
    .F(n1880_7),
    .I0(ff_color[1]),
    .I1(w_status_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1880_s3.INIT=16'hACAA;
  LUT4 n1879_s3 (
    .F(n1879_7),
    .I0(ff_color[2]),
    .I1(w_status_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1879_s3.INIT=16'hACAA;
  LUT4 n1878_s3 (
    .F(n1878_7),
    .I0(ff_color[3]),
    .I1(w_status_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1878_s3.INIT=16'hACAA;
  LUT4 n1877_s3 (
    .F(n1877_7),
    .I0(ff_color[4]),
    .I1(w_status_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1877_s3.INIT=16'hACAA;
  LUT4 n1876_s3 (
    .F(n1876_7),
    .I0(ff_color[5]),
    .I1(w_status_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1876_s3.INIT=16'hACAA;
  LUT4 n1875_s3 (
    .F(n1875_7),
    .I0(ff_color[6]),
    .I1(w_status_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1875_s3.INIT=16'hACAA;
  LUT4 n1874_s5 (
    .F(n1874_9),
    .I0(ff_color[7]),
    .I1(w_status_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n1874_s5.INIT=16'hACAA;
  LUT4 ff_cache_flush_start_s15 (
    .F(ff_cache_flush_start_22),
    .I0(ff_cache_flush_start_18),
    .I1(ff_state[2]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_cache_flush_start_s15.INIT=16'h4000;
  LUT3 ff_cache_flush_start_s16 (
    .F(ff_cache_flush_start_24),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(n1883_24) 
);
defparam ff_cache_flush_start_s16.INIT=8'h0E;
  LUT3 n1889_s21 (
    .F(n1889_27),
    .I0(ff_next_state_5_16),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1889_s21.INIT=8'h02;
  LUT4 ff_next_state_0_s9 (
    .F(ff_next_state_0_14),
    .I0(n1818_127),
    .I1(n1817_115),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_0_s9.INIT=16'h0004;
  LUT4 ff_next_state_5_s13 (
    .F(ff_next_state_5_18),
    .I0(ff_next_state_5_15),
    .I1(ff_next_state_5_16),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s13.INIT=16'h000E;
  LUT4 n1820_s93 (
    .F(n1820_98),
    .I0(ff_state[0]),
    .I1(n1818_127),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1820_s93.INIT=16'h0009;
  LUT4 w_address_s_6_s7 (
    .F(w_address_s_6_12),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_6) 
);
defparam w_address_s_6_s7.INIT=16'h1000;
  LUT4 n1772_s96 (
    .F(n1772_104),
    .I0(w_status_color[7]),
    .I1(ff_source[4]),
    .I2(n1773_99),
    .I3(n1773_100) 
);
defparam n1772_s96.INIT=16'h2000;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 n1815_s95 (
    .F(n1815_110),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1815_s95.INIT=16'h1500;
  LUT4 n1778_s96 (
    .F(n1778_103),
    .I0(n1778_95),
    .I1(ff_color[1]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1778_s96.INIT=16'hACCC;
  LUT4 n1779_s98 (
    .F(n1779_105),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_color[0]),
    .I3(n1779_96) 
);
defparam n1779_s98.INIT=16'h008F;
  LUT4 n1816_s106 (
    .F(n1816_124),
    .I0(n1817_115),
    .I1(ff_next_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1816_s106.INIT=16'h0DDD;
  LUT4 n1798_s92 (
    .F(n1798_97),
    .I0(n1798_101),
    .I1(n1798_99),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam n1798_s92.INIT=16'hACAA;
  LUT4 w_address_d_0_s7 (
    .F(n120_6),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_d_0_s7.INIT=16'hACAA;
  LUT4 w_address_d_1_s6 (
    .F(n119_6),
    .I0(ff_dx[1]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_d_1_s6.INIT=16'hACAA;
  LUT4 w_address_d_2_s6 (
    .F(n118_6),
    .I0(ff_dx[2]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_d_2_s6.INIT=16'hACAA;
  LUT4 w_address_d_3_s6 (
    .F(n117_6),
    .I0(ff_dx[3]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_d_3_s6.INIT=16'hACAA;
  LUT4 w_address_d_4_s6 (
    .F(n116_6),
    .I0(ff_dx[4]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_d_4_s6.INIT=16'hACAA;
  LUT4 w_address_d_5_s6 (
    .F(n115_6),
    .I0(ff_dx[5]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_d_5_s6.INIT=16'hACAA;
  LUT4 w_address_d_6_s6 (
    .F(n114_6),
    .I0(ff_dx[6]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_d_6_s6.INIT=16'hACAA;
  LUT4 w_address_s_0_s6 (
    .F(n70_6),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_s_0_s6.INIT=16'hACAA;
  LUT4 w_address_s_1_s6 (
    .F(n69_6),
    .I0(w_status_border_position[1]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_s_1_s6.INIT=16'hACAA;
  LUT4 w_address_s_2_s6 (
    .F(n68_6),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_s_2_s6.INIT=16'hACAA;
  LUT4 w_address_s_3_s6 (
    .F(n67_6),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_s_3_s6.INIT=16'hACAA;
  LUT4 w_address_s_4_s6 (
    .F(n66_6),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_s_4_s6.INIT=16'hACAA;
  LUT4 w_address_s_5_s6 (
    .F(n65_6),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_s_5_s6.INIT=16'hACAA;
  LUT4 w_address_s_6_s9 (
    .F(n64_7),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[3]),
    .I3(w_vram_interleave) 
);
defparam w_address_s_6_s9.INIT=16'hACAA;
  LUT4 n1798_s93 (
    .F(n1798_99),
    .I0(ff_dx[8]),
    .I1(w_status_border_position[8]),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1798_s93.INIT=16'hCCCA;
  LUT4 n1798_s94 (
    .F(n1798_101),
    .I0(ff_dx[7]),
    .I1(w_status_border_position[7]),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1798_s94.INIT=16'hCCCA;
  LUT4 n1798_s95 (
    .F(n1798_103),
    .I0(ff_dy[0]),
    .I1(ff_sy[0]),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1798_s95.INIT=16'hCCCA;
  LUT4 n1805_s88 (
    .F(n1805_93),
    .I0(w_address_d_0_5),
    .I1(w_address_s_0_5),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1805_s88.INIT=16'hCCCA;
  LUT4 n1804_s88 (
    .F(n1804_93),
    .I0(w_address_d_1_5),
    .I1(w_address_s_1_5),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1804_s88.INIT=16'hCCCA;
  LUT4 n1803_s88 (
    .F(n1803_93),
    .I0(w_address_d_2_5),
    .I1(w_address_s_2_5),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1803_s88.INIT=16'hCCCA;
  LUT4 n1802_s88 (
    .F(n1802_93),
    .I0(w_address_d_3_5),
    .I1(w_address_s_3_5),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1802_s88.INIT=16'hCCCA;
  LUT4 n1801_s88 (
    .F(n1801_93),
    .I0(w_address_d_4_5),
    .I1(w_address_s_4_5),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1801_s88.INIT=16'hCCCA;
  LUT4 n1800_s88 (
    .F(n1800_93),
    .I0(w_address_d_5_5),
    .I1(w_address_s_5_5),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1800_s88.INIT=16'hCCCA;
  LUT4 n1799_s88 (
    .F(n1799_93),
    .I0(w_address_d_6_5),
    .I1(w_address_s_6_5),
    .I2(n1820_98),
    .I3(n1789_97) 
);
defparam n1799_s88.INIT=16'hCCCA;
  LUT4 w_address_d_0_s5 (
    .F(w_address_d_0_10),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_address_s_16_6) 
);
defparam w_address_d_0_s5.INIT=16'hE7FF;
  LUT4 n1451_s4 (
    .F(n1451_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1451_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1452_s4 (
    .F(n1452_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1452_s4.INIT=16'h0C0A;
  LUT4 n1453_s4 (
    .F(n1453_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1453_s4.INIT=16'h0C0A;
  LUT4 n1454_s4 (
    .F(n1454_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1454_s4.INIT=16'h0C0A;
  LUT4 n1455_s4 (
    .F(n1455_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1455_s4.INIT=16'h0C0A;
  LUT2 n1455_s5 (
    .F(n1455_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1455_s5.INIT=4'h4;
  LUT4 n1456_s4 (
    .F(n1456_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1456_s4.INIT=16'h0C0A;
  LUT2 n1456_s5 (
    .F(n1456_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1456_s5.INIT=4'h4;
  LUT4 n1457_s4 (
    .F(n1457_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1457_s4.INIT=16'h0C0A;
  LUT4 n1458_s4 (
    .F(n1458_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1458_s4.INIT=16'h0C0A;
  LUT3 n1016_s8 (
    .F(n1016_14),
    .I0(n1016_7),
    .I1(n1016_15),
    .I2(n1016_8) 
);
defparam n1016_s8.INIT=8'hA3;
  LUT3 n1016_s9 (
    .F(n1016_15),
    .I0(ff_nx[8]),
    .I1(GND),
    .I2(n981_3) 
);
defparam n1016_s9.INIT=8'h96;
  LUT4 n1777_s95 (
    .F(n1777_102),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n1773_93) 
);
defparam n1777_s95.INIT=16'h7F00;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2443_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2557_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2558_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2689_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2690_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2690_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2690_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2690_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2690_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2690_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2690_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2690_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2796_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2796_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2796_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2796_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1394_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1394_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1394_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1394_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1394_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1394_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1394_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1394_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1394_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1789_94),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1790_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1791_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1792_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1793_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1794_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1795_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1796_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1797_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1798_91),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1799_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1800_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1801_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1802_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1803_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1804_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1805_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1780_95),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1822_15),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1771_151),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1772_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1773_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1774_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1775_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1776_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1777_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1778_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1779_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1874_9),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1875_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1876_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1877_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1878_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1879_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1880_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1881_7),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1814_112),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1815_106),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1816_117),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1817_114),
    .CLK(clk85m),
    .CE(ff_next_state_2_11) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1818_126),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1819_105),
    .CLK(clk85m),
    .CE(ff_next_state_1_14) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1820_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1821_93),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2442_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n306_7),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n307_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_sx_9_8),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n428_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n429_3),
    .CLK(clk85m),
    .CE(n349_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n430_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n431_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n432_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n433_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n434_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n435_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n436_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n437_3),
    .CLK(clk85m),
    .CE(n357_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n759_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n760_3),
    .CLK(clk85m),
    .CE(n676_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1016_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1017_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1018_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1019_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1020_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1021_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1022_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1023_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1024_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1146_3),
    .CLK(clk85m),
    .CE(n1057_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1147_3),
    .CLK(clk85m),
    .CE(n1057_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1148_3),
    .CLK(clk85m),
    .CE(n1059_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1149_3),
    .CLK(clk85m),
    .CE(n1059_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1150_3),
    .CLK(clk85m),
    .CE(n1059_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1151_3),
    .CLK(clk85m),
    .CE(n1059_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1152_3),
    .CLK(clk85m),
    .CE(n1059_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1153_3),
    .CLK(clk85m),
    .CE(n1059_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1154_3),
    .CLK(clk85m),
    .CE(n1059_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1155_3),
    .CLK(clk85m),
    .CE(n1059_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1202_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1203_7),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1204_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1205_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1206_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1207_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1208_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1209_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1210_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1211_3),
    .CLK(clk85m),
    .CE(ff_nx_8_10),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1299_3),
    .CLK(clk85m),
    .CE(n1281_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1300_3),
    .CLK(clk85m),
    .CE(n1281_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1301_3),
    .CLK(clk85m),
    .CE(n1281_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1302_3),
    .CLK(clk85m),
    .CE(n1281_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1303_3),
    .CLK(clk85m),
    .CE(n1281_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1304_3),
    .CLK(clk85m),
    .CE(n1281_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1305_3),
    .CLK(clk85m),
    .CE(n1281_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1306_3),
    .CLK(clk85m),
    .CE(n1281_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_color_latched_s1 (
    .Q(ff_color_latched),
    .D(n1354_9),
    .CLK(clk85m),
    .CE(ff_color_latched_8),
    .CLEAR(n36_6) 
);
defparam ff_color_latched_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(n1423_9),
    .CLK(clk85m),
    .CE(ff_border_detect_10),
    .CLEAR(n36_6) 
);
defparam ff_border_detect_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1443_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1444_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1445_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1446_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1450_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n633_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n634_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n635_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n636_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n637_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n638_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n639_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n640_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n641_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1884_23),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1885_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1886_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1887_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1888_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1889_9),
    .CLK(clk85m),
    .CE(ff_state_0_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1882_13),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n1883_10),
    .CLK(clk85m),
    .CE(n1883_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1451_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1452_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1453_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1454_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1455_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1456_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1457_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1458_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1181_s (
    .SUM(n1181_1),
    .COUT(n1181_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1181_s.ALU_MODE=0;
  ALU n1180_s (
    .SUM(n1180_1),
    .COUT(n1180_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1181_2) 
);
defparam n1180_s.ALU_MODE=0;
  ALU n1179_s (
    .SUM(n1179_1),
    .COUT(n1179_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1180_2) 
);
defparam n1179_s.ALU_MODE=0;
  ALU n1178_s (
    .SUM(n1178_1),
    .COUT(n1178_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1179_2) 
);
defparam n1178_s.ALU_MODE=0;
  ALU n1177_s (
    .SUM(n1177_1),
    .COUT(n1177_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1178_2) 
);
defparam n1177_s.ALU_MODE=0;
  ALU n1176_s (
    .SUM(n1176_1),
    .COUT(n1176_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1177_2) 
);
defparam n1176_s.ALU_MODE=0;
  ALU n1175_s (
    .SUM(n1175_1),
    .COUT(n1175_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1176_2) 
);
defparam n1175_s.ALU_MODE=0;
  ALU n1174_s (
    .SUM(n1174_1),
    .COUT(n1174_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1175_2) 
);
defparam n1174_s.ALU_MODE=0;
  ALU n1173_s (
    .SUM(n1173_1),
    .COUT(n1173_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1174_2) 
);
defparam n1173_s.ALU_MODE=0;
  ALU n1172_s (
    .SUM(n1172_1),
    .COUT(n1172_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1173_2) 
);
defparam n1172_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1262_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n988_s (
    .SUM(n988_2),
    .COUT(n988_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n988_s.ALU_MODE=1;
  ALU n987_s (
    .SUM(n987_2),
    .COUT(n987_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n988_3) 
);
defparam n987_s.ALU_MODE=1;
  ALU n986_s (
    .SUM(n986_2),
    .COUT(n986_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n987_3) 
);
defparam n986_s.ALU_MODE=1;
  ALU n985_s (
    .SUM(n985_2),
    .COUT(n985_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n986_3) 
);
defparam n985_s.ALU_MODE=1;
  ALU n984_s (
    .SUM(n984_2),
    .COUT(n984_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n985_3) 
);
defparam n984_s.ALU_MODE=1;
  ALU n983_s (
    .SUM(n983_2),
    .COUT(n983_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n984_3) 
);
defparam n983_s.ALU_MODE=1;
  ALU n982_s (
    .SUM(n982_2),
    .COUT(n982_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n983_3) 
);
defparam n982_s.ALU_MODE=1;
  ALU n981_s (
    .SUM(n981_2),
    .COUT(n981_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n982_3) 
);
defparam n981_s.ALU_MODE=1;
  ALU n1608_s0 (
    .SUM(n1608_1_SUM),
    .COUT(n1608_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1608_s0.ALU_MODE=3;
  ALU n1609_s0 (
    .SUM(n1609_1_SUM),
    .COUT(n1609_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1608_3) 
);
defparam n1609_s0.ALU_MODE=3;
  ALU n1610_s0 (
    .SUM(n1610_1_SUM),
    .COUT(n1610_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1609_3) 
);
defparam n1610_s0.ALU_MODE=3;
  ALU n1611_s0 (
    .SUM(n1611_1_SUM),
    .COUT(n1611_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1610_3) 
);
defparam n1611_s0.ALU_MODE=3;
  ALU n1612_s0 (
    .SUM(n1612_1_SUM),
    .COUT(n1612_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1611_3) 
);
defparam n1612_s0.ALU_MODE=3;
  ALU n1613_s0 (
    .SUM(n1613_1_SUM),
    .COUT(n1613_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1612_3) 
);
defparam n1613_s0.ALU_MODE=3;
  ALU n1614_s0 (
    .SUM(n1614_1_SUM),
    .COUT(n1614_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1613_3) 
);
defparam n1614_s0.ALU_MODE=3;
  ALU n1615_s0 (
    .SUM(n1615_1_SUM),
    .COUT(n1615_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1614_3) 
);
defparam n1615_s0.ALU_MODE=3;
  MUX2_LUT5 n1433_s5 (
    .O(n1433_9),
    .I0(n1433_6),
    .I1(n1433_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1434_s5 (
    .O(n1434_9),
    .I0(n1434_6),
    .I1(n1434_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1789_s90 (
    .O(n1789_94),
    .I0(w_address_s_16_3),
    .I1(w_address_d_16_3),
    .S0(n1789_96) 
);
  MUX2_LUT5 n1790_s87 (
    .O(n1790_91),
    .I0(w_address_s_15_3),
    .I1(w_address_d_15_3),
    .S0(n1789_96) 
);
  MUX2_LUT5 n1791_s87 (
    .O(n1791_91),
    .I0(w_address_s_14_3),
    .I1(w_address_d_14_3),
    .S0(n1789_96) 
);
  MUX2_LUT5 n1792_s87 (
    .O(n1792_91),
    .I0(w_address_s_13_3),
    .I1(w_address_d_13_3),
    .S0(n1789_96) 
);
  MUX2_LUT5 n1793_s87 (
    .O(n1793_91),
    .I0(w_address_s_12_3),
    .I1(w_address_d_12_3),
    .S0(n1789_96) 
);
  MUX2_LUT5 n1794_s87 (
    .O(n1794_91),
    .I0(w_address_s_11_3),
    .I1(w_address_d_11_3),
    .S0(n1789_96) 
);
  MUX2_LUT5 n1795_s87 (
    .O(n1795_91),
    .I0(w_address_s_10_3),
    .I1(w_address_d_10_3),
    .S0(n1789_96) 
);
  MUX2_LUT5 n1796_s87 (
    .O(n1796_91),
    .I0(w_address_s_9_3),
    .I1(w_address_d_9_3),
    .S0(n1789_96) 
);
  MUX2_LUT5 n1797_s87 (
    .O(n1797_91),
    .I0(w_address_s_8_3),
    .I1(w_address_d_8_3),
    .S0(n1789_96) 
);
  MUX2_LUT5 w_address_s_6_s3 (
    .O(w_address_s_6_5),
    .I0(w_address_s_6_7),
    .I1(n64_7),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_5_s3 (
    .O(w_address_s_5_5),
    .I0(w_address_s_5_7),
    .I1(n65_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_4_s3 (
    .O(w_address_s_4_5),
    .I0(w_address_s_4_7),
    .I1(n66_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_3_s3 (
    .O(w_address_s_3_5),
    .I0(w_address_s_3_7),
    .I1(n67_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_2_s3 (
    .O(w_address_s_2_5),
    .I0(w_address_s_2_7),
    .I1(n68_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_1_s3 (
    .O(w_address_s_1_5),
    .I0(w_address_s_1_7),
    .I1(n69_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_s_0_s3 (
    .O(w_address_s_0_5),
    .I0(w_address_s_0_7),
    .I1(n70_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_6_s3 (
    .O(w_address_d_6_5),
    .I0(w_address_d_6_7),
    .I1(n114_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_5_s3 (
    .O(w_address_d_5_5),
    .I0(w_address_d_5_7),
    .I1(n115_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_4_s3 (
    .O(w_address_d_4_5),
    .I0(w_address_d_4_7),
    .I1(n116_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_3_s3 (
    .O(w_address_d_3_5),
    .I0(w_address_d_3_7),
    .I1(n117_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_2_s3 (
    .O(w_address_d_2_5),
    .I0(w_address_d_2_7),
    .I1(n118_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_1_s3 (
    .O(w_address_d_1_5),
    .I0(w_address_d_1_7),
    .I1(n119_6),
    .S0(w_address_d_0_10) 
);
  MUX2_LUT5 w_address_d_0_s3 (
    .O(w_address_d_0_5),
    .I0(w_address_d_0_7),
    .I1(n120_6),
    .S0(w_address_d_0_10) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n354_7(n354_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_10(ff_vram_valid_10),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .n5284_7(n5284_7),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  w_pulse1,
  ff_reset_n2_1,
  w_command_vram_valid,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n317_8,
  ff_vram_valid,
  w_ic_vram_valid,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_ic_vram_address,
  w_screen_mode_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n354_7,
  ff_vram_valid_10,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input w_pulse1;
input ff_reset_n2_1;
input w_command_vram_valid;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n317_8;
input ff_vram_valid;
input w_ic_vram_valid;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_ic_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n354_7;
output ff_vram_valid_10;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n354_5;
wire n355_5;
wire n356_5;
wire n357_5;
wire n358_5;
wire n359_5;
wire n360_5;
wire n361_5;
wire n362_5;
wire n363_5;
wire n364_5;
wire n365_5;
wire n366_5;
wire n367_5;
wire n368_5;
wire n369_5;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_2_7;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n34_10;
wire n185_4;
wire n185_5;
wire n354_6;
wire n354_8;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_6;
wire n369_6;
wire n369_7;
wire n370_6;
wire ff_vram_valid_7;
wire n36_11;
wire n354_9;
wire n354_10;
wire n354_11;
wire n355_7;
wire n355_8;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n360_7;
wire n361_7;
wire n362_7;
wire n363_7;
wire n364_7;
wire n365_7;
wire n366_7;
wire n367_7;
wire n368_7;
wire n369_8;
wire n370_7;
wire n354_12;
wire n355_9;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire n368_8;
wire ff_vram_wdata_mask_3_8;
wire ff_vram_write_9;
wire n371_10;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(n185_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'h7770;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'hAF0C;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n187_s0.INIT=16'hF5FC;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n188_s0.INIT=16'hFAFC;
  LUT3 n354_s2 (
    .F(n354_5),
    .I0(n354_6),
    .I1(n354_7),
    .I2(n354_8) 
);
defparam n354_s2.INIT=8'h07;
  LUT3 n355_s2 (
    .F(n355_5),
    .I0(n355_6),
    .I1(n190_4),
    .I2(n354_7) 
);
defparam n355_s2.INIT=8'hC5;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(n356_6),
    .I1(n191_4),
    .I2(n354_7) 
);
defparam n356_s2.INIT=8'hC5;
  LUT3 n357_s2 (
    .F(n357_5),
    .I0(n357_6),
    .I1(n192_4),
    .I2(n354_7) 
);
defparam n357_s2.INIT=8'hC5;
  LUT3 n358_s2 (
    .F(n358_5),
    .I0(n358_6),
    .I1(n193_4),
    .I2(n354_7) 
);
defparam n358_s2.INIT=8'hC5;
  LUT3 n359_s2 (
    .F(n359_5),
    .I0(n359_6),
    .I1(n194_4),
    .I2(n354_7) 
);
defparam n359_s2.INIT=8'hC5;
  LUT3 n360_s2 (
    .F(n360_5),
    .I0(n360_6),
    .I1(n195_4),
    .I2(n354_7) 
);
defparam n360_s2.INIT=8'hC5;
  LUT3 n361_s2 (
    .F(n361_5),
    .I0(n361_6),
    .I1(n196_4),
    .I2(n354_7) 
);
defparam n361_s2.INIT=8'hC5;
  LUT3 n362_s2 (
    .F(n362_5),
    .I0(n362_6),
    .I1(n197_4),
    .I2(n354_7) 
);
defparam n362_s2.INIT=8'hC5;
  LUT3 n363_s2 (
    .F(n363_5),
    .I0(n363_6),
    .I1(n198_4),
    .I2(n354_7) 
);
defparam n363_s2.INIT=8'hC5;
  LUT3 n364_s2 (
    .F(n364_5),
    .I0(n364_6),
    .I1(n199_4),
    .I2(n354_7) 
);
defparam n364_s2.INIT=8'hC5;
  LUT3 n365_s2 (
    .F(n365_5),
    .I0(n365_6),
    .I1(n200_4),
    .I2(n354_7) 
);
defparam n365_s2.INIT=8'hC5;
  LUT3 n366_s2 (
    .F(n366_5),
    .I0(n366_6),
    .I1(n201_4),
    .I2(n354_7) 
);
defparam n366_s2.INIT=8'hC5;
  LUT3 n367_s2 (
    .F(n367_5),
    .I0(n367_6),
    .I1(n202_4),
    .I2(n354_7) 
);
defparam n367_s2.INIT=8'hC5;
  LUT3 n368_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n203_4),
    .I2(n354_7) 
);
defparam n368_s2.INIT=8'hC5;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n369_6),
    .I1(n369_7),
    .I2(n354_7) 
);
defparam n369_s2.INIT=8'h3A;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n185_4),
    .I1(n127_3),
    .I2(n370_6),
    .I3(n354_7) 
);
defparam n370_s2.INIT=16'h88F0;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(n127_3),
    .I1(w_command_vram_valid),
    .I2(n354_7),
    .I3(ff_vram_wdata_mask_3_8) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'hE000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT2 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(ff_sdr_ready),
    .I1(ff_vram_valid_7) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=4'h7;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n36_11),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n36_11),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n34_s5 (
    .F(n34_10),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(n354_7) 
);
defparam n34_s5.INIT=8'h40;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n185_s1.INIT=8'hAC;
  LUT4 n185_s2 (
    .F(n185_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n185_s2.INIT=16'hAC00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(w_vram_interleave),
    .I1(w_command_vram_address[16]),
    .I2(n354_9),
    .I3(n127_3) 
);
defparam n354_s3.INIT=16'h0FBB;
  LUT4 n354_s4 (
    .F(n354_7),
    .I0(n317_8),
    .I1(ff_vram_valid),
    .I2(w_screen_mode_vram_valid),
    .I3(w_ic_vram_valid) 
);
defparam n354_s4.INIT=16'h0007;
  LUT3 n354_s5 (
    .F(n354_8),
    .I0(n354_10),
    .I1(n354_11),
    .I2(n36_11) 
);
defparam n354_s5.INIT=8'hCA;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_7),
    .I1(n355_8),
    .I2(w_vram_interleave) 
);
defparam n355_s3.INIT=8'hCA;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_7),
    .I1(n355_7),
    .I2(w_vram_interleave) 
);
defparam n356_s3.INIT=8'hCA;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_7),
    .I1(n356_7),
    .I2(w_vram_interleave) 
);
defparam n357_s3.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_7),
    .I1(n357_7),
    .I2(w_vram_interleave) 
);
defparam n358_s3.INIT=8'hCA;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_7),
    .I1(n358_7),
    .I2(w_vram_interleave) 
);
defparam n359_s3.INIT=8'hCA;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_7),
    .I1(n359_7),
    .I2(w_vram_interleave) 
);
defparam n360_s3.INIT=8'hCA;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n360_7),
    .I2(w_vram_interleave) 
);
defparam n361_s3.INIT=8'hCA;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(n361_7),
    .I2(w_vram_interleave) 
);
defparam n362_s3.INIT=8'hCA;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_7),
    .I1(n362_7),
    .I2(w_vram_interleave) 
);
defparam n363_s3.INIT=8'hCA;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_7),
    .I1(n363_7),
    .I2(w_vram_interleave) 
);
defparam n364_s3.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_7),
    .I1(n364_7),
    .I2(w_vram_interleave) 
);
defparam n365_s3.INIT=8'hCA;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_7),
    .I1(n365_7),
    .I2(w_vram_interleave) 
);
defparam n366_s3.INIT=8'hCA;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n367_7),
    .I1(n366_7),
    .I2(w_vram_interleave) 
);
defparam n367_s3.INIT=8'hCA;
  LUT3 n368_s3 (
    .F(n368_6),
    .I0(n368_7),
    .I1(n367_7),
    .I2(w_vram_interleave) 
);
defparam n368_s3.INIT=8'hCA;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n369_8),
    .I1(n368_7),
    .I2(w_vram_interleave) 
);
defparam n369_s3.INIT=8'h3A;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n127_3),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]),
    .I3(n185_5) 
);
defparam n369_s4.INIT=16'h00BF;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n370_7),
    .I1(n369_8),
    .I2(w_vram_interleave) 
);
defparam n370_s3.INIT=8'hCA;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(n127_3),
    .I1(w_command_vram_valid),
    .I2(ff_vram_valid_10),
    .I3(n354_7) 
);
defparam ff_vram_valid_s4.INIT=16'h1F00;
  LUT3 n36_s6 (
    .F(n36_11),
    .I0(n317_8),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid) 
);
defparam n36_s6.INIT=8'h07;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s6.INIT=8'hCA;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(n354_12),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s7.INIT=8'h3A;
  LUT4 n354_s8 (
    .F(n354_11),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s8.INIT=16'h5300;
  LUT3 n355_s4 (
    .F(n355_7),
    .I0(n355_9),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n36_11) 
);
defparam n355_s4.INIT=8'h3A;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n354_12),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n36_11) 
);
defparam n355_s5.INIT=8'h3A;
  LUT3 n356_s4 (
    .F(n356_7),
    .I0(n356_8),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n36_11) 
);
defparam n356_s4.INIT=8'h3A;
  LUT3 n357_s4 (
    .F(n357_7),
    .I0(n357_8),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n36_11) 
);
defparam n357_s4.INIT=8'h3A;
  LUT3 n358_s4 (
    .F(n358_7),
    .I0(n358_8),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n36_11) 
);
defparam n358_s4.INIT=8'h3A;
  LUT3 n359_s4 (
    .F(n359_7),
    .I0(n359_8),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n36_11) 
);
defparam n359_s4.INIT=8'h3A;
  LUT3 n360_s4 (
    .F(n360_7),
    .I0(n360_8),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n36_11) 
);
defparam n360_s4.INIT=8'h3A;
  LUT3 n361_s4 (
    .F(n361_7),
    .I0(n361_8),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n36_11) 
);
defparam n361_s4.INIT=8'h3A;
  LUT3 n362_s4 (
    .F(n362_7),
    .I0(n362_8),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n36_11) 
);
defparam n362_s4.INIT=8'h3A;
  LUT3 n363_s4 (
    .F(n363_7),
    .I0(n363_8),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n36_11) 
);
defparam n363_s4.INIT=8'h3A;
  LUT3 n364_s4 (
    .F(n364_7),
    .I0(n364_8),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n36_11) 
);
defparam n364_s4.INIT=8'h3A;
  LUT3 n365_s4 (
    .F(n365_7),
    .I0(n365_8),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n36_11) 
);
defparam n365_s4.INIT=8'h3A;
  LUT3 n366_s4 (
    .F(n366_7),
    .I0(n366_8),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n36_11) 
);
defparam n366_s4.INIT=8'h3A;
  LUT3 n367_s4 (
    .F(n367_7),
    .I0(n367_8),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n36_11) 
);
defparam n367_s4.INIT=8'h3A;
  LUT3 n368_s4 (
    .F(n368_7),
    .I0(n368_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n36_11) 
);
defparam n368_s4.INIT=8'h3A;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n36_11) 
);
defparam n369_s5.INIT=8'hCA;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n36_11) 
);
defparam n370_s4.INIT=8'hAC;
  LUT3 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s9.INIT=8'h07;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s6.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s5.INIT=8'h07;
  LUT3 ff_vram_valid_s6 (
    .F(ff_vram_valid_10),
    .I0(n602_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s6.INIT=8'h02;
  LUT4 ff_vram_wdata_mask_3_s4 (
    .F(ff_vram_wdata_mask_3_8),
    .I0(ff_reset_n2_1),
    .I1(w_sdram_valid),
    .I2(ff_sdr_ready),
    .I3(ff_vram_valid_10) 
);
defparam ff_vram_wdata_mask_3_s4.INIT=16'h2000;
  LUT3 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_7),
    .I1(w_sdram_valid),
    .I2(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=8'h10;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_vram_valid_7),
    .I2(ff_sdr_ready) 
);
defparam n371_s4.INIT=8'h10;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s8 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s8.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_next_0_8,
  n1627_7,
  n1627_5,
  w_palette_valid,
  n1449_11,
  n256_12,
  w_sprite_mode2_7,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_sprite_display_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_4,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_next_0_8;
input n1627_7;
input n1627_5;
input w_palette_valid;
input n1449_11;
input n256_12;
input w_sprite_mode2_7;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [3:0] reg_backdrop_color;
input [3:0] w_sprite_display_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_4;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n288_3;
wire n360_3;
wire n361_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n365_3;
wire n366_3;
wire n367_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_29;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n367_4;
wire n197_6;
wire n196_6;
wire n195_6;
wire n195_8;
wire n194_6;
wire n199_6;
wire n199_7;
wire n197_7;
wire n197_8;
wire n196_7;
wire n196_8;
wire n199_8;
wire ff_display_color_7_11;
wire n195_11;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_10;
wire n195_13;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n22_8;
wire n240_6;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(n127_4),
    .I2(n127_5) 
);
defparam n127_s0.INIT=8'hBF;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_display_color[7]),
    .I1(n249_4),
    .I2(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(ff_display_color[0]),
    .I1(n256_5) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(w_next_0_8) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(w_next_0_8) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(w_next_0_8) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(w_next_0_8) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(w_next_0_8) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(w_next_0_8) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT4 n288_s0 (
    .F(n288_3),
    .I0(n1627_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n1627_5) 
);
defparam n288_s0.INIT=16'h0700;
  LUT3 n360_s0 (
    .F(n360_3),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_8) 
);
defparam n360_s0.INIT=8'hAC;
  LUT3 n361_s0 (
    .F(n361_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_8) 
);
defparam n361_s0.INIT=8'hAC;
  LUT3 n362_s0 (
    .F(n362_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_8) 
);
defparam n362_s0.INIT=8'hCA;
  LUT3 n363_s0 (
    .F(n363_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(w_next_0_8) 
);
defparam n363_s0.INIT=8'hAC;
  LUT3 n364_s0 (
    .F(n364_3),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(w_next_0_8) 
);
defparam n364_s0.INIT=8'hCA;
  LUT3 n365_s0 (
    .F(n365_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_8) 
);
defparam n365_s0.INIT=8'hCA;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(w_next_0_8),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_3) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(n367_4),
    .I1(ff_display_color256[0]),
    .I2(w_next_0_8) 
);
defparam n367_s0.INIT=8'hCA;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n1627_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_11),
    .I3(w_next_0_8) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(n1627_7),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_next_0_8),
    .I3(ff_display_color_7_11) 
);
defparam n216_s2.INIT=16'h0700;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n197_s1 (
    .F(n197_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n197_6) 
);
defparam n197_s1.INIT=8'hF4;
  LUT3 n196_s1 (
    .F(n196_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n196_6) 
);
defparam n196_s1.INIT=8'hF4;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(n195_11),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n194_6),
    .I1(n195_11),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT4 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color[2]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s1.INIT=16'h0001;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[3]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n199_s2 (
    .F(n199_5),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7) 
);
defparam n199_s2.INIT=8'hB0;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n249_s1.INIT=16'hF100;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(n197_7),
    .I1(n199_6),
    .I2(n197_8),
    .I3(n199_7) 
);
defparam n197_s2.INIT=16'hF100;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n196_7),
    .I1(n199_6),
    .I2(n196_8),
    .I3(n199_7) 
);
defparam n196_s2.INIT=16'hF100;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s2.INIT=16'h0FBB;
  LUT3 n195_s4 (
    .F(n195_8),
    .I0(n195_13),
    .I1(n199_6),
    .I2(n199_7) 
);
defparam n195_s4.INIT=8'hE0;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT3 n199_s3 (
    .F(n199_6),
    .I0(n199_8),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=8'hD0;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(n199_6),
    .I1(w_next_0_8),
    .I2(n256_12) 
);
defparam n199_s4.INIT=8'hB0;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n1449_11) 
);
defparam n197_s3.INIT=16'hBB0F;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n195_13),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s4.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n1449_11) 
);
defparam n196_s3.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n195_13),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s4.INIT=16'hAC00;
  LUT4 n199_s5 (
    .F(n199_8),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n199_s5.INIT=16'h0001;
  LUT3 ff_display_color_7_s5 (
    .F(ff_display_color_7_11),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s5.INIT=8'h01;
  LUT4 n195_s6 (
    .F(n195_11),
    .I0(w_4colors_mode),
    .I1(n199_6),
    .I2(w_next_0_8),
    .I3(n256_12) 
);
defparam n195_s6.INIT=16'h4500;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s6 (
    .F(n199_10),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n199_7),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s6.INIT=16'h4F00;
  LUT3 n195_s7 (
    .F(n195_13),
    .I0(n1449_11),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n195_s7.INIT=8'h10;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(w_sprite_mode2_7),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(n240_4) 
);
defparam n240_s2.INIT=16'h8000;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_10),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n6_7;
wire n5_5;
wire n7_9;
wire n8_10;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s4.INIT=16'h7F80;
  LUT3 n8_s5 (
    .F(n8_10),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[9]) 
);
defparam n8_s5.INIT=8'h6A;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13027_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13027_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_13027_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=8'h80;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13027_DIAREG_G[22]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13027_DIAREG_G[21]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13027_DIAREG_G[20]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13027_DIAREG_G[19]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13027_DIAREG_G[18]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13027_DIAREG_G[17]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13027_DIAREG_G[16]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13027_DIAREG_G[15]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13027_DIAREG_G[14]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13027_DIAREG_G[13]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13027_DIAREG_G[12]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13027_DIAREG_G[11]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13027_DIAREG_G[10]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13027_DIAREG_G[9]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13027_DIAREG_G[8]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13027_DIAREG_G[7]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13027_DIAREG_G[6]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13027_DIAREG_G[5]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13027_DIAREG_G[4]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13027_DIAREG_G[3]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13027_DIAREG_G[2]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13027_DIAREG_G[1]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13027_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13027_DIAREG_G[23]),
    .I2(ff_imem_13027_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[9]),
    .I1(n78),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_18),
    .I1(ff_imem_n29_DOAL_G_0_19),
    .I2(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_we_even),
    .I3(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(n81),
    .I1(ff_address_even[6]),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[0]),
    .I3(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(n86),
    .I3(ff_address_even[1]) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(n83),
    .I3(ff_address_even[4]) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n79),
    .I1(ff_address_even[8]),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_REDUCAREG_G_s (
    .Q(ff_imem_13027_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_0_s (
    .Q(ff_imem_13027_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_1_s (
    .Q(ff_imem_13027_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_2_s (
    .Q(ff_imem_13027_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_3_s (
    .Q(ff_imem_13027_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_4_s (
    .Q(ff_imem_13027_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_5_s (
    .Q(ff_imem_13027_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_6_s (
    .Q(ff_imem_13027_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_7_s (
    .Q(ff_imem_13027_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_8_s (
    .Q(ff_imem_13027_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_9_s (
    .Q(ff_imem_13027_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_10_s (
    .Q(ff_imem_13027_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_11_s (
    .Q(ff_imem_13027_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_12_s (
    .Q(ff_imem_13027_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_13_s (
    .Q(ff_imem_13027_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_14_s (
    .Q(ff_imem_13027_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_15_s (
    .Q(ff_imem_13027_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_16_s (
    .Q(ff_imem_13027_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_17_s (
    .Q(ff_imem_13027_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_18_s (
    .Q(ff_imem_13027_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_19_s (
    .Q(ff_imem_13027_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_20_s (
    .Q(ff_imem_13027_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_21_s (
    .Q(ff_imem_13027_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_22_s (
    .Q(ff_imem_13027_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13027_DIAREG_G_23_s (
    .Q(ff_imem_13027_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13027_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13027_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_13128_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=8'h80;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13027_DIAREG_G[22]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13027_DIAREG_G[21]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13027_DIAREG_G[20]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13027_DIAREG_G[19]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13027_DIAREG_G[18]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13027_DIAREG_G[17]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13027_DIAREG_G[16]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13027_DIAREG_G[15]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13027_DIAREG_G[14]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13027_DIAREG_G[13]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13027_DIAREG_G[12]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13027_DIAREG_G[11]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13027_DIAREG_G[10]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13027_DIAREG_G[9]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13027_DIAREG_G[8]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13027_DIAREG_G[7]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13027_DIAREG_G[6]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13027_DIAREG_G[5]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13027_DIAREG_G[4]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13027_DIAREG_G[3]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13027_DIAREG_G[2]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13027_DIAREG_G[1]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13027_DIAREG_G[0]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13027_DIAREG_G[23]),
    .I2(ff_imem_13128_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_18),
    .I1(ff_imem_n29_DOAL_G_0_19),
    .I2(ff_imem_n29_DOAL_G_0_20) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h80;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_we_odd),
    .I3(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(n92),
    .I1(ff_address_odd[6]),
    .I2(n94),
    .I3(ff_address_odd[4]) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(ff_address_odd[2]),
    .I3(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n90),
    .I1(ff_address_odd[8]),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[0]),
    .I3(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(ff_address_odd[1]),
    .I1(n97),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n98),
    .I1(ff_address_odd[0]),
    .I2(ff_address_odd[3]),
    .I3(n95) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13128_REDUCAREG_G_s (
    .Q(ff_imem_13128_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13027_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13027_DIAREG_G(ff_imem_13027_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13027_DIAREG_G(ff_imem_13027_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n138_6,
  n162_8,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_9,
  ff_v_en_8,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n138_6;
input n162_8;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_9;
output ff_v_en_8;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_hs_6;
wire n217_7;
wire n164_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n62_7;
wire n75_10;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8_30;
wire n160_8;
wire n157_8;
wire n22_8;
wire n75_11;
wire ff_h_en_12;
wire ff_v_en_9;
wire n216_9;
wire n103_11;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n157_10;
wire n159_12;
wire n162_10;
wire n163_10;
wire n165_9;
wire n215_12;
wire n216_11;
wire n218_10;
wire n219_10;
wire ff_active_10;
wire ff_numerator_7_10;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[5]),
    .I1(w_h_count[9]),
    .I2(w_h_count_end_13),
    .I3(n75_10) 
);
defparam n75_s6.INIT=16'h8000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT4 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_8),
    .I2(w_h_count_end),
    .I3(n103_7) 
);
defparam ff_vs_s2.INIT=16'hE000;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(w_h_count[0]),
    .I2(ff_active),
    .I3(ff_x_position_r_9_10) 
);
defparam ff_x_position_r_9_s3.INIT=16'hFF40;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8_30),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8_30),
    .I1(n160_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n138_6),
    .I3(n75_11) 
);
defparam n75_s7.INIT=16'h1000;
  LUT3 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n103_9) 
);
defparam n103_s4.INIT=8'h10;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n162_8) 
);
defparam n103_s5.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(n75_11) 
);
defparam ff_h_en_s5.INIT=16'h8000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]),
    .I2(w_v_count[2]),
    .I3(ff_v_en_8) 
);
defparam ff_vs_s3.INIT=16'h4000;
  LUT2 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[7]),
    .I1(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=4'h4;
  LUT2 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(ff_h_en_10),
    .I1(n22_8) 
);
defparam ff_x_position_r_9_s5.INIT=4'h8;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8_30),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n75_s8.INIT=8'h01;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]) 
);
defparam n103_s6.INIT=8'h01;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=4'h4;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam ff_v_en_s5.INIT=16'h0001;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 n103_s7 (
    .F(n103_11),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(n103_9),
    .I3(n103_8) 
);
defparam n103_s7.INIT=16'h1000;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8_30),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT4 n215_s4 (
    .F(n215_10),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam n215_s4.INIT=16'h007F;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT3 n157_s4 (
    .F(n157_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n157_8) 
);
defparam n157_s4.INIT=8'h70;
  LUT4 n159_s5 (
    .F(n159_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[7]),
    .I3(n159_10) 
);
defparam n159_s5.INIT=16'h0770;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[4]),
    .I3(n162_8_30) 
);
defparam n162_s4.INIT=16'h0770;
  LUT3 n163_s4 (
    .F(n163_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n163_8) 
);
defparam n163_s4.INIT=8'h70;
  LUT4 n165_s3 (
    .F(n165_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n165_s3.INIT=16'h0770;
  LUT4 n215_s5 (
    .F(n215_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[7]),
    .I3(n215_10) 
);
defparam n215_s5.INIT=16'h0770;
  LUT3 n216_s5 (
    .F(n216_11),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n216_8) 
);
defparam n216_s5.INIT=8'h07;
  LUT4 n218_s4 (
    .F(n218_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[4]),
    .I3(n218_8) 
);
defparam n218_s4.INIT=16'h7007;
  LUT3 n219_s4 (
    .F(n219_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n219_s4.INIT=8'h15;
  LUT3 ff_active_s4 (
    .F(ff_active_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n22_10) 
);
defparam ff_active_s4.INIT=8'h8F;
  LUT4 ff_numerator_7_s4 (
    .F(ff_numerator_7_10),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_numerator_7_s4.INIT=16'hF888;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_11),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_12),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_9),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_12),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_11),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_10),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  w_pulse2,
  n28_4,
  n31_3,
  ff_busy,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output w_pulse2;
output n28_4;
output n31_3;
output ff_busy;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire ff_bus_write;
wire ff_port1;
wire ff_bus_valid;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1645_4;
wire n1655_4;
wire n1679_4;
wire n1685_4;
wire ff_vram_address_16_7;
wire n1063_14;
wire n959_42;
wire n961_43;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n162_8;
wire n138_6;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire n1627_5;
wire n256_12;
wire n1627_7;
wire w_sprite_mode2_6;
wire w_sprite_mode2_7;
wire ff_vram_valid;
wire n317_8;
wire w_ic_vram_valid;
wire n1449_11;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_9;
wire ff_color_latched;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_s_16_5;
wire w_address_s_16_6;
wire ff_border_detect_7;
wire w_next_0_6;
wire w_next_0_8;
wire w_address_s_6_12;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n354_7;
wire ff_vram_valid_10;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_4;
wire n6_8;
wire n103_9;
wire ff_v_en_8;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .n127_3(n127_3),
    .ff_border_detect_7(ff_border_detect_7),
    .n1177_9(n1177_9),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .ff_v_active_8(ff_v_active_8),
    .ff_color_latched(ff_color_latched),
    .w_sprite_collision(w_sprite_collision),
    .w_status_border_detect(w_status_border_detect),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .ff_bus_write(ff_bus_write),
    .ff_port1(ff_port1),
    .ff_bus_valid(ff_bus_valid),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1645_4(n1645_4),
    .n1655_4(n1655_4),
    .n1679_4(n1679_4),
    .n1685_4(n1685_4),
    .ff_vram_address_16_7(ff_vram_address_16_7),
    .n1063_14(n1063_14),
    .n959_42(n959_42),
    .n961_43(n961_43),
    .ff_busy(ff_busy),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_8(ff_v_en_8),
    .n103_9(n103_9),
    .reg_interlace_mode(reg_interlace_mode),
    .w_address_s_16_5(w_address_s_16_5),
    .w_next_0_8(w_next_0_8),
    .w_4colors_mode(w_4colors_mode),
    .reg_display_on(reg_display_on),
    .n6_8(n6_8),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_address_s_6_12(w_address_s_6_12),
    .ff_vram_address_16_7(ff_vram_address_16_7),
    .reg_scroll_planes(reg_scroll_planes),
    .w_next_0_6(w_next_0_6),
    .w_address_s_16_6(w_address_s_16_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n240_4(n240_4),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n961_43(n961_43),
    .ff_border_detect_7(ff_border_detect_7),
    .reg_color0_opaque(reg_color0_opaque),
    .n1063_14(n1063_14),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n162_8(n162_8),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .n1627_5(n1627_5),
    .n256_12(n256_12),
    .n1627_7(n1627_7),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_9(n1177_9),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1655_4(n1655_4),
    .n1645_4(n1645_4),
    .w_register_write(w_register_write),
    .n1685_4(n1685_4),
    .n1679_4(n1679_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_vram_interleave(w_vram_interleave),
    .ff_busy(ff_busy),
    .ff_bus_write(ff_bus_write),
    .ff_bus_valid(ff_bus_valid),
    .ff_port1(ff_port1),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n959_42(n959_42),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n354_7(n354_7),
    .w_pulse1(w_pulse1),
    .ff_vram_valid_10(ff_vram_valid_10),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .ff_color_latched(ff_color_latched),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_s_16_5(w_address_s_16_5),
    .w_address_s_16_6(w_address_s_16_6),
    .ff_border_detect_7(ff_border_detect_7),
    .w_next_0_6(w_next_0_6),
    .w_next_0_8(w_next_0_8),
    .w_address_s_6_12(w_address_s_6_12),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n317_8(n317_8),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n354_7(n354_7),
    .ff_vram_valid_10(ff_vram_valid_10),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_next_0_8(w_next_0_8),
    .n1627_7(n1627_7),
    .n1627_5(n1627_5),
    .w_palette_valid(w_palette_valid),
    .n1449_11(n1449_11),
    .n256_12(n256_12),
    .w_sprite_mode2_7(w_sprite_mode2_7),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n138_6(n138_6),
    .n162_8(n162_8),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_9(n103_9),
    .ff_v_en_8(ff_v_en_8),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
VQB9VZrXqz47k98t0Z1fmVmJqolUGMla63k4TxgqkTXDVqDczLTeXXY5zsJDnsBWON/QHoXMht5z
chIxez5FvrO/5sP19MuPuVuCQkEfKrz64vuZym/zj7eBjTzIEBLMwtlEikovXDd5DuP9Tbrm9fwt
adNQWa5kMSwiIvvy1dosTAaN/Y2nwiYCLv7N66gQJ83MOSjv5fE7mPzkrs128c90KC/IB38cm5CK
5/YbwkwITO3qKUHUeWeUCQrlF3SBumo06aEEMWcNcOjr+IgzFiFBkMACv7YqhFl816xS/mmVW0/T
xu60k3vxSY7nddVPgY0+lz7EgAVWkSAnrA9hpA==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
l5cN9ktRn0SZ+DMuJrEqJR2/M3bqqSX01599K8jEVicj/RBZCrW1ClvELKui6iMPlaKpmphBBs7s
Hi9H4hc1Jyr303jqm8DznAEwk+411pC1F1PWcNecbDxOHyH4YDEThroQ5YK0oAMFZ8i4mymLUXZk
DeaIvlsLegDeXPafSKTq01EMOLK6WH/O19oM2FxjfGZ1JGqVjVq4dMCvz4NAw2iEvBapO4I/Shud
3OEpbt2c6t5p1Wq6DJ1EyTDy/A3lE5d49AjoT6LmjHHBHerx7z0d7kGmqvcSw+DEmBmFfZQFCIfO
IIQienjyMYmxd9cNKPyg36lLQhduUOkVlDd7XfWEzq/1Vfc62fy0U10fZja/PS2Pb2X/J7AtPKGs
WTwqAt2QG/Uy7V5GkOJPN3GTM/SFV68kYqZCcRT/4gsir668NFPBEuKvgsdzi9GiDQYBlir4Bzp4
OuAwQOYHQrEV2VmAeIAv4AsHCFy5bVlBS4DeTIWkxqYL4IU166mvMuMup80aTDKo1EoFkPKN32n4
wDEF9nel/u3CcJ3nxGCmhYgXtUrbFX3IxEocFCejTRGSfVeKERNqtCCvZzAHVSXDmk7KnkenGJxB
3AHzLOvpIzhxUVFUzHh/kSUPfgkWR1ciX3IIp/h3dmBZOe2scdJGhFOIeXilewD2Rdg69crWCSKq
DuK5oJX+hjfGCm7f0XRAw3248KydIIn4IERyUfHun2k+b8EmGNAxxntKGnDI6GvYgR99eKCgvGGU
87fcFsME93zJK4FZC6gdXpDTI8GAXyE+BXOAbhmUnnAcbOEuwR3CKZaBRcaP150mx4jzjzi7GkUs
C8xvsJWTKNQfTaMrL6/irRVpznnPK36HHBxYiklwwcBZvvpdcQe0PG+5dzGoWPzzyFWDmYVHsFf+
1KKE6mACxxPe3jrdsGcDoWTuagPqEejR21euDmiL/pkG9eXP/lFSZV8N/iolUpIGDk/aHrOYXhoo
1ftLxAIJr4/bhq6u3cihwIJLrllVJ1S50fBerb9OrMPl6jjaiTQ9CQbTXIseHiwdSLMZdg+9dAn2
FzwEHw2aoWmWPTjSa5ezjOUdbt8/g94EFU/0pSAJ/gz6VKXOxw/kzgPcCYqgPAqqC8/QtDq8lb07
b8LaWHUCF3AneROAXXish/vuhN5M3Xsfd4Jseoo3gy1Vt8qFaXIV2bmpKbqH4MC0d22oI4IEpPUV
40Nri+jFIXDhrt4juXTNWb+9D7OZrYiuN90ixfxkgtTyz1W6tiARWb1Gi3lpdtKzhQ49NQ9ToMFv
klOII/JOy3EJ1z3OCjbHodATG3xuPzjisGG99BIGXro4ConOBFl+Wqfg6b3dfNqqmGlRsZzzilgl
BHPtsVbAXOPrS1R4viqVfsQX6k66GfJNBpRPGyRSQfINQtgw9YiHefKZ6uMPtvhbgHLYTr2jHT8X
OcOixpGadV5OaARcr0IVmwiTJ9Fh9glN6/uWgbG4tW7pst+RqobsMusjX0kE61ZcU3IadCBSqxDj
rZCPvI/VsDc+2u0911zrU4l3OlzsgkN43Upn2cslmMwQWQ3PpJcgahCVVqFTV5xozqCROP0h3xpd
0/eN+WrvFi+AsGHl9gFyr1uWjV4k0lYUAyNsBTd89F9E+ZPP1JGWvf6edca1FY/9jLvf5FaNBZ6y
V6qcA7r11WwHHWFF7dqQ12b6VeKZNmQhFVvaTX+mvJqXNcvJQDVvf5X5l9856I7JPq5Mgy18YTJC
C/dhmCCPFPTE1jw/tBnLTWuMQt7D/RVzIINF33OTaq41WdNfsiKniPZ8XZAQoVp0wdo5ApcbCl7A
Y1yEzLpbc7bP3YJhRvaey976MAghLrbM8kmAkMJHO0+wqVFzsXyYQ/tGStZknXL9OmT/fF5NCPH8
gMBdZKq4Wq0xeBgQVbGP0EwkvzSWTxRRd2g5AEaOStUnt8eKXV9++tTwhrYoVFiG7kudnIZNTyXv
2PxPA2hndpBDWCzv1UfEWF10zE6XsnMmXSRZUS7O4F02v/Oo9r72lH2nLKM0aBAOmsUcudJJsldC
qkVQD5H08J2qNWT0ngjFUYFXwALOgvv0aEA5rZTA2KZLY4Ck0Yd+ZaLZG1q52W5NDMwTiM1jXQla
z2hqkUx35byX3MqYGLzSVPwlj8FfEhUY5TW+AhdmoD22R9soR5/PIxDsTIk37QGhjKj48CXaLM77
PzVs1VCzLZgg4tkAwAyeGG+Ec88et6tu9eIyiW7XNjancHCCp02McMKMr9jY4MY7UYLe55l57Ilv
g+8wA5vg421f4T4lirbDFpSyuGgaYdC/RbOcBRlbWVt4ZzUlNDrSxIn3th19iLo2NgN9FQi2Ndlm
Z3s2gXdIsN34S7TQ3qu1m0QFDLJwkR0sdCpguNe8+PsyW4VD6MrJtkt8FVgZlTQR530RpK3x0PVb
y/VlwbZ/7FJsYR22kCd0Z3yd9ukHH2ILYobtk8/R8bfC5j3OQnfGnRYVPoBEHaeBSgjNlRCcTO87
yn0wQ88fYAAoR7WtIiQHZhrOuMMHBlm5u0GyQMUgPs1BeFAsMogVfgnk6UySx06jIc944/L+d1K0
153961CPs0uBSrv6v5VWQ6vJRNgXoJa9YxVqC9p+KncaPfR6K5dGPgP4glkiDRhIKZDRVPylBhwS
KZHPjxF0EpSX0pLKiUeYOV8p106WQjhFCtQjjK+r1eWBTzB26idevP3ShuS+D/vX4UQhgctpJLnt
kFo3ADKzGoJ29eoZUrH6XLSRq71kT2TVSbrPBaNMjIExa851ycDFQOdEx9HGUxE/3/n53pWb1Odi
i8q7EOWovH0asyQ6pXfO1RgYYE4ccihzhT3dgDrMaInVJNVRrB7hd06aiA49luLAnAYJV5+dhGgW
DKYRWCWSXTdr/1IIRFsCSJedIUbGtUyIyt1ClCT8og+4mIiyF/pjUeG2oUwt9mcrXWIZdmS47Oe/
0EuWDHZq23Qbs6E69AZcjMNBqJ8Hr2LN6/WwsVExs5tfri9lZuJ3pgQ82oAF7agFmmIlpdJY9XDU
vQOMmtgeBaQ19uVAQk5I/fz6n90D/FgAnAluJthJCL7yB9gKCNfwEmbnYgM0pVdeudXTCg2f56OU
wBveAErKitR8BZNZFKHKGNVle2NcUt2INj2qw92kV6K+mHhEQhzuAXHLcOMnIDdSZ/d9A7XuDQLi
Otlp+Is9vcUwc2gW/e6mYWBCyXHRiTZqNkxGSypn8UPkNSgzE6FNiU6hc3m+p2hI5eKRROSZ4vRW
rzhnr76dquM9DbWnWKSZOqYeJetHjWqmHJPn1NG3TyxMcDuPmig6snhXBTO0D+WYc1OayPRIe82m
36SnM4oKcqQg/0NxewCU/FXkP4YVbXcr13PMxS383yAKrMA+GS/h0egSvuq7fPPYycNm6dEcijvQ
rvWk92P60x/m/q2Wk53KmP5fkXMZRM9mhKTCoRao41ne9/Ft6wymS5HocgUU8A2fRjhOAE+wNwZB
8SWTPKw963JgFvDDKag8+zPblamN79246bH3229U0EoBSfOFatpzlLCtn0V1NjoDek+g2fv4WKxJ
YIfYls5r/IlU5/9cAumh5XxyjUzQVhRSKXGgC0Jkdw0ut31Yq5Iv6g3PlJzlTD7zai5pa1sVOve9
CwKd1Ug4jmwokjCbPGc/CjCVLc8oJ0Dp6WrbYSB92jIrTlyC+i0ikOfjEhNUvZwB1S0BNHJGfE4W
AjccfOiMVSkkAZwXvuecIzqX09GNXkXDPCu8D/zG7vtRdQCjwCNDbTbRyLYnxtQBLBXwH3bw7pL3
Gq1rp6IrqzA1BecR5+vQwSeOtsKALDK+1pLVqKBjR3N0mqjs+GEMwTCnFpJ7bDA69f1NLOFucMYQ
P56llORomNfV3vop/9StIgpBnLyYYuk4DSXzNiB4h1CkTMzgnnNrCd2ac5ljJWZfgui69ws2Wa8F
FawzGV0nPU6k50pYks2GIb8s5E/BQN7XdUUXF8C7H/XHUNL5XiuxWtFgNpSXrjS+WOTwV1hOWGTx
ycYsNinwJjI2oZIHElCPPXDKwQYvkb7NWmEGRfTHB+Z8mKPwUAu7pHvJziv299WJe+/Hzq7RzEgk
/NqS3bEGhh91AJ1SQdXs/cMMNdnu1x6L9K7yuL1KbjI7GS4ZbJnzjEAMPnwFqgSHJoxZipIobH4d
D49lLWsNdh76kRx7bjyfHSYuhZCF+YvJ9bgkK2+YknpcFS9iN31YlaAi05jnreF2OIPQA8NgNteq
6X3y9Lw282Laq+BQY53J94YV6+iSn5BYvhpC0jgOJCRhxYlIR/zj5zkb/TR/WUwXmjunVJoWnYwK
TmgDCMZPCnH4iM8CpaGfgcuxqCXoAgzLox1Hf5dvWVURNzMgxdLPnThqTQHdqCzPAMRnGuM/nsEg
eCTMa/So1TUae/uPaj5aVAwnIB4ZTZwK+Hx0Aed71JWNtxiKgV3jWvth8nBeFIuhoamaXEQQmwN7
5jk+FkEz1ZIX/gRQVLc7GOfv1T8eFtRZ76fijeArQDOIxT4b9LPG0J97ZltiIDRB9Qg9stm6iaQ1
UxuJjJeJZYG0fgnt1VSfPh4e44MNrmlvFG5tCRJJCVtaUpCT9D8k0BqKzYX8vgzA6/3z5QRm6JX3
f/NLIxMmov1eJe20CUf0LEuV+ITsFKZuJbQrUpWk62TSlgppOIcIuOm0Z1J345WX915lhRNC7tdm
N00hwsNl9a608qDj16+Gn15+qaYDdTuO7MriISTFBDzou9cZA8C9J+LjVrRv6HUO0qOGGDz8gGJT
tqcmjoPRAayJggNZYt46bTzeDkth4uI2fXiJpmbj6YX2XGuK5+nUdz9Z3SVAmR3ZIiMBb/oDwGQ2
0Q+rl3CUBcWrbWJV9pXCEX6F6DAVct+1NjmYdQQQ5QTAbcCeZUd2Lr/md0T/m9Q2ssHWiW00OzFU
y69CkNBkiff7tO7GfPuBuHKZdRDdZpO4vb0TIqrn4sEOjh8Tm4eJDqQF+3GEh6mNlXv6yVOsUqdu
2k7FRWRKIwrJ8jmB4hJclETYsja1NMO3JiHys3MnVvUQerPn/t0TmdpmOs8urK7+Z+NOoo9nlrx3
LPLkEZxxG09gGJqEte7ATaqkHikOs4rl6qsp9NKdBKQn35uVZw4rhwkbJeCfASw3wGFbfAjBExNv
x10rzRzpP9VO5ZAGRFkmHc7a1l6OcyV0Milc/86KHHwCbgkKycolL05C7V6sTc6e/AkoZBMpQr8Z
D3xSZLAUecMKjMdHPs43rSoLVSkjNkfY5HygdAqNvSsl6h7UZBY4jzc6pf7vn5EdfxJ1bVmPKfCD
NzM+/1P5CKeu7w3SahPKQn/pFuZISPKKCLgGDqGuLRpXOlZFjayKKcBCnXIT1ju2i5BroUHWwqS8
TMEcsoa6IiqmnonUffN6YU6j2rOj4KAZ/bb27BPLtEFVU1yzEK5b2n6ZXA4RCjKapk2VOwG9nhPU
PH6Sg+dT5VkjgrUpM1gqdi+xj5QU6WFK5wUJITPl70X6Ir3T+xP6NNR///ezsfs7pzmXATj82u/t
GKrTNVYjWeLuSR/WK370vaKJ8pIEf5CfkHE68QtoW9/T4cJPHTtai+HpkUjeQpN6YGMfi9oOXX5c
23qvYPBOwU3HCQKWEZ0umM2jm4YJWTMLcfSEDdFj8uBrNXXIeFKJRvyjNMJVdvme8QTRSJPcb0cW
D2+bXRx2A5q8V2Ys/2d5CEJTdn2ocmNzTGYWXVxniH/5et6zAnFZ8n4cqLsjN81t7xEsOhpEUQoH
+ublVRlayaydS+U9iCrjybTWE9aOAWn0dpihanZ2iF9tPdadUeQ648eRS62tfRybS89fEi4wNv1n
5fyXd0Ws6FA0syy/F7e8QAUx1rqmIoT3cr6dPK6N/3507pYVzZV2fcSeSeYw5hVeuFnmD29KGwsf
/Sg4uT6L5h0sGZ4nRfRiCJ36rIMAwOkbiKQgN9sFwUhSKbh0JdKL5IkW7Ydj+n8KViQ4Ew3XCMOx
F9tqfvYBGsZs6jOCbojoZTqSJdZnajshqNbuokvUt1Frb6HEjr9m+jkq2jCEDaMj4NZ3O5stfRsq
eEj1PloxeTLSdxAzS2mWM6xRQU1mOAQU59eLm49gvVIbCfsnxFdO6PVu1e2+c131J/1llPDmDbxE
vyyv6DEzrOTzUJMRlQHxTaiU3FU/nR/Y/qV8N7bDPio1Y7jLrph+bz0UWfrK32ypjPvcBcm0mTXx
9QOnjEiFV6yMPZNEJlJDdNkPhm6EYuu3ZrbthjH/AtKQ519wf/aByA9mLQBE9P5btVz2iPSKeh1Q
kULaG4hQal3EVwEJ/af4Urwv4cmJWKww0FaCvQVZvhV0QGZl7KS2FjEz1s4jSDO58o5tH8HsacdQ
7AwhI6Osviga01oplMjoqW6O2F7dkfVRj8dvza7oi6k7mdAUwXwxUniLicwB0oNGiJivWNNs8W1c
9+iS+L7k14cARPXVVAGyVaB5KAa/ugVkyT/HLwJqcpx1Gc/0DBg4o9Z2l1BPjZzOonlY0wOJCxR1
3LU35EDSax/bgxB9NHRNLyyqyexBAwnRImLpkdp6jgz5brIUKg3hXY22I4kQbG/8AVI+InJE+4fd
eZleVcqAd2Fq/yxK/SNBc2nYAIomSZ+nkqF2y9ifajFNA8JcY/iF4hCRKd11RuEdvCdRwsKPz/uu
HxmKPybplMZu8EURDWf1FBhmTVdqfAD3jXQZh0E3eqDA64WoowadpsIIGXHdCt1D8ve+NgD44RxD
VwWS0HNTvWd8cv0jRimILu7O/dnctG6zYCLdU6CltrCA+pj3SSHem8/yGF0UJtSTj6dxuWOu5ald
/Zo7KfH7x22S9xpoNPqXS3lOW9qcsJUBqgqGZsrhOOvCcoZQTOLJ7V+CLP7MMU1nCWo1tt4xE9kP
55M3P4ebCFNMKJ+JcS8O6gE0Cesn9iN6uyuSAyKEAMKB8zx6KMgG0WgtbgxgsxfChXr/zVKFd7Sd
Qo1YDHM4qB31QuvH6TFUgtM5Y6rK3LCcMmITMhMYUJY6RZK4NGoadXWdQzaFUdGcpeAux+BP5zrb
RhejqtHE0Ley9Uo9Wxz8d4bRg+uOz0ZBIb+i5cBn+vJR5O/a2uPiAdiduWIaHAhXXzCCeg9U5mrr
2toimwOoEA9exT32+gYk2Ex2FWajNiA9mjqrH5ImC8HNIfatgSHmGN8nCUM03cSs+xFF8DSQ5RX0
rSmwzrH+BE3EBFHtTI0RrWL19YRkNdwaCWVyNfmFAY31vtgri1dvaGDagowZuNG/GeohQPGw+EjA
KY22VDXIOXrMYFsVEKLV1XASWV3CvUY/OdPjK/vyD6RqFEBTlbzl7Tix7OcIleYeoh0yceE6fywP
077sUrXuvL1OYj4u/OSKI2tKcnw43hX9pytgcwebKTLGr/N+bFKHJ4CmJenvLWxtr93nTIj6MGao
8VzytVlQfUtTPoHg5l9vP9t1dCVo8vINAwO2sOEAh/GOBW+ai+TrgsgrCseN18esItMjo/fYND1J
jsgkk0oYbCGXtXBfAcW0i1L5XX4Z5x+z/IgCwrCg3ilnX2qfPj7Pj0AKesibdPO2899IXlQXPK8m
ser1KOa5kNWdRsXxumXHLnIpvLKotUe+HUahcU7TaVPjO0R2c1tl7yStKgu0RtBVgbzwu+Lb4E5h
75JfXLTa6IWDPN4pqbw+BX0BhcGxqIQrtEX/F6o5pSpksMBCGyFx4X8iCrPpOmtmrt/dg2xWl4oR
3RaFbsQ556uGHg1bT3+M3vBHs2NoMUxqJbGRuTdd6kxt5sCYa8olu6ZXrR1ihyywPR3mMJ0AgisF
J2GZUqkz8V4EpWZef3YLOTWOxVBJ5WXwIJN1ukKNoRu9aU2dFtRpJB1c9RLh6seSOi3BEYh4MyCW
JugFUCoriBthfWAjJ5a3VAKjKUCEhSzZ++jwAQpk8rf6NjjdUQjGgIJyocxcRWPwbS+MN4uVb+PQ
4XjkRJlWGodzZ7dfL3NLmmesSYV72K5cSjDPM7KjEOPCCeIqHQRLCJglZyG4EWvprHCmZxZ3kOjY
L/+IkbgacDvEqrrgQVLrs+XjFxfxdm+nw8vy3lymkWst+TwpwTAqP6VWGEiRQcJ8WD6njA/vnhxh
Yph5SEWh65bHuWl3EgJphCplo4t1oLb0hvy9RtiLjz+NA61FHtbmrPz+bYXMFmNAyLjCJJTUg9Yz
20FNrjyr3RSZaz3LnDnNuk7zl6CmuSM1O3fL2XLsZyYh/t+414dqAgsUcYCa00rx5geQyDA1DU5s
HK4mLLS4q///Y5Z+vjr7CCm1cn6RhRAF08V7o2w6vMZ+8NJbNtYscHJQ07kUa02nHHUAJhEoS8lU
4GCu+c+3cym8E3p47xX9wLxex/Yd92WWU/Ds5tyk6rUhuIE9lCAOhsSxaXZLPoH43VTuUWPkI5nt
Klw2frCS7nnL0Q+bLFOhExsux4u4BoN74uTuAG+aXjuw7dENfccuNdAsuwYYcwPdyCexjYOhtDog
KMZ8wFqH7yvN/f+CHxjG37s41FIfdo4iFU8IPi7IPBJspxiV7ir0FxbSKI2WgxszYO4UHXWaldtf
eajJ/RehhiQ7ouoMxNxabx5kc9zgf+u7i1sECVz9cP/g+lWokvjoF0mJGNzcQi2a9h1JCJfBj+2c
j2ui9bhsgfuTDk0nLEMsMw1CvNagcpEZ30nWJKxi/8ijGenozVRCTREEOqqXcB0sFbYoDCGe0dGd
wcot9UNQyfLqo1ywggbTCL7gPmJGctI30XT7JGxyN6TLMlh1CRhJMeK8oAesrj3urx5e77uAW2TP
pVoxyxeTLUUH8mZIdl8jO5xph4i5tjG40SSbK4niiVyyszeGMi4tFUwFMqM5SJ2tERWxAb4KfwOK
lCvBCdwJWOK9FON95rvAVPl7e61Jz3A12+3xEI22eU21xxF4lKKn/F5rIPcJlH52mj9rnU3IOiPd
BtbJ0BHqWrZmg4beQqKai6vx5gE3OY54Zba60gPUeP7SiJQArjvmWtMT2z2kdYQU3vdQK14gsOPH
ieOdBLEYsVvgS/G/oSkwa7y/2q8HepehOI/d8Wz0xUBppMpbije9XSm1zGtxM5my5X3wa3sLPiTf
3ug/Tahb5rWHibqGMKx8tLwBh9PZVoRU6KEGwHiSv4iz7J3JUqFOS2jQT/Ki9EaCfEKKWq7/1HET
XS74BNZ36MQNZh+t1+VsQjCUo14aGenmDOqSBwn4PNSLvk8d3k03ELhVm/yQCcyUcT1gTXU7cWUk
6gHG4HDsjxPTdxeESCzZqjabLBaBJhOv2td73Rmbv/LFbc9ySZ8WkruLe0BLVbDzV5aQZbf5NEmo
dW8QPiHJ7BjWIxcj1qP4yX0XZZUY650ianEyxNwNkRJMYGnfmX+dvYNsBHwq3SNnUgZhZ/3175YX
jb67zPx/BuYrqGG0GcDlYQKkWHs162nW71rynQm1fYUYGDoLqCTyGOXe0fWg7OjiUbRfBJj9eu7b
p2aievWAuLL56pzwje0MQlP+4zrXVs1gu6oIslLNKWm7c9PWSlM8QAUBGrpvk4etVcUo4Ao/kjzt
MH6CBWf80LfQwJ3uNNkpZ0ux97xuMnuP5v00n5fkqFOfz0CyIrJVbd/vUO3f5s7T00btNL+sq5tk
IUWvpA12K2byWxuP3kvmximOX+PWv5Zf0TQW1vzpm7Nv2ftB+carhJ5j+BpCHTkmRT+4lwPqcgvx
EmpVm5KJauO1rj0/U+rQd5q1KJ34aZwvpkKFM754iw5LYMa2RHLWc9WFy920KnvytyOpphmOm105
i19+WvnieBDe/e7YvKAABhuVf8hz28M0aek8UMXp0+6gfntBJzq9WnvTohSUlSrWHld16caWrwLj
dqWaJ+XN/ffi5BvbwFGWBE71RV5etGbMtA/tW7ueLOi6K1qbuxJy5JTU+79gz3XY7Yw7UEQgb1Dg
CdkzMENK8mMK8guzkXWoiu1i3rzBW0ZU6YE2Momrc5oaJy4qh0/tPvZ96JFzg+xROmwSr8ssOQfQ
MW6fSNuhhs0xDBaVGBdiw7G6sU2L2anOZMl5fZhrQgQKQnB6L+uW997kVx1Rc6JIJr1n1O/6cdxJ
SV9HPgxz+kn2+Wmx3pBWt7P57GKNmDP4jfVWxdQGLCAD/67hd2/qK53ncF59cHOkeQtxS7IYVuvc
xzr/d2LL/DkF/09It9TnBphtlmo1gzPXFGg6qw6FlXEiB5RrTT+/Y6LRo6Xr+zX2VusIkAhL/hzz
RULGeJUXZKIcSIHeHaqeF1PMu+A7hTGKKhcomQkUAjJ1lUUkHasxXSu2stmReW7/A2JnJnbEJeJw
ZI2sB2Aw/q8YJm2DCY4HnXyvAtkjAsW+lHSZzQ5Ne85RPXjOmhSGsu0swqRmKDKRwXOjkSSuBiT5
SVkbEWVJkUkmjNCiaKJG7IauuIFAw3gSuOLoOtv6ktjAthrqANDyqtCrmr+V2f89BW4pU2u+eBPS
wt8gOEC0E+o61vYpAI8GRV+IUIti4L5/UV22xZVY9GHybUncsvvpQS6cYCT5hQIr481uqGPXntvD
izhBONmQxPYxeucpT4y6pBQQDhhS6C1mR9Hj543hAABbpkaQiW6trVtnHBoyGpHtu0tAT6ZnKa9m
S79hqkwjvYPdk09U8eU3bNQgAi7738vlVyB6kI5ghIELDSqzJ2RgNKg/Xlu9UvTieAC/bSPQ2fuA
rxaFFFdDSwTN4STSv+537SkVxVhSE553hJntyV6gI95fFQ9XKUQqb+ylVnwJZMkJKHRm2ehCr6F/
b7NwnMPPrr1S0GFGLb0uqjJqH7zl2Hq/Xbe970NU++buvigN4VYYW8vzJHcTgmYwxoRnNyCQsc6H
Ff6lis0NYEjHLyVhM5YncSzBAHzeLmO2KAANmpYLREDx4lBS8xHIKVmAyi5xs0L7QFLY8SafUG67
Xna6OJ+Aus5g6NnCfy4ltebeCBUKJAF1PCCbX64wBeQf12aGs6OKjTCdhKIFJ0jEeQQxhUxLHsZX
ZJCGYGZqmR7JKfLSjxcku01z/tnWuZrGqD6mAc5yf8GYxH45oUEz6nZ6QIeP98P0bq5D8u9XNx+R
yfJJ8xv+Z5smVZwxoA6XNjgVPjMvxcKtRJC3EyywnP2whCdWSS7xdgUuLRHHIVfW6MkczpjI2+w5
ju0hKWhVCN0dZqulA8FS/j88/pOOYUzKDW8y3aFFXLqIVwxDkWsY1nErOfUMTjJIlyhXs+cegSZo
eDQxdZ6qBzoWk4/+bPLqU+hARfW8LkkUwCbijt15oWn+/MpxcqAx3XSfKav5fy3/f+Z0X3F/F7gC
85wJOkPbLsU1abyUwymE5NlGErr7Dsr1lvi/K9A2oTrgnpanxJKsM6UlqvgrHZjjkYOsFquqgvIV
oNezegP9Xxp/bkG0IbV0wZ9cVBktWyBndD4ICrTkx4GBQBZ5jrhm4X2P9FXEHYE+GCjIPnacHliV
Q3ywUyqVGk6NbOjtX9quByAcg60jIFD1Sz5r9SVzZiuFKfv740TSkbFj4QcERszuT31qxDbrk7Q1
X1kl4ufedb2Gylj60k4uWuIu/jksBWZFQ7eosFXf0JFWQHX0w9rIHu8zpA5BfYeDBLKLOAZDCYMK
xcdFWFASMqHgJC40DwpxUmtNJ1k8Ee8misiW5MFo78/qmxWTZ1PIBjQ/FA4N3i7eUU8NtmnehrWr
WunFH6E2kdUqhVn/XhdjGRG8fX+tqtXtX8NDT10tjsu6I9KsUNZrex29DiE4weqidLSGl+EdeMXj
8yOE21uObuZTZNY01i/Su7yhl/6+PwAOyyQGNQKSJ681C5W1YS8FKoMGBO/Ph26uES+TMbR7X3Z6
GsCkyvpPqkdCtWLg3tBjHHK12B2b7lDGbjU8rMIDZLmAtKFTsuffwclrazMB5tYT06iRbtScgcAE
5OX/awuZ4bCZelMVLLzqrON0fX/lUxuylfnOrP7gpmjHz2XjWL1BV43CtdXRlb43iFipITLNxAmG
loWCkBhNCQ1+WSyrVhT8+4tz9Xt9dNDwMh/y0vmX0sfA5E13dBeCTd9mM5OJBa7JmGnvnnSGakCP
Rm9BUSuqbMoRi2eTD7rPuCKmbbGYXHNO6wggckiy+4LcfCY6GZtYXqINx52oq2gyPtkzSi+gOC0Q
TD3GJmWVOQh7KrkDBgMg59jKL63mVwy53Uhm8qvHaJUiTa8C81XwwX8q+KL9tJGkR0m0WGHuHSld
KAEsKZudm+7BVKqIPFDVQfAO1Une3OIUQq2XtYdjRsb8rgqPfNwsXB135LuBI5Vtz1xo2iwgMxAz
jCRbo3mPgjTvykFl2kivHcMhtPnCBuIIqZew4pmGUA9AjnGSMAMGn07iQvSZJwLIicALG11/eKv6
CFyrM5ahey1FTSDgR2mLM7DUxA04gVz117msJ5mzKtZECtxnAFKfq1VsrSMrRQ1To43RTBwHJKWa
nLXZR75I+N/bl6Ebwrt6KRam33nVDqWIHr+82dtcRCZEwKUjlLOu4IVvYnGt7L+dgV2irDpAsePw
MQuVYVKE3LlgHw9tJIr5QEv7MSID9daZ4gCDe9wjqOhihA3WlnBNYev1LdJo4Ml1eeHtXqTxUAsP
8YmuzbJ5U619AprZitdQ2Ft1P8zs5/RZEsBon3UMqcGkn7qqul6lU0kdHc29nuesmetGHJwV9LhN
20LZZtJ293WelDXGMdXJ5u4pSBqM/m/CQaBGcYCI3LZXm//LGnEoGjBA+JsdOF8AD4/o0Cuj1oeh
3lXX9aPazaL8ShvAvl14B8PHVM+kdcJugmDxh3mFPLUQAVr3PAuUYJpZiCpJEAGXDkdGJU17VtRP
M7C+AhwAfPX5ZMOqrIUED3gf/XsbgPIF6LL4xS1TG8Xy/XceKoz/mQmgfktC9Gb2+fG5/wQAentg
P/X4CKgPiE5pkj7QBRD+f6mIOgQieQUzTvpLc6y8cqshPRCXMd5JBSzEdABVBNCXsyFN9rj4Ll1P
SGbX5jYEAzM8r5/paBvAIpwDnkNxkUaAh+zwUZ7NYbE76s6M6l7Mg/oQEmmElQhpkSLhb/e09OU1
+HcWljAyg4I8UYNosb5AE6nHLn4p9q6B7Rag/qUbWz5ChqNxws4TWlkhOrCmiOHQLlN4dERzIvdh
LBy9894cgsSpYfqeZD1aVFaMY5fWB8lEKFGkBlClcbdZWI32DGyU9wRit8XdsC63BrDhHU8/0qlx
H81HpHXODIFe2JbFTEfnyTYZKoKz5PpUd+AuJmrbEdGaDUfdTARK+cNVEoS02nnB85hANu6Ju2pr
+Ea1gSDkRUobCu9p5H/ltTh2sW1U6wnOBGmXR7Kf67sw8ouf1G1o9MWAEaBS6uAbcVAZSsPbgSgl
HKtqlQT6qR7y2XUrNwD3246onx93+zgx9+435oKBXc/6Flku/I6tv3NYxQZIZvoahUzcEPrgy9+c
B5QYlkEJ/S1gZIH60VyQgzrL+AImfjQT+G4P3GKO9LwVsPJM+TGoGmTEllaCjWfzAm1mS2rIMxKt
enxNuTLFoDRLrn2TMsdB+3rRmrq9HZP9BucNEV3Vof8sfA3LdgiVhi+cupBMEmIofgZ8+FizX200
SUWHW1Oq/aTCdmoBCuLK3/qE5enH8+04zoeSBfYkfMloqMXQbxNp5x5V384yRWRlFaK2qqGXq8O/
wl6mP+QwVG924cC9JjO6mQQ4swWiQvPYOXEQh9RYhxjpjAoV91UG5QZndT1rRMwsvEtCX15ZTjFJ
NtsdeqQWgL3FWzqjIVkCfs+veR9KhYnuX0WFUzA+TSnXDHFGyyDTSmCdXONvUUOrCFBq+lwMniVf
dxc+twPy0TsOYw8uDsuppBqA3hq6wqoD3omTv0zMYemrIDxgMjHcvoyXa/+Q+nhwkozTkBOnoTDH
bi/p/1FGIxSIQXfomVQOvaQ+n2MEpwwBN+hTVTZhI/KVuLiK4ssDdGd7fm64mwNe0ojJ3KgVfDyv
JZL4uoyU7H8GxgNSaEhfHBDexESW8cMjhiMAiFnK3utVD74E4cQfDubThZ5RV5t+ryG8kF88oNqA
VnrLQxYcgzKcI8RlYwCLWLKgijmUGMGTO6DzpJ/vR8mBfG1YgYrwrQWVJj5Nw1dgpTk16fV3ayul
cRKt3j0w7zf1aeWnGWxATqOrWruz/sioRokF/7M5cYcuddLzmecV9offIp426Iy65dAiqBjpSXlH
A7qLJgDEzWWlkodaMblRBJfHY3WKSwFNxGw6xwxA/Yu1nAwjNx1+a5mSWUuWPSDUvx4NnEVGL0Ih
FPAdxdr1eMhMpKq3dy5QVStpj0jKvh7XDFTu5QWFIHDInqbRJctdw5lEK/wIgwO6uMf3kn8J1MCZ
gQtTK0rNyWDXu+gQYGiwXolTO6tnUlq4RvgOacnZ1qqEMaFsf7OGyqNM8Oivj4RExzGK7a8X1YYC
Y24EkVtvU4p1FG6b2PtJ0LhVh4htXDssa6NE+YKyAHPbSJMwJzDuz2ZqiaSexpSPnicBTUYa5DGo
y9/5GVTGPKIWCKoD4Za1UebGZyhaT6mKYVfmv0iVIgyZsOD6UPQKckht13/aW5mjwD1lNqJ7umW5
kot/qo+MJ5JZ9LEixWzrPsYiRzQkPrXdHo+YzrtVlUu6J8AHJedlsldFXZzdFzuJ8WvJoyikNq0S
swxQYMdVqz5Oubwy6mtH/ts48inioRAKy4qIkS+7k2M6TY5YgYXso/HW4J6KBaOeO2ZNINL1Vc3V
e2nB5HezhpxRLtRMdsaPrHalyR16qSMqGzEq2sZJSJ3AQoveJvgcc3QyDsPKxeFZUmwny/rgfhh6
iCEN+dTVk9kTPcKsiPr8GlzufqDrZw6T+RjsDCmxyVFzwy8uQAAsyd4T+LtVmKCk55dE3Wfrirva
mKAtj8hknocylJWaaBg8tGcpeoqkZZ6MSsH5uehirocjnSa7WD1uN6x4LHs+D3ryrqUHp4aU4TiV
R32u1QrJzgtjZ9ju/cbAM5sgtW/p8YnBcYXrgxjD4Zq0Z3kVIOmaXSvWGgIVMVfgjAUBaEemSWjD
5Xbz6Or6gZ+lOpplW/44aoeuITbIx+3sgS7/cf5Ereo/qnH7YICc6c3eLb39oO32JRUh44x8cAae
U2Ed/N9B2vdKrCwuZwSH0MirN1wOQvjsqZWYmxHg2HA4iYqvwiXfgWROn4+ERGDgVL3UY3grnNTa
R0Q7NzJqYtXrWnwjbG5ptoqdbvXSxmSjQB4mJVrQowyIFSrUuo33pdrbMbMC7s2pelMdjCNEe6K7
NRx6EfW8UiV/c/mwxEn6FxwutOwepQcLBWqYLoFgviSx3tKwWum7vSY6sWRO4cMUyuY4NzyQNxKV
tpJtxsvEdme0gbhopLaGSr3EyqgpJFGJWkM6CMe+I050ZmN3ZApn4LnnuLdVcDZwd2iaylByOr9h
xovDoMo2jHQzJ3sKPirhnmgWGyGVCxs5K6DLxe4nG3YoytkHHELEqxWepU2++XU6Np80EmnFOTrc
EkCrEvTzyyYg327iXE8IIaTS4wsH+GYnSG+dhLemAClwXPcS+nlyZs7+apmnpLnPg4+V5cRL69DF
9IPUoA9PrtJSOGpVIf+DsFwqlnMAovKFozgmlUPlqd1nk26nrvhyAVfILswEEbteazK76m0CS6G3
R0MxWeLi+Qv3g41+THS4FAjflC02ukcSBYY8F0I8qY7A1+QFTDZ59vrDymtaSLHEIR3JgkmMcj8R
LYIL8sGAdFNrAeu/pfGNIZeLn9NGy1cyMW7m9yOhT384p01zAwbMHxhDD2uQ3p/TIsiIbBuum791
Z7zt9Wrrsh8SJPdZdvFq7LCFzxGvxni8h+NYSvn43fip226IGrl1QCpUoHV0yyeKCOqyH5RnAQHg
VfCw20yts+MzZ82E1veCd8GRUvlVN0cRh0eX6QZbHDhPZ+pCRy4jS84mLjuGs/MOD5G+4BVt34x4
Y9ixGvWBKGHyBK7GS00W4tl/NRBSIzundW2KedwW0RoCpOUGWA2wAfm4dRAnEqjFP6XAXa/pFUhc
zb7k0mTTruUf10YanYX9Kvab5nnz1v2uLdYFyCf2BCmF1vPFxvuLkt6Itxq7YXAlUrONQinr4bfe
6uFLXISG0GDwlLa8M3fbNDii7UrOFw8ElV33b7+geHZa2/ItehbamU+h6nn5TCcyUHI8iipcAvSP
hNoDsea07xvTNifmNc7ahyP2N/JOFB349g40ZRqtLH3TxWSNtNSrjtIovnqvjBXa4Zf25kNaDauR
ZeRvDL9IfBRdsAshnkoGSDndqSDRNakJz2/ePLWUH8a+0DsN0KO4/VsHL9Wsqd4mjOb7LPasBi2M
EBKqwofaOKx3wGTsHpdaOEin+oW4gyEUnK9pirqELvjoTd2jDEV02GWkk8fyvvI9GEkbhM/dYPgi
ewujraSkeOAQqJs705pn65IIY68a3uTht7jyH/8iWAtid5UK5q+NhWfW3a+/cmI9+F9x99n1zXvc
WfEyhbeS3GnrmjWJBX13XG+/ofMOwIrQ8d3pbVQ31cd4xEyGVXVBRQLyG8g5k+QAGj9w6G6A4DJa
ydIJnn8ZyyaoCiAFbIvPv/rzAYTNEdLHHr/cxqhtYQm5QNUs4u7AeH92ZuR7UFm+NKliz8N3s17X
BvIxLcWPKkl+ktveWRe/qIZcBxjogB847w2GYTPCnL30VbAazqE+2HZ8VlTxy6f9MdbGf+JeGjzG
2pdyYCuW47aW2UaeXeqQBNdt+McMI5ug7Q6qxESlm91gfwlFeF5gOdwawkTNq39Av24JEc7BOyvF
rkGVy6D1O7gSr1rvRpZH7v6v4jkn5j7bTWcejq0CdbCX1gx8329rhApfBU+lPNN1xAEYVPQq4dOy
S5y/gl19O48f75/fDhnjml2WjPsrOov3zzI2O+i8dGZEqYEdiqoBil+aQjI2pOJ7YKzkacJQTYfb
OBRYrj9o1uZasU88nZOtQAmpyqmzXGV4/NO/3/Y0OGqUXqYM1wx2ZI0TalTY7EX4QPUy8ghuGTxv
uhB0FCmpqRusj/mDUgEydh+DC01Yxb1maF/v85FIMaPph4flNuJQS6+gZa/NDEDjKwOZGTnANy3/
uynuvepkzQ1d5f7WhhJB0nTK8bPug8R1i+H+sWUeEn58l1pPBANSlj/cff4T9umlsiIh16IwOZ8M
uGWss6ApN2MQIpQaFwQX4j3e7khuGsuG0nN0C3fRPX+ufjgMVqV8UYvn4q88dzkht2ZsaegLplpU
yniYuLX4gwRmRFBZOMQ9GXYRPB2aGPezdVklhJ5grKsnwQHfQwbOthE/h/BP8BnM/2tpi4JyVOdd
GzoeWHDI7kJnlVSqdWB4FLFPAK59ZjMJEunieNqEZRizWsfgynEKpbQQNizXgXSCxzjSjgOQJnVH
jac6lWKE6/17RAsaN4d7acRj46MEm9geTQ5swXLtLzJa3pUTk/SA5vrbqWhXMXlsJi2kqmnF1qpE
RHecFZYoHyWP4/J8NGVpey7nVzxH2YDO1RxG0yhPTmVmxpKoDlEtREoF/rrXJ8uzaP5Y/tlydqAy
WfvHx4DekY9aS6IYJ5qi1RCBo+FhrCHs2ZLDxelVHlodEU9iiaIybhxzbSwvJrgtcW7r54bZ50T4
J4RDFlmhBVMi+GrWVO8mBzPHBopSGg/xEMHvuD7HrRYfYRVnSTh3qzlf+1Jwc4gdNWqdhFO/RZwV
FazPIeyADMlGJUx6sbxOHzwm28Mrme/8/6rxKsVb5zwSBtmk9JSzt0cPB7POWee2Q/Whic4PND1h
MXpkZKhzny6ZoaF8WGptZcQ3rcLXSRTVmuiAoLTg5cSFnyHuvALXVoyyuOnMji/zc/Cja/N1ZXRm
F7Jhs+V4gPFrfe7irrl+RnTlQ8fLalNJ7cK1RWVyb0HbyvJSJZvtwzZcoOYUYDZ+SNixj4VtEwQb
iszAYWF3nk65ezPto0KHQ7S0CTw90ktPKssIEBcT1iSVTqNc+/KUEGJWmMpNrUjFnXfjy9nCW3Ji
8qOyHMblcwt3RGTjhjnI/ATqN2r0EME65+FA0HlXAXhd6KO6lD3E2UCkahNDPQYj66YUhmWxs0Jb
1nR4mH6pQ5lCWh3uSKpo2vafmWPKcPpigDaRRA6mrVy6Ho7JxXWlDBYcisht0POMuFJb/OkPSQ00
5iwZCbDgk8Pt8Nl1Lgb6RJAoLxX5OyrGo1ENWB1ZsYIWZ/frXYuhVZ4u8pE339ytbd6fRgFwL71q
CFOC7+fj06DWjiLdtRntHR8AyLXDNuqCpzunCgEIKTbjA7ajeIZNPC5zwJzQPqDmfKC97YZuLkLP
4FIl58xrVnHraJrabaw7dKXVFHDJ5uYocprSaxp3yDrVeWzTqGgSZSLFMZg32KBwk6YWafSl6ncT
oDsBTFxaI+m1IiGNG0r0QpgPTdw1I3d0G46bW7/Lfeli41CSAaIBixT0okrGs02n9GKo0dEJMCw0
C7hizNFstBf3KCz0Tmo/NKhYkVhjuuB7kQnN20+GywY13lN/nEYbHDx1TaH03+0CwUjx7av25nJx
AMgK991meZjCsOnLT5OyGLFitgHOZ+2PRpFMNTZbKmXFngPWqCasYSl+PYqqOEsFCXxUUSc9rY4o
Gw/MExN3Fl+HL/G9jbiqhEyaVkisk0d46BGJiVkkxZ83yW8kHPX8gMdbPmOKZKZ8V/RI8OzLMkIq
krtTkc72xxmRQuZEpf8tnEl4W79DoXvz6+CZJpA9gsU+MUN7mFgmLCT1QiP7IvHecLJxyRjKSd8u
eSNZ7WmaX8HZxZ4e34zXvPh7j/Ebr8q/9humA0nuD3YyJIHLlJ7Vu5PDQLRwolBBzQN4pqjzD5AU
+SQMIH9dFK4/trmg3WRL6LLlECcF0UTsHvDoQNHn3C6NTbtOupIuMDUsroo+c3vPhTkCO+VXTgPU
p4JqFMIjHiirafeWLzrWRcphnvhQOQqY3HG/voxMXce7Kh91mgmYnFNYOT8j926rz6fSYQabm5f1
C7Jp18xqVlNY0Q+IUXPAMnn4s2SISaYhLcMrN2kRGeqHDgDkAJ/cF1kuWSlVRuOQX1L9SuUvqE9F
Z0LoxC6mCAz9jSq7Rge5G7o8m0TU/glVFnJlAmSbgxfuRE6rqi8sSuv+BUBev9UQ6C8Uiyq+Esur
e4+UV786tk3OGazo0cSGWD3znbEBKy5g+gIp82h1pm1vDezFJHGMu5bTAFja5ezjRpVUnv8aOAJS
AwLGfjUcj4bNiOmzb/GeYxTvknCu47sBsZTkGRwzQW0WzCgPy5gU1bxnifG2PnxAsew2yoNn6AXt
R2acw6zc7kYlyfwrSG3JgfEo1YJmDmS7eLLpQIoAtv3NoqgqmMXZ9hcmOzJouQO9ww3OMNkxr7ib
ifDZvBPgx+NfCWOKycNAyvOuyw9VnjxwdzVQrz4mWP/5fXAL86VjBOJxwv8xa7li8iTlEMVtL0wH
9b75LVYQfsG3SlyYG/KWoAuAR37toVTi3LP1TaLopuVQM/maHKCvdqlRB1pjdalds55DGPfhgSEj
fuXt5QXHWV4AHQ+RKOSKDehJiou9dJWeuK9EMUQELZp3o0cQ5q8lxFLiSy6A3Urcqo8vafOQwNud
owkTnkQSa1whgWU0HxBqvXtl15wvJgl8xNTwKnrFRol+a+F5hNnOuk5xNg5Y/4JkKP/Pbnz62lme
wriNJ0ATIZ/KteRrfrF6cs1+D8BwZC2VRAfmLDNtFeSoFGQZ5RYGLX8KFXMUnKwP1NufZXfspZr2
0GmmQYh0TWDysDyiJvfdF2GUP8nekxI5CPQOps/2DikNdMJqZNcNWsL/1teb75tlzY1RWhoEGrY0
26WD8p/j0/6lbEGved63e+seR40HGkflXGf3mz02a2mfTsv+g6TZ0XhyF/agIQGMoiIz+u0/7fZE
mVowZ6U5YTQtUyOTASebeA5+7NV+cb65CKaxinlTOQPSydA25Zf/6xcRJME/DxJA6Wv3LQm5pyE4
DXJ9iz4CDRTY77VT+IZ2umd/9V/DO4Hepy3Q1lgQQo+VHBvRqm/C83VnfdeiuuC1JGC3X07c6DQx
HD0zW/02RsbEhfLhT5ts7PT3m4Dwcd08PiyV7g+LeU7C0wPvFy2uWTK41X/QjsS41G/Wif1gk1OO
uRyFbqonpG1xL55cUZIa+40h4izHG6vdCdYkz8TDxn10/s40u7RNKdX7apwHFRGiOEPsn7kvqnY6
xsNDpcvQLh4fSnXE36zZZFJcZQPgBBHqE0BtupOb9vjcP1y45K3CCanW1s+KW7TZ5+hm0B26AdGN
RwCo5RcX94Uj2Njz7hA66wwKF15CRnUvGjr+VwNGnXI9OesceVkJcK4fCQ5Plihr1PCwiRsS1mKL
Njhxn7PNpX8dXm0dKoa5SITCOCodFNucBuVZU3jaQu0ybAAkWJ9No65beLjdFJxNP/SlDcEpI/xC
Q+W/zE8J/5Ek5tW6Qn/CaZuENofi+NUrvMZSz6VU/wfnjSVqNZ/CTcnadzoQ5lCUcWKWFutdg1S1
w1c1BVxW2W7BtZrbwrt+nhQmZctUK+Xr3Hc977ZUhM6fjhiO3cA2l/tG0cf9FLqtvre0BRy/rUMk
aS9sOSM6ai1bgQhIHy0JJInlx3IEo63wYVh5ZDWiCXZnodGcaK0LoHQE0nIM0mS5/KsGEqarstcI
3apKoFm4ICI3bnBddzVTmT7IU7m33RqFRDAIz/sA/9yzsgD5tWsYxgw1Rxf02VY4RLwlDfLypmDN
Ohthlqi86ACVrRCH4B18P6lcs0DkjgwUa0r3QCa/rCctvgSSspR3tva5Mj9nLudyJ7vTmfHEtolm
Gqkc7ZD6THrCKFNIT3PvlNQr9an8oebuO9sSnZ78qWKsK7LfBcRTJ/o/kXovt+l9cjVqf7xr9KN4
6qLDhtHpMD044qu2C+bL59CXCUr3T83Icv2IXfgEGCDV2yyDqQvLtUWmmCaP7HhCmIPw+oPUhFFQ
aCGMeZepghkoM1FAI9z56VN1TLPoAq+zQntVN1Eznlw5+Cbg9o8loxgBZsbcdtwiRP8cAk4qpmLT
r919QvB6mjyIbUbvdocYv4f3fXuim6OeQa9145tVKVGf7vUELRLwUgVTNujRvEnJlE/5E0AgpQBp
PVRZNLvUvWh84VZLJQo77uLfuXVwGe4T6mtYjWZKHRY93EWzycSzCrmPLdqQC7QTj6Q4ezIaDjRW
lfbVANcmC+mXN6TNnWEHo7uIMyjAguFF5wSC6qIJeXoD3cpv0Gk5DZnqzMWBo5VXNds5uq5X05aN
gCtAvFrPGb0fVzbL07isjMgr+BvEE2RzPHa6JzmoA98ysHhTZET3t7rJmVJDKFJkAnJI7JB+93hi
JR6u9eE3H20PJlnuVbaqrATdn/IAiN6aHaw2OSW/gdZdqgdNlWkWnjTqzS1kPKEiddmZ2Gy6VfkJ
OwtL5yW6PCPd0Ix6/uwChrfGNHQg5rm2PrE7wv6sGlJQiQvh++j6WdXjMTy0oFYdS3BcKrpXlbdV
Gj34Wv8IIh2SAmiG3QrxxYX+txm62zne6poS+mnDECplEVcVLdSALUfOJthkWw0icByiO0gXi70C
Ck1c5w7/Mnm5papyAipUuaOgjvcj5epVKwHpkqpvFSOL2MIs2oejVAQ75EsMWCIrnewpaJ5DtoGb
0NKkfIF0ALrKx601zslhrTa/aPv2zYXvU8OFhFo1tvJC71e8NfwahnhRNLBLD0YW1dqq8Bb318ua
XePezgh6csL+VdqWn0vdMwo756BSV0U4V6QLDN+8lQGD+sjC/9V+rlmjcgZHWVYbo+Rpa5NtYbRh
CcGV8vBBcBGhzfLOHIRWoR0YsPIG6pRydfXaAdKfCh/MW6ibBpz9uDprheLg52HrKnVnlEbC1EzB
Tx2vRgpdY2J9d551NdMvUo2Vo1jxobLDO0XBBIEoM9825E+lq8g8TTZa3EAJ8EEUOvtek9HzgxQb
8ugQ4EXeeJsV6C0ziyAJmNYKiA68YmxL+6ne9mAhsw+frLbs+5ZDP0Z/Rh/co6VoKh0pjdeZ6w1a
5IbyGneemu2hcWaHRqfrxust8tuoK2tzY0eHJ7HoHcakFsnfoWirZVwiA0V4dTYjHqbXrJHkAJA1
0HBkCz8By5pkawO+sLzCIF5V1JCb7hDq/wSaAcQCw9ordWjCUUc/Nqrw2pBSptCwbTgfo+JlO6qF
8W1l3ReeY62LfOdpxBNXPlu8Zcmrrbs/ngqIyy+2knfe2soffjYhlnPwYQgA6J1rmlkt4ISwP/Lx
ucY/rq0r5eqipKDS6+8NDBfknaoaPZPIiH1CBAQbvZ91zZmNoQbsR5R8KVsbhthWZ79KziguRyZx
6YkrhJIkTA2TDaGOuFjFRTDdfdkZSxo2yzmw6IAzUunKhZKb+BG8Vo9OiwG0rxKnOxWiIuccmhA7
mDMntPkSXrHL8Sz7rA1EuWi5nnslkErMzE0nvudJZOzptFoothvrW38lse8uBbZ6qWdYqmLU+RX4
zJj3x0J6zZyDfrB5X5lj6CKRYxziTSEMObvY1os5QIvDrnF31t/6cTZBzifI8d3o8kUT2vEqzU8B
2V2F21c2XsvJ976ZJzCOSZg2K1fqCQAjZM97ADJVuiI5e6rOA8DzIvUKmtYDWWXLLoJRoBcF6tUO
hKFqt7OYHYrl385aydKO4oAtSfn8+wDJkjhXOVIBxU6jSNGLLPtD/iWG1CfWcrgMqy/oGg0v0aMc
cEXP+0H/gYzNLrDvGnnc2RxFcS6etM6kDDW9rq2F4GguKNy9itoHQ8UifO4N99F+48hxDk+N2UPK
ggnv2gONEa9iAHI9RPS++mIYR+nbsrekev0qyV09OOVhMfPiI7ph4Ml/8hvcElnyMsoOhgUhE/YB
tPLk9sjE/FrViWlxIn3xdeDXnghUeY/S7tr+t8AAlb1QlhMNAh0OB2S5Z2Ev4yXXcAw5ZlsG0kwZ
Bl5lpR4XjItgv6dKnul4xi5gtaMRlOo/aEJV4PahcmKtrmkqh/3WK7do8PMJ4WMRu24j/OIYdu40
/JQOE9dJ9Vjk8SmCTtk4G3CqcOLwOAJjL5nh00QXVimVcUExuVPQDvWbozZDoFIPlkQ8vSXa2b0u
KC7jVQ+hmDFiW1L2PwEUeJcadwSLpIK4hAz7X7a5L/II1j6Z61/CSMous1fNQokBTpG+8wNL3yTg
6GzzcNjUjL3I/S4ZtfMtBf8tc3nH2xMRq8NO9PDYinaSriXj243p77wad+VUb02Kwn9+7YR6PnB7
rEl909ZHJf3NgTMYW/UY8nzFkw7fT7P8r0C3Cb783zt8HncTpfbwQZ/oRfLAGiQ1jyGInQKV+Yn6
wU3qeHSvfbq/ZHYa+aqPw1UctCEZb3hO5tMmGbyy5cLKrSuMO/HR7cmVb9Xycde13ygl35bVpsuk
1/+4B41JKnx19RCQxiJ3PdZ35wkhq8d3bGpKsTay6GjAdFeb5Q8l7UYEFLTdLDij2zuGAkShOQ3V
+znBimG8aBVdJgJwf87vis9QwINX9VcepJqdv/YUmcR0YChfIuNLW/PzOKsnwB6mlPe5jSziegoi
KIVkxY/mTAbFyvCQpSxI2+t5+xunYmnf0oGz1DKU6OFWbl5gibABfl4BFdAnmvxXCgwtUJzb1wHD
UtFYlT7fywBVhLE66pHjZm92uEVB6qxz5M720bYEQr9b9dNgDomPSFJOHcEDryZnObZN/tORQkIB
oG0G2Z1zhPgr+GrFzcqW95+i8wK/eG7TYPcpMmnyatnQoNdZafSeKr+LI5D9+JkK7O7x3H12E70Y
qs1BkNgv364bEPK9USyJM6qwtaXWAk3K8qka/pmFUWR17wUyf8EpqZ+OK6HKqBWwUL6FlfGIOX25
4wWkbZKagXlrVcly7Ke5Uk1mocamL6x1hhWlksDCusjA8qnN5ydl4Ih0UMUPmY/q60Iakh2nqN50
v26Poa5JWr/e/W7FQ5eg9ZyfWiJei5z1nqBNbIyA+Pd5FrXQNtEW35PUMZl7OJ6KxffQooB6MjkM
wgeKHDjfyx3KVe34a5UeviHXk/koGXFGHkOY3MywsbLitB6Bjtp1T6OmeS1VDTvwpF+PePQoXmDi
SdMm6e2Lc201fr+xPWBNL2sSKJQ/o/NBHdkPONQGGA/vRG7OuFQnzxCl3amc0IUkZ0Ql20jzxiHx
pOglbGJZWyS/VM5FAhg/ePDQ0BtLqR0M1XrBPFyfIdLAB5aObevpPX9qgZLA2VPbn7mnkXWUg2ay
ia+1TqVKzwJjlMM02riFMlcNig3cnByl2cQbL93NJu3ezZVCI/PMI0LTgmZbU4ni4v9L6wGKGkVO
pEHHZopm0R9J6eJW2bxBAWHP72PVz58AaUZ73sKcNzqdRmPoUMKRBUNnC+cas9ZafSvKyfF/o0hb
KgNSCxS/DkaPqZialvoqeXsAw0pff426NtUtKocOFsLd39YFLEPN2OdmDjUdK5vE89meujEI8NKx
uEM8uX3ers7aBJG9N3nWUQrQWFdVj0uQdYpmJeSaWHpg4U09tT5N3VAokoMpayAYSwdBW9BJeNAc
Rix2pBe6pswFFNVxlcpG23Uw/TfEh5YZ1hcHTdZ34ASv1esvaB+X35pjvVZPuMvqqwA8/D91BQOs
yDPNOLR8BS3Hf0igq/LTqb9KdVV5klpgOZy8aKcT2Ebz4W93uuhpBhpDIZfLbK58RcnXntLonOtv
FOEmWzq+4GwNYcffJmfpfUndHgQzLOMTwZfqdI7UJgoP70NvGT8ywktqC6l40dnyiqUfF4+h1N5x
8l26tMKgtt1/h77m8jD4f+arktrapbPrh/7/8nb1DSdY0EUEHGC7DRuRU4etg8hEKs44BrZjkuPA
EagachFeADRe5vWEBohUsgg5XwgZoP6W4zPJcOpSf5uRpS5qKOmz8S1ckvjFWOEFDF0oKQg9u+ee
MqPGjyqJ6ri7I9bFxOQkZqRISktoezX+ZXy0ouQTVittSqk37WrJK8zu5XiRv07HhN2Q2xHXBtA0
L+qM2itwhE3gb4aWhNFg2khCHWOA8IipKZKS4dREuRZOI1HPIzYEzMVVdrLLWc1hId/6GSG3/gT2
gBkZ6COR//BIXcKIXz6CduD4IHzOagL2dwV3omheSyxPK+bs2UbUdTGBRK5zzEYwYKRtcrv5496Q
0n+na3f1nDwKBXcuvYfqgON/b2IKb6ak89ttycJNjGX2qSOaMcoxBz+D7Qo3cSbt0W5NSxtW+PRt
8hdGJOEcAXWx0c0OWGiKN7CuqyQgGxNlhmiI2Z02/pXm3BTjM+uhPfUiZ/jIKSXsl7esxr3Q3cHY
/+orMpPcrGym99OuF4my+11w6ur4GR15CkHc3Vc+0Fcn6mfWReXA+quLjeNGTGOeXZROHSnfTdP4
Sdb4aZ7mblnMEY4fVX4jPEBLmqdgvsDyD15lLyTM6f/AuPhgnvihXCRd/7p0tSaKFK/xNyCLarry
U11GT3WUdfqV1JRvtj8IDd1DNFe0eOJG4Az5L3kldWep9vLQG+RsSV5f3rQhF5uDQbnZJsxiqN+t
Brc+2justnO2qsJx3k0fxZcGqut3iDm+s8sKZlFFv+xfJw2qeftbpfA74z5AMpsWe2BIkTEkswZ7
3eyuy4VCp51DoPfBhmA1TCB7UZETu1r0sYx/X7BTwXHAiRVaoHMLrEF1ZSfLm92QDEbLePG2mzlG
IcJCCdHUsOLxloiRRZCZcw49elM/ybyngogSicEq8J3bKrimvz21bIyvt7PLXAT9SxeyoSW/LJSs
qJHNp7O8VaGrud1qHUVstrLlKapGiOQm6Hj5LrK2ELshZYPxXwvd+nSNda1zGszdkKxBGyhMDC0L
uhLg3URWs3Ca2ZnZW1kWs4+PutTkwDRJDT+L9uELtNgnxJNB3uKdPUSH+CxYv6ARVt1qdo5K6Xgj
QvGNv95EkxUqbDmyRsjGiVXvbHAGuYY3CYfacHvJpJqvPwRNTlXREhH/kqrZvFtl8XRVI1YODFNr
yDPK5Fun0N0YoGFSQCS7dLewfZpDYZ61n5lge9sxcBPS+ntq4c5OMJMK1StkNL8zW+xMzEhC2QQS
wBScUveDiF0DOYoAVWB0YkPbdWSgUkqUTMwFDfY7utGChfN6UbMbBdgVJ29ie85XRbVEP3/FHQzc
4H2KP9GBcsXk9aiMTZg+QUL2bjHbTziJV0xYXlvWEb44n6CD9Oo0PXHZVaiVQrbYbAQH+QloaLwG
elfNNv/RkAAMslo7hvWGTd8D2Qop4beEd3diI/qQWyo31E7LVMAd6U0DzEay+aEqsnX9/UzWO6h0
vsHxGkH0J8psOgrYxYjUcHcQ6pO/FiZo7tw7ed8TtQToIojRVQX4LbxxoOp63r6JXmj8b9UehOdg
QHkL+JSgxGPszI8Z2Tn4TkkCcv9FRLpfNu6OptqqSapIGoP3hbbXKlidDvQmeuZiHFUDJF0d9Bxd
1O2IB+fPfuipnzpo9+RhTxHTyoZzdoMYrEiy1Iz+4heyGkjRHbaWP8jDFwfo14B/AKhql4qUddhX
hcHoXmoMqD9cX366bPCQUs7FGAVoIgygZBTULsCtwwI1xqhcWf0Qek05WQjXE80Vn85we94s6LYo
jEzLMaD/8Eb++MjRH4PVO5dTLHU4SvuR4/29MONdLnqZokCIY8kA7B9GZt4ll0VfBzLcavKQ2MM7
wnP6JrMBU4MJv915scFJ3rIMGL+DjnAr9tTBC8MAVSrXNmAoZv/gLnmZ/m25fo28ZBCilP8HIEJ2
WZ6uvPbS7U+DnIEyfgZvO8GJBFBHtSHn/Li5jMGUCbk48UENRzZJG8tnOqYkNc47On0nEp/NOiKZ
q4Vkqxskv1rLgeGCpQpfaEZhLsr1eg1dYsomugEZ0Ng1TKUfP73b46zv9EnvJ0pTHgLKH2iU3IT6
RmdQi3nbZkGZjjjcoQennjjZ7+tLPCAfMoIMFct+AXPKFBaJUHlP4lkoAdGNykFG1UXcZ0jdw3xT
nZ61xxGChIcMd//IXzNobZ66BnWnmhSUpus1R9bin1hh3vYEdBTTaZ99zRrQcN2nVdo+dyozyQnA
E006+/4T3D+hzQZek/vZ1DKAbComi432hH0vjTMxMaggZVvnzrO0ahjuulDyLhRgG1H+mL1JTu43
7sWbx+aidNFI+OSPhZwDwmpESshKTPlIj68aIjiOPFYpv6ZthoH32/cspxhooMX+2WQblaTSZ9Rf
VCqSSNB1Y2aPDLCxPOsDiRM3zgp9PhOnAkxnMueidZXMtSjztewE7UVPkP7IUELAbBzFhSPZ1het
IpsqerKTUdaZ0FDGUJCJwp2NtVmzQrUN1zDCKI5MLsyfC8oI2T/D38RZ7l5o/XR35IPZG+YXrWum
C7ne8wUiN1KfgFBZTN/RXk9R0dWF6mndiAhUwmBTTH3uOKdj8NxhxrD4+Jngn15RSz3R8bsnZaBW
2jpIBjHt2D/NGwuIUuOM4TD9eb4Fqu+TIuJPrtFPauXGFDLsLux7Jf2JVTwDTzjJtfeNsS7eQ8v+
uUnuBuqbZi8jmn+C1+n8lCYienE8B0Mc1785pTy4Dc81bJrCS0lHMA0kWfvYCScqSZcUHKWuYupR
1uXeOjWW5u9hRiiA2Cz8mfnx9+XmfSil0kzFhX55DPM3AA+wTLg6+X6nNx+5rveBipGFm3lcAX5D
zlUz1PmEPc078cpxsEeOrjRxAwyjdqwt+u0LaTmYKDYlDib8+66GIVdLlSS2+ResiF8jrFCTO57/
gdJIZWEV8q6BSRYTJb5vcsNSfYsxf7rAMcIt9jLA4SU3+Hh0L7o2EU+vyusAFjHBHimue7rP6ak+
Nn2oWDfE7cSx+Gc+4qXz5YB5t/RGOMwKDVe6xvROmDb+VwYxGgH1D35wHANQh2FufOH1n+GBoSWU
NR5R4ihcA/ijnJ+Y6/x42VuUSSTauBfUBa5C0dsWKJfyzGD7fGl+SU3Dnh1hnIHlDA4Bk6PNY1Pn
3HCJdP/n2H2kgKHV2iADx6mHibsvJ4u5Ole//b9hc94lQkZWQLE6c675uQ7dLokbb5M4MptnfePb
GZtDsUQMxcXkAVp6EhAUz4N49SImurYH6ZweRSzXDGNGxinhtiVtBRMBof0tcYEyG8oebVTiMZKm
Q6iSRP+Ep1ktbGSJKRGK/Wev0/1khOlCW4UzbQNG7944R6LA+c0vAprG12ax2N2b5rjydVqRVPFO
K2u3VJ6mwmeD7sd64Xumsg+jCHYM9FgvcSfWf35UP4upL4AvW9NE2eZyTrDba2PCnrR2m9jZYtZ/
1B104IzoRIlTl0HZHh6W1e3G0eUeH+vNQFCUfGHyP60zP4xeoyBF+7VcwLyXzcg5QW23eL/aAjR7
iQuDuHR+/eR7GPRTMXm9KzFjpdavaPyYhIDnxhs8yGVAdM1aMaDWK6wt6be7v1PlOPeQeD4Q8Igk
g079P7vxEmaRa7ygG/z20DPGY0OLhfCg+JOSGwkx4xnSSJuIu7kIprAvM0DPWGp8VYU4E7wWhHbC
NU4oyTGUeV21Hg4GICVpNmDsJFN6wHVAtNwJiwjFtv5+9t8UcdJ5C1hGCiXItkv3oE/76o9mr1r8
WXcQrWBUhBEG4to333f6LvHKOsxJOY54zqeOFk8bWFF1EbvxbsniFCM7hDjQvdznR45bKw4OJt1S
ODwd8zSNtkV0ceNr9Rg5YWF9PGciEkdKw4NOj6iILJujv79nl/YgVESZT2ILhm/Wy1EMXXjzMWk/
vr0AvYtabBSoFxHurZ/zCYtGvaIRJ6NdP6qKWFSIE4foBQf9L4UURrm4g2NmyiGad/n5tA2AJVfv
lA4rEnJTQ6+nkRLFUGCzuJpkHeRMhLFo1y+hAMgCKbT415+e3Ee0h5+mhM+nV2jCKJdfuMzCVzKf
OxN9cphuIzNfQ6F7a6sF+pKA71V3rFDcUClk86hvQjVDu5S79vQmAFi2vi7Ku0NDoMpHUVVf0e5F
udo0xzHR6eOs1wlksd5wgXtlpatIvJiyB58hzPyFo8YJZtYORGAPc4PRB7Sk6dfzXl28FUzl4KX2
wZraiP4DeyHKoAIifrIkduMKirYp57su9y5uVBIf2XU6/CVjG/rWQBxRTr2r6YAJt5ZNSQYfEi8H
6K4zqNVlFjclJIeESaJo4Hdi817umvh6NlibP1uJO6VZ+ip0fIxFTjdevL5/hOQ/rX4HfxgZtsAN
X6PBUK7cbD+lIeO10yF7ykC3G/nlOHrtTjNQBCCF2ZsKquARive7vhvAdRgltAkWhhTxAJondP9x
/A662sVK+53exhxrv6YP2nOzfHQIKtB6vK/ASx4jVlF5p37kri5dsbjeJm3+P3xwKomFj8YyNY16
MhNnPeTMHPiLBMWKmnIwCNZ2XjFMhTMKJjAyMJXnhpxqAid53YBQAbBGcRTqIi4ZdvZPWQeB3PR8
u8T+Sj9jhVOR1KYwIF8vVHyPsaCD380d266me5pD52QOquMPOGWp7lsICcGqBC3Awy5zm3O8Yukf
nnOC6WSmcCRthV7MR9OIFbmFXz7eNVf9pOn4oKMykIS/2sx8glcQqJegLnAckWpWwt2DWmZVW6Kl
1R4JWJ3jRzgZ02GQXBzEeolFTWT24UsrETwbOPAGYBRqis6Xwfh1uLxzgOIj/IxIBfAaH2Ga2EIU
Ipn0MduiwiY/yBd5ksGu9KG7iAEgG31F9nxXe4PRmU6YuSuo61hnGg7mSqklGnXfv3t4LT9GyOp0
iIxJFicWYKEcNfADnBm5XEI4pyq/Ia5D7AkrAULM8azKg4v0oy108XAs0rSLh8jMerjNqN0H0exh
CrsTnZ192nUg9kkCPrW1bs6AoWvyiCoQyAULhwMBLXrtWvercMLA3XFWdJxmJLTdNvPoCV43uOEO
JWNi1V98Mac8yO/5Vs1Qd3aTAS6CZ95gi6UvQDacVhxDyOYm6gnykkbOS7jO0sewbIj7vylrhDbF
J19p6ZlDdIefmvRdZ6+SDF0OAaGyw7jela3O6joGJyDhxpScIKMkm8PyIWn1PD/w91Z0vDjCSrpD
LNymyJOZaBFoGv0BnrW4jJR+I5JnwTxonpnU/0iHQwyT5+mDI6malUG+J58uX0QWVynMEDm97EMW
RPtB535LcgfinBwhE7f8TWSu4L5Vg8/Zfts2YNdytV2u57n3U7HjPkDsl1hpd3JX+lKU/VLxQ2rh
vu+goA134z9YGT+yrex6ckW7xsIb51poYTOCu+rIFO1xR2HiPyeEvB/wDamOFIkpp/i4Bis2wwRk
9HdyyI+598ZgzTE3B6xS4IlV4svWSsEXSVkrwj2FozEN+BqXZr5Mbs5NVoB88hkhDKi4I2R+tFnR
DDxR7z3ew/sfm4HZvpfueu8Nz9Q/Lion+QncK3LjhKF5gJt/EGJSnGNEOD0sOgkJsuya/tRI7Dzh
UhvcbIUe0YANpGCzK+Rubqe339c+txF5gIYa6rExsYINZ/EKOXnqvLYVNZAkZbxCF/cshG1ziQ8x
lkHVjvrh+NVFI13kQdn1VS7LqCNIrXCtVu9P8I/CdSN6/vHVTEmcLSkRQnsyw28yYvSjTM8DVpdO
52U9frfyzi8KMDBJPWFa237kxQ/sIqvSHw203JpR2KmAq7ERnhkMPJCJ5OhXiWoOBSrVEe6Hp0xm
OiWx3dY/JTOxjs1V94R9T+J3uzMWK7RUX3o6BUOCB8UjBrsSihLE58P5WXWT/4cNSlZ8SSCSgJNZ
X5feJM5mREKmSBIHQ9Ezt+a3tqdVQ8bGqfrIydgroLgZmgvG2OitIS4G8pta+29xfYkU7x5Wdw0z
ufkXUQWT6DGP6AhCsSq03JzQ4pxDnePyxWLOimEE4B13DPHEbzLkVDMTeW3so5nuya05DMsuFOzy
yzxkH52Vptxbkje6XTVwHIIS+LYnWtNyZZ1tJsRVLGomCfDHnpSHUSwFUA/v2zsT3EzhmNisR0Db
RNkXkeM8ZyDS3iTTQxmlBo+8nSDzRBnfa2plHXJ1YqTUgBBCifuZRfvNqMqwIuG0qinn8q7JU69U
G+VK2PcDAHr+OdKNC5hvp70CiiSQxHftItpvoA67pDLEsxyZWTKKKuDHOxvmKEV8+IlkK5b2nMpv
XXFq0RP5V4TDbjao4w+478SnQJ346ZTw17gpbxN3TCf/8Je+TiBf5niTJAzln4UDJyBaclh+zC2w
82WkoRq35QLepJVlq5JC/gH1AnQhsLjEgL5cDHmBm97V0Krh+4yRBv5qEy0iRd2YKoj+19iFTaFM
pEy8mqEg4/jER6wwMuHIMDKw5SZnFEhcBiUfbnDWb9/OJoGLQ7CxcJRUG+Afc97Tgs1Fd8G/IShM
KLx51PjMzJ9apBszKRLCeKU1RhH9e5WEpQlW+0bBifBNk4J+YyLZdcY4DkVzCPveZKEO2EbFJNBe
+pS+kt5UYRl88RyeWLy58aZZIW4098k5fbPTQm2yAN6b3Wwfh7lnGUSPiJ6dC7dv0FPs64s2g001
7gKvr85L+bFEn3qBJhTZyMVpqFCRCIWEP20W3JpGAyHJ9fJXhqp/2Kbgy05xZPwPyVwn9FRV0DCX
d9OuRp7FL5nDlGg77IxqkDgij3h0kFu+YztXDvnhXS2whZzyW6IAhXnxhUHi0YVNTNCFi+RHpi8f
im5l4YSBEpaGrtAMpRKphz19do8wbRo5idFAQFEfyUHWc28gALe/kxKIcmrRnvZvh77HTbnvCf0r
Z/GJOjye9b4QULK663E9KaxGFCZxhyI4GRBVjPK7AORycQo4CLkpTftqjoi8hcdSLiYYX6cAyX02
Jrmwe2OYaUheKkSXOGLAUvhu9XsQF8Y7KmgARpsNjaUlCm6vVBuvhiJhmeFk/N364UIf/Rw/6mqC
i1eQeHTWBm4rh+zccrGrVfTAk1H4FKvduEC6uOABNmyO+nbe9tBILNLQgsRyxvZmDb39rArmFHIg
jVP33QFrLppWWlDlpNuewhQYu47s6FU1IMJFpdg4nsnoW0ztZq4CSwRZUpQuughjpS6hp+dsSbNv
2byT1V9T+rm3CMXIsbET5U5yrHqXiQo6+aXHx4RnJD3V0HOFOlj8GM8iBjMMzpclpEcN/pvVhfz0
7zqxNmG84Xqj74y0pcqMhDqqQlDiuj5FmnnOVh628aZXRFB4yc5Pyk9S16q+iPlDIm2hN+emjg1c
naRRfFE1EewKDiILYStQSD1vrb6vA5Wyg8yRJ+uhP0w15YxeWqmYf6CzsbaNn7DlqltI7MEL/Km/
8CEPzYMlDzJLX5GQiUYdpoDJdjB+Jd1ezuxdQwsB6IDqkvxnuMiNnOLg1X2J27GJ0OVIpg5UMjbN
B1c+QbRWRd3JL1lz1jQIzizdnL9MzYIXdP8b2BIopqKIwjoBQ3x47evP9o354EvvS2FuM/GTF6Vh
O0wKlj4ApAJq+SWzXqzgwl85nzcBAeFrwZvSSTdfCKvIs5I+xHH8FUNfjif+5t6Bj6/lwnDG3z8f
RCouh7DTU8qbp6zj4caHxHd0vRUXFeMK6EK1WIGKGOKfaOGkdtgtId8BvuZpiSLOppKdtlfyo6HE
pHpWHU47Quoey/leUjeAjwcds52VQP2jt33mkc8A47jN2rZojKaTOr7ZP6N35at72+vZocLBaNPJ
ceEqbaSeP0pCV4jN1CxdRBbEtksNcMi5vDkylBj2IT3niHRGmlr15mHjxoLH43mgtWGmQhDFK9e7
BuFgOIaGhx2/Gu49lGVu0BR7Se6BAOPbsm763LuoIyPR6+oRYHqF4A2/ZEN9a7KOuY2NaofArpmj
+X055I9B+Khuh/PK/5IiAY07hXXSqFTuhefO4vq/Won1PDqs8V5OhbACHSiFFdd5idY/1+mYvOfJ
QdwAne+7vaEG9n8BL51bPxee7X84FdrA+f1B8uH867Q2G+FMSevDnY+1tI+EjIy6yzcNVK4rVWTL
Mk7jNv5Pz2nt+uF3FWePq6EPpOmuEowdJIhHkgKh0CFWBqXQLAuKGn73AAIlE6fgysmhjvmpqtvQ
4DDlU1hukYc7wWBMXjd3Va4aJsUrLwAriiek1QUxx50kUgXnB5TzujwMLiRyr4rtOc9ihOyFDf1X
V+3VhmHb3aAFq/rFFJTp2FUPHghVW9rXiiAW+TEI1dfg3BxMWRFtrMeoqhQpFXXRyyhuvORW533P
/iWWI810k4gbAEnPc51H8D3zCpVcSXf8yiVJ5Cx7PIwzlRzvn6O0fXkRKx9Oxd2/ahky0e3+F80i
UQefhVB8/hTv/PNFkBSXAtLetnKJ+X2XotaYCyyeTUfUc3Yt6LRMQrOe1GagH1sQIf46PJ0B9ixl
AZI8f+c6gPd0Eao8VsvigO+senVC3K3KVACmkjXLMnEg261shHfJZY4lo3vcPxp+KWaO6oGu8S0J
2eCRzq2aCvb4ZG0NDF7C5kUWC6DdSzCgqa6jA6gSPnp9gWGozmX/8VzXaG85qP2C8iA8qaPz/Eu2
vLG1i7ecQfjHRrCf9m+iTxj99EqQ3d6Lo9+8nu+2b1k/KmTOf2BPEBgjg/G0vGY8qo7D9vBlfHhu
nxva5A1Fesz3JOthg8/GF/MaeP8jlmqiS+w9fW1RbMIV/lvB955u2D3uR0AZSvvZ+aUufOWVQ9wk
R/JwsjRDON337LpGDxW0HaxlSuhhQxUvR6/QrQlUZv3STaK/E6GA1jXElnXpytAGMxuzJU7tt1AK
Tokc9+Cr+nobteYTn7Idr1BF7hpJdcMtts9ltVhzz4BRwxaInR+wSRrGfbVUWk4MIzUsp9U3vL5r
33agD/z+j9lG17xN4Qm+wxT9Qi2eenNa3cUsB9VwZ7hugXhBcvAPJEmFnSkQrn9TXK+3VOpWAjrb
74bZS5k6eIk0BEx1zp0PC0SJ4/eOi5h7c+obHLJJBMfCnR4/LLy9UsCr/gIVArYEk7WDuvNM9z4r
3DN0z1g/m/H+k3cd/rEevxfb9i92kJWz092Q10AgpLQVtBDi6t+8vidAuWj5Wel/R5jjtmMoNWpZ
Hq6n3U4VTsJX8F6oIPy6GO7sPMxnKJs4FrWElgoEH+RzhmXE/FMnc2TC/ohCUh7/wQlqaq77niwm
Zwwc+VVMtdbgsUwnTpZI2RsLT5QBdJaSAL6fGgSSP7AHVThZgPx8t9jEVstXCXA4EkJnKVPWQo6P
46c2K0A9vTKkCiXfNJNve4XAuJWSb8pTwXV2p8bFnNZv58istGQppx//lXe0Ly5452kjwD973+zx
6YY/cz4Un4avSmDaVYAVahtmhHuiQUHrFBaQdkrz+pratuH0HgpVMDM+NuBF3RX87hlzwWPHri2V
S55m12WmgNY+31HO4iDVIcTnjApgX8N2JDPuNrwtJTXebKbs12ynI8o6x4DeSAozdaa/2ej8i6AC
50vXwf0inb/ygYVIc3v2953i4tTbBaVGZCm2TplVK02frUmHf0RtXRRezjAujmAfr755/Z4SGqJv
t+h4EnkFFDqBD6aeIZKVn/3tryUWH4RIfAGGu9ASAh6cioRnr+DivbArgNncDMZmbNALlM36vc7A
Gf9mTRFWslgBmJWYgxJ4w8Ak2u/4FdsQE8H7Cru3adeX10f7+gKWbdyU5oTjxdINfh4M5SZrS6wl
OC1xnsL1eNjQXfXPe4NDH4qu8olLXfkiGVKmjwU1kuahgSmHxWxES7ggOK5l/IzMM5rw7E3D1YaC
jes4FeqJpmLEmzvEnw190ctyMmMfEbXUOn96htKSgLfI9/W7eQz6DmgpQYcUuBRzcQPLHUEYaWYF
It6Pv1enK6W+QIe189irSB9YALcxlIPpszP8Qx27AalXYFJd2Lx+mWrv+1vLIjhVEbOnMN3HZM/H
VGyNyYrpJzk0K2zEpslRVlI2cINWarXTutr8dQ2aIzs7f+SOTCFkNKbc/wf9AKwbVlqtxwXtZtty
rbx7qOKmSbL+ubDSSczJFdhKzfrvgIZhIaINaZIfJ4xFuXBB7rNvQoFk/s4duA/xD3Kq2N2MKZxD
5RYeifGOa2zgX4X0CS0EaVf3o67snnRRnSgptbktXcfT1GEbp86/fjDPwqvTwy5i2xsVkLrHKq65
hKwyobTqZ3+uF7A03Jfqb4HierIsZ15BJtlwQUVBvy6G4JnAOQGtcMfhXMUkh/MiufYqV7tymmdm
4HSKH11HEis5HUixzyL/gvxLnFigGUqpX2NKDusLVfuEArGE/CwCQz1jsC+/BdnGX1zirJLAHzvq
YEdXfRno/6oBz18FKVMj9CSe1E/p0R4P0s0Gj/QzIkQEGhSkMqQ+KB5JRVtAGfBgner/qoukep8K
9q/ykIz/T5E+UakMvoxBnbTiFjp7CrCKBe2iifdP80lELuGfo8mjnCyHMcDSZUh/+IKVzrw0vcGr
hMLDNj1cLzt0+4/HmV8HEkA/XHjBIo6+/JcwWNz1JBt0wsFnbZQin/Mdiu9cx3mVVAXjEETNEhLh
36XnfRuFFvVJ6QjwvdWX2KsThTFhNLX2XcVj4/Qsw7IQr3Td2nGp4k0HNZvW0Q0vHWTGbp/dc4E+
34y0Q4JUkwYyWKRcqpfLaECL3voENut1fh2y2FOoFzLN3h7Y9ExcqV8XqG2rp3QGisPuw3Mcc1OO
7gl5P+3qHXWuqLk50w+i7Y9WM9URL44lIHS/VyiXRusKX+FVX6tQaJv70GW7ltNVBKiDcM0Zrsbj
TTuz2SqwCUbh0mqRDs3OHqUWzlqS7Wq9yWMYG9Xq3qnvvdHSzWVT3IR4+Gz2aKBpJQBW/OcDCAnw
lqR65QSZyc/DycA66bDTfvoYqxuw20OZPZULJ4C84Ye8boqvyr5mAgoaHTMxbglgWdBHnzUuATKE
JSUKgrM5xKn/cXKtGAGmRJJnfM8Ofq8eKsWNkotFcFp3i40gPH2pzrri38SlSxnrX2MBxTXbAcPl
HzyaTFTV0BOUtz22bDSf5S40CUOXroP+aU+KmqzddUb5/IRmvB6I8p/PDsSLoIdacww845461cZ8
JwNmtpUUc8e+00/81I1WK7XoeSKidvxAaEfoeEU9/qdTEm/PsSBUAp0SOCAZZmtsBH6b9yN/JWbE
DUQUKemEI69N5FfIyHHieujEO8Gn9pmFYw0m4Xu3NPehpXTGW8jiw7zTYZr5perPJ3EzVFH68rGt
h91rMGFRQ+mRzS1Te4zLehpfJk+Va1Xb1u5T29nyrwOVMlLpE2OG+caS4PS+G77ZP6TinP2tnooT
mFfVrWyv+403LlYBrwrt5jU6gF/o2gCPXiowb04novwvpSxNDqdTlXx6G1R4wkFsvO73dAvOnoYO
mtBei1VP7PzTK0/DoT8wlgAl3wXEOYgXC0nX0I0XZsRWx7eRilRmVC+9Nwpmp1kax9Neu2qnPOAb
ejOQq7sY1rtG09jaQ68Pva7pRZEUB+FRrnZ4lh5NZYilIZ1wgLwYA6jQ0zQ8JhFi1N9qQ6cur8el
h60ZVLiGX4vn5NXNSGkmnpaU1nrqN2qnJ9jlbHY4p8lFZhvZZQpUafHg9/imJjqtUzeu82Bh4aOp
bqftUKCpZ4ETBiBxa1NB7JbYqZq4XrG4omfOqGpv/YeDE3s765oT76vrGn0Wj/s225/0iyeAT6/P
LGCZWo625xIAOUQ/FwPQuKDmLi+P5B7bOtODcepxxYjU1FiHykoCU4naMKORv6W8tpneEyNG359q
nogNgvG2iAOhfjFNdMJIAUq3aB4tSmJ4SiATFb/2ghs3Yz9i4O08fXRgUlVuk0EW7uKAwv1MuSIZ
+2qKRiBXYwIKnl1CSfFafw1lNzxWaym7jE8w8nUYUBUSOLGnzEx6YzfQh3EU27CQhCruo/bF6HKn
7bzkhm/ip4nH+WaAiOZJIqA7jpW2O/5k0y+92nwRabfC6Oav6BaJZZB8pBb4zofLfbatoSGKmPlW
A7/5DgcVvTbVM7blj7zO80Rw/gputlUmx+soa+qZAA0UKiAVj0Y6uB/hhmTY3tNV1L2mfmPHo3Hw
65wZ3kJ+rzooC6Q3LkLMIfwEZOuuvRY5aICrfQXvsrVTvqsSq0+ZWwcqGecciNGgGbk+0vKIoju5
QpoHZByOd6eKLy/HmR4RiKJiPQDjNtXKUo3L4wThQASV7jRNSihZ9ce7pCFK7+bHtrrOQYXjJYHM
Tqi/BmFV1UveLrBi37IZweLVp/jOIW5OGUsJY0nV6oIibQ8GvfcqqlXGl7r/vaZriet4LD42SJFY
E28Cdmeita3RXD6Nj6oqYlZuXEBErB+q+erLRqB7LcEuwPXR0aTezJ8rjcuqgeziz62HP4JjYkB9
KqJhDfn4TIb4erT3LidQ5EVKFEDGHrhAUfv+DPxFPGTLys3QP/gJRgS7q7fNbwI2t91B3vvp7WZ6
xN2wYCWA4nGG1ZnDBkZkBcveRn4zl+Lv0uJI29ek8GVeNE4bEYibWVr3KJPb/eK7nSL458tU+0X1
XgrFeUCOIYfXJCGEGemXJ+v84NO63g4UzudQMYeidZH0RhKOcTeOJ/uxrzLA0YUPp+zpkA0bYjL0
vpA4zJorFuYGAzdtBFEOkrjJGQShzYceSeOHcKRhWmQOtP7x1ENvNv8B1/jru8bC/2Hi1ccLkeDj
wb78SLJ+GCnB4nlFi/yTCJfM6Qpdy7XRQI8dKrBwt5tOH+KXdeKRdnbXWiP9iCl9x58vp9a+uEyu
RJc+oDlTwfOLIhyP1dN5IIg1KKXUXwzhTVB9MKjjeX2TTkqAv1bpOC/nyOfc2TPHEj7B+Xjo3Yx3
zcRGXhz16iRQf5zCZWo57Jg+DIN/wS6upsch294Wv5t5OAVH6obVYj/rhf3itTwQyShLrpI6fi1S
fbc8vIPEXK2sqw+7JPPaKfpW60OsFyXC3jQOjZqr/s45gFpCg/GGvLa8QvIDsCXUYFVA3SwqUjpU
+16cXsZ9V4omGrquwQ3FLXeQ6eo3/QXcYLJ3o5YDLnRae1hxWpGUQIvQXDcjICGl48U7bf4EqDDS
r+nMsZ2ThSBhVxUWZAjJjaCCEPMX5wm6/J/B9ZCQiy0PTd4EQUubGroeVOIad4l0y3ph05CgjmFh
zNCMkc3JDi4WI0CpWbc46BXJNfU98eKn1++pQCjbsTkrnhkLr3SsdBCeeB87L0iXcpk/uwBNoFy2
IHF3BubL2mrfT8EdcOv/P8Y06kB9yg/bRhv2gydP0kIyl2U7mg1xUWqUedDqGgXCD2QN3guaq7WO
XO4yfAegVUQGWgGeVZRs6ZgdKlNPZnK5s8DV7FDaW5+TpbMuNrzYyvP2spvev+HdAFYTJ1EAlrwQ
zpDyn0XDlFhhwB1ELBKxBewzxDo1Sg2p2mBwGP0A173RK1jzTZaIPDBjq77Q1zSTxry73Lk+hjY1
YBpTgpdHp3A8t94QNjmZqhuMj5w0X/wmUV11Z/geFMYXqP34Z0NzPhPGms6E/QKLik8uCeLt9qKd
yAmgr4uREAWDeDtFLi65+sZD6FGcTcD2smIYfhRp2U450Lx6r7KqngF5kIOiSqGTvX1me+VwQrpG
I7o/RuGggDYnxA/JmdNa8HHIZXFyDMupqG0g8rN/1Qvf25LL9D9P/sZdMmme2LggGTIPLDkBxqU/
kTCm90IYP1UW870wTRiKalfSrgUOCqg/c+4xJ4tH0RDL2FJDd1WtZHk/z+xiL+3Cs+ZtZpSzxoOi
0ZMIXxZPrwgR2Uz2R+SfawkQ7qLzvkaw5Ea1yzjQmPH5udAjk6X3x3VGODMbfH0sqRayCfw4jsPg
TBrBqrMYlEGcOwkQO10KgolILRWKmRzdyebsWGjR/ZOPE5i9VvfRr8hgTSmP7il0Kx8QPGeMhqI6
xiizDubyUL3e3jzrRTXA8Sd22bAfsikw11BH86v3BlWElaKIVdCJ7SJFyJXW13pGiFlcgcTtFRTL
638SGIPRkuyAgDaIZjWq5i6qwbFFYEKoXdKTUDHHjDaFXr9vBXBBG197xMrRutpV0TxjszDpkE3o
lYaa5Pm5KyFLNXopBOk9vhlfRlLoIrlWt++eMVhyo22vZGNbXHKAXlC8ncB3d4CD5WyFBTIkHMhr
hjygMn079+6uIBbcbjD0OlpkhNVejSYEEbzGvZ0lafNHwU9L3R1tDjSKB6pSG7IrIxWcUmzH3Rud
qcyrHt5quXGDTjdj18GxKxQoHTWbt2tmX6WUvnq7ZnepH5v+7tpUEsj3kqzLvlWyLq+fOZn1lPh8
Tqb9lYTqZWDAZFDQ0hs8HoBrzFsg53IPZ7mIWKYgBjeDxN7/tcjHRLMk/mPDYPuO2axaXP9b9Y2X
j5nK7XFGYyyGH4xDQlXkF9nu6h4tqcvsgYmkKx/YTlGsI/4koy3Zjrcm6LskPK+066umpLZdUdcb
f6KoDw+FfYFaXgkMSSSt1OYVCqet6KdDuafJ7mEHV4X9ItE66zhN5y2Z2/R1C9MiXxEaRldea1X1
28kxymi/+g39qYGSsM6OkIg8tH1FZ/9EVE68S2JLWj1f4zgJjOZdQbCzEXCa7e+X/HesGYRXRQ81
bHRt9DjQ0WH6Ss3xKj3mezhm0RVcgPeMDeLA5aEDTbciHTrVv5bgyZ4Sq94gacRmS51s7VdLG7BR
srQmtqpD544ELGH5AMRkh4NebSNmA4/dACOuUjFG/VtHqbm2geltAL0yaudCBk/jSRF9wTr0M7KA
yNEEEdVNlwaMbzprgeJj7LYYP3YIBdqpua4Ytwh60mIoLlNwCly3/VLTrQi1N9HD4uLq0wn9ECNR
orahbUHrE1UqxOBjtLfoY2JJGMmjEVcZ49DkKjdc2fdzdqp0v76qZWN0ze2NazLCOz4zG2JsiPq3
9TmhD77qWZ7b/z4KODqdf5VTe3KYGAaGnOEKARq7WH2nNNl2oi47fg+WELRi2PGyqnh4JXHQ3yMc
a5Tc0ScM4SqJZyttqVMpr3pF9u2/Hr+Ud27dZAY1EiqIER9pbuLypPXQ94wTuE3CZ/4tAaiS5xkP
fdv+2vt12/l/1rgUQvQoFvKu/VklZ1zUZimToY7eQ41gqjiidjS97D0wEshF8GV/j2rFPf7N4TIE
Bql7iFUgBBe7eTeAIK4DeNTFwiBeehgiZbzg6W3/TCYpaH6oZ1W3RQHuucjLHeKx9mraLwyhXd9y
Pfpts54ltaxZvavKhskT2FUHgmZvfXepTC1jj2IumOB5tnAHlFaJLe+h9w1WL/CK3QpPr6+k04rC
faRJfLooFQtQW9CcW6Ceqy68BU4BzXm0sIRbAF3nXGIVbPodtPhAzQ16dfOMvCWCdUBa73eVH/U3
K0MQ+4Vs8+waXsxu9lNYN2ARiHJFZHQVm1leR9BRkvuYlWGQ/1N7urYRsnBv7doo/KqhIOPoGYML
p4DtdlfYqutLndkfee8Wx7eIV6YDHWZisbUad4/wLSjgTPh4teblwWU36HIr2BBWvaiRBwYJbFCV
B/5Oy37zqD1fpc6z+R4OemTEbl282kplSLObCiFJowF3fhV52L1Ik9D292HPBHN02jjFkXke+d1/
RGHc2+G+Xc2sKYduiqiTfPbZAchEHpXTGmsPYx1+ucT88im8qyuxiOfMJ6jUEMdvNqb/2HWkA2gv
Ja2YVHoXTHeMy8Cjove5ALbbto1qVLjB/gnS7/CzeKGpryL8h23qSmf9xQH7TOKDp4aH2udj2Gjl
zh6xITMBL9MJIpRv2K+re1cVuQJjIN8IHsg50nnxZiaxxD6zCkRzvhUGep9vYCT9jp9hfLVkfRJi
wPEGKoxnPBmVUxNOkISKVFeqwQcaW+vDfqXY/FfmYRfEulWcIWKBrA77bpKh3PskD9sB5zCH/C7K
PC6pb6Cd1MAXNOv3HQ3xKQiqd+cTKfAKpbK91fO89l6ZfYiF1f9GGDNNX+PyDuPCMLQB3OhWwBse
9cLi05LTdfxTnOkhh/KvkER1eWUZ6IdTwqNugweBK6jb11N3H22HI0Xpy+N7nkDWM+1EsFFqpA58
hfNm+IVWhe8YXnUbnwuh7/u6irb1xmrNkAORZQXM8RAE3CkRu4OV9b7eHDqHKqVQdEA+DHnbmptB
lsQDW4wGUHX90E14ll53TAL+ioIL/6YJJn7KFS+ENlv/J0YmjyKSqUBGCIDFm21b8brG6zIZILXI
8OtO9kTeIL+z0mLuIP8ASWFBOjlSQMg7vPglXIVFrDSMYPDp4V5olCPnTRXOwkynJd0rL5tLBPNt
kiUbgTjNTD0ub9szVqGVJjsESQMfFHSaZ+vA/w9JYjjeUbU4GtXffH5ymTybL1AU3uOZp4nvfx6e
UbkRzQzdnFm/vXz5MzSeQjzJLtD9G9D2TC6pdgN4VuUx21DXOzQm1XhZIBAcalQOsA6TnEV9MESa
60oQP2zfr6TqMQMPZXxZ+uFOHZFyfEn3dZxNIUObcHfjXbYl+ketJPC/VCZNLx8sK6/qLyQMT6AT
HW47Fw7IA0zypv9Oi84ah8eLvp1ocLnqqS51B8iOwVu3/Wy448dDgWi3OueXTNLflp9++LaYYo/M
0mPOCCybG+UdkdESoEqTV0Ake0yCKOMB/ts6aU3haaZoul0yzihvjvW9sf2h3HirXkUO+5cxFk8a
x1bxAhNaWQgcxZRCb1fX5sR/7iQMmn0NbHRaXmeieenhjbQUWVpMC9PVG0yBSIq6bfbG5k9dW0Tn
ltFQ1YrpiLeZVOt6ZJkrRUQ4GTJlhzuD9VRJt3da3qwnCMjoqxT3WK80iIS42LFlBYJjflyq3SfY
1PoXEruFEOyLAz2mSIH0FErZQ9wbXH2fVpYpTMEHWHaLrpsC/IU+SARu+7zDQKRIMT4Y3FvMgkJ9
mXcFmKVr+XbIXnlFjDutBTp3FTKlY49rzNZGJCGTR8nLFsgBGBXa+M6KLoCBWCa5CpYZHAUAp2nr
/IR/HhZCs/epZrOAqQMTlx6ipJgh/DfxSByadoLq14RxAnULFNHhUX58HbtZ6+ceowa53JlVy2LS
4Ux1omx3w2SW4k2Gh6eHHaQ/aS032gabJypApn4Uf4bI0RzW08grwRAExfXN7fF17NLZGk0/K6w3
CdM2JC0CheSKt/Vn81EFc3K2lfLdOw7aAncMpSl4Neym/lMz67Jmtlh+YO/wd6gMEmeP5X51LSy5
mux4R1kIZLA1UzWrTdsCRAR2TyUvAMTi0tnXJ6iIJYQWzENYdRqXxDJrd2SJ7ULA0Yhal+4E4EUC
XVGK5nse34hbF8Gj2LHUT1A/TvJrpm1DqvXIGBmmJgJf/6s+2O8MuCl9HQ2rsk8Ju90Pf1Kyjg4C
dUQvyuuPE5w+CV39jJs4oiiwQ3D4ubSIEKwir93C+At45OebggqWnFfmOfYKLGVMWqxu3rsYz1t4
OJjSr80rAwdO97TYep5/RANjk9SYBfsKabOm0XYZ65BJIkJ+2J5j+SRw/iaQWo8W7ouyJFAhxRsd
0UBkjWATBDNKR5KF7UwsQYHB7PaD5fS8c5PXTEJmXACTqXFihQwlc86VlOIzIyO7ltmbZhUQ8oSg
AFRFf9BM9UMZBxDxhHLaX3bE6G858CeKockMSwKU7d21QwemVw1/YF8AQfo2PQByLxhB55W7eWas
ckCc9wqxsTaQ60I9wtY9/fGVLkK8SKFhXNfvAz97pnqeojW7cL9+tsprsG3/5lAUMWcorTDBbALG
TL5PANquHBiduWQQA0t332XnL1n9NjN2ccKTa2IWA+O9AMXpZkjMm/ec5+r2f7fPh4Mv0aCqHcEq
XE+uZHO0tR1U2o+QLga0RDgsHj4T7/T4tRDG2fsDQWJLrMpkabqnzkoyemW4eXCcTJsYzsjgsxJ+
aiNiSNzynCfJtyCygmNDaWGllSime9sv+Z859EZ9mwzBou0q+Zs45KA+ox6zIltMyZqPjg7ITkxf
EVR717BmeXNIYOixOjg+O7ZB407T1Iw1suWmG17Da9DAXp0xsC3xwLfJrUWNAWyKXjbSaHKwl/uD
VHzr+HwZSgCHHhx1K69JjeSITiKBCNrPo5rAumJIuir9dNPy3G2H12mklcyHDfYd6RbaZ7462lI+
NgPhkZkKPZ6SyF6Q2Zzkzrc1Cx+Km54RrdxBinZ9GUmp9Tz9Qn/0DXUoidVAJVqKC8g+LDQY1EHt
vf4k4SrbIWLR247c7qXw+E7Z2G5CAjAG8XcMcu1vWWHiM2E+lokt68+WwtJko77Z2+RPzc1hknbj
JGdTmiSfvp5O9MOOZ2cxnEAfz1qwYSisSh2AXcS2iTiJfIjrqrBf9s3UmHxv/Dw+KWpkaecoCH6V
CTsyhuXZPthyGOf1PATYLj3dbgx6JudfO8pOnMlCCv2MSCefWkfTXRfW8s80h2L/+q1zi598Q7IW
enrmn0lets6oLtzgCcYaWSuyLAZcolEuz/Gi0i2KYpHR/Jla6MB7VsvWZ8+7PHTkoq63A+8dwX6u
yNnCA4fIdXWp1vyKHGUi7cH7msFxLielt9y3Ysikp0cthSB0AduR3dFEtKCiIIdvl4CpW8g+wo24
RHZPdCWGxpmA2yLofAYlHuXEqCCgDXTSw4nJr6tmE+PYX7UWZw8fyP+8m6po3RbG9yzECjVeGREQ
dSmquaiWJSo9xNgVuq+R/or9YgyHAcs8W/uhh2Lav/c6+cEkOjsA9jYoC41JjXyIaFSiWjdojK6u
ccI+BO0yOWmTnmy2orDfYFzAvb87a4R4uUnt3gkA6+onp7Wa3leGQumEO42tLPhXjUbTJl7wTsfj
T/m1myWCj5C+KQQauaiDTjUdZcKJMSNGrSmHuwHW7Bz1iSiz+B77yJPxr6BCxW9PmYxKAX22iWZ1
Mx9ynYXQMS9BEmD5ldZpr03oXewRY3wKJpuFbuxQSQHoh9H9ZvxhgM4SF11wM8Ld7oiOe+5rsRiu
9NQ/O6PSOl9WKY6MeuxRmkHD/jXJprF8u1TTmDrnVOC0Gol5duTFhADNACsfM7uTzauUVSDoJbNP
76Ay2LPd3S7YTmJDEmceuboC813I7FI5tzaGkE9P1o+bLn0g1Ew6iMgDWIMJ11CK4YqzBgN1rypR
JpufI8vYBjwyDtZtQMgK/1B16R8b1hqu2+g3ZEI0ZVSDHL5+ppB2q05J4bajimD8SkuV0kwgKJ5k
km+s9vVg8V3PiCzjJ0QgEhwBe0gz4cd234m8d9bfNpGOmwsbF8qGm+wc1rJ04suvL+4sTXnBlNaJ
HwhHsKJ9v/oynFm+jIXqQq/K+pyy7Dh4XvkxJrBz7orfBIw0sB1wpu9h8CjVL87gTevrjQ1bUgz9
9JkT3CYa/xEmMX7REz8/moTlhP6Y1r76GJQX8sFnZUQXh75zUrtFYA4ZDYN9EKhFA+nojhlXQrLA
sakn3Yrd+49pmS1yGC92ml8uA7mU3W79E/5DH96DAUOAIyzrSg5Hps9eHgVgxXjNNI9G86U8SzlQ
LG6NQz0/fg5p+V05gFB6H4PbhFstWGPmG9cXWySCGJS4gDn7VJEuHyqXPMgDQipG8Igp9PF67FP8
5QPBvCykd2S2kZS/30Gw7EesEqiDMtTiBpyquQ9YM0DkAV5HrYKBHGE2tXtk57xEPyGQtv1b6MSE
9N68D1Vb4ck0NB77fWurUItEKEs+EFz2pSE8Qau6tJzewHj2NBfjYrn4UjLPqXo4VUc24Ha8NYvw
cXdu9x7xWQBh9SlVU30vhceHQ8OWtKh+h3nmM1FmdLFIb1W88QwW5/xJJXRv1wR5QnklJViN+sXb
/CtliXtLw9xrXmvolFUG8PvJUgXtHn/Emm1sSy0026Tm50TnY76Jjem/9lctOPb0Fx+aFx/AcoW1
H36naOdmvpdzblDBkMw7X868tmACpVc3m7ovghJExE/bbuxwX19cshg9civMei5jtgpbF1idFBmz
4JJ61HvDltiWBhJvWklLKKmAxcQ175GZ096TCwaa1Tm4iQ0wxSZs4iRrpRBFiJRFjqpEcdFKDw3n
A5RLhknlmiDLk29pLfvVrtrQie1XEdpNocBy3Sb9MFAy/0kNt85Du4f13J6sR5TqPCoZUBdhH6Kj
UeyKVWxr9giQz9CMdkPjU8//POI2oTcEHYRDw+mYq0OtuFVyWhZmb3tMnVwvOqmurCvb0BMptOx9
s3WU80ITvlODAcSqQ34nWoXgXN1UtveWA8OWvRVb+GVsUDFqEVgQxaRKl9JyKhOP9FspuUcqQp9O
0y4MOs5oG4/S9etryrQmeal6Reh9FZA4XoxBp0wkATzpBhKJcYn7IYdjMBqdQJnV87d+g2Dn0EI4
/pUPiwtdW0pFak9+ttBTtHLD0YGKAR7aICGaEkM8li3lZhiMEbWvT7MtHK9V0/c12hb5ZkP+LDcP
S2YLBjt0a3xVabmIPXbIMNfaFo+WtuPUwwqKdVNKhbgqyLUgDvWvbKs3L0a/hfI6P7XoMgkofms/
eCz30ILk9yyaTLtYTw3zVLM0jCvz2hEMsWg3ww7SR/BEplvZ/0Jl18AY7Vc2xcHRrtow8CSKVo6F
aYKh3u3NCnwzztcCCOHZ31TE5CeoLi6axkMapEWQOYd9CeFgZdne9WAkYc6jvFwRwBdBE7CadlC/
6+Q+PBIbjnEvcMRxNsCvPsGsxXLCbJrPpT2un0xJy7WuMkYnhPU2WVjnLBZ6kjTdL3zENnIZDN+R
w1a50tYGQd0Qq3CIM3U+GWLsvxBZgLco7m7jeMekpOTG1nrBdR4hXzj+9IuwcriyG8hsUb9Q6Rfr
f68MIf4mL5h+LpdU5UZ2WMOqj97rGbarK8j7XiNg9GBLhPmduHXobnag7tDoMzB0hgOP1oeT5Lb2
d3HqF/37hbJ9QpxL5wAJ1dmGSOb2/mjoqVBubFGgO4h21FPdll1BNKxBavp3jdplzqq6dzJEFbns
J8ExNAt113UBV4bZ7qWuWEktMtTVqjhVgOEzz931m/CJti4sP7NL1Umk8rrpEvAN4CU7ekLPPsA3
tX0bYdNwRBFll/xT9VN4dKTWGx0JM+zIi4ZSeQ3AkvZIrveW3hIYFWnq3g6B8r0DhsrWkrmhlD/d
Eho7ZKOmVR8mtOiT+E4REooL1mmAb4G2mT7fyoxlnnR4gGdXHYPe7wdxSgc2lomgX80pWo5wD5hR
2sn4+LGjtJy/UPhmvYKAOdZrhhPezJHmY2ig2gv6IIEc9Kl+pWht33xkcD2iQQFqmPx7lizpg3SJ
DEut5lJWn8ypELf0bpJet7OrTekk4coly41BSuBxt8kOBlhilTGJI6zuEAYdivwwjYDyTsucV7lU
pC21kY1laLwpdyGJMVxigI9Cm3KyJAMPfHQMU9+iYz3WrCm0NPbgj5svcGCL4xObC36aHcDxVj3T
K7l24yvmm8Kl4OA7TxQrj2koto+vIWua4fnH0t6usEz8er31lQjDHmJKPKtgf0aU8NuHRGe0mQJl
yAxRMlBwpza0VgMpP+tR9gPG7JXx51y3PZHbapf9qfn2Q5lHU45gX6EAuHWYNxdLaSrWBvBGWRux
/g/BmY209EjSVPaJxcr9OqLSLgQvT6C8WmWRxmIWpO4tw0KZ3EtiVYHkRo8bGuDkwIwPXs4fZyMC
eUGg82W7G6H79EHCVJU6RlpDm82J2RtGiiDKkVwwkUzvR+LRBb7DkDWtwv1tPNDCM2B7sVnX4Mxh
inmLqqMRioE+4mxKJ8Sh7NncueJ1vyNeP7QCgtyalRs4ni91bkeQNBgEvPVpLfmskOfAgsu7T/q7
klDzuSH3dd9L3r52hXIZuPxpm7jcAxwcSI4IjBrXJNICmRFrofwjM/CpPngZjFqBovuQJJxTqMdq
x+lrnnam0RatxbHsYbxaRDit5EtDTkWUCBec+jJ2F2vT489VvETLYkm6Tn+dfynXfTf+cPlK18yK
MeT8yNGEvFVn/EYNiq1GgSI6ud8/E60xPkhLVp+6K8Lkr0CzfExI/e1AUqq/TAkixgB5lTj+eGaE
pcHzAlkXfNl1PXlBRt73u9Iv6+Tc8M1fZm78jUKdSQ8Z6BRdEgAfFH7xJ2E0QDm+FIlkrs3upTz1
l5YGwjg8vK6LFrpXJiED7MbMz8WF102cvomTrb47yUI4U1wztguylT4TN7q/thR+tfpS3BsmYKyT
+kdoIRCErhDbDkMheXjkdK6ffq1foow8UovtWpiPVgyfloB9FwBlwDFsmFZVdIVjMkliiICA9EmS
r8NlNb8nJQdx4Z6kBv99wzY2qEzOZz5diuJpiwO/eoYYUdaOY0L3DHCI42fs2a7nqZtSozEYMveC
xWfJgPMNPIpGChCl2+ZqgO8jFXQAt71fadJo6Kv8JRLrHiCvVg9wZu3wkvAQSYFLWf9JbAWq4mst
ErXLY+gljhtIfyKcJpxkQLBCEmOUXZUDCfvX4pUM62t92JzIi02XjmRuK3h1uP1CRKu4CSMNSd/l
kUx79JDAHNuX02XHI82q3h1eiWMyE62Vzv2bmdgwKAnCInaONjSf/SJr8qg0PS0fQFWTOfLp+dfj
WR74OlCmknGiFoOAu+jErpk0nMUzlYhRuHlFBvKVdurF32saSblYTT1rn3jhVKPMCDddgjeYJY1v
ufMDhV1+L6TMIgMMIInjLRXVWctrqCTEfFT7gbOdOiw4CfyI9LAMYRaMjpwBV2D7eeRLDAUl+z/o
Nz7SfPOhnrlQKNwU5UjUP1tAZOvI7LEmDuZ6o8RD3r+kLGOh3Io+dDSNxrNH0ZyBHs6wMTQMKT/M
nD2out8IS7aK5tnsQWp7M8zonVuP5XB/0P6g37CeZHfxZYqUi+4Tm6K5+sB32Vpd5xy03Yt2gO88
ChK4U4WpBV8dGvF5n6jJKMBp28gb352KwguWd0f1yeLkdsD6I1Eq3rwXc4rA9q3WoEYNWvbdWhQW
4gmPhs9pWhj8hR7qbYNl07TgnE0YNpl+FKwFWaueXP0dhuQ8uUdnEBMzg/x4S1Fk+c92fAMmhC9H
Q6e1e+onUL8LjUWZEELnESpUwN6c6XUQUI8dQR0qYiK4bywvKlWhZnEtPKahoLG1udnOFioa9r/5
SIA4hzKU+aC+aqcqjVS+dfcIt57blxyWUebPumdsyTjku0/2p9i7slKSiD9e16iCii1XClLpuKV+
7cvnpzxcQmczKQNqfRf6yo6h3jUkOqSDjS201TJr6Q1wEh2ueQntRGnWTrOJJEcUuO/4Khk+qgyW
723pCAY7FSRw82LpmG7W27dCdbeMj6JGVdhfhEVn2ID/FiRB2QnIPTPjJTcl7ysOY4tl3shDvV/D
9kr0cWsv66kfXVLxonZ0wIHRF3+5CuMLB0oPYxCXC+0FrhFLaEDLLW9DKTcn09d4nPt+LivtTScv
y+e6ZW9IemgM2BlQFx7ZFct35KEskviIdso3Qp7tUiETz7nAmiKlLla0W2l3WY4+l5NPV3IG1JBy
qIoUDze1NIn7xp38upV0L3AuKQWrDoWHCvfhe2BuBW2d/O9UJM1dGHN8Ij3IK407ei9OooGNPZ2X
IlQBBxfp6C+T92WuVI3OB0rTVPEVIttOJQTJ8rgIzphWBmtlHn81vi/dPnRqtfg47+VfxPL9o2T1
4jN4Bs1WldGgLkWfaMb0etlXnzskXBXRbhNbS4p2myg3gL3JNa85NEkYoLdIe+KeyDl4vpNfBQwu
qMuqm5pBemBsVlCHNRlPDS2H2r/6NvpmkvHlyLOeS+9qHglt1M5A8WOnAfOCwEKXAz53s2Dwjkl4
+gX0p+hDr2kXs1X6fxMxstDl4N2ReTmwDicC5SV1Oykvx7qa9tzfv4kj14Jj+N+3uehVA+lgjg/o
3rc3XxASFL03pqBnXPr0++UDESoZ95CByPMPoj1da63RiEx64t+I7pIoI0ZUtUxSAAg9CXB7y45Y
6no0zAj3R59mP5A0ZmAOZftgwF7o7scm0cqp3r1i9MR6f+ppF+PBk9gbE3XiQS/juZR0lOkw7Oqe
brel4SLubMvPtxY7oalhECEP5xIb/bgoWJv86r64t5nBohz1Yf1FUnxZ8K8Jd7UuospUoTsuKtJW
mtywyTpaDDMvHKbeNbVxEPxV0H6rBdQCfTgxW3k3RJP0fuRN09TwSIw4wbFLmNG/chreraQ1/be6
OwkE5YOcYppOdDvOnZouHS3H+TC+FBPfQp3H7P8wgcnhhJtIuCuWo2hXQJ3TbNZ+qtMfcaxqpVpm
yYNUHNlVZaaQQHSPrauy7724O1Akc+FU3008l8SDLW1MeiVBv6oV3GfK7l+budKXJBbH1DBJpqLe
g7e4/kPak1rXA+IRkQsmc+WnHwGH1QKhsoJIxBaWDVtbvZu9zD3g84/gb0+KXMSGIt2NZAaFZW/2
qkiPlkTQfsUC17Y4u9N8I46rktu31OLXv7ahkupjUhSYn2QcFinbl1/dEGOkDCvqlBaKssadkIRd
+yMh0bL6/8j1TZIfJ+G17vajk+kUda/2p0UdX1m/VOA64gXETvl38OwgjnJ0d4ZEXfgV6xrXDaYC
Rl89RLPkWs6oqS/ZpgMaDsHzBOQ5ShuSuw/qTVAS9OKoxxpCFg4SBPrwG+cQXn8BO9RQdBXpjno7
o0hEAByD2BipVPBUmT8egyU/05bEjRPBGNIHrVHBdXDApXrt6Fly8Sbi9tHoha5F1S8Hgwbwr/VT
r1oW02HYQ9D6d3g9MI+QHFYzQOdEDsfGoH6OmYhVlw7CHI+XymHMw2UoOKXUSFOWse+8ldRFY3h5
X4MCCnrCHbfbXZ1w2xVxTUS3frOebn2ewt7BveqpDJlZAh7kIBWLbVqwMlv5QQo9AP8SQHTSj40b
4HYgttbV8pgwgcOhrWsCO56B04oTobkLJLjmLazKlSnuVSUeWtv2Y7NsOybMjdiJvZJptVsiQrlX
pC6aLA705hArDvxnpZYUSXtFvZZaJ/wIUQN5Iaam4jgnwrAaL911TVAAtZgVqW8vcU+k6I+UkzxO
DJL5Ax4LdeJ9hvD5HHZR5kmjnJxwjy9d+KFC6//0WnREaTzl6MXIon2obNHpt5Ns4vfzTx7LpMfR
SW6yJlgWpChsGI6vglkCG3EPg5iL2dePFtyvS5ZP5x3xVXVDf1rAM1j+A5V/T5QN/MBbKXE1lNqp
1eoxMU1ueC4/E0cC2zI/kvrMq5QCAzIFARfCR6f9DAWGVezO8HxpBvKA1TQ1Gi1B7vizepshvAUo
BUbwDuaq9GYl0wrspA5/VnW6S1RuW8wi12+7GxK+nI6fDEY5Tpwt+hj++SO9fKu+s5eJF0wA7QE6
72uMxb1u8HIbgR9HBtkeINMplixo+8OL0ceAtjDGBgwuzvaEbAEnG7GaXyBYoKtrgFG3Oc4hm6CM
Th2uwDT9zLIFSrnB6N762hnies5WwlaZpItWSoZxtkSfIk2e2ytCG5rFFj4BAcI/0AeFsoZR3BVE
gdsC9mTLJzJmEVchdXjxdmaZrazN7jFLCq/749rpJiSHJ92FTlxhOO8o3CNPo9fB0Abkn0rTne58
Eg/KMTBP8K6q2Tleqx5lvCSRqNrDomZRQonM+XVUCGg/I8FDQfjLe4ZqV7H2xcstOd8mHyWjNLfM
DspXKH5fPBctihEfYj7YnSYXcvZXEAaX5qGF14IEpraIppbVf55f9oL38EMP9Oqes+hynavqApY2
ETr7eiEFgtBNpDFH9UWGkkewBGIRfCVW2kXaNiXwSgeBGEzyAcgfHRYY667wV9twz3fwdmSV0E7H
X3kiEQP+WGo0QGSR8JeGvDHe+SIRkHHa21Kb3aT2djCi8BWLNCLZqaaf1FpCxkbhCP2SHBUjl10N
2Wl9umtqOWA1YjBHF6T7I7atTvsxsKLhvRzjokLyim6PNDD9kNjVyl4qPMY5wagGkOlOKFrRXve2
TM1ITX/7Bw4NgWFAPDi0MJma83OYv+u6Cv0ZGfpowOlm/gdyX4+RrvEpJXNntoU7OF1EipNfTtQL
IjmfEOMpFZhYUVq+PNyYqyi5zW6dU/0+uxcJQzF4x+BA3kYUuL94qnMddxp+rOnPnvzwnwcZBePt
sosrqEZAPPFZb8xC1bc8pDVP6cgypTpbXGO7VBwatVElZqzhwfjq/N+pIpmC75wGoi8RnV4+ELup
oH1o7xoLlNoSoJOLu4fi8mkrs1TCkA468jUXCK1s9K0zBp33YalZdunXJwTOsopbVumF62UDKbAk
Ec9+NKf+WL0X9ixZeRlxQEjp6PYEtC3kHfbeARSe8rWpt4Fn+q+9IMA8ELsyO67o7hP+RxZnfY4p
k+iw4fgUKzvQAi6Kc+nnIggItDAA4YVXY7H1iQCCtyOT32rHJrJGSjcHbE8nLREMwOIKDUz2gO++
XwkAXpI6PosaeRFuvbfV+h+P4CF+xN0pmrQzJY8zIgGQkw8NlElnDMixBOkdGCtr2hEjbZb5MTl+
FKG657o76H3Gl9GRqfp4lpsm9sZp556pe0QBbSOW6MAOCk77mpOa7rnX7YIqTn9lnSAcgU6gCxgB
tGtOMO6vAaK9ucurpHyCQUBqeUEsnhPlUKUW1szYIfxoTVGJNyjUlodNJdWrLWAtbg8ZnPNtJqaD
ZC2M0rBqooPiLpXhbT9LgpD8mVbvfAICuqVa6OWjUoRjn3bmmFXAgyuWVc4vC4tJ1tJMIPCgxgrQ
/wLsmnTr7uPndGiHGm2gkUK2fiNXKLedGa2XSAllnTyK/mtVl9uANyeeAKdOewJNaOao+9BoNO0r
Gw/TVeu+RRKW64aeD4MJ8NMDJUEoT8LwWXm3nJ6u8f74oX7CcuIpPEYk3IL6QPPA7m/IbD2FgfSw
cuAzrU3//dvg6ztNrEBpqOmJWZkLVDADMT1czU9f6ZcoLWa6TKBPRN3NVuhSvcT0lpd6Rj2l2WRs
NAHWzif7YoVxUZbDfe052n9lS/SuWEiKFmcR3zYCOKzuDqmefZAWOk8/c5P4kjw1DcUQ60QBg+/s
sb0zqKx6sKaT3rkD/hJXl/DxPPYe9CotykbtYTxILzLAC655noG97S2ID5gqZh5bazQlDoNLAXY8
y4p/PBbPgpxCqgp+1vVPM6qPK1HqczfJgOfjLCr1y4S3i++W8vhfilLy5E/zr6e351S+3CkbWMfi
oUmBCD4Ld66GOJ/YhF9ejFsEWrtxTHKLiQRrVZUzzb3KnEvbOkjNvegiji/EqkK2j8VFxBAF2GFQ
2Jp+9XwI+4grFlTfSBheGpf9RaF4kLqwyU7cVaiqPPMMy4RmY17h27p92aiSTs1zwOV862QbTRIB
4KTvClWUZ3j2hZYCJ5Bj+3+5oq0StBcfuEhLvUNaG0wW7R/9uXZK96DB80oQin0HGWSI4jjbf9a2
UC55/9c4W1n9I6VzxfoX7OoiOiDFSONubDVmt3j9apw+bLlJlmjgbWP4iA5hbnDMR6gY0ZlqRfK/
dMKw0ccCTNy9AdjCXQqD9dNAamCXr4Pg2wgE5AOru5TL8TIEm5tgfVVf9IfMC8nX9CC4dMLBvD7M
9SZo1yVC1bA+zqvyTxuVXwZp+L17eDrL3W8l3xKNe+WTB1uCuBPzQx1Dypx+Cj333CyIwsWQW+lu
aqgnmBdFJ1KMbdb1Kklg5vCmhSsPlg+6SD18hEeT87ucLOC71RI5Uh8pAtlEM89kn5ZLKZMoC0AG
UFMeQpEXqh7VhG1Oxf1iC/nkH0NF6bTYaJW4IDir7TfdIxzjLl1bTP0fX43ppwRaqMAQ1ark1BOo
LlDqCnvmD7DA83TKR2weCGHsc5MHI2kuxsq7U1SqEGLZ7ik+TUNUcON9lD7yp1Bhqpt17vzNluM0
Iw0XoY/FiuVP+j/b59aXY2d5uUtQyWj6OL5hM9NMJpGf0r+4UBwgzhEZRcJtyJ5fh6kgfoBYwhSZ
M4NRrv4c9VCyEN4DxKHMnYk/55Y7JhX0hwNUwXYNeEyIWUyK8kCJpOOsG67BO//4kmptGQsvKdjZ
VIqfejg532gnTnErLPST+WqCisPYATvizqW/Z7rc+WKnvQJIrVUq+du7r+8HwGpK9UqvGH+6GwUR
fvpquuEWoK1bPEdbiDXezEpse9mKBt9AtMI363hB+YT2ZWGo5Xs1vCBlt96+pN1q+nPMieiRkqW/
JsnnvlykWbda9oeAM/YJIajRIW3FR11dqkABGOZQzTuuKALmH7pU0YQ3jhQ70l4eBsAHxknRwwxG
FA6YQKrVvT/N5LV1CJy/WOV4VAwqvdFoDYNsEioJmWKnS053wmYPRhi2+KN1p7uE7hPMEiJ9EHpM
TGniuUEYGj+5h5FdJdaFZVw0KnFRSa2F8BG6uS88dS1qub76gCyuvDVVfYbwGWE1Iex0QzJ9Cj5s
5wrbwuVvM+o/50lmjTRR/pj9WlCH+DNciqcZAerW7YWV5H1L6fGQ+hFwzc66HVSa7cilc2d5w+qD
+Qc0klEiE7B+vrZsJnMFxupcqgEMXMKruPAbY84kIaYFZ769nv+wI35M4/+jKtxxucrFqJS4SQvB
1JlVQDfakPrdxcnzUgmu/g9jxfr5sNWGDRcNrANwqyfwlhcu0M5If/+QxFo8OIChBYTwfIIvnYU2
RIegConaT5H+3vt7dVzzJzuZYfxzjhXLPy6q+ehZnjjqhd/BNeSoVsJbYoVdhfRcNyxg4btpqeSp
x9TZmq/YcxbOVGQ/3xzM3NH2b+xdibJrEYTnYTtW/IPuZeHlNrEkFR91PzaJ8r+FvZkYqj+cyANH
ROCww1wa1v5KlWYBYQJhKk+Ev7m+Wl+XM0YJb36nd/pqlayfTWDrovlyzh41nvp7xrLRv0hx/PTM
/7ElYx09cDnAJOApBbThTfW7KjepPrHdgzXNZ0T1c+qIsoiTKNjAaE1HrVcWZ+0eEXoqwi4ATfWC
6+GFwzQn4PkO76prNnWvP9u906ADJ5NRo2Eug1qcbNcDJN4PMGkmoAJyAhSeKNWYR91gnNPGt6R3
fFsdiT80XuawckNSUSXi8CPBjjyy+dzaz796CauEemJhcGvPQpDCOsr1K3/UNIMZpmfNX0uoKAu/
kU2HMsvDmdm4hxwErFAv+41uf+jiwDAe6J6Jd3VyqDWjA+wFSAVz5w6cr0MrXE/3G38mesz7/ar2
2R7Wh9uHF5ql3ZO7HYll+VwHuXBQ3Arwsp9by4TYw6e5FfgFooovPtygWauCqFE8nK0GH7NW5wLV
waoD3MmAiVVlzuyv9TGHQ2tlT5H8ISr0t6iv5AiNqx3YiuWWkHQWlYIgrMOh1z+3S/zf4EKEp/Mi
mK6+cFTr5Z2PkhZ3vvuq7OBN8keqZymmOHgjmMGDCQwWrWyNlRU2oK4QyfAfepPTtzd1FZnFqjiK
SnyAkNx2Vnbyj/adZg2XbiISE+P4JDkXUI+Kv1+Cg6BYCnek/FuqzM6BskLylNUrsrhde2AHlrxJ
z48MRo7z09WDHHbjawpQVMRGgGQHpzjXdyEILsLUlnD0TRLXpDvXvhNc8vLm2b+DqyEFfhuQjT3J
RMQzDzgaLpi94ZedNNRf1xtik6gqRPGbeQBoNQsbqyURwj5FoR4lQuUV2a5OJRibi/CJCNcHUbla
E4QEbYi30IoHZDbs1JKQTGvc0CjEVq3fFQxwTBD+4qmQqfKEmADVSVcFjshKX8v8IrwR6+D6hfcZ
xFaOi1FIQASMJkt7PXlsDoXTvVFhLOi2vvbgo8re0GMELzCWeBQ5JxGFfMrUHshw1Uvf2qCep31/
A8qP3TkVxdnEOpf0D601RxcivERfJJakWKhDdHgj21m726umQDlqUjFFG/Nej076oEgiz9tWfwxe
/RhMtSm81yXaKWOK6I0o1eZz6ykfInRqXkNmhkuzCyeeJ3jONTuJEh5HqUk95uGDdmoAHpuETKt3
Tapu1SRmBn/xgjt3RyFmhqgb78qCjl2pS0uI3YcxmIP74vRuHuTonlvHmYXQ6otvcredYI0VhjC9
9eAbKLZCOrTpMQaTd6GbGHDEEKs5YLQuSf3yJyv7fxvyAhgyLIgy6KZtwbj42mdnwcQc64JCHn2O
42lJ3n+vwYpuuQ65yK7zD0VKm9qEyb9MFR1xE9b1Gf2qjzkjGJDWupnffwXGHDhh7MFyRinSCBUq
3s+oHhlCM/XKdQs1efHdsiO5n5Px9nWZCpFs+moEIWyyibTdhYZX7wsg+YTb42nvQHvyNFDUN4GD
Cmoly92/Yq0sPGKWj18ELnLfmDMngG/+UPuQ1onyn9GFJbXy7rgN1ci6stA7mKahmDC2uOAl9un9
BcEsFgBF6p9rtnTnXFlCBhIL/7LMzz2S7fteG98P5JC0DVGLa+gXlHAbmCj3yUG/O7EPU8gUCVzK
yraFZYMzgea5CDOLtnIFxTeRrDR/xyZWiVBq44AUyHGupr9pY43pYf6ENGwv7927eExZoqbT39fR
Lu+z4S38H1YXhae1FnVkKS0Fn9cciVwlicEggB3IDLn/3s5XytBgJCxyU2e9hO3E09waeVfx8Uf2
R+UYCxAUaPbtfJiZYIpUD+YM79kVILEPQw/FMwt1CIT3g/X/zo3e/JM6cyD7y0uMaaVoDc+26396
cEtvsDx+dxEXlYFvtto53juNZov4mnSoVBl/oRB0Ygo16n4YRrx2w3DQ71b7nv9z7Tg6osS/eXIK
vtoyL/bByOHkCKk6+a1LKQnEeo+ep2oA0iHMQGUCVVcx9owiqea/h69X3d1gdDNvlM5KghReTsAQ
WHV7+6kEdZtw1d/DClusObBAZ1CBdOd9IgDGbt3kCPH5EzarF6eF2O39dfoG8lY8CKQw3gYcdpgk
h7sJHHEAnu2krnG2x8ourwr014BMtD9JX/6wOw9tBW6txR0nTysKuDhC+7V5ICTdH4//vxOFJGz/
FLwaeRLc7rlIKlFJOB/mcUXAha43O+h+D0OxYwegOJtKTLG5Xq+yXQSuTBqt8w+jg5fqNBHP9ZkQ
kIAK8DfPVdtCtHbhL8OjsefJXvDHwp2pwbdjpCVMp7ZVISpTSbXKnhjADMSilC3fdLIaoZZR/751
0dc5opyjRb2vLfAMAwbLRRNP2xMTtM9UTxVqOqJGUntiiW6ifHpS5ufy8wpZad3e5//cmWBze33N
XHMvwD48AifpGrjGfSD/auExuqFSJPKdEp6GxIXjqrYeZIXnfpvq51cQftkvdLAovPCmgd41jjNb
1qsnOolck79cGbHCfE99U1YpSem1jnNsCyv0YiPO9ktZQb9SkThCmTDm+X47PoY/UGiW/yi95pbI
/o9lGHmu2YUy7IzuAm5tIfM1i61FvjEOhyE5h1ESmtsvFlt+N2Y6SmQ0CXVfKaD/AlBXKvG9dlEU
OjKQGUjWe5JpXXQjBu/6UcgMX2gdm+vyTnlRubkc64+Pq0J4hulNcNfxwLeTBdvxShTgQKVZJ/8q
AdRslXRTBEd51wmrEvo/sJJwmwTL1L9XlhzLyBZq/zrqD9Ikw76f7T57aXTc4iEZFZKgk26f1RU5
WK8r3N8qqWSqf+x5SsIMJgJ4dLHCVpe1pfpuGtkIhQl00eI/ra4kHlpRKjXluuyuA3QDslBL2rjw
TD7wKCrDqY8oZVnCe1yIGE5n8MlyW2bYTD+8lxLq2VrirLXxu65UULKihNq5pbi6eqdYwIiQbDDg
3CwNLATf0lnR6eIeJunMxerkTJPm0Qy91pfN8vJo9j2NgU77l5CkZUyZrtvFNdsMl1cDhwNdxN8E
twee0OgxWwJhWETawXqvBTSDVEsgtxjbPsrrJAzEgj5Gw28yAlRrAzXV1bKLLmOS5IGen+NlCsxk
cMSEc+hKeDwgwxUjdVZZkXG32M5fFQcs1noZ5fCiXsfn1lfRyjhgZLf03cu6cMzVFNABCNCmC0r0
Uxsx/dvQbHVJSRQ+4TA9d/5w55ew4HxdrTNldUWEEtuHZ/Y+Rd4Hx0NwSDgAc0MPvipVJRE+oYOm
9bmRY33M+TgCGR+prM5RM0eDxKJkyxpicnAKreHwNvjAZIL2Cp3pixxGyIO/dUa/dUQnTr5S2Iam
qClzhtddvhMyuoWesbbzQ2dkGM9uzptnXzaMjwOINM2KUGmJu0h6bnNooRRco3fMRWntOpfvPAt8
0VMfqv1WA/aYTTwRiEH8LegLYL5h+MgBjZyfcD/QfIdoYVoOo9Ce6VyRGvQM4Pv/rTyJmVHhnL/w
g0UCVrfQp9kPk/VAJ+Q+Cc9W14VWrQ039Z0aS0OAKaHE9I9co5zCHTXBxQjE13Rq+FdQEErdH6z/
IKOXsJA/I/Mk4HkcjhKzG7Pveqe8Ml68UQQ83Bq+Vp3H6EHeydd/TblCBAjdTtSS/9y7N1ri3Oyt
nH4FHNB3YxxICWZo9wHTCce7V8PYJsHfvPSOvueb2liuDTVmXyNbocWDboLSo0qInyU/ndKuLjSJ
zDRyiRFHdgfRhiZA43xf/dr3k+mvbqphbgT9gyxPcJu2rimctSGrazhlXxBJwO//22kCsa1kujYu
tjUSsDO0jr1jBNQItacvkkh/KrpvKKRS245d1H4q/3ka5PNLDNzrSCzn6qrke7mLblqnROg+WZaH
5DVlh8AP2E1FVxcZ1o/KqJdS1iMZN1cmHOyo+4DJvXw7b/AHhDszWYycBXJUfvW3KqmXmGXPhtCA
+H+hbcjAFE4oEg3zHH9i+/PMAhddG36c9T9R5ahr9k7uiPdZZzIzpvHjMQY9SxwMvWPjY9+70RlK
7N3q5vSXH5/yyh+bb9VgihcjqZhomLcmjliGAf665iU0B0zFKm0DOqxCIJrdNDolsfl/aZLLvKkV
5tw9k0X464X0Gpi56yo7nhcf3a1SkCU6O4XzqQ8RyaRCpbFMF2OB8BUNgWfsVuNsIrBBsX3xjcEz
XlhEGBJwr03DhyjaWDDM0CTammF49sC/nXOql2VZSOMTQXaErE2uBCCBg4qO0FzvIzHybO8GEVNq
uKOcYBY7cTRZ4Xrbow9dLRkLPw8dTV+TJnYN6uy88oytkfaGZ7RZfH+wB1YjUNiNu5D1avZBktem
mKhvnstOOn7XGGX55S0BYnx59iELtfZGsWN/RfT+tCik5RiYVh1zFv7mUxj57UQO9au+i/Fep3rf
tuNTF7GVOwLcDZLSCJewEbg2HR/1XRZJyjuUt+zYf0wqWGmdNE3n55F6wEOsT/+/8LXeI72KtY4R
PIkbS2fmhf5VlwOSZLskU7nle+88pdZ/+x1MS/cUESgflAgP82B7Xiis9V/NWRqQc0lz/VOKTXjn
/srEYaJFgfTmnIJYKPZezVptjCuUJgsbGbSxt+D4nslNVHQKK23zHcj4CfGvtM1V0MrLmAOu0XBx
JghchHf2wisUy5N/C+XYMLVATp9S/sU+My9sXogGNOlBhvlGK6iFah55jif1HBfjMXiv1fMA/zSi
OXCARLB86QJQBwzpEkQ6ISv8/ekBE4fzehTYQJfskcFpWykT02v0E11GJDRNSdnKwRuMjs0Vqf3M
DYgWNX+BNiNg470Gur5jDjU+jU4tSBNfDmfpgSv23C0CVB3b91fEUgLhbUGCX4RUu5SZaUxpS8sy
vbhKNJ+JCg5TTtIs8y5PyihaExDG9Z5aRkKpgDa20KMHwTHpTuuGjRgs6lI2e0Pmql4QH8plOjzP
pMv/FJQVKbtX5adlk24Kl/8CAtyeIs4kNln+3oezct8ZL1GEV/Ily723S9g/M9TWYYTfr/dbftwx
agF7svFWs6555zLitjOeh0JVBC6zO8nSqNwWadpmUDpf4NBqXk43ME1SxrPy68/YzY5FxdFM+JFi
/ayM95VQgW8gCjbZt/qXNrIJOmArWOM/WClf2SCaIogmQfWHA4WJKp1sSC0QHKN8DXUhUAEknsHE
1T0lTqp2xbL42qnpnZ1xhr2TfdFAXJATDFDHm8RJDg3s7DrV9ZYc0Q0DOGM37r3f+BqYbJk4k9wk
LcdEPXnf6zZ8PhMqcKgZcTt3DEU4B4cMEdTqgKXlCbjcDHN/XAhg6tVtHpCweSihYjw4oT/T6Qb8
uw8RG5Z6nN/0wH+tfMD4JTogoS9vHk97XFTvynuvs+E9Cq8EJuo16jTk6SyDDUYqxiv2clm4D8tp
21VgYD/BvhnG/CmiyFvXgH9ZrCEHTJz4oa6xQuxuHP5PU3KBIP9H7U48hqQatbz2oiHJJeqMj9O/
28TL/4fBYz4e1Y2DpGrHJeB4M66RQaWI43ewkHyZOWolRAYTn7fxlDIIAbTVUI6JfKciJkn52H/n
TVYwt9uiinKF80GxWWNLbLuKQT8jIYWcxkmpPkQLVH/+KpIu8o6gBu4LXxaDo5+rUM4sl2IdeeqJ
acrtOKkYWpmCCjCB1ECxBVx9IGOuY5KsfZzHUAVl6ApRQuRgeHKlumzQA4T/h4g7ekPz2tWgiWGH
R+azI61+joFhYsT2HC8mw8zoeZtGCjZAJHl+Q6NLqY1n18+QN789jSRAUnbkrhOVSTLeigeXXexM
Rx7tOPu6MjAbGOF9AdoXgDdKEE3nydEBTXGvqpLYdHwx1xkdtf7h4vc/wd0wmG2uqOsy3rF3Nc8Z
oyqXwnI55CMbYVh54PZWLGCgRyJ92U071w4no+itLMNFBDLTU3GEoXJuNrc5OKMM84DtZZhRKWRo
gx/Mb4lr1yK1WddPycyujmb5htM0xMCrdqa5dHdB9h4GHEC2iB4m+vJyj9u86h4/5o9uOqWxfhiG
D5NqGQxYaRLFfJ9SgN09LdfdlbxFXx6QPy8lYGyI6UntWZzkOi93HIcDpdBofVMf3XOsEuTD4sDe
kgHBPBfxcx+KGDrf6pvEwm6yJpGFonJdIVHfGI7htg6cXauGQwhvCsXQkkmBEau/c680POw1DXA6
sYSRIK+FCNh/HNPreqeN4nPpQ7t6oIG9NPbriK8stHrDFLCdHd+BarbO+sG9ly5bi1ykxC/kvsgw
l3ZiJ08RorNWrwievhhz9vXKAp1+pcxTnupHa9ws85+dw7yHy1WWb4FJQ8xqIWYQ4IARmdxvY3Ce
B63FcfG1u+gGh8FsXYj252WIaoklcHJWlAELWHXdvjqZsO06zxjBMo46YZRPoYjChodn75MyGHa1
9kwSUmzpF5+1xU/SVc37uNabp16C+QRevma7gYzK+DXXRVp8NtV0PZJiK6o+dD4ynwVRhPmMhl1G
sR1H6sHBekFpO7Yk6WGFIsS6ByXn9XM54rXotdOx7tggfI/TT9LyT4lMbOTJS6+G6INr/v+lvpDL
ABI226GWld/t/1Ry5DR0AACjh4IBVOMas5QENHYVWOCMRe6hV4kHUBMLiaCZA/NbQRuhnwHldfWB
qHE3b3nw8S9fSH4A7TC/1Dv5p7xZA7POTqbRJpHHhqnjE4ZQx2wIUZlJaNNKB7ioZZSrGsxNPP7/
8Oy7je0A+nIUacCq60OyrFiHIxIiWLeSqHwkIoomiS28mr2lgsH6cz8kM1GF3Smd+enefXMd0EIo
/SL6XqJ0S1ARdwKNCi+cjDwvSt/RN110zqkWfQQejt6dAtiYCWvKTdpz3PEo1hIYq3zZz24eYcBj
n/qwx/fzfC81BI4BQSE1jgVx+GKpt9CqBPe9SZtmYHUKImBVA0lMYIMwMEPgHVGdsCaZRSIpEXs2
eglVj7sPtJQWTZqboYMXPvQMpHCNsKJD2hcVLYJWC1acsKZmf0MFM1GN6HvMjLr2hN+YnDbR6exF
pgFnAAUrhJuntmorbzs/tZKmKpq+OQnmr6TJ015isdDs4pjXWj09P2yQmcDcwJQyAOiiyi1hQv0N
mzm/6iCJSyolpttpQTgD14kFRuu3w73EgSXf+VZnsNCpqN+RmOreK4rf9QsU7CEAmEZzmC3Mja+M
+TaSfNNohpwvpnWUSNpyCED3kJSEONNHOcRkOy0+D/NNTDnwPM2NXqJg9jHn4akrHSR/R+kDnlNN
DWMWfpwBFvVOY3WzxVeSgHtyz+OxZW/E0VFyNrA9qkPPbIs4Pfl2w0ZO0Nqw0QztAKttfB5cPG3X
Xv/RuIs97vXoHAA2+b5iZQ7iXDDCEKrX2O4T3d9d52QiT6d9SMNJ/vXhIaI7xdqm3ydCo6+zfJlN
db7ALBUEqLHZOrljg6IybUeizcXs5PY+pF3d1ZjmD1Yni5mK/0G98cOuBCvsVtNgYCwezkpwvjzj
ihOza0ZrV06iuN3MflqruMot24Lyma3ucxA9wpoKWpDAaOulpFHm3ywe2FcBHCk4BEZIPxA+0x0Z
XE81cvCmSRa6fc0gkqG1ZYAyZloOpkuaMVOpiCGNKdIzlTn4J87ULR1WEiqmzR0Li2/1nnuKSgnT
fqHkA4GAwN6goiDEaiPpZqdFNwM+GtuSe2Du7kxcSrBOcNxQyT6MFCcjYjd/VMi0ZOz+6D4WBO17
o2Cr+i2InwNLZt1Jr+Jq5gaKeRwM1SzptaMm112p5iMayXQ3YpseoKhcdlYKAckkNdF4lr/VU2CW
ifocuFzIrhtFMn1bfE3T95AmA/H+tu/h221RrhQGYj+axLKtDF+QYPxp0jCVYdKoyiR91YxYiFK7
CNSrRtY5StSXc75h5CTAEj9FcdMBVpcuqwRMO+fz3OQo7rAPnxi1q1NHJ+HIwS3p0q3zCBr4S4Fj
/iybZ2QEeYD7xR9S4rdSlZcLERak9rXSnLd2pglFFSw+HJEiOiF+X3D9KQATbfInWOGeLO+A5PVT
2chhIcfclZFmGROc3JTCDJdH0vPjQ7V8RE5FQef63qMXdu/1k+z4S8O0Cm789ewIq5yLq7Y3vZHw
13CN073YQNO3iJ1TeB9PNYcWgZ02HvltOViTTnh6Lw2H1mom8nI7EG1eNk0e9jA82gv3oMFAfa16
QWliWc7E/7PYMfenLHmdSoRT0Ie1IXH62kw8sPv3T5QW/X4U1N0RWIm0C7vugnSJXKk93XVChrLB
wUBqmpuafKDs6NkLaLn3KX4SzbEHCpaMdmGck7LVLD5tJhuP9wIXU1LHQsjnVnFx2NZm6tJ3mFcQ
CaO0VOwjUoTyGmkYgewSNwEEyQgXk5JNrn4An0WPl1onhpXWS/xmDk8nshWffY8+72nHFeeEquPX
2C8c8FPOj5XMMKRNRxBusgwhWcyCfH7lWjQFITU7xGEFn8ryuRX+muiHZpIR/VpRZRArnqTZsKi1
XJHdFCxAOT3v0KpMYvls113MwsxlvqOgL8ax4xS4Wm05op8sYaki8KPCSMi/7mo82+Ot9NygHvrR
CZNbSUOAlZBUy6ZvPJkq7IGPDcH79HeovU3MVpa9XWTzaFPFKgvBnMzb9pNZ1JU7qoRfS8B2VQTb
HgD6OltCKiTTmEBMVIcoQxPzxyV0uajKVHCZCmdp49E7+DbtHt/m60IodcNysRVeyl9omXXaD7eN
2wkH/yP6ZU2wzLaiOdU0rWOQXxRscw/zSsCqEu2BNDN/eRayUfVkN7ZubBu4HGmjWwwxry0OJ8VX
Rkfb8wHe9QYk7bMNVp4uGo20uxJbA6WupeuqNOYtiCmAhnjFv2QrzT8M5dLON4apKEpaZJdBIM0Q
KB33n/fENY8azBXIUQqHBVJHChWNFqshmftJc8FgCs3F5j9mZttVWNgdJoRyS5MV6lpTrjGrc3hB
lce5ZPRs+JIGJoljR5fW2PvDr0B69xDoCBtEIZBPUUIJuu2NHyvjllXNs91XopwVdqicTo9c5Z9b
2uYZ19n2eQWiU7CSPO9JpvkQKpc/zKax6po3NYnMxneqv3tGmFHjDZ7VpkzsYVIi5ePfHPkG3L+e
tnGzqlxdX9kYvfd0dVPuCHftj36YzsVZ1PYQagXIuzoxr+wXISjSvJO9rAyC8/DxiAwehyQxdPo4
unEURzO4S1hY1QPHYZYeHEgR3bMHWBH133c93dtQOYnDdYdFvSWSQtVgaZPBhXivBAALkX2xkhch
3YwQBNfbFPTJ5X8HuD4V0AJtOqBwJNo/vbjjiGaz66TBAZzWG6DGJ2bKJ8MB0xATDyZVvS8aRJo9
4RtsQYd5ENcfnOtNLPQfJMmSN7lCC2VNYwjRygaXRmPpMc5rKEs0IK8AYb4BD9Si77Eo7pZaUlSc
5bZ/ZQFkHgq1OkLsZMPueW2FIcanLLnVpOXlJBIu2R5s9JyPLZh5KINV/C6dO9eOdqDFmqe3EJQh
ER4Zt41rtMVyzh1B2pElVy88Wx//iGWdx6T9UAys22+S9eoS4BrvELPQVYCsbLz0ItoiJ2d83FRi
ZDBcMgpUFSnsd45/2iOE1anGWN/YZt9r05y5N/M26TXpxdqpX7XzNhLyN2A2nQ86KN6xKzrZ/46J
ZFgz2K5uu7n1NIfifo/f+T4SN1LirX7zy0rIOZawZknliAeCh/+Gsqn+dFEuo7wHybkEzeiUI9kT
q2z+bBhx+KstvKLKKjWuGHUXPLGGhe/mogKdMbWnfnfalxJNXuH06PuxWnPZQ9Cal4UP5K9cQKkw
TzI5R5Is8TcKPb7VGlkSfMcO/NK1WKe4TysEAoqM07Ea3wFjwVmiBYm8Hh7C9/Spyg9MS4GrvHRS
uQyzh23UZamWolMCqc7x/7Yo8Gn7ZBYfUIWB2moFPXpRPaJNdzpK+AVB1WiOSoQ8G/o2F25f+Zhw
YHtCKiw+qx37UZVJzDBBEBbj+Dz9I9UPWeZdyPIBgWffEb99lzHt+dEkuLLZaXGqG5VobmNE8pmO
HeKaBUnjSne9yKnWpP9/qBQQKtjIZ5UGJtipwQLpHW8RNdrENRBKNeEecO+D+v5Y5WcvGzxRYOh3
KbiyxQ+AW3Zm3k0OY0Rlta6vriU7LLH2xG1OhTRQG0TKCiNuzHbxm/pV07sjmqFNrPHSGcb+8xi/
kaPHPSLD9hbjOuK+DO9r3KaMXP5shLexyo+2MFrSHe7YHPWaArMpExAYNX8OmiOafD6hKolVJlrO
su9P1WXEFZ8+1aKLjp0eypAUf6RUFK0T0Xl/B/uCQB6PknNuibZBNk0IznrRdpJ+tfmIMJ7hvdIb
yXk0h+FL2PbXZYdg4UsjONA+titC9M3u47wdBPB3mZh0lIO9BbQ2D8m1rdXvoFx/cCjZ3zv6fBXk
YQtXc6D/YtkUBL5J8sDWi+WM5on8kJhyxUeS8T2/uGJhecECc3XcLWNinGTOES7xO+OUP+x9ALp+
vPA99SfY67ZJcGgIvUq/FUKnq1pJ0omvoQkRIj7gEsQ/Jpwpi2ZuCsTm1ag/EpIH43p2aiP0ZEtq
yC/JJgjZPcazV6HQZt+CI3oD/8nWPgYDJxY9dvEkbhah1O8BrH1Ho7XEV6AZFJ1ujECPHuBgnkeq
o3nz4yvwdC1VGYMWq+LhAtvmgP4B8PIHAqwQCoAaLLYnyhaWQOICojEPh6P6tWyjm6eAxrPDH6ja
RSdF51R8EPvrqR6rxYgvSXaQRVlJm/JgNDqFm7F/aEXWo/BviL7be+L8twkBvUT2JH49aJwVYqRw
1plYKBffpbBmASZBTNeu7Eg+A7EwOQ7n/ba+y8ChjlWCAXyQ9eqOzDJKpEWKt6ziS3/ciZOFM7C2
8gbRlIsrxaz+38aZA+BgZjzHn/UByU8WgLFzcWQuM/WIrFxeodYhXpGXnINk8gTnpWnHH8UZ2VSR
/c2bNy/voQZE5tmCR5iqUbWNj7zrx02v0byO1EmbUQXAYZ42SlwWSibezTo1KqhSILPNrRTsO4Js
6d3Sg+YwcsfQ6ecual5Jh0GwGv6skjdfrR4X6Kg3vu4F/VNT0EY62ydQGO2ur/8aiFRL4fIUcQVF
EPz7xpzJ6UjcLhLhRsQwcjzzaEtsAZXw69nftye2x0/umwQRZbDeFdwIIUfQyrs3cNHQcY7IJNUK
dY1x2b89/BftuYPts+vry3XQU1VbQP3dKDB3g8VfZp5PPkqarzAKcxKhGRM10LX3W7NHQZ76tbLV
MiXDPuC899+HHZ0XoCLv0i3PKnYhPRSU6JMjB+zdAIALmvjs6iAUs8qjlO5rEkes+duSszePvEjA
Rx9xSnNlRWz8GSGbJezmnFS4gO6oJlaFvh50YI6g8vV8wwVCB5kgaG27jETK0coAtMTF/LfrBIQw
rrNA00z1ye1eKkWZkHDHoGJzt/IstiR9awwTghtWVajsXrat0Y9TnSrKszodlz2+MK67MnhBCV1e
3k6JbiqQsLaByWsFANXBq0cPSWQuPcghvjvojs9CC2Y2tnPuOkmedCwYQ+lglAqtIGtg3h4YMjxa
CJFzZn2LQcVXNAv4Pc5eAxLXkefRVYUuVbNf6RaQrGYFbhE5HbYu+2D5nt/G98WIsqP0ARgdmtTe
LtgP+hpveoprdzYJtkrIXFHHc1wapnlCaBkmv9nGF4wXfoyvI/H0QNtXZbtmBqW0tSGo9WPzcBCZ
/1pj3HvOsOi9H38fScRakqOdmQbU+jXXj+TgffbM9RmK17IBM+RYnwpW6aRqNO6cblFz5/wD8F5Z
aKKgflBkdjUzS/vHTdIF/D6EIJp8OU893HpeKuO+vRzQ1Y7NjCV4EqfB/7D6CCIo7Ca0lB0p3w/1
1fklr133JzfMIG7kVfGf9/VZ/H7DnTG02OyKqPfPbiKakP1kIjcXnx/Ln9+3VimcN/8R7g2VT+Ex
2AFxnDXiT97ZcoVUOFhkvuxP7dUB6/6vG1y/HYDwAKDg77q7IprnGy1OUBAfEvXbLe7C3dWDlSrI
Ej5UnBwjcOb+Zf0q00wSpARvUx9qJ9qlUeA9goH3iOculQ8kLff+q+HKpgcLGPm9KKE+h1kb5XQY
VkSoe974TbufNxnxGgiZIzRBuuUGjrtVtf+SB/tGhzagq9Mcj9nFxrJ6Ih8DQT3b5s4tkr3eEpYX
WrbsNVZXZ9KhumtA64oKou+K5Fm7cJuR1spWAUN5k9o3Q+kks3KXQF6xHetUMf43RR21LR0J2Imt
vopVEp/itBLHV8C+CzoGSF1HJ/2DiOaJMIameg9j+nJwzxIGUJ/hDTGHr0n4PBns+d98M3NJ9Xp0
uPdxfr+d+Jb9oD6KSpQxkctMN49YVCIogNEUUOW5pAMoBkw0P2xo1uSLAltmp2BNWsSFNXOc1Id6
XUBF6QiMPAGATSOVRrQBDEsH0P7CvvcDKfJDtha//I7Nr5NTKHpUUaIMl2iB4jPui6het/5s20IY
Sub4YcrfTp2UOwE+mUNWCojfGqOYZiLkjvL4UPw+R1lkUxW9N7+NYqyue2EMSpx7KBtVkaSPUQ00
WOyRdGeHo+jGivz2HBlvAdU9nmXSdIY5suqbd7uosL3ZjUre0si8T5HDSDt/H0/Hg2+1B13KdwQa
JyB0gJXwInMdJ0hZHvJMaKpAC/w4EAIHf/InBrs5K2SE3iHkdgqxkgyp2PUCfTXen3wpU3niItgg
h4PYSRKVA068Tw/Xkt0OEPvBSKooEh6wEnPBjaHbCnqiS43iN7omeV4lwigV4S9RNDGwiWJzQOI0
opN0mH4HI2ZeP9qNmke/VYNDFTvTL6DejZ22kp+WCUXakY+fKB0jC75frUp/Y1E98W/SLlnTbB1P
DrsMFWm3GZSzCOwATCawiQnO8oOiiJ+VnsWWWwVTlYra66bNP7Rhc8ZaDq62ikaJrBKkajmuMR2T
G6xI3ELZQxTTXrpLXtTxWUmjBxCuNaSNH4uluzc+sQoABuZgsTT6S0MdlnwUd3xXbz+PkUgNZU4o
ZBP9WeReGtLvGEQ85tUBcEKKeuVgql2w4MNwZ9DEseUDGnQ2t17KBTwXlA4JeSDOZBhlPDLXwSbo
PEkeLg7hWQPjNyIuUIx5Kn+JaZB62Xb0rwsjZMkSSMfFh0mXKdk8WojIywL9e5EU5VpHEzpG5u4l
U9UouqdfN5Op6a66VrjCMkDoU+w8DIjpVEYXyLP2WHOUUjVmwhpjb3oFlA8faYWotrpHtg5e6nK7
xx+ipX8WeEVS92agvWkw1tVcRzpQvAK5G1wE5/7GvgtUoDr4rvm5q7/Mo39PbSAqklxj6COA8wLo
TkUI7RvNu5tk6LCj4EEBrxwQsO+aNvJ59WeGhb2qUSXOpCTWpoGz2KJqkl7nLwEgvyHSzq6YNA9d
58NwM/Nt21ENH/ccW85jVNjV13LSnAIn4rcY141wYlDw//jxARiR87v/6GeoUbtXXuroQdq6DkmW
vS3HQYe8wDbQuKXVMr2T2QyxC9uOLFZvxrvRv7nsRxD8U0uouWVeDvxybEVEywNjB31OJb/l5281
LKUKKHznWS7+vaBP+NV7ms1nCatnutqMSQaRgXZNOlKHE9SPQe2gjki+qQodXovH1zRyQVDPrLEW
rymjkvFyRAK68MphdLz22E5oGRt9pxZv5nqs77NKANDUTZZMkeQfQy9YhG1RiRO+LpHpOm/un+Fu
I9HSigtG0n+3DnmRoxzj8SN6d7cTq1aBcxSHloeOLFjKs9z7NNIOiek4I6vcFuvVpQzxPHl9HfgG
HRXgtnY2DbwTeNMX1paX2kqd+QTM3q1hqcc0sSzDZG9Gnxczwd7iG55fe17UyS/pE7N5zEIjHlXs
P3fK/90NRtvk7n9N/3DDza15+rDanP1qhY6+PcCN0ZYEIrq0vhdHQshjk6j2D8yEUdN23unz8I7g
97cp7uBQBAwMqHhZ+7jiSVjLPQ+xLdxp3w4EE4Ay8zeTth8uOOgci77lbpB2lTe45HdEElNlyZUz
JYVrHzgbLhMOcDvqfKSluEZQ6fTMnn7mwN7FHl2Ci4H6T+amDfA895sGC9xTKOLkOL8dZAGNqiNa
HKZuz/f9n29eKxXROdbd3XBxxE9okOnqd3b5J5TyL8W+qaKG/8Oc+KMK7OAwsUo2CRnnkzv1+9di
4cpQlEKgXlhxwa4zqngImjfrkmCGk4Zp+/XeYxNx6QbutznsS1xFIIVxltIIci66SijiaIdlBC0W
Redz5j+8EvUjmaHflm5K2uIf/OrZGtR4FNxiumonKh2Y7iM2uE2Jk5rwJKpoqECa1y/P/SltYR0L
2SKbHBxvsH5sSRVrDzeVNY+meSe/YnJYBGvQlHfUed9GDZANPIZzJTJwebDonYLbgK+K6ZrVE2BO
hlIrUiGXiWQsOgD6VrMTNR31sCguiIx9LHepScjLfpvgy9+xMMwn1kLaFyBQ/GQfuBVUH4OAiI3I
7lVmuZCNcnx5rrlXUCoVfanj/oRbfFsIGRYHgersrHjsUGas88UR72p0Nz/cjsnwmxig3uQBQyac
khZNK2asWk2MsSEzPZI+9HRv7gpGb1T33UqcdHboeVV80S4Xa5X2qU557yX0mcKpWiIkEUO17US/
bcIkglKn1tfHO+XIGw0axKDSyjEmqLLZw6ekIKgikwQ3vqlcLAzrqR9/wqI4TJOnmyAb3UVzPlxK
XjEcAMXDN1Owewp90ER8gtAUn5hlf/Yhjzvore6sQujTrJdz0DD0ab+xQex99AG0Nrr6/iPsnonh
4JRtYdgKdpKpRmtaeJGNW8sAX8ndt1rQ0sscXHeum3cM0zOGtsHAIOJ5SXmmk/mSl+deohH+NSvr
2fgwiYgX3p2GGPnbg2Lb/etJcE399X8buCLFjuarJ5F2augtBCtjZrF5Ylp0B4RuJwrxgHqGdBmr
zso9hFp5pKVopyDGIhWgxhNg49OFd5K4pZ1LoQdD6Wfc69tuoigzwHCmhyv93q99c0sK+XO1MBGb
dgKpOTLciSqx+Xf/Q3i9/Xqr49baoIa4twZKZcwCYMlSfyV2xEDnFlFcHzldwuzyMIV/tnKUurz3
D2OaRlBWu+Xvmu1TrN+RcYZttuY8jtj0ZuRGmJHkYa+OLnXQzwTnwqF3XHvkHTVAca3fXhRT3fN3
6tUeoNn/BsLQCgJjtN8TGKJ88yTyZqAxAVcfhEd+iHQYzS3+hELRfYRCwAgNxBShBCNpGgpDYbFG
PFoiF4+qEzBaL0EiQYtNiqXJgBBC0ZRW6kcPo03aEAS+wMfYC0zHLDQaaIBfrievFUUztLXH7s/w
h6LG6Z55BvnE+4QEGcTG/Io3pO6ktTo8mz14tk+Gl8wWFrSOPYOuGKUM/yRhAOqf6S3inJG/iwce
aHMHG0TuXw1K7M/+gtr99lFPV6p37qmzbiOZYlT/Vehnetfmv9Cw8GeoLDkNzJFCbNHTzpkdSRZB
H+XRAhntUIvYZAJZkO2DmOsg49Va1wFVUUzVjU+XQ0yVYbXHpuNk6pcdAz5eoOhuIn8Of0PFe2at
vRShhvY3D0TEZ8qK0wN8UNy17i6xhAoOY+WWXU7y3b+7fOXZoN72KJ/2RASRjAXEDQ4C5MOYqQAg
ZEUa6ZAPJ1NS+uEkDAilXiStGnLNeO2vKsnq6GufIZhIDJnoaWFO3O4opW2d7VlrBrTNsk/+xp6a
j92FbEDnXMbOVHxtBvHaP0reEst4Y6hK1wu+b1YBX55usNm8nQHeXRgjDXF1w26HU/Da1PNuOtpp
XCUgVt6FZgRptK4pV8nKQ9ZNtfTmHSzjDqWOzXTayDD8wpdNgoZHSy9YeyTLGgOnr9hAVgBJKsQm
d/whN7/jrQ6x3wITbUJBvKT73hDaUj8h8lSG2k8OMNA2WG5h+Se5xfyQoexcidOCe5XkKEUS00up
ZcSJVULwALqEVVmTh7jtp3KQNJVV/2oX6s4/Zsrpz+n9VWOf1zruYdgq5q+QzCxjysqdUpL+NApW
vdDODND5QmUrYZBowMwQ0rzPJE4DmGuSP5CZ3/2kZDs3OBeTJJyOoZZ081Le9pKrj8QsrYsf+z9K
CIfH+zR9xKHWeEhkC0lg8w60deQd6+R+F3+oMECk0bNJzwgaEYK3oU75BsXtZbBWILW+FDc2j/hX
zIpgzGV7NcKFOqFIT6fCMWwFfQEoeKvHXMVFHXbNAMY0XMuMpONeAFjt33qXGQcqPKDWyN4T3Vev
VwSYZWdkSkoMEUVmFbRMKK1cizgNzfunWASW/8vYPbcAxozugUaqOlJWWjwSdwQtqjfNAIK1Sr58
5mkNg5HVvZU/2urGImGfZnHVlTL0TXbbzawtop15LbBeLvgi48oZN3jISHPysC8z5fb9dt0v8F2s
9kvwDsWIDBmq6sVlVfB6El0B+avkFrDgpLPjIRbhHv93TP2N1Yl+aXWW08YupFAROA7+B1NTqxoh
572K7zR+rRE3jSqehoZLKPBD2V99qj0sbqnx9D4xlhCPLQTc7id5tUbjtd4AgzZKNCjbiispqamt
IONqhuLwu+VRwN1zdrcWBAFEvj0TcRLtQH/0lxYkJd5YDE0fO9U8RcDPpl8OWHVcKXLob9TUVW1Z
QKmSe7GhvUgElwsFt0XD52rauvgEhMCLeFblo2CxU2Fp9hyQqGLQXO/hjK5QMd5mk7qzWYgc31Vm
CAnh+z0aRnkKm1VHEzrkHSPqoXvwWECJgGrE8shQDAZ772slI4DNrm+A5N+2XExG23zbDDHcY69P
LBw04SleLT09F6cmQpLOAnlt1XKh5E04aIpHREpxsHWq20PU46n2RNZpFMN95c/23h4/dRjREy8w
riSYS9HXOnj6DsgC7JhkMOFfjtZzbjnUpe5MPW2XJgy//Xv9BsZUlajg1l+D6rYqMrJnwE1So6U9
kTF5KiDUzOppaFitphiwMC1zrFE8pupbjlrM9HQFo2X+EUb7JXhsDswX50PJfp9bN7gIn36ih9k3
22rH9eE7NNjIS3I4SXX8YDS88QimGQ2ecNaycue8yiKpXyxB5CCB78AC+FDINwsWta3FbJtF3z9S
Aiw7XGa3xeiUo8JSnIWAqOc2z3VofgCVKcFiA5lalzt3mdQ9x+fbnJxt2D/jfqUY9+3pNnbJvBTJ
4CmOsW8oj31Enp/gqh472/+P03o13abaq2LdIWfxCApRbjmVo9SXVhCr0FAst/8uFaSNp3+Ej5tm
0IMaNYKJrwgHqQt50bwzHSIJ+KZ7VENIy0uZgmwjbOqlnlbtvE4BvUojrLf7PdYpgiSYAdCGUDsF
Kp3lcq9hqpb3th8jr4I+PBl88gLonNi6LKUIO8boy+ZCAQbDuWkcDi4vdxJLPPibJv9sovFm3QOa
hiGhjDQbQuTI3IVsnGUIUJ2BG55zHaAB8XgkuMQSWuvZuin3ispYsmRNsi/0kiipYvxYl/JRvlcK
EsKwaNFUKkBsJx44SZEN5/LYk6SLttPDLBR2kss5DtQIA8flybDwjvdZRxIZo7qPwHSVw1++cOrQ
IlD3pLQlDXbBYzOO7j7IDBQ9phmuSoBIJDgomoDDK5G1nkH0L4+K7RlpqxxDAgQN4eqxvyWhgGQS
uokCaiZ0ddKo1IqbI0F5AayV3AtP8UGuauEFbEaaduvC4xR+1bA3IMwy6Lt5DR6LJQDXl0BzK4f5
UsC3QyW0t+DqqftwPbqh5z6D1d7jYyHeU9+VN9jLgWoi4VGaTRg+syUByN/gMGySid0VryvJwnRU
EZy3vwkp/BD8L1G0vD1QZjSPyBCOiLcGvw7gaP75kb27LBhVBrbrCWaLorzrWQ0uJUswrw31rKiK
5sfy3fM7OyuS6GQ1+yJSdMpfop3+10BIBP3/Ui91ss43r5JBB5kJSWi92RcJlvUsK4x15NzFTarh
09pJxpbyLG8gatrGRfsa1ZR6d/kB3cy1DkrykBxW0URt+ezc09E5Rq9YmgS1ib23zLfNzjaoEdiS
iTa//9CXwCKwtcHysJUyW0EkUGpLl/jb56dtCuPUDuKRB/hSTa4mcqijh7CX2lmofRrkiZgYKPpx
czNSC8Vz/fy4HDQFo4wighrjRKkS38hiV0Ly2G3EVSuSQw7JCHLD4fS05V3OQYy6QSWXyskyo0Tv
vxCmCun69G13V2CR49vyd7taFggEkTDwkTHou8gQFCqfNt1hR9kMKIF0BuW5Bekp8Ys14d7dqMqY
ha7U7sZwvjXWIWP119gF9TCL56snXQC98fnwf0CnZ8mhMl4AMQLA7pqBtnbXrG+wrXvppp7DxduV
Xi9J75RJFonFQY381xoupmaTc3gmp5cNpwfSSb/E2v7kwZ65vUDYz0qR5xBJhSWUKbkuAhstdR4Q
VoVdetqH/84cV6vLSC/25BG4TB4b7DzyAnCXcU9tpewKQGQXIkFTiQFTdRyj4r7Q9jot815stquc
tZA3JPfQjm2UcED8BjOL6m0nnSSG/4Wat2lS7GHomgzu45reVnHbSqfdc9bwv0Sk96dqBri/mxu1
CCL5yhH/j3PiSxUr4a/PCaF5w6NMfiiWMovqcq9m8yZU8PjCGu1ThJLqb1SVYRGcLqOycEegJg8p
jlyktLdI4ZDBtxup+H9ysIIA+paWuNiXBtguz8vdVjyzyu4wlMr/hq3SQrvO6BmbC6Yi6vUFwcjE
whsui/Gtesp3T9m5U6st4nY8S68LAC1fTmbF2NdVsHqmwfk2XWGqb2OYzm5mODAlHfC0YGtZ1Kqv
cgY+ini4JT7+Z6CscZE1LPgvszEh8DK7VibdwRLrBikYMgeTR0SHpEtFQNgRypNbexZlH1/2DvKm
MvVsPUkpmgTJCv+F1jZ8Tk3rSkOeJBR4JcWBntCQG8gOo+XPIsgvpAm1NwRZj3YMMPaZaDuINlyL
iLad+mK2EGR32OlR7UzhjmjRAlekCJtTvC6dY/qoyaBCh6hpISvWsu+WKCOcj03vCsW7c45G7Dql
R2e6R8+kIKAIUjtAfszJ3Lrj+oebRMeGFqItycwg+kVhg3yDFkFsOAeqy62iQUKaR7PX6f/7jMGO
nszYsCMwvVLtvs5GG5wUTva3M541PfbGcTWmZ36QzS1lU8EQr///ColI5PCJvc79arNlu5+o4MRA
4DMInqMM86gCUdfps0rWh20nbnQ+VngiSmrgr5Be8Q+gUJ5jgeRECelrIHZkLKrqNbXdvBPzRkge
4Nrb4bLRkHZh4LJsLIW2ECtSoDH6ruzPU9tO0YWh8cPRqbWhSEfxglFZHFeb/5BPxHF9bOy4OXc8
z2mp/T6b2HmqBHA192UtMUnaAwcRHXvoT0zs/JU9TlKbgrV4FwHzDYPBNLUrQf8vkocmiTQCYwXv
XQqCbJIdu+z4VFSq2jifDlrlsz4UJPqCGY0mc2TZq9qiyJoBuioGf2hMC2gDAuR7lJKMsCKexExJ
PXiwHjg7IyA16j+rUtzMfOCY7eOXyoMUyU4BRHXVlTmoluBvPrnz6wLIBl/kexKaWbM5Sg2rX8k1
a8MK0FONggKbyy/VeXS9DIN5zbeXc/2/NjA64qT62+J9dagcTRpXiTKw5BUGsxAbZTDhobU1Bje6
WUWYB43iF00POZbz9ewhbrNYRFqHdeaO/82hUJPr6yf0Z2Vffoc3G+gRXEZN5hDWxY/WIn4zZm5n
JE4u6cwKCqigfiX+XqAzOkCTjRSKZdmnqQ8o4b7PhRTLh7LmdSlt7QOijHkcKIDbCc0XZGdjfUwo
BH7BzD1SXIyaKIFSfoLw/8aU52jhnRKQ9AeieN05CgHvccr5QQtxQM/uQvjMAB66nFOCL7vuRYjg
rBtY63cRFM5oJ27o/UYakiLN0MIu+0QlASAMgi010aH6t/QHwN3nZ7slJg689eK7WXS6YOFxJqUh
wUxdt/feJkQE5mtRF8Tj5J9PItRq/g+hdwTeloChKWuZgxCWhnfEPL38iHsaXjkLEh5I8deOiLnr
ZygMpdPEgI98bTGhq8swMrghVUUCHZ7E9GOznIpgqaYE0fdgssUzo/GbSA7mEnOhswTWpChVuop+
MwWDA/KR9aoRCqYS9KRqGoowmIjk1hZFqCORcA6hxUXrEbN+vA3LkhVwY5XqkCHnI53MJ6bza0P/
eMmef/FLuB2PPp4cJC0HhcFSHqTK4aiQCTy22MVGUpipTUVfi565E1HgoBCGmR6vyxx83tw808uM
rD7rhueJep4jyS6jTSAmZe9NvOmtpZu1ZyJk3MsIZY1FB9Vxyvvr0RcfelXvUuGwLL7y7XUhAk2j
Bzl9FO7Q2eKcEBK3yFaGQKgrvwMRxwZf+pBwQM3bAVOEV9px2Qe9r1i2rNaqCIG27IW2o2u2FPiD
N/9eHPR8z5XRwtvPILxkpEWLGNnxGa2c52zwnZ1BWgqybkz+UU2CEP1mXYG6QdEP2t3g5mnQUzjZ
czp9hD1AP+F5AabVbOb+OnyKws3Rs7vKIhbeZEpmO6UvPkzt+8YKl3pj0MaVL+AnpfHvnp3SZA4p
HUcltUqRySWLajaYOp/YiJHGANKqOeRC0jPhmsfUgmgdiL+kQA3rECMOQ1++n7v+PLWTr4HSYNqj
vhv4tzS3NJgyxWb8H4i9FD7QMd8kdIyuP4WbCeolEPk7XKau8Fjsh6k6FmIHIwXSEnRUAoaFRmz4
QhiKeuydQHeXCkN1X/19CEWkNt123QfI4oMupJ9tNs3FyFcP/ZkHenVsdcYRrpZ1m7XrPPvAfVKf
8IRwualjGtz9894i4Ff1dz0u3LDDlPE6fJxg7G3+CR+X8Lpczpola78kuJFCaEaKV4s2Q8KHIhHI
2dIgBXqcRbp6Qk2xNAEj59W/470VKv1Rfbtl6Adn2NJYmwwsUi9wVIHtlHvjnRJFW2LJnPhqvd0v
oVelSCybpERnyuSzyLHP3DmaMxYqhgWOkFMw3m8JYK4KQJfWkUn4dmdm0lJeI0OJXT//N9XYaOgh
2iT3kojyshlRTX1WRdntrKXlxTffE0CeVrlgU9O4osTvUwX3SFX96DgstUDqt2NBQIoA9BTlYS6u
jlwd1DUh59cZYHmLUAS++SDpwi63/Jghe+MbLAnu1JINpySVSxaCGUi/mM4Do7vxaVWOtU3YqZoZ
JM9E49zMI5IyggZZLdUFBOawpbsaeivlyNi/dXNtu6qS8DOYrVw5ZAWeBXhkwWCtse48+ltrcI0y
njcnzibKdmc8e51J/ZFcrlJGy2StP93DH/x7oGWyczNwmK0odrEcMFGHEw2ESrOAj25DrY5P3Kdt
dkZuqXffLhAaJdUn6rWpMBwb1r4J0HSa+vZ4I+LpUym9xOljZNYIdDYuCctV6337p5UYM3IyKEJ+
2dHV4/FyGA5ADEP0yJ/atsNXA4oZwfu63NS8Z3Ah7GczXXebwjyam2KW+CwndDzE0uBHoZVDktan
uXKKI0PJeYnVBUBc9hkIe7f12iSjRSFk/hsnUyeXWbtUeu1hbyuvVCu/b00O/xV680d30Ec+ajH+
qnu/jdv/q16ex2a5rmBFB4UnitPg1yYgtpc/3cuv8P1uMZVU2TP3f6S2QlA+HL9RghUkwrlOygUv
KZ5+DV5CCnno/kJhUyRsil38QL2WJKNsNK3aVZNVfVj/tfVRqvOHZDy+mScECSGgguukrItwt1i6
DKtlKLlp1/cSd5Z41Dkd45xZDYIJqpu63AWFdKD0wjvwcJbLw0GPvsGLf/FbxynN/ZXrEcenWfNS
hR5q81o6q6ssvIY5EgzTJSkf3mOOv/ngqjK+OBUWt9N0iwVLS2gRA1B2CvuUQWvLio+Sf5F9Ta6r
E3zC2LGO1MQy1/vp2La6acJG+qJ6C6BigizlTw2z6XcB/ZOSko2neBYcp11kcP0Dg7AoWDtRs9NJ
I2ydXujdmdxCFe+S7D0FOopecORUdiQsBlcYInYN+g2zs7CX3l/Q+sYnbBQuKA6JDMt0+Dugi9Zu
M2snG/7JFYyXOgfLhKjLaXsqW5Ig958ranvz4lOcHx/LdR/POmpvdGXkx9njG3LC/K+d4ZLvejXJ
adhsRoCjICn8IJ86bfT8vohWZcAUfE0ezyFRAtV8t78YyJiDQRjEIVoQIVfPqFZUhur6MKQileRM
eH4k/eHaK8xL7F9P0No7hvx9UZW837YZQfIpt8PYoVcgTVVdx4LSVc8+Va6GWQlBvS4VVrySnRia
OdTc8i2YKvkgrcGUqgrzVl9KjG1ptoM+Ar3+3eDzPjdXlM6Rqp2XPwlcNjgTJ8YxhJKKMwbcvUWh
JLwrk4QWIR3Bx8SfXI1rJ9PqIH6FuDzrhVG44fyMo0tRV+zmW9/e0VwicUjlJCg892sELWpxHw7P
/bzGtCgz29GVyTvLN5ES82xhUr9QFDZ3/6My3yuHfcqc87qXe3YW7Ih25ExTU8JtUbVkn4/YxyI3
fWAkIF7K2YZWTXSgPdkzVR7XTOqX8aBdD5TpBsHWzSzFi/qO+rW63RwhLr9It5wOJyfkfa0z2abj
grpOWLtyN/U2vCndHLksWc6rC/9Benwnnjst5fKYng0dBDlEqCI0IRvleZI1mqfTCGTjUHsdqg6G
q/PjW69H5U1LXMxXXt4Gj4Zg9ZQNeDNuD6uqpMowyRkvI5yBfXq1NMJ7L2U0Arp3sxGHYpZ+Q8Fk
zYBUUowF9GiUMJmI2po49qsrFdklFhj0FmTaz65IRjZRQU1AMVGu65xUMAxkUpJkOXm3UIVk6D+H
JFg6B4kuvCy2jEWwKz4mewfU5eFO5o6MJcXVa5032aNSAj/ebpjnUtO2ROHxw1/oVcRlN7GJCoJg
3ygjxqZR4kN7/6QQ2wnT2v52XKBU3CZWVgOYYJb4gwIT6wASa0uCKY3qDryYmxeKMr2bM/uGyM3Z
pP7RGojoONyTfXJ/3WA9QZglCDTFOzP6zsqJUo0LUrrYv4d1dZsO4G+pcaJBRu3UgFZrDYdguhnU
zWJIZaSf0MOpj6ocTdoyTwINhy34S12YhtS5fXNYkxKTPop8dy8mCElW4iaoC9DBg4+9Az13F7NU
nqJUao1RdYRNPkiByBviWZixx4gaMR5VwaNp8L2rS/hHMt4s8Zw30ruYrRsc4R4yFrJZowx40a8Z
WgisScqCraMZQH1/FDRLQCNiIc5JKWh5SPJSy+BC9JwDCBbsNEPoIIsuAGTS/K0rmsrxaRxnc//r
9pjJFVyI6ZSwLgqLlacUWgU4fSVL1SaZGod7B1qvtdpfiYO7T7cvxpSBpUdElxWC0T3JYBYpY5T3
psjJrbaOfa/IhvTF46cUtL16PeXfvgNkEPHxMExxwRJfcpqfZfripJhn6ZhEC9ZelFZi2hIBuJEJ
Gr0wXr9/zZcYeUse8mbXvyp6GtRuIK8FCj4j+S8Pr4o1Dd4mIYngpm/LixFU8Jp+mfruXQ5bYq4F
8c1a6z207NayAKbGgHQoHiNaVIgJYz8EIwRxm8zgxIpQ5G58f636cDODxpcUTud+ogfDZehj0LV4
GkUg6HTrPJ5IE5MXJVhEdHC/U49kpJCH5jgUj0jSEbcENTqHzEybwQCCyVVHBXxM3/26RqYIdiaD
f8ixbxVi6MmwUeUKAlrLmGvvj6Th+zn4pGBcDPW9PRH3oLy2h9128lYSeWc58APtLqrXR9PgXyWB
3Xf50GK5TU966EgcyLVuWJ1g9F9AV0LEOohwGcdysHiUSUcsf+E95FwYF4sZefW7tNzoXEM/UwB0
xE0omHrWkJEvH7QTLNdkv/q18n1UydLJcyZVXttM/Ki6Fvzhio07ia5/l9sIzQ0fJ7VJ33F+/RDX
Noht4DOsFJxA0Wle5yYpO0zfh5NQsJvqb/xkyjMg32N0j6K2D8GVnI/+9APud3Dh/AbY331/f+jm
F285uSV90YL+rRDYZgzib15yV78dRaHhbXoxvcM/Syaxqle7oMAg0WfbuF2AmAkes3+IKtn0cnQB
cX7VJomOTj9CmBex0Uy015PAVMJ7K5q4wlim/0z8I5OEB6RO69/GGhNleXIJg8PRtni0WIgTzJ1A
rQyRnnh73caZpV9810MjMK/xBGjCbbA1Z5Q2Sr/1c4tdpnKNUTDEN4NmvZrqg1m0+XZlo46Qf0Is
rImdaMFN61v30vN9bqDgOREBH2E4+FicbrCxp95tEDA7UZZPtTBhen2rlfquxq2KLrIGYwvFi9DU
11qIgJgn6g0ZcD1kVtlzDl6XwcdO1wcwzV3YwMukAv2ieGMrMrkepYHh3pgk1hh6oG+lzXC6eDyD
sdu8fj0+tK8zXmkR22d50tZExVg7UgRGrcysxUeM5YCB83XNgR9OV6evto8NshUPOckg7YoRGfy/
E4V3jL/av88C8+nvOyH5OxspNrm29/AmlVsod2cAmdR19XtqadTuGB/SvV+2xAotIG2mlZcbHR93
a6soXvZDh/IJroE/XFugNh60zWT/rQqfhxo8zVQ4y61gCx0HsV+E/1vsbBFtg4svTW5n9nBQM4ot
CxAvWdjHljSfTp9UJYiEFnSu30Jv+oXhYsKnawDtnrrGHBmecfGFysUEHrozPWLWNmAG9o2W7ZjS
Mrly9RBfDXGyGpPCoqW9pxjekhtjRD6o07119UNsukKWTrGpU6YqiNPS9ChyLgYlb6ofotl4aZGk
Fas7ex5TbYjK55/EUITBOjWBfMu4LhD1C2QKHiJKWWAuJRWqA9e56XFA2S29oBsqMXMb8nUZ7rJi
DYZmTGRFyRI6aEgosbzKFvvty8I/H26R8QLAr/nSJUGM7cYrst4H+NjkZuRYgPToFEX6sItjYFZ5
LffHEKVo8Itoo/D+EQ4ydXUzNxQstbTFUP8l0iNVunyXs1M9nOm5Je6TgVon48RsuIDONBkAFHsJ
Rimi9IEYvwr2/g9HFp3gwahcech/0jy63pb910bSQlSqeewSg6bsqaRi4lrCA5yT7/VW3hBdGHKb
JhZ/MQiJQEjdFN3GCBLfKq+8mPk4ZdViwRlFYB40E4UAk1Qqc3fUIEtHPg99Q8hx/G1GCw/wSvD2
dDvC37Luq0ug76U5+Ev33eghUZw9KsbgcR+MmoKhbsKxzVsCGYKCADsGIoOj9hYzO1E4sdQowW0q
oswpBJdh52sFfVpaw/RQfHA3h9teCnrqEKrf6yebWDQe7l/oXhAYEV7MXlgM1vSbVshW2mtUGSZP
G6h7WyRXoPIkDJniXWLVlaZ+04w5Z9SpSOSaP4aQD4f/6qdkuUNUCHvyb9zhzu10n4tKfue6QqMg
P+UJjcdCIP73u0sbY7EbrRqqKJr3fkGf8rjAKv0oZ/eMb2gIXAPbx3FnIBX/TyxYRdmBU8Fy+NPR
pKafbfZBEjIXHcc6tqtSW9QfLZnrSaBp3omYVluxdSoyZUFelpoI/jI4DnsBI0eSacyAM/1rqfKQ
R2EPg78TBIg2D4iRFV+kHG+eQB1GJBlIlxOv1kYCs5GICROzQ200NXScUkVETcgrHyge8WKfJi5I
Yjy7PkwxHyhh5VHul5a/Y+FUZ2sOipdJZctBII32q9jGSOo3JYudBJjQgW3cipUkpnGIebMQYT8d
lu9L9t3NIPe/LHreXnJVG648QSrSz3GdlfyASJW0T7rvKeoGFZdl7wrml1hu31H8m1Ce3il7wi2d
SXAyJeZ3ytuvNGpAVl6kiZSB
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n291_3;
wire n302_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire ff_main_timer_12_6;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n527_13;
wire n10_4;
wire n356_4;
wire n356_5;
wire n581_7;
wire n581_8;
wire n302_4;
wire n544_5;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_14;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_14;
wire n468_11;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire n346_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_write_10;
wire n316_13;
wire n259_16;
wire n353_9;
wire n262_16;
wire n581_10;
wire n468_17;
wire n371_6;
wire n274_11;
wire ff_write_12;
wire n383_6;
wire n387_5;
wire n356_7;
wire n810_8;
wire n523_26;
wire n471_13;
wire n271_16;
wire n529_11;
wire n917_6;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n468_19;
wire ff_sdr_address_9_7;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[0]),
    .I3(n10_4) 
);
defparam n10_s0.INIT=16'h0E00;
  LUT2 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[4]),
    .I1(n810_8) 
);
defparam n810_s2.INIT=4'h8;
  LUT2 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[0]),
    .I1(n10_4) 
);
defparam n245_s3.INIT=4'h8;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_6),
    .I2(n810_8) 
);
defparam n291_s0.INIT=8'h10;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_timer_12_6),
    .I2(n356_4),
    .I3(n302_4) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_7),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(n371_6) 
);
defparam n390_s0.INIT=8'hE0;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(ff_sdr_address_9_7),
    .I1(O_sdram_addr_d_5),
    .I2(n527_13),
    .I3(n544_5) 
);
defparam n544_s1.INIT=16'hF4FF;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(ff_main_state[4]),
    .I2(n259_16),
    .I3(n259_14) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n259_14),
    .I1(ff_main_state[3]),
    .I2(n259_12),
    .I3(n262_16) 
);
defparam n262_s9.INIT=16'h030D;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(n259_14),
    .I2(n245_6),
    .I3(n265_14) 
);
defparam n265_s8.INIT=16'hFFF8;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_write_9),
    .I3(n268_12) 
);
defparam n268_s7.INIT=16'hFFF2;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_16),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n259_14) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_10),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_19),
    .I2(n468_17),
    .I3(n383_6) 
);
defparam n468_s5.INIT=16'hFF07;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_14),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_14),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_14),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_14),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_14),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_14),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT3 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[0]),
    .I1(w_sdram_refresh),
    .I2(n10_4) 
);
defparam n20_s1.INIT=8'h40;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n265_14),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n468_17) 
);
defparam n463_s1.INIT=16'h00BF;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(n314_11),
    .I1(n316_13),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'h78;
  LUT3 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(ff_main_timer[12]) 
);
defparam n312_s4.INIT=8'hB4;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n581_10),
    .I1(ff_sdr_ready),
    .I2(n527_13) 
);
defparam n526_s10.INIT=8'h0B;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n346_7),
    .I1(n316_13),
    .I2(n371_6),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT3 n344_s1 (
    .F(n344_6),
    .I0(n371_6),
    .I1(ff_main_timer[11]),
    .I2(n312_11) 
);
defparam n344_s1.INIT=8'h14;
  LUT4 n527_s7 (
    .F(n527_13),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_5),
    .I3(ff_sdr_ready) 
);
defparam n527_s7.INIT=16'h00BF;
  LUT4 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[1]) 
);
defparam n10_s1.INIT=16'h1000;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n356_s2 (
    .F(n356_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s2.INIT=8'h01;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n581_s4.INIT=4'h8;
  LUT2 n581_s5 (
    .F(n581_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]) 
);
defparam n581_s5.INIT=4'h1;
  LUT2 n302_s1 (
    .F(n302_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]) 
);
defparam n302_s1.INIT=4'h8;
  LUT4 n544_s2 (
    .F(n544_5),
    .I0(ff_col_address[5]),
    .I1(n265_14),
    .I2(ff_row_address[5]),
    .I3(n245_6) 
);
defparam n544_s2.INIT=16'h0777;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(n314_11),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer_12_9) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT3 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[3]),
    .I1(ff_write_10),
    .I2(ff_main_state[4]) 
);
defparam ff_write_s4.INIT=8'h10;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_10) 
);
defparam n259_s8.INIT=4'h8;
  LUT3 n259_s10 (
    .F(n259_14),
    .I0(n10_4),
    .I1(n581_10),
    .I2(ff_write_9) 
);
defparam n259_s10.INIT=8'h01;
  LUT4 n265_s9 (
    .F(n265_13),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n265_s9.INIT=16'h7F80;
  LUT2 n265_s10 (
    .F(n265_14),
    .I0(ff_do_refresh),
    .I1(n581_10) 
);
defparam n265_s10.INIT=4'h4;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(ff_main_state[1]),
    .I3(n271_14) 
);
defparam n268_s8.INIT=16'h0230;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_10),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]) 
);
defparam n314_s5.INIT=8'h01;
  LUT3 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[10]),
    .I1(n314_11),
    .I2(n316_13) 
);
defparam n312_s5.INIT=8'h40;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT2 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n346_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT3 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s5.INIT=8'h01;
  LUT3 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam ff_write_s5.INIT=8'hBD;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(n581_7) 
);
defparam n259_s11.INIT=16'h8000;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n262_s11 (
    .F(n262_16),
    .I0(n271_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n262_s11.INIT=16'h8000;
  LUT4 n581_s6 (
    .F(n581_10),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n581_8) 
);
defparam n581_s6.INIT=16'h8000;
  LUT4 n468_s10 (
    .F(n468_17),
    .I0(ff_main_state[3]),
    .I1(n356_4),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n468_s10.INIT=16'h0009;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(n356_4),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n371_s2.INIT=16'h000B;
  LUT4 n274_s6 (
    .F(n274_11),
    .I0(n245_6),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam n274_s6.INIT=16'hABAA;
  LUT4 ff_write_s6 (
    .F(ff_write_12),
    .I0(n10_3),
    .I1(ff_main_state[3]),
    .I2(ff_write_10),
    .I3(ff_main_state[4]) 
);
defparam ff_write_s6.INIT=16'hABAA;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n387_s1.INIT=16'h0001;
  LUT4 n356_s3 (
    .F(n356_7),
    .I0(n356_4),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n356_s3.INIT=16'h0002;
  LUT4 n810_s4 (
    .F(n810_8),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n810_s4.INIT=16'h0004;
  LUT3 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_10) 
);
defparam n523_s21.INIT=8'hF8;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_10) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s11 (
    .F(n271_16),
    .I0(n10_3),
    .I1(n371_6),
    .I2(ff_do_refresh),
    .I3(n581_10) 
);
defparam n271_s11.INIT=16'h1011;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_10) 
);
defparam n529_s6.INIT=8'h20;
  LUT3 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[4]),
    .I2(n810_8) 
);
defparam n917_s2.INIT=8'h7F;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n468_s11 (
    .F(n468_19),
    .I0(ff_do_refresh),
    .I1(ff_write),
    .I2(ff_do_refresh),
    .I3(n581_10) 
);
defparam n468_s11.INIT=16'h0EEE;
  LUT4 ff_sdr_address_9_s3 (
    .F(ff_sdr_address_9_7),
    .I0(ff_main_state[0]),
    .I1(n10_4),
    .I2(n581_10),
    .I3(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s3.INIT=16'hF8FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_13),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_7) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_7) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n172_3;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_count_14_7;
wire n111_89;
wire n114_88;
wire n115_88;
wire n172_4;
wire n131_6;
wire n132_8;
wire n133_6;
wire n135_6;
wire n135_7;
wire n104_91;
wire n104_92;
wire n119_86;
wire ff_send_data_23_9;
wire ff_sending_7;
wire ff_led_9;
wire n111_90;
wire n111_91;
wire n114_89;
wire n131_8;
wire n102_95;
wire ff_send_data_23_10;
wire ff_send_data_23_11;
wire ff_state_5_10;
wire n102_97;
wire n128_9;
wire n102_99;
wire n105_92;
wire n111_94;
wire n128_11;
wire n131_10;
wire n106_93;
wire n108_84;
wire n319_9;
wire n318_9;
wire n309_9;
wire n308_9;
wire n307_9;
wire n306_9;
wire n303_9;
wire n302_9;
wire n317_9;
wire n316_9;
wire n315_9;
wire n314_9;
wire n313_9;
wire n311_9;
wire n310_9;
wire n321_8;
wire n132_10;
wire n107_95;
wire n132_12;
wire n124_8;
wire n112_90;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT3 n172_s0 (
    .F(n172_3),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam n172_s0.INIT=8'h40;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_8),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_8) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_9),
    .I1(n172_4),
    .I2(ff_count[10]),
    .I3(n128_11) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT3 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(ff_count[7]),
    .I2(n131_10) 
);
defparam n131_s2.INIT=8'h14;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n172_4),
    .I1(n132_10),
    .I2(n132_12),
    .I3(n132_8) 
);
defparam n132_s2.INIT=16'h1F00;
  LUT3 n133_s2 (
    .F(n133_5),
    .I0(n131_6),
    .I1(ff_count[5]),
    .I2(n133_6) 
);
defparam n133_s2.INIT=8'h14;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n135_6),
    .I1(n131_6),
    .I2(ff_count[3]),
    .I3(n135_7) 
);
defparam n135_s2.INIT=16'hABBA;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n131_6) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_3) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_3) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_3) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_3) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(n102_99),
    .I1(n102_97),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n102_s80.INIT=16'hCFA0;
  LUT4 n103_s78 (
    .F(n103_90),
    .I0(ff_state[5]),
    .I1(n102_97),
    .I2(n102_99),
    .I3(ff_state[4]) 
);
defparam n103_s78.INIT=16'hCDF0;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n106_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT3 n119_s79 (
    .F(n119_85),
    .I0(n132_10),
    .I1(n132_12),
    .I2(n119_86) 
);
defparam n119_s79.INIT=8'hB0;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n135_6),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n132_10),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n132_12) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT3 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n128_9),
    .I1(ff_send_data_23_9),
    .I2(n172_3) 
);
defparam ff_send_data_23_s3.INIT=8'hF8;
  LUT3 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n132_12),
    .I1(ff_sending_7),
    .I2(n172_3) 
);
defparam ff_sending_s3.INIT=8'hF8;
  LUT3 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n106_93),
    .I1(ff_led_9),
    .I2(n132_12) 
);
defparam ff_count_12_s5.INIT=8'h1F;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n111_90),
    .I1(ff_count[11]),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'hCF10;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_10),
    .I1(n114_89),
    .I2(n132_12),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h0708;
  LUT4 n115_s80 (
    .F(n115_88),
    .I0(ff_count[7]),
    .I1(n131_10),
    .I2(n132_12),
    .I3(ff_count[8]) 
);
defparam n115_s80.INIT=16'h0B04;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_97) 
);
defparam n172_s1.INIT=16'h0100;
  LUT2 n131_s3 (
    .F(n131_6),
    .I0(n172_4),
    .I1(n132_12) 
);
defparam n131_s3.INIT=4'h4;
  LUT3 n132_s5 (
    .F(n132_8),
    .I0(ff_count[5]),
    .I1(n133_6),
    .I2(ff_count[6]) 
);
defparam n132_s5.INIT=8'hB4;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_7) 
);
defparam n133_s3.INIT=8'h10;
  LUT2 n135_s3 (
    .F(n135_6),
    .I0(n132_12),
    .I1(n132_10) 
);
defparam n135_s3.INIT=4'h8;
  LUT3 n135_s4 (
    .F(n135_7),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s4.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT3 n119_s80 (
    .F(n119_86),
    .I0(ff_count[3]),
    .I1(n135_7),
    .I2(ff_count[4]) 
);
defparam n119_s80.INIT=8'hB4;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_send_data_23_10),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n102_97) 
);
defparam ff_send_data_23_s4.INIT=16'hA82A;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n102_95),
    .I3(n104_92) 
);
defparam ff_sending_s4.INIT=16'h4000;
  LUT3 ff_led_s6 (
    .F(ff_led_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4) 
);
defparam ff_led_s6.INIT=8'hB0;
  LUT2 n111_s82 (
    .F(n111_90),
    .I0(ff_count[13]),
    .I1(ff_count[14]) 
);
defparam n111_s82.INIT=4'h1;
  LUT2 n111_s83 (
    .F(n111_91),
    .I0(n131_10),
    .I1(n111_94) 
);
defparam n111_s83.INIT=4'h8;
  LUT2 n114_s81 (
    .F(n114_89),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n114_s81.INIT=4'h1;
  LUT4 n131_s5 (
    .F(n131_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam n131_s5.INIT=16'h0001;
  LUT2 n102_s83 (
    .F(n102_95),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n102_s83.INIT=4'h1;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(n131_8),
    .I1(n111_94),
    .I2(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=8'h80;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s6.INIT=16'h1000;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n132_12) 
);
defparam ff_state_5_s5.INIT=16'h4F00;
  LUT3 n102_s84 (
    .F(n102_97),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n102_s84.INIT=8'h01;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(ff_count[13]),
    .I3(ff_count[14]) 
);
defparam n128_s5.INIT=16'h0001;
  LUT4 n102_s85 (
    .F(n102_99),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s85.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT4 n111_s85 (
    .F(n111_94),
    .I0(ff_count[9]),
    .I1(ff_count[10]),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n111_s85.INIT=16'h0001;
  LUT4 n128_s6 (
    .F(n128_11),
    .I0(ff_count[9]),
    .I1(n131_10),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n128_s6.INIT=16'h0004;
  LUT4 n131_s6 (
    .F(n131_10),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(n131_8) 
);
defparam n131_s6.INIT=16'h0100;
  LUT3 n106_s80 (
    .F(n106_93),
    .I0(n102_97),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n106_s80.INIT=8'h40;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[5]) 
);
defparam n319_s3.INIT=16'hBF00;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[6]) 
);
defparam n318_s3.INIT=16'hBF00;
  LUT4 n309_s3 (
    .F(n309_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[15]) 
);
defparam n309_s3.INIT=16'hBF00;
  LUT4 n308_s3 (
    .F(n308_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[16]) 
);
defparam n308_s3.INIT=16'hBF00;
  LUT4 n307_s3 (
    .F(n307_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[17]) 
);
defparam n307_s3.INIT=16'hBF00;
  LUT4 n306_s3 (
    .F(n306_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[18]) 
);
defparam n306_s3.INIT=16'hBF00;
  LUT4 n303_s3 (
    .F(n303_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[21]) 
);
defparam n303_s3.INIT=16'hBF00;
  LUT4 n302_s3 (
    .F(n302_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[22]) 
);
defparam n302_s3.INIT=16'hBF00;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[7]) 
);
defparam n317_s3.INIT=16'hBF00;
  LUT4 n316_s3 (
    .F(n316_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[8]) 
);
defparam n316_s3.INIT=16'hBF00;
  LUT4 n315_s3 (
    .F(n315_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[9]) 
);
defparam n315_s3.INIT=16'hBF00;
  LUT4 n314_s3 (
    .F(n314_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[10]) 
);
defparam n314_s3.INIT=16'hBF00;
  LUT4 n313_s3 (
    .F(n313_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[11]) 
);
defparam n313_s3.INIT=16'hBF00;
  LUT4 n311_s3 (
    .F(n311_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[13]) 
);
defparam n311_s3.INIT=16'hBF00;
  LUT4 n310_s3 (
    .F(n310_9),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(ff_send_data[14]) 
);
defparam n310_s3.INIT=16'hBF00;
  LUT4 n321_s2 (
    .F(n321_8),
    .I0(w_green[4]),
    .I1(w_sending),
    .I2(ff_wr),
    .I3(n172_4) 
);
defparam n321_s2.INIT=16'h2000;
  LUT4 n132_s6 (
    .F(n132_10),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n132_s6.INIT=16'h1500;
  LUT4 n107_s82 (
    .F(n107_95),
    .I0(ff_state[0]),
    .I1(n102_97),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n107_s82.INIT=16'h4555;
  LUT3 n132_s7 (
    .F(n132_12),
    .I0(n131_10),
    .I1(n111_94),
    .I2(n128_9) 
);
defparam n132_s7.INIT=8'h80;
  LUT4 n124_s4 (
    .F(n124_8),
    .I0(ff_count[11]),
    .I1(ff_count[12]),
    .I2(n131_10),
    .I3(n111_94) 
);
defparam n124_s4.INIT=16'h1000;
  LUT4 n112_s81 (
    .F(n112_90),
    .I0(n128_9),
    .I1(ff_count[11]),
    .I2(n131_10),
    .I3(n111_94) 
);
defparam n112_s81.INIT=16'h1444;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_95),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_90),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_9),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_8),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_3),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  w_sending,
  n28_4,
  n31_3,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input w_sending;
input n28_4;
input n31_3;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n472_4;
wire n472_5;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n49_7;
wire n48_7;
wire n47_7;
wire n46_7;
wire n45_7;
wire n472_6;
wire n57_8;
wire n51_8;
wire n298_11;
wire n240_11;
wire n54_9;
wire n65_9;
wire n51_10;
wire n60_9;
wire n43_8;
wire ff_blue_5_7;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_blue_5_7),
    .I1(w_sending) 
);
defparam ff_wr_s3.INIT=4'hB;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n60_9),
    .I1(n58_7),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_7),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_7),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_9),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_9),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_10) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(ff_counter[16]),
    .I1(n51_10),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hFBF4;
  LUT4 n49_s1 (
    .F(n49_6),
    .I0(n54_9),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[18]) 
);
defparam n49_s1.INIT=16'hF7F8;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(n48_7),
    .I1(n51_10),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hF7F8;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n54_9),
    .I1(n47_7),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT3 n45_s1 (
    .F(n45_6),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n45_7) 
);
defparam n45_s1.INIT=8'hBE;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT2 n472_s1 (
    .F(n472_4),
    .I0(n54_9),
    .I1(n472_6) 
);
defparam n472_s1.INIT=4'h8;
  LUT3 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[24]),
    .I1(ff_counter[25]),
    .I2(ff_on) 
);
defparam n472_s2.INIT=8'h10;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(n61_7),
    .I3(n57_8) 
);
defparam n57_s2.INIT=16'h4000;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_8) 
);
defparam n49_s2.INIT=8'h10;
  LUT3 n48_s2 (
    .F(n48_7),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(ff_counter[18]) 
);
defparam n48_s2.INIT=8'h01;
  LUT3 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]),
    .I2(n49_7) 
);
defparam n47_s2.INIT=8'h10;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[19]),
    .I1(ff_counter[20]),
    .I2(n48_7),
    .I3(n51_8) 
);
defparam n46_s2.INIT=16'h1000;
  LUT3 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[21]),
    .I1(n54_9),
    .I2(n46_7) 
);
defparam n45_s2.INIT=8'h40;
  LUT4 n472_s3 (
    .F(n472_6),
    .I0(ff_counter[21]),
    .I1(ff_counter[22]),
    .I2(ff_counter[23]),
    .I3(n46_7) 
);
defparam n472_s3.INIT=16'h0100;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_7),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n51_s4 (
    .F(n51_10),
    .I0(n54_9),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(ff_counter[15]) 
);
defparam n51_s4.INIT=16'h0002;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 n43_s2 (
    .F(n43_8),
    .I0(n605_3),
    .I1(ff_counter[24]),
    .I2(n54_9),
    .I3(n472_6) 
);
defparam n43_s2.INIT=16'hBEEE;
  LUT4 ff_blue_5_s3 (
    .F(ff_blue_5_7),
    .I0(n54_9),
    .I1(n472_6),
    .I2(n472_5),
    .I3(n605_3) 
);
defparam ff_blue_5_s3.INIT=16'hFF80;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(n472_4),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  LUT4 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(ff_counter[24]),
    .I2(n605_3),
    .I3(n472_4) 
);
defparam ff_counter_24_s4.INIT=16'hFEFF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_7),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_7),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire w_pulse2;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .w_sending(w_sending),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
