
*** Running vivado
    with args -log WORDLE_TOP_LEVEL_SHELL.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WORDLE_TOP_LEVEL_SHELL.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source WORDLE_TOP_LEVEL_SHELL.tcl -notrace
Command: synth_design -top WORDLE_TOP_LEVEL_SHELL -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 418.750 ; gain = 99.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'WORDLE_TOP_LEVEL_SHELL' [O:/ES31/es31-wordle/code/top_level/top_level_shell.vhd:59]
	Parameter BAUD_COUNTER_TOP bound to: 10417 - type: integer 
	Parameter BIT_COUNTER_TOP bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'SCI_RECEIVER' declared at 'O:/ES31/es31-wordle/code/receiver/sci_receiver.vhd:53' bound to instance 'receiver' of component 'SCI_RECEIVER' [O:/ES31/es31-wordle/code/top_level/top_level_shell.vhd:157]
INFO: [Synth 8-638] synthesizing module 'SCI_RECEIVER' [O:/ES31/es31-wordle/code/receiver/sci_receiver.vhd:76]
	Parameter BAUD_COUNTER_TOP bound to: 10417 - type: integer 
	Parameter BIT_COUNTER_TOP bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element current_state_bin_reg was removed.  [O:/ES31/es31-wordle/code/receiver/sci_receiver.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'SCI_RECEIVER' (1#1) [O:/ES31/es31-wordle/code/receiver/sci_receiver.vhd:76]
INFO: [Synth 8-3491] module 'FSM' declared at 'O:/ES31/es31-wordle/code/fsm/FSM.vhd:30' bound to instance 'state_machine' of component 'FSM' [O:/ES31/es31-wordle/code/top_level/top_level_shell.vhd:173]
INFO: [Synth 8-638] synthesizing module 'FSM' [O:/ES31/es31-wordle/code/fsm/FSM.vhd:38]
INFO: [Synth 8-3491] module 'WORD_EXISTS' declared at 'O:/ES31/es31-wordle/code/word_exists/word_exists.vhd:41' bound to instance 'word_exist_block' of component 'WORD_EXISTS' [O:/ES31/es31-wordle/code/fsm/FSM.vhd:178]
INFO: [Synth 8-638] synthesizing module 'WORD_EXISTS' [O:/ES31/es31-wordle/code/word_exists/word_exists.vhd:59]
INFO: [Synth 8-3491] module 'wordle_dictionary_rom' declared at 'O:/ES31/es31-wordle/vivado_projects/master_project/master_project.runs/synth_1/.Xil/Vivado-8424-mecha-10/realtime/wordle_dictionary_rom_stub.vhdl:5' bound to instance 'wordle_dictionary' of component 'wordle_dictionary_rom' [O:/ES31/es31-wordle/code/word_exists/word_exists.vhd:110]
INFO: [Synth 8-638] synthesizing module 'wordle_dictionary_rom' [O:/ES31/es31-wordle/vivado_projects/master_project/master_project.runs/synth_1/.Xil/Vivado-8424-mecha-10/realtime/wordle_dictionary_rom_stub.vhdl:15]
WARNING: [Synth 8-6014] Unused sequential element current_state_bin_reg was removed.  [O:/ES31/es31-wordle/code/word_exists/word_exists.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'WORD_EXISTS' (2#1) [O:/ES31/es31-wordle/code/word_exists/word_exists.vhd:59]
INFO: [Synth 8-3491] module 'load_word' declared at 'O:/ES31/es31-wordle/code/load_word/load_word.vhd:43' bound to instance 'word_loader' of component 'load_word' [O:/ES31/es31-wordle/code/fsm/FSM.vhd:190]
INFO: [Synth 8-638] synthesizing module 'load_word' [O:/ES31/es31-wordle/code/load_word/load_word.vhd:69]
INFO: [Synth 8-3491] module 'Check_Letter' declared at 'O:/ES31/es31-wordle/code/check_letter/check_letter.vhd:42' bound to instance 'check_letter_block' of component 'Check_Letter' [O:/ES31/es31-wordle/code/load_word/load_word.vhd:131]
INFO: [Synth 8-638] synthesizing module 'Check_Letter' [O:/ES31/es31-wordle/code/check_letter/check_letter.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Check_Letter' (3#1) [O:/ES31/es31-wordle/code/check_letter/check_letter.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'load_word' (4#1) [O:/ES31/es31-wordle/code/load_word/load_word.vhd:69]
INFO: [Synth 8-3491] module 'CheckGuess' declared at 'O:/ES31/es31-wordle/code/check_guess_logic/check_guess.vhd:34' bound to instance 'guess_checker' of component 'CheckGuess' [O:/ES31/es31-wordle/code/fsm/FSM.vhd:220]
INFO: [Synth 8-638] synthesizing module 'CheckGuess' [O:/ES31/es31-wordle/code/check_guess_logic/check_guess.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'CheckGuess' (5#1) [O:/ES31/es31-wordle/code/check_guess_logic/check_guess.vhd:46]
INFO: [Synth 8-3491] module 'wordle_dictionary_rom' declared at 'O:/ES31/es31-wordle/vivado_projects/master_project/master_project.runs/synth_1/.Xil/Vivado-8424-mecha-10/realtime/wordle_dictionary_rom_stub.vhdl:5' bound to instance 'dictionary' of component 'wordle_dictionary_rom' [O:/ES31/es31-wordle/code/fsm/FSM.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'FSM' (6#1) [O:/ES31/es31-wordle/code/fsm/FSM.vhd:38]
	Parameter BAUD_COUNTER_TOP bound to: 10417 - type: integer 
	Parameter BIT_COUNTER_TOP bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'SCI_Transmitter' declared at 'O:/ES31/es31-wordle/code/transmitter/sci_transmitter.vhd:49' bound to instance 'transmitter' of component 'SCI_Transmitter' [O:/ES31/es31-wordle/code/top_level/top_level_shell.vhd:185]
INFO: [Synth 8-638] synthesizing module 'SCI_Transmitter' [O:/ES31/es31-wordle/code/transmitter/sci_transmitter.vhd:71]
	Parameter BAUD_COUNTER_TOP bound to: 10417 - type: integer 
	Parameter BIT_COUNTER_TOP bound to: 10 - type: integer 
WARNING: [Synth 8-4767] Trying to implement RAM 'queue_reg_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "queue_reg_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'SCI_Transmitter' (7#1) [O:/ES31/es31-wordle/code/transmitter/sci_transmitter.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'WORDLE_TOP_LEVEL_SHELL' (8#1) [O:/ES31/es31-wordle/code/top_level/top_level_shell.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 474.977 ; gain = 155.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 474.977 ; gain = 155.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 474.977 ; gain = 155.699
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [o:/ES31/es31-wordle/vivado_projects/master_project/master_project.srcs/sources_1/ip/wordle_dictionary_rom/wordle_dictionary_rom/wordle_dictionary_rom_in_context.xdc] for cell 'state_machine/word_exist_block/wordle_dictionary'
Finished Parsing XDC File [o:/ES31/es31-wordle/vivado_projects/master_project/master_project.srcs/sources_1/ip/wordle_dictionary_rom/wordle_dictionary_rom/wordle_dictionary_rom_in_context.xdc] for cell 'state_machine/word_exist_block/wordle_dictionary'
Parsing XDC File [o:/ES31/es31-wordle/vivado_projects/master_project/master_project.srcs/sources_1/ip/wordle_dictionary_rom/wordle_dictionary_rom/wordle_dictionary_rom_in_context.xdc] for cell 'state_machine/dictionary'
Finished Parsing XDC File [o:/ES31/es31-wordle/vivado_projects/master_project/master_project.srcs/sources_1/ip/wordle_dictionary_rom/wordle_dictionary_rom/wordle_dictionary_rom_in_context.xdc] for cell 'state_machine/dictionary'
Parsing XDC File [O:/ES31/es31-wordle/constraint_files/wordle_constraints.xdc]
Finished Parsing XDC File [O:/ES31/es31-wordle/constraint_files/wordle_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [O:/ES31/es31-wordle/constraint_files/wordle_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WORDLE_TOP_LEVEL_SHELL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WORDLE_TOP_LEVEL_SHELL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 815.016 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.047 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 815.047 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'state_machine/dictionary' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'state_machine/word_exist_block/wordle_dictionary' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 816.141 ; gain = 496.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 816.141 ; gain = 496.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for state_machine/dictionary. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for state_machine/word_exist_block/wordle_dictionary. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 816.141 ; gain = 496.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SCI_RECEIVER'
INFO: [Synth 8-5544] ROM "bit_tc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "baud_start_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "register_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_error_output" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_done_output" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "baud_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'WORD_EXISTS'
INFO: [Synth 8-5546] ROM "counter_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter_reset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "qspo_ce_signal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "not_in_dict" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_dict_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "is_backspace" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_enter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [O:/ES31/es31-wordle/code/load_word/load_word.vhd:179]
INFO: [Synth 8-5544] ROM "word_full" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "word_chars_reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_chars_reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_chars_reg_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_chars_reg_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_chars_reg_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'CheckGuess'
INFO: [Synth 8-5545] ROM "sol_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "guess_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "guess_count_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "max_tries_reached" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num_tries" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "next_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waitcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [O:/ES31/es31-wordle/code/transmitter/sci_transmitter.vhd:149]
INFO: [Synth 8-5545] ROM "empty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "num_bits_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num_bits_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   swait |                              000 |                              000
  ssamplestartbitcounter |                              001 |                              001
               sshiftbit |                              010 |                              010
            sparallelout |                              011 |                              100
              srxsuccess |                              100 |                              101
                 srxfail |                              101 |                              110
       ssamplebitcounter |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'SCI_RECEIVER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   swait |                             0001 |                               00
            scountenable |                             0010 |                               01
                 sindict |                             0100 |                               10
              snotindict |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'WORD_EXISTS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
          checkrightlocs |                              010 |                               01
          checkwronglocs |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'CheckGuess'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 816.141 ; gain = 496.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 7     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 29    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 25    
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 29    
	   7 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SCI_RECEIVER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 7     
Module WORD_EXISTS 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module Check_Letter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module load_word 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module CheckGuess 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module SCI_Transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "baud_start_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "word_exist_block/counter_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "word_loader/check_letter_block/is_backspace" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "word_loader/check_letter_block/is_enter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "word_loader/word_chars_reg_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_loader/word_chars_reg_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_loader/word_chars_reg_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_loader/word_chars_reg_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "word_loader/word_chars_reg_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "guess_checker/sol_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "guess_checker/guess_count_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "guess_checker/guess_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "waitcount" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num_tries" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "max_tries_reached" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "full__00" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "empty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num_bits_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num_bits_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "block_sent" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "w_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_addr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 816.141 ; gain = 496.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 816.141 ; gain = 496.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 872.629 ; gain = 553.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 873.668 ; gain = 554.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 873.668 ; gain = 554.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 873.668 ; gain = 554.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 873.668 ; gain = 554.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 873.668 ; gain = 554.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 873.668 ; gain = 554.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 873.668 ; gain = 554.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |wordle_dictionary_rom |         2|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |wordle_dictionary_rom_bbox_1 |     1|
|2     |wordle_dictionary_rom_bbox_2 |     1|
|3     |BUFG                         |     1|
|4     |CARRY4                       |   104|
|5     |LUT1                         |    73|
|6     |LUT2                         |   142|
|7     |LUT3                         |    41|
|8     |LUT4                         |    83|
|9     |LUT5                         |    90|
|10    |LUT6                         |   139|
|11    |MUXF7                        |     3|
|12    |FDCE                         |    33|
|13    |FDRE                         |   658|
|14    |FDSE                         |    10|
|15    |IBUF                         |     2|
|16    |OBUF                         |     9|
+------+-----------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |  1468|
|2     |  receiver           |SCI_RECEIVER    |   146|
|3     |  state_machine      |FSM             |   809|
|4     |    guess_checker    |CheckGuess      |   260|
|5     |    word_exist_block |WORD_EXISTS     |    76|
|6     |    word_loader      |load_word       |   150|
|7     |  transmitter        |SCI_Transmitter |   501|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 873.668 ; gain = 554.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 873.668 ; gain = 213.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 873.668 ; gain = 554.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 873.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 873.668 ; gain = 565.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 873.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'O:/ES31/es31-wordle/vivado_projects/master_project/master_project.runs/synth_1/WORDLE_TOP_LEVEL_SHELL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WORDLE_TOP_LEVEL_SHELL_utilization_synth.rpt -pb WORDLE_TOP_LEVEL_SHELL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  5 03:00:37 2022...
