# Reading C:/modeltech_10.1c/tcl/vsim/pref.tcl 
# //  ModelSim SE 10.1c Jul 27 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile {C:/Users/Safa/Desktop/Digital Systems Homework Files/Homework 2/Question 4/H2 Q4.mpf} 
# Loading project H2 Q4
# Compile of eightBitShiftRegister.v was successful.
# Compile of tbEightBitShiftRegister.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.tbEightBitShiftRegiter
# vsim -voptargs=+acc work.tbEightBitShiftRegiter 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tbEightBitShiftRegiter(fast)
# Loading work.eightBitShiftRegister(fast)
run -all
# <<8-bit Universal Shift Register>>
# **Parsa Yousefi Nejad**
# OP2	OP1	OP0	Data_in	Serial_in	Output	Serial_out	Function
# 0	0	0	xxxxxxxx	0	xxxxxxxx	x	    Set to FF
# 0	1	1	xxxxxxxx	0	11111111	x	 Sh R Logical
# 0	1	1	xxxxxxxx	0	01111111	1	 Sh R Logical
# 0	1	1	xxxxxxxx	0	00111111	1	 Sh R Logical
# 1	1	0	10010101	0	00011111	1	 Parllel Load
# 0	1	0	10010101	0	10010101	1	  Rotate Left
# 0	1	0	10010101	0	00101011	1	  Rotate Left
# 0	0	1	10010101	1	01010110	1	   Shift Left
# 0	0	1	10010101	1	10101101	0	   Shift Left
# 1	0	0	10010101	0	01011010	1	  Sh R Arithm
# 1	0	0	10010101	0	00101101	0	  Sh R Arithm
# 1	1	1	10010101	0	00000000	0	        Clear
# 1	1	0	10000000	0	10000000	0	 Parllel Load
# 1	0	1	10000000	0	01000000	0	 Rotate Right
# 1	0	1	10000000	0	00100000	0	 Rotate Right
# 1	0	1	10000000	0	00010000	0	 Rotate Right
# 0	0	0	10000000	0	11111111	0	    Set to FF
# 1	1	1	10000000	0	00000000	0	        Clear
# Break in Module tbEightBitShiftRegiter at C:/Users/Safa/Desktop/Digital Systems Homework Files/Homework 2/Question 4/tbEightBitShiftRegister.v line 83
# Compile of eightBitShiftRegister.v was successful.
# Compile of tbEightBitShiftRegister.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.tbEightBitShiftRegiter
# vsim -voptargs=+acc work.tbEightBitShiftRegiter 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tbEightBitShiftRegiter(fast)
# Loading work.eightBitShiftRegister(fast)
run -all
# <<8-bit Universal Shift Register>>
# **Parsa Yousefi Nejad**
# OP2	OP1	OP0	Data_in	Serial_in	Output	Serial_out	Function
# 0	0	0	xxxxxxxx	0	xxxxxxxx	x	    Set to FF
# 0	1	1	xxxxxxxx	0	11111111	x	 Sh R Logical
# 0	1	1	xxxxxxxx	0	01111111	1	 Sh R Logical
# 0	1	1	xxxxxxxx	0	00111111	1	 Sh R Logical
# 1	1	0	10010101	0	00011111	1	 Parllel Load
# 0	1	0	10010101	0	10010101	1	  Rotate Left
# 0	1	0	10010101	0	00101011	1	  Rotate Left
# 0	0	1	10010101	1	01010110	1	   Shift Left
# 0	0	1	10010101	1	10101101	0	   Shift Left
# 1	0	0	10010101	1	01011011	1	  Sh R Arithm
# 1	0	0	10010101	1	00101101	1	  Sh R Arithm
# 1	1	1	10010101	0	00000000	0	        Clear
# 1	1	0	10000000	0	10000000	0	 Parllel Load
# 1	0	1	10000000	0	01000000	0	 Rotate Right
# 1	0	1	10000000	0	00100000	0	 Rotate Right
# 1	0	1	10000000	0	00010000	0	 Rotate Right
# 0	0	0	10000000	0	11111111	0	    Set to FF
# 1	1	1	10000000	0	00000000	0	        Clear
# Break in Module tbEightBitShiftRegiter at C:/Users/Safa/Desktop/Digital Systems Homework Files/Homework 2/Question 4/tbEightBitShiftRegister.v line 83
# Compile of eightBitShiftRegister.v was successful.
# Compile of tbEightBitShiftRegister.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.tbEightBitShiftRegiter
# vsim -voptargs=+acc work.tbEightBitShiftRegiter 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tbEightBitShiftRegiter(fast)
# Loading work.eightBitShiftRegister(fast)
vsim -voptargs=+acc work.tbEightBitShiftRegiter
# vsim -voptargs=+acc work.tbEightBitShiftRegiter 
# Loading work.tbEightBitShiftRegiter(fast)
# Loading work.eightBitShiftRegister(fast)
run -all
# <<8-bit Universal Shift Register>>
# **Parsa Yousefi Nejad**
# OP2	OP1	OP0	Data_in	Serial_in	Output	Serial_out	Function
# 0	0	0	xxxxxxxx	0	xxxxxxxx	x	    Set to FF
# 0	1	1	xxxxxxxx	0	11111111	x	 Sh R Logical
# 0	1	1	xxxxxxxx	0	01111111	1	 Sh R Logical
# 0	1	1	xxxxxxxx	0	00111111	1	 Sh R Logical
# 1	1	0	10010101	0	00011111	1	 Parllel Load
# 0	1	0	10010101	0	10010101	1	  Rotate Left
# 0	1	0	10010101	0	00101011	1	  Rotate Left
# 0	0	1	10010101	1	01010110	1	   Shift Left
# 0	0	1	10010101	1	10101101	0	   Shift Left
# 1	0	0	10010101	1	01011011	1	  Sh R Arithm
# 1	0	0	10010101	1	00101101	1	  Sh R Arithm
# 1	0	0	10010101	1	00010110	1	  Sh R Arithm
# 1	1	1	10010101	0	00000000	0	        Clear
# 1	1	0	10000000	0	10000000	0	 Parllel Load
# 1	0	1	10000000	0	01000000	0	 Rotate Right
# 1	0	1	10000000	0	00100000	0	 Rotate Right
# 1	0	1	10000000	0	00010000	0	 Rotate Right
# 0	0	0	10000000	0	11111111	0	    Set to FF
# 1	1	1	10000000	0	00000000	0	        Clear
# Break in Module tbEightBitShiftRegiter at C:/Users/Safa/Desktop/Digital Systems Homework Files/Homework 2/Question 4/tbEightBitShiftRegister.v line 83
# Compile of eightBitShiftRegister.v was successful.
# Compile of tbEightBitShiftRegister.v was successful.
# 2 compiles, 0 failed with no errors. 
# Compile of eightBitShiftRegister.v was successful.
# Compile of tbEightBitShiftRegister.v was successful.
# 2 compiles, 0 failed with no errors. 
vsim -voptargs=+acc work.tbEightBitShiftRegiter
# vsim -voptargs=+acc work.tbEightBitShiftRegiter 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tbEightBitShiftRegiter(fast)
# Loading work.eightBitShiftRegister(fast)
run -all
# <<8-bit Universal Shift Register>>
# **Parsa Yousefi Nejad**
# OP2	OP1	OP0	Data_in	Serial_in	Output	Serial_out	Function
# 0	0	0	xxxxxxxx	0	xxxxxxxx	x	    Set to FF
# 0	1	1	xxxxxxxx	0	11111111	x	 Sh R Logical
# 0	1	1	xxxxxxxx	0	01111111	1	 Sh R Logical
# 0	1	1	xxxxxxxx	0	00111111	1	 Sh R Logical
# 1	1	0	10010101	0	00011111	1	 Parllel Load
# 0	1	0	10010101	0	10010101	1	  Rotate Left
# 0	1	0	10010101	0	00101011	1	  Rotate Left
# 0	0	1	10010101	1	01010110	1	   Shift Left
# 0	0	1	10010101	1	10101101	0	   Shift Left
# 1	0	0	10010101	0	01011011	1	  Sh R Arithm
# 1	0	0	10010101	0	00101101	1	  Sh R Arithm
# 1	1	1	10010101	0	00010110	1	        Clear
# 1	1	0	10000000	0	00000000	0	 Parllel Load
# 1	0	1	10000000	0	10000000	0	 Rotate Right
# 1	0	1	10000000	0	01000000	0	 Rotate Right
# 1	0	1	10000000	0	00100000	0	 Rotate Right
# 0	0	0	10000000	0	00010000	0	    Set to FF
# 1	1	1	10000000	0	11111111	0	        Clear
# 1	1	1	10000000	0	00000000	0	        Clear
# Break in Module tbEightBitShiftRegiter at C:/Users/Safa/Desktop/Digital Systems Homework Files/Homework 2/Question 4/tbEightBitShiftRegister.v line 83
restart -f
# Loading work.tbEightBitShiftRegiter(fast)
# Loading work.eightBitShiftRegister(fast)
add wave -position insertpoint sim:/tbEightBitShiftRegiter/*
.main clear 
run -all
# <<8-bit Universal Shift Register>>
# **Parsa Yousefi Nejad**
# OP2	OP1	OP0	Data_in	Serial_in	Output	Serial_out	Function
# 0	0	0	xxxxxxxx	0	xxxxxxxx	x	    Set to FF
# 0	1	1	xxxxxxxx	0	11111111	x	 Sh R Logical
# 0	1	1	xxxxxxxx	0	01111111	1	 Sh R Logical
# 0	1	1	xxxxxxxx	0	00111111	1	 Sh R Logical
# 1	1	0	10010101	0	00011111	1	 Parllel Load
# 0	1	0	10010101	0	10010101	1	  Rotate Left
# 0	1	0	10010101	0	00101011	1	  Rotate Left
# 0	0	1	10010101	1	01010110	1	   Shift Left
# 0	0	1	10010101	1	10101101	0	   Shift Left
# 1	0	0	10010101	0	01011011	1	  Sh R Arithm
# 1	0	0	10010101	0	00101101	1	  Sh R Arithm
# 1	1	1	10010101	0	00010110	1	        Clear
# 1	1	0	10000000	0	00000000	0	 Parllel Load
# 1	0	1	10000000	0	10000000	0	 Rotate Right
# 1	0	1	10000000	0	01000000	0	 Rotate Right
# 1	0	1	10000000	0	00100000	0	 Rotate Right
# 0	0	0	10000000	0	00010000	0	    Set to FF
# 1	1	1	10000000	0	11111111	0	        Clear
# 1	1	1	10000000	0	00000000	0	        Clear
# Break in Module tbEightBitShiftRegiter at C:/Users/Safa/Desktop/Digital Systems Homework Files/Homework 2/Question 4/tbEightBitShiftRegister.v line 83
