// Seed: 3718672115
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri1 id_4
);
  assign id_0 = id_4;
  tri0 id_6;
  assign id_6 = 1;
  assign id_0 = (id_4);
  always id_2 = id_4;
  wire id_7;
  tri1 id_8;
  assign id_6 = id_6;
  assign id_6 = id_8;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    output wire id_2,
    output wand id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    output supply1 id_7,
    input supply1 id_8,
    input tri id_9,
    output logic id_10,
    input uwire id_11
);
  wire id_13;
  assign id_3 = id_8;
  assign id_0 = 1'b0;
  reg id_14;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_7,
      id_9
  );
  assign modCall_1.type_12 = 0;
  always id_10 <= id_14;
  uwire id_15;
  assign id_15 = 1 - id_15;
endmodule
