
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/VivadoProjects/ip_repo/AES128_IP_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Utilizador/VivadoProjects/ip_repo/AES128_IP_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Utilizador/VivadoProjects/ip_repo/AES128_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 354.230 ; gain = 47.625
Command: link_design -top design_1_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_AES128_IP_0_0/design_1_AES128_IP_0_0.dcp' for cell 'design_1_i/AES128_IP_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 4691 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1346.492 ; gain = 575.590
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

26 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:52 . Memory (MB): peak = 1346.492 ; gain = 992.262
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1346.492 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d16f916e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1356.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 117 cells and removed 173 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 134f99b81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1356.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 54 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12f24b09a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 615 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12f24b09a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.574 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12f24b09a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.574 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1356.574 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11f5e6cd1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.574 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-24.572 | TNS=-781.326 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 107076b3d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.343 . Memory (MB): peak = 1567.691 ; gain = 0.000
Ending Power Optimization Task | Checksum: 107076b3d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1567.691 ; gain = 211.117

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 10f381d25

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 16 cells and removed 48 cells
Ending Logic Optimization Task | Checksum: 10f381d25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1567.691 ; gain = 221.199
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1567.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a5129bad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e8e63b70

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 206b0128b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 206b0128b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1567.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 206b0128b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b1ea64c3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b1ea64c3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:52 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 154ccf6d7

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b94a8fc6

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1469dac04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1469dac04

Time (s): cpu = 00:01:17 ; elapsed = 00:00:59 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 114966595

Time (s): cpu = 00:01:28 ; elapsed = 00:01:10 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: d66aa9c7

Time (s): cpu = 00:01:39 ; elapsed = 00:01:20 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 12d04f7ff

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12d04f7ff

Time (s): cpu = 00:01:40 ; elapsed = 00:01:22 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1607caed2

Time (s): cpu = 00:01:50 ; elapsed = 00:01:31 . Memory (MB): peak = 1567.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1607caed2

Time (s): cpu = 00:01:50 ; elapsed = 00:01:31 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 989cba2e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 989cba2e

Time (s): cpu = 00:01:58 ; elapsed = 00:01:36 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-26.605. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: bb6fb209

Time (s): cpu = 00:03:15 ; elapsed = 00:02:46 . Memory (MB): peak = 1567.691 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: bb6fb209

Time (s): cpu = 00:03:15 ; elapsed = 00:02:46 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bb6fb209

Time (s): cpu = 00:03:16 ; elapsed = 00:02:46 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: bb6fb209

Time (s): cpu = 00:03:16 ; elapsed = 00:02:46 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e6202097

Time (s): cpu = 00:03:16 ; elapsed = 00:02:46 . Memory (MB): peak = 1567.691 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e6202097

Time (s): cpu = 00:03:16 ; elapsed = 00:02:47 . Memory (MB): peak = 1567.691 ; gain = 0.000
Ending Placer Task | Checksum: bfe73695

Time (s): cpu = 00:03:16 ; elapsed = 00:02:47 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:20 ; elapsed = 00:02:50 . Memory (MB): peak = 1567.691 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1567.691 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1567.691 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1c42f0b4 ConstDB: 0 ShapeSum: a3a445e1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 894a764c

Time (s): cpu = 00:01:08 ; elapsed = 00:01:01 . Memory (MB): peak = 1567.691 ; gain = 0.000
Post Restoration Checksum: NetGraph: 73373a0a NumContArr: 16133c42 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 894a764c

Time (s): cpu = 00:01:09 ; elapsed = 00:01:02 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 894a764c

Time (s): cpu = 00:01:09 ; elapsed = 00:01:02 . Memory (MB): peak = 1567.691 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 894a764c

Time (s): cpu = 00:01:09 ; elapsed = 00:01:02 . Memory (MB): peak = 1567.691 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 754b8d7e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:10 . Memory (MB): peak = 1574.414 ; gain = 6.723
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.706| TNS=-819.910| WHS=-0.193 | THS=-34.483|

Phase 2 Router Initialization | Checksum: 71ac63ac

Time (s): cpu = 00:01:25 ; elapsed = 00:01:13 . Memory (MB): peak = 1597.496 ; gain = 29.805

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 94fe88ab

Time (s): cpu = 00:01:53 ; elapsed = 00:01:30 . Memory (MB): peak = 1597.496 ; gain = 29.805

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13306
 Number of Nodes with overlaps = 7535
 Number of Nodes with overlaps = 2250
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.127| TNS=-1029.741| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ae5a630f

Time (s): cpu = 00:04:45 ; elapsed = 00:03:18 . Memory (MB): peak = 1598.621 ; gain = 30.930

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7910
 Number of Nodes with overlaps = 4230
 Number of Nodes with overlaps = 1102
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.123| TNS=-1023.216| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1af68742a

Time (s): cpu = 00:07:02 ; elapsed = 00:04:42 . Memory (MB): peak = 1598.621 ; gain = 30.930
Phase 4 Rip-up And Reroute | Checksum: 1af68742a

Time (s): cpu = 00:07:03 ; elapsed = 00:04:42 . Memory (MB): peak = 1598.621 ; gain = 30.930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17a2d515d

Time (s): cpu = 00:07:04 ; elapsed = 00:04:43 . Memory (MB): peak = 1598.621 ; gain = 30.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-31.035| TNS=-1017.360| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c3155a3e

Time (s): cpu = 00:07:05 ; elapsed = 00:04:44 . Memory (MB): peak = 1611.801 ; gain = 44.109

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c3155a3e

Time (s): cpu = 00:07:06 ; elapsed = 00:04:44 . Memory (MB): peak = 1611.801 ; gain = 44.109
Phase 5 Delay and Skew Optimization | Checksum: 1c3155a3e

Time (s): cpu = 00:07:06 ; elapsed = 00:04:44 . Memory (MB): peak = 1611.801 ; gain = 44.109

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178beb290

Time (s): cpu = 00:07:07 ; elapsed = 00:04:45 . Memory (MB): peak = 1611.801 ; gain = 44.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-30.815| TNS=-972.111| WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b1e3280c

Time (s): cpu = 00:07:07 ; elapsed = 00:04:45 . Memory (MB): peak = 1611.801 ; gain = 44.109
Phase 6 Post Hold Fix | Checksum: 1b1e3280c

Time (s): cpu = 00:07:07 ; elapsed = 00:04:46 . Memory (MB): peak = 1611.801 ; gain = 44.109

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.75423 %
  Global Horizontal Routing Utilization  = 5.94416 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 95.4955%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X22Y177 -> INT_L_X22Y177
   INT_R_X23Y175 -> INT_R_X23Y175
   INT_R_X23Y171 -> INT_R_X23Y171
   INT_L_X34Y171 -> INT_L_X34Y171
   INT_R_X25Y169 -> INT_R_X25Y169
East Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y169 -> INT_L_X8Y169
   INT_R_X21Y166 -> INT_R_X21Y166
   INT_L_X12Y165 -> INT_L_X12Y165
   INT_L_X24Y165 -> INT_L_X24Y165
   INT_R_X19Y164 -> INT_R_X19Y164
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y190 -> INT_R_X19Y190
   INT_R_X17Y188 -> INT_R_X17Y188
   INT_R_X23Y188 -> INT_R_X23Y188
   INT_L_X22Y187 -> INT_L_X22Y187
   INT_R_X25Y183 -> INT_R_X25Y183
Phase 7 Route finalize | Checksum: 1c6c9e280

Time (s): cpu = 00:07:08 ; elapsed = 00:04:46 . Memory (MB): peak = 1611.801 ; gain = 44.109

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c6c9e280

Time (s): cpu = 00:07:08 ; elapsed = 00:04:46 . Memory (MB): peak = 1611.801 ; gain = 44.109

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dc1daf50

Time (s): cpu = 00:07:10 ; elapsed = 00:04:48 . Memory (MB): peak = 1611.801 ; gain = 44.109

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-30.815| TNS=-972.111| WHS=0.061  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: dc1daf50

Time (s): cpu = 00:07:10 ; elapsed = 00:04:48 . Memory (MB): peak = 1611.801 ; gain = 44.109
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:10 ; elapsed = 00:04:48 . Memory (MB): peak = 1611.801 ; gain = 44.109

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:18 ; elapsed = 00:04:54 . Memory (MB): peak = 1611.801 ; gain = 44.109
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1611.801 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1611.801 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1611.801 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1611.801 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
100 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1652.238 ; gain = 40.438
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Utilizador/VivadoProjects/EncryptionAES128/EncryptionAES128.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May 30 00:59:03 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2123.215 ; gain = 470.977
INFO: [Common 17-206] Exiting Vivado at Wed May 30 00:59:03 2018...
