
Loading design for application trce from file rom00_rom0.ncd.
Design name: rom00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Tue Apr 27 11:10:04 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rom00_rom0.twr -gui -msgset C:/Users/crist/Desktop/Semestre20212/Arquitectura de computadoras/Parcial 2/Practicas/rom00/promote.xml rom00_rom0.ncd rom00_rom0.prf 
Design file:     rom00_rom0.ncd
Preference file: rom00_rom0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "MRO00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.839ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[7]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[21]  (to MRO00/sclk +)

   Delay:              13.780ns  (46.8% logic, 53.2% route), 20 logic levels.

 Constraint Details:

     13.780ns physical path delay MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.839ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19A.CLK to     R19C19A.Q0 MRO00/OSC01/SLICE_8 (from MRO00/sclk)
ROUTE         2     1.187     R19C19A.Q0 to     R18C18B.B0 MRO00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R18C18B.B0 to     R18C18B.F0 MRO00/OSC01/SLICE_41
ROUTE         1     0.610     R18C18B.F0 to     R18C18A.B1 MRO00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R18C18A.B1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     1.009     R17C19C.F1 to     R18C20A.C0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 MRO00/OSC01/SLICE_24
ROUTE         1     0.954     R18C20A.F0 to     R17C19A.C0 MRO00/OSC01/oscout8
CTOF_DEL    ---     0.452     R17C19A.C0 to     R17C19A.F0 MRO00/OSC01/SLICE_23
ROUTE         2     0.961     R17C19A.F0 to     R16C20D.C0 MRO00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C20D.C0 to     R16C20D.F0 MRO00/OSC01/SLICE_19
ROUTE         2     0.392     R16C20D.F0 to     R16C20D.C1 MRO00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20D.C1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO MRO00/OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI MRO00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO MRO00/OSC01/SLICE_2
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI MRO00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C20D.FCI to     R19C20D.F0 MRO00/OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 MRO00/OSC01/sdiv_12[21] (to MRO00/sclk)
                  --------
                   13.780   (46.8% logic, 53.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19A.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20D.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.933ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[7]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[20]  (to MRO00/sclk +)

   Delay:              13.686ns  (46.5% logic, 53.5% route), 19 logic levels.

 Constraint Details:

     13.686ns physical path delay MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.933ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19A.CLK to     R19C19A.Q0 MRO00/OSC01/SLICE_8 (from MRO00/sclk)
ROUTE         2     1.187     R19C19A.Q0 to     R18C18B.B0 MRO00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R18C18B.B0 to     R18C18B.F0 MRO00/OSC01/SLICE_41
ROUTE         1     0.610     R18C18B.F0 to     R18C18A.B1 MRO00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R18C18A.B1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     1.009     R17C19C.F1 to     R18C20A.C0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 MRO00/OSC01/SLICE_24
ROUTE         1     0.954     R18C20A.F0 to     R17C19A.C0 MRO00/OSC01/oscout8
CTOF_DEL    ---     0.452     R17C19A.C0 to     R17C19A.F0 MRO00/OSC01/SLICE_23
ROUTE         2     0.961     R17C19A.F0 to     R16C20D.C0 MRO00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C20D.C0 to     R16C20D.F0 MRO00/OSC01/SLICE_19
ROUTE         2     0.392     R16C20D.F0 to     R16C20D.C1 MRO00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20D.C1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO MRO00/OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI MRO00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C20C.FCI to     R19C20C.F1 MRO00/OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F1 to    R19C20C.DI1 MRO00/OSC01/sdiv_12[20] (to MRO00/sclk)
                  --------
                   13.686   (46.5% logic, 53.5% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19A.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20C.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.985ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[7]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[19]  (to MRO00/sclk +)

   Delay:              13.634ns  (46.3% logic, 53.7% route), 19 logic levels.

 Constraint Details:

     13.634ns physical path delay MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.985ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19A.CLK to     R19C19A.Q0 MRO00/OSC01/SLICE_8 (from MRO00/sclk)
ROUTE         2     1.187     R19C19A.Q0 to     R18C18B.B0 MRO00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R18C18B.B0 to     R18C18B.F0 MRO00/OSC01/SLICE_41
ROUTE         1     0.610     R18C18B.F0 to     R18C18A.B1 MRO00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R18C18A.B1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     1.009     R17C19C.F1 to     R18C20A.C0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 MRO00/OSC01/SLICE_24
ROUTE         1     0.954     R18C20A.F0 to     R17C19A.C0 MRO00/OSC01/oscout8
CTOF_DEL    ---     0.452     R17C19A.C0 to     R17C19A.F0 MRO00/OSC01/SLICE_23
ROUTE         2     0.961     R17C19A.F0 to     R16C20D.C0 MRO00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C20D.C0 to     R16C20D.F0 MRO00/OSC01/SLICE_19
ROUTE         2     0.392     R16C20D.F0 to     R16C20D.C1 MRO00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20D.C1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO MRO00/OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI MRO00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R19C20C.FCI to     R19C20C.F0 MRO00/OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F0 to    R19C20C.DI0 MRO00/OSC01/sdiv_12[19] (to MRO00/sclk)
                  --------
                   13.634   (46.3% logic, 53.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19A.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20C.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[2]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[21]  (to MRO00/sclk +)

   Delay:              13.597ns  (47.5% logic, 52.5% route), 20 logic levels.

 Constraint Details:

     13.597ns physical path delay MRO00/OSC01/SLICE_11 to MRO00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.022ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_11 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18B.CLK to     R19C18B.Q1 MRO00/OSC01/SLICE_11 (from MRO00/sclk)
ROUTE         2     1.230     R19C18B.Q1 to     R18C18B.A1 MRO00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 MRO00/OSC01/SLICE_41
ROUTE         1     0.384     R18C18B.F1 to     R18C18A.C1 MRO00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18A.C1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     1.009     R17C19C.F1 to     R18C20A.C0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 MRO00/OSC01/SLICE_24
ROUTE         1     0.954     R18C20A.F0 to     R17C19A.C0 MRO00/OSC01/oscout8
CTOF_DEL    ---     0.452     R17C19A.C0 to     R17C19A.F0 MRO00/OSC01/SLICE_23
ROUTE         2     0.961     R17C19A.F0 to     R16C20D.C0 MRO00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C20D.C0 to     R16C20D.F0 MRO00/OSC01/SLICE_19
ROUTE         2     0.392     R16C20D.F0 to     R16C20D.C1 MRO00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20D.C1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO MRO00/OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI MRO00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO MRO00/OSC01/SLICE_2
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI MRO00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C20D.FCI to     R19C20D.F0 MRO00/OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 MRO00/OSC01/sdiv_12[21] (to MRO00/sclk)
                  --------
                   13.597   (47.5% logic, 52.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C18B.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20D.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[7]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[18]  (to MRO00/sclk +)

   Delay:              13.540ns  (45.9% logic, 54.1% route), 18 logic levels.

 Constraint Details:

     13.540ns physical path delay MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.079ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19A.CLK to     R19C19A.Q0 MRO00/OSC01/SLICE_8 (from MRO00/sclk)
ROUTE         2     1.187     R19C19A.Q0 to     R18C18B.B0 MRO00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R18C18B.B0 to     R18C18B.F0 MRO00/OSC01/SLICE_41
ROUTE         1     0.610     R18C18B.F0 to     R18C18A.B1 MRO00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R18C18A.B1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     1.009     R17C19C.F1 to     R18C20A.C0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 MRO00/OSC01/SLICE_24
ROUTE         1     0.954     R18C20A.F0 to     R17C19A.C0 MRO00/OSC01/oscout8
CTOF_DEL    ---     0.452     R17C19A.C0 to     R17C19A.F0 MRO00/OSC01/SLICE_23
ROUTE         2     0.961     R17C19A.F0 to     R16C20D.C0 MRO00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C20D.C0 to     R16C20D.F0 MRO00/OSC01/SLICE_19
ROUTE         2     0.392     R16C20D.F0 to     R16C20D.C1 MRO00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20D.C1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R19C20B.FCI to     R19C20B.F1 MRO00/OSC01/SLICE_3
ROUTE         1     0.000     R19C20B.F1 to    R19C20B.DI1 MRO00/OSC01/sdiv_12[18] (to MRO00/sclk)
                  --------
                   13.540   (45.9% logic, 54.1% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19A.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20B.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.116ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[2]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[20]  (to MRO00/sclk +)

   Delay:              13.503ns  (47.1% logic, 52.9% route), 19 logic levels.

 Constraint Details:

     13.503ns physical path delay MRO00/OSC01/SLICE_11 to MRO00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.116ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_11 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18B.CLK to     R19C18B.Q1 MRO00/OSC01/SLICE_11 (from MRO00/sclk)
ROUTE         2     1.230     R19C18B.Q1 to     R18C18B.A1 MRO00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 MRO00/OSC01/SLICE_41
ROUTE         1     0.384     R18C18B.F1 to     R18C18A.C1 MRO00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18A.C1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     1.009     R17C19C.F1 to     R18C20A.C0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 MRO00/OSC01/SLICE_24
ROUTE         1     0.954     R18C20A.F0 to     R17C19A.C0 MRO00/OSC01/oscout8
CTOF_DEL    ---     0.452     R17C19A.C0 to     R17C19A.F0 MRO00/OSC01/SLICE_23
ROUTE         2     0.961     R17C19A.F0 to     R16C20D.C0 MRO00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C20D.C0 to     R16C20D.F0 MRO00/OSC01/SLICE_19
ROUTE         2     0.392     R16C20D.F0 to     R16C20D.C1 MRO00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20D.C1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO MRO00/OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI MRO00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R19C20C.FCI to     R19C20C.F1 MRO00/OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F1 to    R19C20C.DI1 MRO00/OSC01/sdiv_12[20] (to MRO00/sclk)
                  --------
                   13.503   (47.1% logic, 52.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C18B.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20C.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[7]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[17]  (to MRO00/sclk +)

   Delay:              13.488ns  (45.7% logic, 54.3% route), 18 logic levels.

 Constraint Details:

     13.488ns physical path delay MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.131ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19A.CLK to     R19C19A.Q0 MRO00/OSC01/SLICE_8 (from MRO00/sclk)
ROUTE         2     1.187     R19C19A.Q0 to     R18C18B.B0 MRO00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R18C18B.B0 to     R18C18B.F0 MRO00/OSC01/SLICE_41
ROUTE         1     0.610     R18C18B.F0 to     R18C18A.B1 MRO00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R18C18A.B1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     1.009     R17C19C.F1 to     R18C20A.C0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 MRO00/OSC01/SLICE_24
ROUTE         1     0.954     R18C20A.F0 to     R17C19A.C0 MRO00/OSC01/oscout8
CTOF_DEL    ---     0.452     R17C19A.C0 to     R17C19A.F0 MRO00/OSC01/SLICE_23
ROUTE         2     0.961     R17C19A.F0 to     R16C20D.C0 MRO00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C20D.C0 to     R16C20D.F0 MRO00/OSC01/SLICE_19
ROUTE         2     0.392     R16C20D.F0 to     R16C20D.C1 MRO00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20D.C1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R19C20B.FCI to     R19C20B.F0 MRO00/OSC01/SLICE_3
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 MRO00/OSC01/sdiv_12[17] (to MRO00/sclk)
                  --------
                   13.488   (45.7% logic, 54.3% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19A.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20B.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[6]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[21]  (to MRO00/sclk +)

   Delay:              13.473ns  (47.9% logic, 52.1% route), 20 logic levels.

 Constraint Details:

     13.473ns physical path delay MRO00/OSC01/SLICE_9 to MRO00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.146ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_9 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18D.CLK to     R19C18D.Q1 MRO00/OSC01/SLICE_9 (from MRO00/sclk)
ROUTE         2     0.880     R19C18D.Q1 to     R18C18B.A0 MRO00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R18C18B.A0 to     R18C18B.F0 MRO00/OSC01/SLICE_41
ROUTE         1     0.610     R18C18B.F0 to     R18C18A.B1 MRO00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R18C18A.B1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     1.009     R17C19C.F1 to     R18C20A.C0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 MRO00/OSC01/SLICE_24
ROUTE         1     0.954     R18C20A.F0 to     R17C19A.C0 MRO00/OSC01/oscout8
CTOF_DEL    ---     0.452     R17C19A.C0 to     R17C19A.F0 MRO00/OSC01/SLICE_23
ROUTE         2     0.961     R17C19A.F0 to     R16C20D.C0 MRO00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C20D.C0 to     R16C20D.F0 MRO00/OSC01/SLICE_19
ROUTE         2     0.392     R16C20D.F0 to     R16C20D.C1 MRO00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20D.C1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO MRO00/OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI MRO00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO MRO00/OSC01/SLICE_2
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI MRO00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C20D.FCI to     R19C20D.F0 MRO00/OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 MRO00/OSC01/sdiv_12[21] (to MRO00/sclk)
                  --------
                   13.473   (47.9% logic, 52.1% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C18D.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20D.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[2]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[19]  (to MRO00/sclk +)

   Delay:              13.451ns  (46.9% logic, 53.1% route), 19 logic levels.

 Constraint Details:

     13.451ns physical path delay MRO00/OSC01/SLICE_11 to MRO00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.168ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_11 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C18B.CLK to     R19C18B.Q1 MRO00/OSC01/SLICE_11 (from MRO00/sclk)
ROUTE         2     1.230     R19C18B.Q1 to     R18C18B.A1 MRO00/OSC01/sdiv[2]
CTOF_DEL    ---     0.452     R18C18B.A1 to     R18C18B.F1 MRO00/OSC01/SLICE_41
ROUTE         1     0.384     R18C18B.F1 to     R18C18A.C1 MRO00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R18C18A.C1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     1.009     R17C19C.F1 to     R18C20A.C0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R18C20A.C0 to     R18C20A.F0 MRO00/OSC01/SLICE_24
ROUTE         1     0.954     R18C20A.F0 to     R17C19A.C0 MRO00/OSC01/oscout8
CTOF_DEL    ---     0.452     R17C19A.C0 to     R17C19A.F0 MRO00/OSC01/SLICE_23
ROUTE         2     0.961     R17C19A.F0 to     R16C20D.C0 MRO00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R16C20D.C0 to     R16C20D.F0 MRO00/OSC01/SLICE_19
ROUTE         2     0.392     R16C20D.F0 to     R16C20D.C1 MRO00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R16C20D.C1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO MRO00/OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI MRO00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R19C20C.FCI to     R19C20C.F0 MRO00/OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F0 to    R19C20C.DI0 MRO00/OSC01/sdiv_12[19] (to MRO00/sclk)
                  --------
                   13.451   (46.9% logic, 53.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C18B.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20C.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.222ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[7]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[21]  (to MRO00/sclk +)

   Delay:              13.397ns  (48.2% logic, 51.8% route), 20 logic levels.

 Constraint Details:

     13.397ns physical path delay MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.222ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_8 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R19C19A.CLK to     R19C19A.Q0 MRO00/OSC01/SLICE_8 (from MRO00/sclk)
ROUTE         2     1.187     R19C19A.Q0 to     R18C18B.B0 MRO00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R18C18B.B0 to     R18C18B.F0 MRO00/OSC01/SLICE_41
ROUTE         1     0.610     R18C18B.F0 to     R18C18A.B1 MRO00/OSC01/oscout13lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R18C18A.B1 to     R18C18A.F1 MRO00/OSC01/SLICE_33
ROUTE         4     0.874     R18C18A.F1 to     R17C19C.D1 MRO00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R17C19C.D1 to     R17C19C.F1 MRO00/OSC01/SLICE_26
ROUTE         6     0.906     R17C19C.F1 to     R17C20D.A0 MRO00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R17C20D.A0 to     R17C20D.F0 MRO00/OSC01/SLICE_28
ROUTE         1     0.269     R17C20D.F0 to     R17C20C.D0 MRO00/OSC01/oscout13lt21
CTOF_DEL    ---     0.452     R17C20C.D0 to     R17C20C.F0 MRO00/OSC01/SLICE_22
ROUTE         1     1.180     R17C20C.F0 to     R14C20A.B1 MRO00/OSC01/oscout_0_sqmuxa_2
CTOF_DEL    ---     0.452     R14C20A.B1 to     R14C20A.F1 MRO00/OSC01/SLICE_18
ROUTE         3     0.578     R14C20A.F1 to     R16C20D.D1 MRO00/OSC01/un1_oscout56_7_2
CTOF_DEL    ---     0.452     R16C20D.D1 to     R16C20D.F1 MRO00/OSC01/SLICE_19
ROUTE         1     1.338     R16C20D.F1 to     R19C18A.A0 MRO00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R19C18A.A0 to    R19C18A.FCO MRO00/OSC01/SLICE_0
ROUTE         1     0.000    R19C18A.FCO to    R19C18B.FCI MRO00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R19C18B.FCI to    R19C18B.FCO MRO00/OSC01/SLICE_11
ROUTE         1     0.000    R19C18B.FCO to    R19C18C.FCI MRO00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R19C18C.FCI to    R19C18C.FCO MRO00/OSC01/SLICE_10
ROUTE         1     0.000    R19C18C.FCO to    R19C18D.FCI MRO00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R19C18D.FCI to    R19C18D.FCO MRO00/OSC01/SLICE_9
ROUTE         1     0.000    R19C18D.FCO to    R19C19A.FCI MRO00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R19C19A.FCI to    R19C19A.FCO MRO00/OSC01/SLICE_8
ROUTE         1     0.000    R19C19A.FCO to    R19C19B.FCI MRO00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R19C19B.FCI to    R19C19B.FCO MRO00/OSC01/SLICE_7
ROUTE         1     0.000    R19C19B.FCO to    R19C19C.FCI MRO00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R19C19C.FCI to    R19C19C.FCO MRO00/OSC01/SLICE_6
ROUTE         1     0.000    R19C19C.FCO to    R19C19D.FCI MRO00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R19C19D.FCI to    R19C19D.FCO MRO00/OSC01/SLICE_5
ROUTE         1     0.000    R19C19D.FCO to    R19C20A.FCI MRO00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R19C20A.FCI to    R19C20A.FCO MRO00/OSC01/SLICE_4
ROUTE         1     0.000    R19C20A.FCO to    R19C20B.FCI MRO00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R19C20B.FCI to    R19C20B.FCO MRO00/OSC01/SLICE_3
ROUTE         1     0.000    R19C20B.FCO to    R19C20C.FCI MRO00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R19C20C.FCI to    R19C20C.FCO MRO00/OSC01/SLICE_2
ROUTE         1     0.000    R19C20C.FCO to    R19C20D.FCI MRO00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R19C20D.FCI to     R19C20D.F0 MRO00/OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 MRO00/OSC01/sdiv_12[21] (to MRO00/sclk)
                  --------
                   13.397   (48.2% logic, 51.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C19A.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.216        OSC.OSC to    R19C20D.CLK MRO00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   71.788MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "MRO00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   71.788 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: MRO00/OSC01/SLICE_12.Q0   Loads: 12
   No transfer within this clock domain is found

Clock Domain: MRO00/sclk   Source: MRO00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "MRO00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 299 connections (83.75% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Tue Apr 27 11:10:04 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o rom00_rom0.twr -gui -msgset C:/Users/crist/Desktop/Semestre20212/Arquitectura de computadoras/Parcial 2/Practicas/rom00/promote.xml rom00_rom0.ncd rom00_rom0.prf 
Design file:     rom00_rom0.ncd
Preference file: rom00_rom0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "MRO00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[21]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[21]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_1 to MRO00/OSC01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_1 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20D.CLK to     R19C20D.Q0 MRO00/OSC01/SLICE_1 (from MRO00/sclk)
ROUTE         6     0.132     R19C20D.Q0 to     R19C20D.A0 MRO00/OSC01/sdiv[21]
CTOF_DEL    ---     0.101     R19C20D.A0 to     R19C20D.F0 MRO00/OSC01/SLICE_1
ROUTE         1     0.000     R19C20D.F0 to    R19C20D.DI0 MRO00/OSC01/sdiv_12[21] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20D.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20D.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[17]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[17]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_3 to MRO00/OSC01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_3 to MRO00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20B.CLK to     R19C20B.Q0 MRO00/OSC01/SLICE_3 (from MRO00/sclk)
ROUTE         7     0.132     R19C20B.Q0 to     R19C20B.A0 MRO00/OSC01/sdiv[17]
CTOF_DEL    ---     0.101     R19C20B.A0 to     R19C20B.F0 MRO00/OSC01/SLICE_3
ROUTE         1     0.000     R19C20B.F0 to    R19C20B.DI0 MRO00/OSC01/sdiv_12[17] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20B.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20B.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[20]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[20]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_2 to MRO00/OSC01/SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_2 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20C.CLK to     R19C20C.Q1 MRO00/OSC01/SLICE_2 (from MRO00/sclk)
ROUTE         6     0.132     R19C20C.Q1 to     R19C20C.A1 MRO00/OSC01/sdiv[20]
CTOF_DEL    ---     0.101     R19C20C.A1 to     R19C20C.F1 MRO00/OSC01/SLICE_2
ROUTE         1     0.000     R19C20C.F1 to    R19C20C.DI1 MRO00/OSC01/sdiv_12[20] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[12]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[12]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_6 to MRO00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_6 to MRO00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19C.CLK to     R19C19C.Q1 MRO00/OSC01/SLICE_6 (from MRO00/sclk)
ROUTE         5     0.132     R19C19C.Q1 to     R19C19C.A1 MRO00/OSC01/sdiv[12]
CTOF_DEL    ---     0.101     R19C19C.A1 to     R19C19C.F1 MRO00/OSC01/SLICE_6
ROUTE         1     0.000     R19C19C.F1 to    R19C19C.DI1 MRO00/OSC01/sdiv_12[12] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[11]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[11]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_6 to MRO00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_6 to MRO00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19C.CLK to     R19C19C.Q0 MRO00/OSC01/SLICE_6 (from MRO00/sclk)
ROUTE         3     0.132     R19C19C.Q0 to     R19C19C.A0 MRO00/OSC01/sdiv[11]
CTOF_DEL    ---     0.101     R19C19C.A0 to     R19C19C.F0 MRO00/OSC01/SLICE_6
ROUTE         1     0.000     R19C19C.F0 to    R19C19C.DI0 MRO00/OSC01/sdiv_12[11] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[3]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[3]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_10 to MRO00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_10 to MRO00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18C.CLK to     R19C18C.Q0 MRO00/OSC01/SLICE_10 (from MRO00/sclk)
ROUTE         2     0.132     R19C18C.Q0 to     R19C18C.A0 MRO00/OSC01/sdiv[3]
CTOF_DEL    ---     0.101     R19C18C.A0 to     R19C18C.F0 MRO00/OSC01/SLICE_10
ROUTE         1     0.000     R19C18C.F0 to    R19C18C.DI0 MRO00/OSC01/sdiv_12[3] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C18C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C18C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[4]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[4]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_10 to MRO00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_10 to MRO00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18C.CLK to     R19C18C.Q1 MRO00/OSC01/SLICE_10 (from MRO00/sclk)
ROUTE         2     0.132     R19C18C.Q1 to     R19C18C.A1 MRO00/OSC01/sdiv[4]
CTOF_DEL    ---     0.101     R19C18C.A1 to     R19C18C.F1 MRO00/OSC01/SLICE_10
ROUTE         1     0.000     R19C18C.F1 to    R19C18C.DI1 MRO00/OSC01/sdiv_12[4] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C18C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C18C.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[2]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[2]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_11 to MRO00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_11 to MRO00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18B.CLK to     R19C18B.Q1 MRO00/OSC01/SLICE_11 (from MRO00/sclk)
ROUTE         2     0.132     R19C18B.Q1 to     R19C18B.A1 MRO00/OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R19C18B.A1 to     R19C18B.F1 MRO00/OSC01/SLICE_11
ROUTE         1     0.000     R19C18B.F1 to    R19C18B.DI1 MRO00/OSC01/sdiv_12[2] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C18B.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C18B.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[15]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[15]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_4 to MRO00/OSC01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_4 to MRO00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C20A.CLK to     R19C20A.Q0 MRO00/OSC01/SLICE_4 (from MRO00/sclk)
ROUTE         5     0.132     R19C20A.Q0 to     R19C20A.A0 MRO00/OSC01/sdiv[15]
CTOF_DEL    ---     0.101     R19C20A.A0 to     R19C20A.F0 MRO00/OSC01/SLICE_4
ROUTE         1     0.000     R19C20A.F0 to    R19C20A.DI0 MRO00/OSC01/sdiv_12[15] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20A.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C20A.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MRO00/OSC01/sdiv[14]  (from MRO00/sclk +)
   Destination:    FF         Data in        MRO00/OSC01/sdiv[14]  (to MRO00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay MRO00/OSC01/SLICE_5 to MRO00/OSC01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path MRO00/OSC01/SLICE_5 to MRO00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C19D.CLK to     R19C19D.Q1 MRO00/OSC01/SLICE_5 (from MRO00/sclk)
ROUTE         5     0.132     R19C19D.Q1 to     R19C19D.A1 MRO00/OSC01/sdiv[14]
CTOF_DEL    ---     0.101     R19C19D.A1 to     R19C19D.F1 MRO00/OSC01/SLICE_5
ROUTE         1     0.000     R19C19D.F1 to    R19C19D.DI1 MRO00/OSC01/sdiv_12[14] (to MRO00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19D.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path MRO00/OSC00/OSCInst0 to MRO00/OSC01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.894        OSC.OSC to    R19C19D.CLK MRO00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "MRO00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: MRO00/OSC01/SLICE_12.Q0   Loads: 12
   No transfer within this clock domain is found

Clock Domain: MRO00/sclk   Source: MRO00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "MRO00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 299 connections (83.75% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

