INFO: [VRFC 10-163] Analyzing VHDL file "/home/dimitris/di_vhdl/project_1/project_1.srcs/sim_1/new/DSD_Lab2_tb_w.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DSD_Lab2_tb_w'
