var classAxiXcf128Reg =
[
    [ "rtl", "classAxiXcf128Reg_1_1rtl.html", "classAxiXcf128Reg_1_1rtl" ],
    [ "TPD_G", "classAxiXcf128Reg.html#a59467ecbd6f1ac4678f88367afa9f2bd", null ],
    [ "AXI_CLK_FREQ_G", "classAxiXcf128Reg.html#abd0127b375676c5662640a1b064b74d2", null ],
    [ "axiReadMaster", "classAxiXcf128Reg.html#a1d63971a652e14fcce650dc83a10748b", null ],
    [ "axiReadSlave", "classAxiXcf128Reg.html#ae9544f9e76e04ca0e738e7711a3521e1", null ],
    [ "axiWriteMaster", "classAxiXcf128Reg.html#a32ecafc2c76c2f2b6b4acf7491053c0c", null ],
    [ "axiWriteSlave", "classAxiXcf128Reg.html#a5a0a1d44f5be50fd974bf6f143a2cb60", null ],
    [ "status", "classAxiXcf128Reg.html#acf3a0cee8e29cabf96339d310383c4dc", null ],
    [ "config", "classAxiXcf128Reg.html#a5405f9bd5bf24bc263a375e386e7055a", null ],
    [ "axiClk", "classAxiXcf128Reg.html#a4a2f476a4fc068ebeebed7cecdfb9823", null ],
    [ "axiRst", "classAxiXcf128Reg.html#a9864bc09ab85023bbf6c4fbe526d60be", null ],
    [ "ieee", "classAxiXcf128Reg.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classAxiXcf128Reg.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_unsigned", "classAxiXcf128Reg.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "std_logic_arith", "classAxiXcf128Reg.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "surf", "classAxiXcf128Reg.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classAxiXcf128Reg.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classAxiXcf128Reg.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ],
    [ "AxiXcf128Pkg", "classAxiXcf128Reg.html#a580c2c9876129b7b2035d56acbac70b6", null ]
];