v 20040710 1
P 0 900 300 900 1 0 0
{
T 200 950 5 8 1 1 0 6 1
pinnumber=3
T 200 850 5 8 0 1 0 8 1
pinseq=1
T 350 900 9 8 0 1 0 0 1
pinlabel=A
T 350 900 5 8 0 1 0 2 1
pintype=in
}
P 0 500 300 500 1 0 0
{
T 200 550 5 8 1 1 0 6 1
pinnumber=4
T 200 450 5 8 0 1 0 8 1
pinseq=2
T 350 500 9 8 0 1 0 0 1
pinlabel=B
T 350 500 5 8 0 1 0 2 1
pintype=in
}
P 0 100 300 100 1 0 0
{
T 200 150 5 8 1 1 0 6 1
pinnumber=5
T 200 50 5 8 0 1 0 8 1
pinseq=3
T 350 100 9 8 0 1 0 0 1
pinlabel=C
T 350 100 5 8 0 1 0 2 1
pintype=in
}
P 1100 500 1300 500 1 0 1
{
T 1200 550 5 8 1 1 0 0 1
pinnumber=6
T 1200 450 5 8 0 1 0 2 1
pinseq=4
T 950 500 9 8 0 1 0 6 1
pinlabel=Y
T 950 500 5 8 0 1 0 8 1
pintype=out
}
T 1900 400 5 10 0 0 0 0 1
net=VDD:14
T 1900 600 5 10 0 0 0 0 1
net=VSS:7
T 1900 800 5 10 0 0 0 0 1
device=4023
T 1900 1000 5 10 0 0 0 0 1
footprint=DIP14
T 1900 1200 5 10 0 0 0 0 1
numslots=3
T 1900 1400 5 10 0 0 0 0 1
slotdef=1:3,4,5,6
T 1900 1600 5 10 0 0 0 0 1
slotdef=2:1,2,8,9
T 1900 1800 5 10 0 0 0 0 1
slotdef=3:13,12,11,10
T 1900 2000 5 10 0 0 0 0 1
description=3 3-input NAND gates
T 400 0 9 8 1 0 0 0 1
4023
T 1900 2200 5 10 0 0 0 0 1
slot=1
L 300 200 300 800 3 0 0 0 -1 -1
L 300 800 700 800 3 0 0 0 -1 -1
L 300 200 700 200 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1
V 1050 500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 300 200 300 0 3 0 0 0 -1 -1
L 300 1000 300 800 3 0 0 0 -1 -1
T 400 900 8 10 1 1 0 0 1
refdes=U?
T 1900 2400 5 10 0 0 0 0 1
symversion=1.0
