// Seed: 322125572
module module_0 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd41,
    parameter id_3 = 32'd65
) (
    output _id_1,
    input  _id_2,
    output _id_3
);
  assign id_1 = id_1;
  always @(id_3 or 1) begin
    if (1) begin
      SystemTFIdentifier(id_3, 1, 1 - 1, 1);
    end else id_1 <= 1;
    @(posedge id_1) id_2 = id_3;
    id_3 = 1;
    if ({1, 1, 1}) begin
      id_1[id_3[1'h0 : id_2[id_2 : id_2]] : 1] = id_3[id_3] - ~id_1;
    end
    id_3 = id_2;
    id_1 <= 1;
  end
  logic id_4;
  assign id_2[id_1] = id_3;
  logic id_5;
  assign id_3 = id_3;
  type_8(
      1'h0 & id_3[1'b0], 1'd0, id_4
  );
  assign id_4 = id_5;
endmodule
