0.6
2018.3
Dec  7 2018
00:33:28
C:/Documenti/GitHub/project_reti_logiche/project/project.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1584201395,verilog,,,,glbl;project_reti_logiche,,,,,,,,
C:/Users/Alex/OneDrive - Politecnico di Milano/Università/PoliDesk/Progetto Reti Logiche/tb_pfrl_2020_in_wz.vhd,1584182336,vhdl,,,,project_tb,,,,,,,,
