circuit main:
    module main:
        input in: UInt<32>
        input var: UInt<32>
        input var2: UInt<32>
        input cond3: UInt<1>
        output out: UInt<32>
        input go: UInt<1>
        input clk: Clock
        input reset: UInt<1>
        output done: UInt<1>
        out is invalid ; invalidate all output ports.
        out <= UInt(0)
        done is invalid ; invalidate all output ports.
        done <= UInt(0)
        ; COMPONENT START: main
        done <= UInt(1)
        when and(leq(var, var2), cond3):
            out <= in
        ; COMPONENT END: main

