Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat May 24 20:19:51 2025
| Host         : DESKTOP-1C6V4N9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_RIUS_timing_summary_routed.rpt -pb CPU_RIUS_timing_summary_routed.pb -rpx CPU_RIUS_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_RIUS
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               36          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2383)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6462)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2383)
---------------------------
 There are 2280 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_25M (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uu2/uu1/IR_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uu6/w_data_s_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uu6/w_data_s_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6462)
---------------------------------------------------
 There are 6462 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6476          inf        0.000                      0                 6476           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6476 Endpoints
Min Delay          6476 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uu2/uu1/IR_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.142ns  (logic 3.754ns (28.567%)  route 9.388ns (71.433%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[21]/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  uu2/uu1/IR_reg[21]/Q
                         net (fo=259, routed)         4.915     5.352    uu3/SEG_OBUF[7]_inst_i_26_0[21]
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     5.457 r  uu3/SEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000     5.457    uu3/SEG_OBUF[7]_inst_i_78_n_1
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.199     5.656 r  uu3/SEG_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.000     5.656    uu3/SEG_OBUF[7]_inst_i_34_n_1
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I0_O)      0.085     5.741 r  uu3/SEG_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.484     6.226    uu3/SEG_OBUF[7]_inst_i_12_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.264     6.490 r  uu3/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.557     9.047    uu3/SEG_OBUF[7]_inst_i_3_n_1
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.121     9.168 r  uu3/SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.431    10.599    SEG_OBUF[7]
    H19                  OBUF (Prop_obuf_I_O)         2.543    13.142 r  SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.142    SEG[7]
    H19                                                               r  SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.072ns  (logic 3.589ns (27.456%)  route 9.483ns (72.544%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[21]/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  uu2/uu1/IR_reg[21]/Q
                         net (fo=259, routed)         4.915     5.352    uu3/SEG_OBUF[7]_inst_i_26_0[21]
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     5.457 r  uu3/SEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000     5.457    uu3/SEG_OBUF[7]_inst_i_78_n_1
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.199     5.656 r  uu3/SEG_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.000     5.656    uu3/SEG_OBUF[7]_inst_i_34_n_1
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I0_O)      0.085     5.741 r  uu3/SEG_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.484     6.226    uu3/SEG_OBUF[7]_inst_i_12_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.264     6.490 r  uu3/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.556     9.046    uu3/SEG_OBUF[7]_inst_i_3_n_1
    SLICE_X0Y131         LUT4 (Prop_lut4_I0_O)        0.105     9.151 r  uu3/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.527    10.678    SEG_OBUF[5]
    J22                  OBUF (Prop_obuf_I_O)         2.394    13.072 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.072    SEG[5]
    J22                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.023ns  (logic 3.592ns (27.581%)  route 9.431ns (72.419%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[21]/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  uu2/uu1/IR_reg[21]/Q
                         net (fo=259, routed)         4.915     5.352    uu3/SEG_OBUF[7]_inst_i_26_0[21]
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     5.457 r  uu3/SEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000     5.457    uu3/SEG_OBUF[7]_inst_i_78_n_1
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.199     5.656 r  uu3/SEG_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.000     5.656    uu3/SEG_OBUF[7]_inst_i_34_n_1
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I0_O)      0.085     5.741 r  uu3/SEG_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.484     6.226    uu3/SEG_OBUF[7]_inst_i_12_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.264     6.490 r  uu3/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.557     9.047    uu3/SEG_OBUF[7]_inst_i_3_n_1
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.105     9.152 r  uu3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.474    10.626    SEG_OBUF[6]
    G20                  OBUF (Prop_obuf_I_O)         2.397    13.023 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.023    SEG[6]
    G20                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.793ns  (logic 3.746ns (29.286%)  route 9.046ns (70.715%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[21]/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  uu2/uu1/IR_reg[21]/Q
                         net (fo=259, routed)         4.915     5.352    uu3/SEG_OBUF[7]_inst_i_26_0[21]
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     5.457 r  uu3/SEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000     5.457    uu3/SEG_OBUF[7]_inst_i_78_n_1
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.199     5.656 r  uu3/SEG_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.000     5.656    uu3/SEG_OBUF[7]_inst_i_34_n_1
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I0_O)      0.085     5.741 r  uu3/SEG_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.484     6.226    uu3/SEG_OBUF[7]_inst_i_12_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.264     6.490 r  uu3/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.217     8.707    uu3/SEG_OBUF[7]_inst_i_3_n_1
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.108     8.815 r  uu3/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.429    10.244    SEG_OBUF[2]
    H20                  OBUF (Prop_obuf_I_O)         2.548    12.793 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.793    SEG[2]
    H20                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.762ns  (logic 3.762ns (29.476%)  route 9.000ns (70.524%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[21]/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  uu2/uu1/IR_reg[21]/Q
                         net (fo=259, routed)         4.915     5.352    uu3/SEG_OBUF[7]_inst_i_26_0[21]
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     5.457 r  uu3/SEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000     5.457    uu3/SEG_OBUF[7]_inst_i_78_n_1
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.199     5.656 r  uu3/SEG_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.000     5.656    uu3/SEG_OBUF[7]_inst_i_34_n_1
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I0_O)      0.085     5.741 r  uu3/SEG_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.484     6.226    uu3/SEG_OBUF[7]_inst_i_12_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.264     6.490 r  uu3/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.225     8.714    uu3/SEG_OBUF[7]_inst_i_3_n_1
    SLICE_X0Y131         LUT4 (Prop_lut4_I3_O)        0.108     8.822 r  uu3/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.375    10.198    SEG_OBUF[4]
    K22                  OBUF (Prop_obuf_I_O)         2.564    12.762 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.762    SEG[4]
    K22                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.615ns  (logic 3.587ns (28.431%)  route 9.029ns (71.569%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[21]/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  uu2/uu1/IR_reg[21]/Q
                         net (fo=259, routed)         4.915     5.352    uu3/SEG_OBUF[7]_inst_i_26_0[21]
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     5.457 r  uu3/SEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000     5.457    uu3/SEG_OBUF[7]_inst_i_78_n_1
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.199     5.656 r  uu3/SEG_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.000     5.656    uu3/SEG_OBUF[7]_inst_i_34_n_1
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I0_O)      0.085     5.741 r  uu3/SEG_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.484     6.226    uu3/SEG_OBUF[7]_inst_i_12_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.264     6.490 r  uu3/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.217     8.707    uu3/SEG_OBUF[7]_inst_i_3_n_1
    SLICE_X0Y131         LUT4 (Prop_lut4_I1_O)        0.105     8.812 r  uu3/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.412    10.224    SEG_OBUF[1]
    H22                  OBUF (Prop_obuf_I_O)         2.392    12.615 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.615    SEG[1]
    H22                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu2/uu1/IR_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.590ns  (logic 3.584ns (28.470%)  route 9.006ns (71.530%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE                         0.000     0.000 r  uu2/uu1/IR_reg[21]/C
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.437     0.437 f  uu2/uu1/IR_reg[21]/Q
                         net (fo=259, routed)         4.915     5.352    uu3/SEG_OBUF[7]_inst_i_26_0[21]
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.105     5.457 f  uu3/SEG_OBUF[7]_inst_i_78/O
                         net (fo=1, routed)           0.000     5.457    uu3/SEG_OBUF[7]_inst_i_78_n_1
    SLICE_X41Y84         MUXF7 (Prop_muxf7_I0_O)      0.199     5.656 f  uu3/SEG_OBUF[7]_inst_i_34/O
                         net (fo=1, routed)           0.000     5.656    uu3/SEG_OBUF[7]_inst_i_34_n_1
    SLICE_X41Y84         MUXF8 (Prop_muxf8_I0_O)      0.085     5.741 f  uu3/SEG_OBUF[7]_inst_i_12/O
                         net (fo=1, routed)           0.484     6.226    uu3/SEG_OBUF[7]_inst_i_12_n_1
    SLICE_X42Y84         LUT6 (Prop_lut6_I3_O)        0.264     6.490 f  uu3/SEG_OBUF[7]_inst_i_3/O
                         net (fo=7, routed)           2.225     8.714    uu3/SEG_OBUF[7]_inst_i_3_n_1
    SLICE_X0Y131         LUT4 (Prop_lut4_I2_O)        0.105     8.819 r  uu3/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.381    10.201    SEG_OBUF[3]
    K21                  OBUF (Prop_obuf_I_O)         2.389    12.590 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.590    SEG[3]
    K21                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu3/Data_B_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu3/FR_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.469ns  (logic 1.353ns (12.924%)  route 9.116ns (87.076%))
  Logic Levels:           8  (FDRE=1 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE                         0.000     0.000 r  uu3/Data_B_reg[5]/C
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  uu3/Data_B_reg[5]/Q
                         net (fo=42, routed)          2.637     3.074    uu3/Data_B_reg[31]_0[5]
    SLICE_X39Y87         LUT4 (Prop_lut4_I3_O)        0.124     3.198 r  uu3/F[29]_i_32/O
                         net (fo=2, routed)           0.357     3.555    uu3/F[29]_i_32_n_1
    SLICE_X39Y87         LUT5 (Prop_lut5_I4_O)        0.267     3.822 r  uu3/F[29]_i_18/O
                         net (fo=32, routed)          1.486     5.308    uu3/F[29]_i_18_n_1
    SLICE_X33Y81         LUT4 (Prop_lut4_I1_O)        0.105     5.413 r  uu3/F[29]_i_15/O
                         net (fo=47, routed)          2.486     7.899    uu3/F[29]_i_15_n_1
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.105     8.004 r  uu3/F[6]_i_4/O
                         net (fo=1, routed)           0.535     8.538    uu3/F[6]_i_4_n_1
    SLICE_X50Y82         LUT5 (Prop_lut5_I3_O)        0.105     8.643 f  uu3/F[6]_i_1/O
                         net (fo=2, routed)           0.685     9.328    uu3/F[6]_i_1_n_1
    SLICE_X46Y82         LUT4 (Prop_lut4_I3_O)        0.105     9.433 f  uu3/FR[3]_i_4/O
                         net (fo=1, routed)           0.931    10.364    uu3/FR[3]_i_4_n_1
    SLICE_X37Y84         LUT6 (Prop_lut6_I2_O)        0.105    10.469 r  uu3/FR[3]_i_1/O
                         net (fo=1, routed)           0.000    10.469    uu3/p_3_out[3]
    SLICE_X37Y84         FDRE                                         r  uu3/FR_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uu4/DM_Memory_reg[31][0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 1.047ns (10.931%)  route 8.528ns (89.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB8                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.788     2.730    uu3/uu1/rst_n_IBUF
    SLICE_X59Y60         LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  uu3/uu1/DM_Memory[0][31]_i_3/O
                         net (fo=2039, routed)        6.739     9.574    uu4/DM_Memory_reg[0][31]_0
    SLICE_X39Y92         FDPE                                         f  uu4/DM_Memory_reg[31][0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            uu4/DM_Memory_reg[31][31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 1.047ns (10.931%)  route 8.528ns (89.069%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB8                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB8                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.788     2.730    uu3/uu1/rst_n_IBUF
    SLICE_X59Y60         LUT1 (Prop_lut1_I0_O)        0.105     2.835 f  uu3/uu1/DM_Memory[0][31]_i_3/O
                         net (fo=2039, routed)        6.739     9.574    uu4/DM_Memory_reg[0][31]_0
    SLICE_X39Y92         FDCE                                         f  uu4/DM_Memory_reg[31][31]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uu6/FSM_onehot_ST_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu6/Reg_Write_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDCE                         0.000     0.000 r  uu6/FSM_onehot_ST_reg[7]/C
    SLICE_X55Y84         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uu6/FSM_onehot_ST_reg[7]/Q
                         net (fo=14, routed)          0.102     0.243    uu6/FSM_onehot_ST_reg[7]_0[3]
    SLICE_X54Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.288 r  uu6/Reg_Write_i_1/O
                         net (fo=1, routed)           0.000     0.288    uu6/Reg_Write_i_1_n_1
    SLICE_X54Y84         FDCE                                         r  uu6/Reg_Write_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/PC_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu2/uu1/PC_reg[30]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.390%)  route 0.161ns (49.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDCE                         0.000     0.000 r  uu6/PC_Write_reg/C
    SLICE_X54Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uu6/PC_Write_reg/Q
                         net (fo=64, routed)          0.161     0.325    uu2/uu1/IR_Write
    SLICE_X53Y86         FDCE                                         r  uu2/uu1/PC_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/PC_Write_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu2/uu1/PC_reg[31]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.390%)  route 0.161ns (49.610%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDCE                         0.000     0.000 r  uu6/PC_Write_reg/C
    SLICE_X54Y86         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  uu6/PC_Write_reg/Q
                         net (fo=64, routed)          0.161     0.325    uu2/uu1/IR_Write
    SLICE_X53Y86         FDCE                                         r  uu2/uu1/PC_reg[31]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/FSM_onehot_ST_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu6/FSM_onehot_ST_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.540%)  route 0.149ns (44.460%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE                         0.000     0.000 r  uu6/FSM_onehot_ST_reg[1]/C
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uu6/FSM_onehot_ST_reg[1]/Q
                         net (fo=3, routed)           0.149     0.290    uu6/FSM_onehot_ST_reg_n_1_[1]
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.045     0.335 r  uu6/FSM_onehot_ST[2]_i_1/O
                         net (fo=2, routed)           0.000     0.335    uu6/D[0]
    SLICE_X56Y85         FDCE                                         r  uu6/FSM_onehot_ST_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu4/DM_Memory_reg[14][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu4/DM_Memory_reg[14][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.920%)  route 0.153ns (45.080%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE                         0.000     0.000 r  uu4/DM_Memory_reg[14][2]/C
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu4/DM_Memory_reg[14][2]/Q
                         net (fo=2, routed)           0.153     0.294    uu3/DM_Memory_reg[14][2]_0
    SLICE_X45Y93         LUT4 (Prop_lut4_I2_O)        0.045     0.339 r  uu3/DM_Memory[14][2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    uu4/DM_Memory_reg[14][2]_1
    SLICE_X45Y93         FDRE                                         r  uu4/DM_Memory_reg[14][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu6/FSM_onehot_ST_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uu6/FSM_onehot_ST_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.128ns (36.880%)  route 0.219ns (63.120%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE                         0.000     0.000 r  uu6/FSM_onehot_ST_reg[8]/C
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uu6/FSM_onehot_ST_reg[8]/Q
                         net (fo=12, routed)          0.219     0.347    uu6/FSM_onehot_ST_reg_n_1_[8]
    SLICE_X56Y86         FDCE                                         r  uu6/FSM_onehot_ST_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu4/DM_Memory_reg[18][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu4/DM_Memory_reg[18][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.857%)  route 0.166ns (47.143%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE                         0.000     0.000 r  uu4/DM_Memory_reg[18][1]/C
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu4/DM_Memory_reg[18][1]/Q
                         net (fo=2, routed)           0.166     0.307    uu3/DM_Memory_reg[18][1]_0
    SLICE_X49Y95         LUT3 (Prop_lut3_I0_O)        0.045     0.352 r  uu3/DM_Memory[18][1]_i_1/O
                         net (fo=1, routed)           0.000     0.352    uu4/DM_Memory_reg[18][1]_1
    SLICE_X49Y95         FDRE                                         r  uu4/DM_Memory_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu4/DM_Memory_reg[11][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu4/DM_Memory_reg[11][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE                         0.000     0.000 r  uu4/DM_Memory_reg[11][1]/C
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu4/DM_Memory_reg[11][1]/Q
                         net (fo=2, routed)           0.167     0.308    uu3/DM_Memory_reg[11][1]_0
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.045     0.353 r  uu3/DM_Memory[11][1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    uu4/DM_Memory_reg[11][1]_1
    SLICE_X49Y94         FDRE                                         r  uu4/DM_Memory_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu4/DM_Memory_reg[12][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu4/DM_Memory_reg[12][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE                         0.000     0.000 r  uu4/DM_Memory_reg[12][3]/C
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu4/DM_Memory_reg[12][3]/Q
                         net (fo=2, routed)           0.167     0.308    uu3/DM_Memory_reg[12]_4[1]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  uu3/DM_Memory[12][3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    uu4/DM_Memory_reg[12][3]_1
    SLICE_X45Y93         FDRE                                         r  uu4/DM_Memory_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uu4/DM_Memory_reg[27][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uu4/DM_Memory_reg[27][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE                         0.000     0.000 r  uu4/DM_Memory_reg[27][3]/C
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uu4/DM_Memory_reg[27][3]/Q
                         net (fo=2, routed)           0.167     0.308    uu3/DM_Memory_reg[27][3]_0
    SLICE_X45Y94         LUT4 (Prop_lut4_I2_O)        0.045     0.353 r  uu3/DM_Memory[27][3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    uu4/DM_Memory_reg[27][3]_1
    SLICE_X45Y94         FDRE                                         r  uu4/DM_Memory_reg[27][3]/D
  -------------------------------------------------------------------    -------------------





