Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul  9 04:09:11 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/md_kernel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+---------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                           Instance                          |                                Module                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------+---------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                |                                                               (top) |       6203 |       6147 |       0 |   56 | 4074 |      0 |      0 |    0 |         33 |
|   bd_0_i                                                    |                                                                bd_0 |       6203 |       6147 |       0 |   56 | 4074 |      0 |      0 |    0 |         33 |
|     hls_inst                                                |                                                     bd_0_hls_inst_0 |       6203 |       6147 |       0 |   56 | 4074 |      0 |      0 |    0 |         33 |
|       inst                                                  |                                           bd_0_hls_inst_0_md_kernel |       6203 |       6147 |       0 |   56 | 4074 |      0 |      0 |    0 |         33 |
|         (inst)                                              |                                           bd_0_hls_inst_0_md_kernel |         43 |         43 |       0 |    0 | 1076 |      0 |      0 |    0 |          0 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U1               |        bd_0_hls_inst_0_md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1 |        900 |        900 |       0 |    0 |  367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U1)           |        bd_0_hls_inst_0_md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1 |        194 |        194 |       0 |    0 |  129 |      0 |      0 |    0 |          0 |
|           md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u | bd_0_hls_inst_0_md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_390 |        706 |        706 |       0 |    0 |  238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U2               |      bd_0_hls_inst_0_md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_0 |        770 |        770 |       0 |    0 |  366 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U2)           |      bd_0_hls_inst_0_md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_0 |         64 |         64 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|           md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u | bd_0_hls_inst_0_md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_296 |        706 |        706 |       0 |    0 |  238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U3               |      bd_0_hls_inst_0_md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |        771 |        771 |       0 |    0 |  366 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U3)           |      bd_0_hls_inst_0_md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_1 |         65 |         65 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|           md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u |     bd_0_hls_inst_0_md_kernel_dadddsub_64ns_64ns_64_4_full_dsp_1_ip |        706 |        706 |       0 |    0 |  238 |      0 |      0 |    0 |          3 |
|         ddiv_64ns_64ns_64_14_no_dsp_1_U7                    |             bd_0_hls_inst_0_md_kernel_ddiv_64ns_64ns_64_14_no_dsp_1 |       3163 |       3107 |       0 |   56 | 1266 |      0 |      0 |    0 |          0 |
|           (ddiv_64ns_64ns_64_14_no_dsp_1_U7)                |             bd_0_hls_inst_0_md_kernel_ddiv_64ns_64ns_64_14_no_dsp_1 |          0 |          0 |       0 |    0 |   64 |      0 |      0 |    0 |          0 |
|           md_kernel_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u      |          bd_0_hls_inst_0_md_kernel_ddiv_64ns_64ns_64_14_no_dsp_1_ip |       3163 |       3107 |       0 |   56 | 1202 |      0 |      0 |    0 |          0 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U4                    |             bd_0_hls_inst_0_md_kernel_dmul_64ns_64ns_64_4_max_dsp_1 |        326 |        326 |       0 |    0 |  211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U4)                |             bd_0_hls_inst_0_md_kernel_dmul_64ns_64ns_64_4_max_dsp_1 |        226 |        226 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|           md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_ip_u      |       bd_0_hls_inst_0_md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_ip_50 |        100 |        100 |       0 |    0 |   83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U5                    |           bd_0_hls_inst_0_md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_2 |        132 |        132 |       0 |    0 |  211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U5)                |           bd_0_hls_inst_0_md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_2 |         32 |         32 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|           md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_ip_u      |       bd_0_hls_inst_0_md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_ip_10 |        100 |        100 |       0 |    0 |   83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U6                    |           bd_0_hls_inst_0_md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_3 |        100 |        100 |       0 |    0 |  211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U6)                |           bd_0_hls_inst_0_md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_3 |          0 |          0 |       0 |    0 |  128 |      0 |      0 |    0 |          0 |
|           md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_ip_u      |          bd_0_hls_inst_0_md_kernel_dmul_64ns_64ns_64_4_max_dsp_1_ip |        100 |        100 |       0 |    0 |   83 |      0 |      0 |    0 |          8 |
+-------------------------------------------------------------+---------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


