<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 286</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:18px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page286-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a286.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">12-6&#160;Vol. 1</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL¬Æ SSE3, SSSE3,&#160;INTEL¬Æ&#160;SSE4 AND INTEL¬Æ AESNI</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft07">MONITOR and MWAIT are&#160;targeted&#160;for system software&#160;that&#160;supports efficient&#160;thread synchr<a href="˛ˇ">onization, See Chapter&#160;<br/>13 in&#160;</a>the&#160;<i>Intel¬Æ 64&#160;and&#160;IA-32&#160;Architectures Software&#160;Developer‚Äôs&#160;Manual,&#160;Volume 3A&#160;</i>for details.</p>
<p style="position:absolute;top:167px;left:68px;white-space:nowrap" class="ft04">12.4.3&#160;</p>
<p style="position:absolute;top:167px;left:148px;white-space:nowrap" class="ft04">Enable FTZ and DAZ for SIMD Floating-Point&#160;Computation</p>
<p style="position:absolute;top:198px;left:68px;white-space:nowrap" class="ft07">Enabling the FTZ and DAZ flags in&#160;the MXCSR register is&#160;likely to accelerate SIMD floating-point computation&#160;where&#160;<br/>strict&#160;compliance&#160;to the&#160;IEEE standard 754-1985&#160;is not required.&#160;The&#160;FTZ flag&#160;is available to&#160;Intel 64&#160;and&#160;IA-32&#160;<br/>processors that support the SSE; DAZ is available to&#160;Intel 64 processors and to most&#160;IA-32 processors that support&#160;<br/>SSE/SSE2/SSE3.&#160;<br/>Software&#160;can detect&#160;the&#160;presence&#160;of&#160;DAZ, modify the&#160;MXCSR&#160;register, and&#160;save&#160;and restore state information&#160;by&#160;<br/>following&#160;the techniques&#160;discussed&#160;in&#160;<a href="o_7281d5ea06a5b67a-274.html">Section&#160;11.6.3&#160;through Sec</a><a href="o_7281d5ea06a5b67a-275.html">tion 11.6.6.</a></p>
<p style="position:absolute;top:338px;left:68px;white-space:nowrap" class="ft04">12.4.4&#160;</p>
<p style="position:absolute;top:338px;left:148px;white-space:nowrap" class="ft04">Programming SSE3 with SSE/SSE2 Extensions</p>
<p style="position:absolute;top:369px;left:68px;white-space:nowrap" class="ft07">SIMD instructions in&#160;SSE3 extensions&#160;are intended&#160;to&#160;complement the&#160;use of&#160;SSE/SSE2&#160;in programming SIMD&#160;<br/>applications. Application&#160;software that intends to&#160;use SSE3&#160;instructions should&#160;also check&#160;for&#160;the availability&#160;of&#160;<br/>SSE/SSE2&#160;instructions.<br/>The FISTTP instruction in SSE3 is&#160;intended&#160;to&#160;accelerate&#160;x87 style&#160;programming&#160;where performance&#160;is&#160;limited&#160;by&#160;<br/>frequent floating-point conversion&#160;to integers; this happens when&#160;the x87 FPU control&#160;word is&#160;modified frequently.&#160;<br/>Use of FISTTP&#160;can&#160;eliminate the&#160;need&#160;to&#160;access the&#160;x87&#160;FPU control word.</p>
<p style="position:absolute;top:514px;left:68px;white-space:nowrap" class="ft05">12.5&#160;</p>
<p style="position:absolute;top:514px;left:147px;white-space:nowrap" class="ft05">OVERVIEW OF&#160;SSSE3 INSTRUCTIONS</p>
<p style="position:absolute;top:550px;left:68px;white-space:nowrap" class="ft07">SSSE3 provides 32&#160;instructions to accelerate a variety of&#160;multimedia and signal processing applications&#160;employing&#160;<br/>SIMD&#160;integer data.&#160;See:</p>
<p style="position:absolute;top:589px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:589px;left:93px;white-space:nowrap" class="ft02"><a href="o_7281d5ea06a5b67a-286.html">Section&#160;12.6, ‚ÄúSSSE3 Instructions,‚Äù</a>&#160;provides an&#160;introduction&#160;to individual&#160;SSSE3 instructions.&#160;</p>
<p style="position:absolute;top:611px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:612px;left:93px;white-space:nowrap" class="ft07"><i>Intel¬Æ&#160;64&#160;and IA-32&#160;Architectures&#160;Software&#160;Developer‚Äôs Manual,&#160;Volumes&#160;2A&#160;&amp;&#160;2B,</i>&#160;provide detailed&#160;<br/>information on individual instructions.</p>
<p style="position:absolute;top:650px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:651px;left:93px;white-space:nowrap" class="ft07"><a href="˛ˇ">Chapter&#160;13, ‚ÄúSystem Programming for Instruction Set&#160;Extensions and Processor Extended&#160;States,‚Äù</a>&#160;in the&#160;<br/><i>Intel¬Æ 64 and&#160;IA-32 Architectures Software&#160;Developer‚Äôs&#160;Manual,&#160;Volume 3A,</i>&#160;gives&#160;guidelines for&#160;integrating&#160;<br/>SSE/SSE2/SSE3/SSSE3 extensions&#160;into&#160;an operating-system&#160;environment.</p>
<p style="position:absolute;top:739px;left:68px;white-space:nowrap" class="ft05">12.6 SSSE3&#160;</p>
<p style="position:absolute;top:739px;left:212px;white-space:nowrap" class="ft05">INSTRUCTIONS</p>
<p style="position:absolute;top:775px;left:68px;white-space:nowrap" class="ft02">SSSE3 instructions include:</p>
<p style="position:absolute;top:797px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:798px;left:93px;white-space:nowrap" class="ft02">Twelve&#160;instructions that&#160;perform horizontal&#160;addition&#160;or subtraction&#160;operations.</p>
<p style="position:absolute;top:820px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:820px;left:93px;white-space:nowrap" class="ft02">Six instructions&#160;that&#160;evaluate the&#160;absolute&#160;values.</p>
<p style="position:absolute;top:842px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:843px;left:93px;white-space:nowrap" class="ft02">Two&#160;instructions&#160;that perform multiply&#160;and add operations&#160;and speed&#160;up&#160;the evaluation of dot products.</p>
<p style="position:absolute;top:865px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:865px;left:93px;white-space:nowrap" class="ft02">Two instructions that&#160;accelerate packed-integer&#160;multiply&#160;operations and&#160;produce&#160;integer values with scaling.</p>
<p style="position:absolute;top:887px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:888px;left:93px;white-space:nowrap" class="ft02">Two&#160;instructions&#160;that perform a&#160;byte-wise, in-place shuffle according to&#160;the second&#160;shuffle&#160;control operand.</p>
<p style="position:absolute;top:910px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:910px;left:93px;white-space:nowrap" class="ft07">Six&#160;instructions&#160;that negate packed integers in&#160;the&#160;destination operand if&#160;the signs&#160;of the&#160;corresponding&#160;<br/>element in the&#160;source&#160;operand&#160;is&#160;less than&#160;zero.</p>
<p style="position:absolute;top:949px;left:68px;white-space:nowrap" class="ft06">‚Ä¢</p>
<p style="position:absolute;top:949px;left:93px;white-space:nowrap" class="ft02">Two instructions that&#160;align&#160;data from the&#160;composite of&#160;two&#160;operands.</p>
<p style="position:absolute;top:973px;left:68px;white-space:nowrap" class="ft08">The&#160;operands&#160;of these&#160;instructions are&#160;packed&#160;integers&#160;of byte, word, or&#160;double&#160;word sizes.&#160;The operands&#160;are&#160;<br/>stored&#160;as 64&#160;or&#160;128&#160;bit&#160;data&#160;in MMX&#160;registers,&#160;XMM registers, or memory.<br/>The instructions are&#160;discussed in&#160;more detail in&#160;the following paragraphs.</p>
</div>
</body>
</html>
