@N: MF249 |Running in 32-bit mode.
@N: MF667 |Clock conversion disabled 
@N: BN225 |Writing default property annotation file C:\Users\Aaron\Desktop\fpga2\FPGA\synthesis\display.sap.
