// Seed: 3498472566
module module_0 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wand id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wor id_7,
    input wand id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wire id_12,
    input tri0 id_13,
    input wire id_14
);
  logic id_16 = id_11, id_17;
  assign id_3 = -1;
endmodule
module module_0 #(
    parameter id_2 = 32'd56
) (
    output uwire id_0,
    input supply1 id_1,
    input supply0 _id_2,
    output wor module_1
);
  assign id_0 = "" ? id_1 : -1;
  parameter id_5 = -1'b0;
  assign id_3 = id_5[1];
  wire [id_2 : -1  ==  1] id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_13 = 0;
  always force id_3 = 1;
endmodule
