//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_mul_11 // -- Begin function triton_poi_fused_add_mul_11
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_add_mul_11
.visible .entry triton_poi_fused_add_mul_11(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_11_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_11_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_11_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_11_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_11_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_mul_11_param_5,
	.param .u32 triton_poi_fused_add_mul_11_param_6,
	.param .u32 triton_poi_fused_add_mul_11_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<53>;
	.reg .b32 	%r<193>;
	.reg .f32 	%f<57>;
	.reg .b64 	%rd<61>;
	.loc	1 19 0                          // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:19:0

// %bb.0:
	ld.param.u64 	%rd37, [triton_poi_fused_add_mul_11_param_0];
	ld.param.u64 	%rd38, [triton_poi_fused_add_mul_11_param_1];
$L__tmp0:
	.loc	1 22 28                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:22:33
	shl.b32 	%r83, %r1, 10;
	ld.param.u64 	%rd39, [triton_poi_fused_add_mul_11_param_2];
	ld.param.u64 	%rd40, [triton_poi_fused_add_mul_11_param_3];
	.loc	1 23 44                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:23:44
	mov.u32 	%r84, %tid.x;
	and.b32  	%r85, %r84, 127;
	ld.param.u64 	%rd41, [triton_poi_fused_add_mul_11_param_4];
	or.b32  	%r86, %r85, 128;
	ld.param.u64 	%rd42, [triton_poi_fused_add_mul_11_param_5];
	or.b32  	%r87, %r85, 256;
	or.b32  	%r88, %r85, 384;
	shl.b32 	%r89, %r84, 2;
	and.b32  	%r90, %r89, 508;
	.loc	1 23 23                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:23:23
	or.b32  	%r91, %r83, %r85;
	or.b32  	%r92, %r83, %r86;
	or.b32  	%r93, %r83, %r87;
	or.b32  	%r94, %r83, %r88;
	or.b32  	%r95, %r91, 512;
	or.b32  	%r96, %r91, 640;
	or.b32  	%r97, %r91, 768;
	or.b32  	%r98, %r91, 896;
	or.b32  	%r99, %r83, %r90;
	.loc	1 25 28                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 27 21                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:27:21
	setp.lt.s32 	%p1, %r2, 128;
	.loc	1 30 19                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:30:19
	shr.s32 	%r101, %r99, 31;
	shr.u32 	%r102, %r101, 24;
	add.s32 	%r103, %r99, %r102;
	bfe.s32 	%r104, %r1, 21, 1;
	shr.u32 	%r105, %r104, 24;
	add.s32 	%r106, %r105, %r99;
	shl.b32 	%r107, %r106, 7;
	.loc	1 31 19                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:31:19
	and.b32  	%r108, %r103, -256;
	sub.s32 	%r109, %r99, %r108;
	.loc	1 32 21                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:32:21
	shr.u32 	%r110, %r104, 28;
	add.s32 	%r111, %r91, %r110;
	shr.s32 	%r112, %r111, 4;
	add.s32 	%r113, %r92, %r110;
	shr.s32 	%r114, %r113, 4;
	add.s32 	%r115, %r93, %r110;
	shr.s32 	%r116, %r115, 4;
	add.s32 	%r117, %r94, %r110;
	shr.s32 	%r118, %r117, 4;
	add.s32 	%r119, %r95, %r110;
	shr.s32 	%r120, %r119, 4;
	add.s32 	%r121, %r96, %r110;
	shr.s32 	%r122, %r121, 4;
	add.s32 	%r123, %r97, %r110;
	shr.s32 	%r124, %r123, 4;
	add.s32 	%r125, %r98, %r110;
	shr.s32 	%r126, %r125, 4;
	.loc	1 32 27                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:32:27
	shr.u32 	%r127, %r112, 28;
	add.s32 	%r128, %r112, %r127;
	and.b32  	%r129, %r128, -48;
	sub.s32 	%r130, %r112, %r129;
	shr.u32 	%r131, %r114, 28;
	add.s32 	%r132, %r114, %r131;
	and.b32  	%r133, %r132, -16;
	sub.s32 	%r134, %r114, %r133;
	shr.u32 	%r135, %r116, 28;
	add.s32 	%r136, %r116, %r135;
	and.b32  	%r137, %r136, -16;
	sub.s32 	%r138, %r116, %r137;
	shr.u32 	%r139, %r118, 28;
	add.s32 	%r140, %r118, %r139;
	and.b32  	%r141, %r140, -16;
	sub.s32 	%r142, %r118, %r141;
	shr.u32 	%r143, %r120, 28;
	add.s32 	%r144, %r120, %r143;
	and.b32  	%r145, %r144, -16;
	sub.s32 	%r146, %r120, %r145;
	shr.u32 	%r147, %r122, 28;
	add.s32 	%r148, %r122, %r147;
	and.b32  	%r149, %r148, -16;
	sub.s32 	%r150, %r122, %r149;
	shr.u32 	%r151, %r124, 28;
	add.s32 	%r152, %r124, %r151;
	and.b32  	%r153, %r152, -16;
	sub.s32 	%r154, %r124, %r153;
	shr.u32 	%r155, %r126, 28;
	add.s32 	%r156, %r126, %r155;
	and.b32  	%r157, %r156, -16;
	sub.s32 	%r158, %r126, %r157;
	.loc	1 33 39                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:33:39
	shl.b32 	%r159, %r91, 7;
	shl.b32 	%r160, %r92, 7;
	shl.b32 	%r161, %r93, 7;
	shl.b32 	%r162, %r94, 7;
	shl.b32 	%r163, %r95, 7;
	shl.b32 	%r164, %r96, 7;
	shl.b32 	%r165, %r97, 7;
	shl.b32 	%r166, %r98, 7;
	.loc	1 33 35                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:33:35
	add.s32 	%r167, %r159, %r2;
	add.s32 	%r168, %r160, %r2;
	add.s32 	%r169, %r161, %r2;
	add.s32 	%r170, %r162, %r2;
	add.s32 	%r171, %r2, %r163;
	add.s32 	%r172, %r2, %r164;
	add.s32 	%r173, %r2, %r165;
	add.s32 	%r174, %r2, %r166;
	.loc	1 33 30                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:33:30
	mul.wide.s32 	%rd43, %r167, 4;
	add.s64 	%rd1, %rd37, %rd43;
	mul.wide.s32 	%rd44, %r168, 4;
	add.s64 	%rd2, %rd37, %rd44;
	mul.wide.s32 	%rd45, %r169, 4;
	add.s64 	%rd3, %rd37, %rd45;
	mul.wide.s32 	%rd46, %r170, 4;
	add.s64 	%rd4, %rd37, %rd46;
	mul.wide.s32 	%rd47, %r171, 4;
	add.s64 	%rd5, %rd37, %rd47;
	mul.wide.s32 	%rd48, %r172, 4;
	add.s64 	%rd6, %rd37, %rd48;
	mul.wide.s32 	%rd49, %r173, 4;
	add.s64 	%rd7, %rd37, %rd49;
	mul.wide.s32 	%rd50, %r174, 4;
	add.s64 	%rd8, %rd37, %rd50;
	.loc	1 33 44                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:33:44
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r5;
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r7;
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f6, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r9;
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f8, %r10;
	.loc	1 34 30                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:34:30
	add.s64 	%rd9, %rd38, %rd43;
	add.s64 	%rd10, %rd38, %rd44;
	add.s64 	%rd11, %rd38, %rd45;
	add.s64 	%rd12, %rd38, %rd46;
	add.s64 	%rd13, %rd38, %rd47;
	add.s64 	%rd14, %rd38, %rd48;
	add.s64 	%rd15, %rd38, %rd49;
	add.s64 	%rd16, %rd38, %rd50;
	.loc	1 34 44                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:34:44
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r11;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd11 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r13;
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd12 + 0 ];
	// end inline asm
	mov.b32 	%f12, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r15;
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd14 + 0 ];
	// end inline asm
	mov.b32 	%f14, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd15 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r17;
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd16 + 0 ];
	// end inline asm
	mov.b32 	%f16, %r18;
	.loc	1 35 39                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:35:39
	shl.b32 	%r175, %r2, 8;
	.loc	1 35 35                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:35:35
	add.s32 	%r176, %r109, %r175;
	.loc	1 35 50                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:35:50
	shl.b32 	%r177, %r103, 7;
	and.b32  	%r178, %r177, -32768;
	add.s32 	%r179, %r107, 65536;
	and.b32  	%r180, %r179, -32768;
	.loc	1 35 44                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:35:44
	add.s32 	%r181, %r176, %r178;
	add.s32 	%r182, %r176, %r180;
	.loc	1 35 30                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:35:30
	mul.wide.s32 	%rd51, %r181, 4;
	add.s64 	%rd17, %rd39, %rd51;
	mul.wide.s32 	%rd52, %r182, 4;
	add.s64 	%rd18, %rd39, %rd52;
	.loc	1 35 55                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:35:55
	// begin inline asm
	mov.u32 %r28, 0x0;
	mov.u32 %r30, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r34, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r28, %r30, %r32, %r34 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r36, 0x0;
	mov.u32 %r38, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r42, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r36, %r38, %r40, %r42 }, [ %rd18 + 0 ];
	// end inline asm
	shl.b32 	%r183, %r90, 3;
	mov.u32 	%r184, global_smem;
	add.s32 	%r27, %r184, %r183;
	mov.pred 	%p19, -1;
	// begin inline asm
	@%p19 st.shared.b32 [ %r27 + 0 ], %r28;
	// end inline asm
	add.s32 	%r29, %r27, 8;
	// begin inline asm
	@%p19 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	add.s32 	%r31, %r27, 16;
	// begin inline asm
	@%p19 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	add.s32 	%r33, %r27, 24;
	// begin inline asm
	@%p19 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r185, %r85, 3;
	add.s32 	%r186, %r184, %r185;
	ld.shared.f32 	%f17, [%r186];
	shl.b32 	%r187, %r86, 3;
	add.s32 	%r188, %r184, %r187;
	ld.shared.f32 	%f18, [%r188];
	shl.b32 	%r189, %r87, 3;
	add.s32 	%r190, %r184, %r189;
	ld.shared.f32 	%f19, [%r190];
	shl.b32 	%r191, %r88, 3;
	add.s32 	%r192, %r184, %r191;
	ld.shared.f32 	%f20, [%r192];
	bar.sync 	0;
	// begin inline asm
	@%p19 st.shared.b32 [ %r27 + 0 ], %r36;
	// end inline asm
	// begin inline asm
	@%p19 st.shared.b32 [ %r29 + 0 ], %r38;
	// end inline asm
	// begin inline asm
	@%p19 st.shared.b32 [ %r31 + 0 ], %r40;
	// end inline asm
	// begin inline asm
	@%p19 st.shared.b32 [ %r33 + 0 ], %r42;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f21, [%r186];
	ld.shared.f32 	%f22, [%r188];
	ld.shared.f32 	%f23, [%r190];
	ld.shared.f32 	%f24, [%r192];
	.loc	1 36 30                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:36:30
	add.s64 	%rd19, %rd40, %rd51;
	add.s64 	%rd20, %rd40, %rd52;
	.loc	1 36 55                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:36:55
	// begin inline asm
	mov.u32 %r52, 0x0;
	mov.u32 %r54, 0x0;
	mov.u32 %r56, 0x0;
	mov.u32 %r58, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r52, %r54, %r56, %r58 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r60, 0x0;
	mov.u32 %r62, 0x0;
	mov.u32 %r64, 0x0;
	mov.u32 %r66, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r60, %r62, %r64, %r66 }, [ %rd20 + 0 ];
	// end inline asm
	bar.sync 	0;
	// begin inline asm
	@%p19 st.shared.b32 [ %r27 + 0 ], %r52;
	// end inline asm
	// begin inline asm
	@%p19 st.shared.b32 [ %r29 + 0 ], %r54;
	// end inline asm
	// begin inline asm
	@%p19 st.shared.b32 [ %r31 + 0 ], %r56;
	// end inline asm
	// begin inline asm
	@%p19 st.shared.b32 [ %r33 + 0 ], %r58;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r186];
	ld.shared.f32 	%f26, [%r188];
	ld.shared.f32 	%f27, [%r190];
	ld.shared.f32 	%f28, [%r192];
	bar.sync 	0;
	// begin inline asm
	@%p19 st.shared.b32 [ %r27 + 0 ], %r60;
	// end inline asm
	// begin inline asm
	@%p19 st.shared.b32 [ %r29 + 0 ], %r62;
	// end inline asm
	// begin inline asm
	@%p19 st.shared.b32 [ %r31 + 0 ], %r64;
	// end inline asm
	// begin inline asm
	@%p19 st.shared.b32 [ %r33 + 0 ], %r66;
	// end inline asm
	bar.sync 	0;
	ld.shared.f32 	%f29, [%r186];
	ld.shared.f32 	%f30, [%r188];
	ld.shared.f32 	%f31, [%r190];
	ld.shared.f32 	%f32, [%r192];
	.loc	1 37 30                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:37:30
	mul.wide.s32 	%rd53, %r130, 4;
	add.s64 	%rd21, %rd41, %rd53;
	mul.wide.s32 	%rd54, %r134, 4;
	add.s64 	%rd22, %rd41, %rd54;
	mul.wide.s32 	%rd55, %r138, 4;
	add.s64 	%rd23, %rd41, %rd55;
	mul.wide.s32 	%rd56, %r142, 4;
	add.s64 	%rd24, %rd41, %rd56;
	mul.wide.s32 	%rd57, %r146, 4;
	add.s64 	%rd25, %rd41, %rd57;
	mul.wide.s32 	%rd58, %r150, 4;
	add.s64 	%rd26, %rd41, %rd58;
	mul.wide.s32 	%rd59, %r154, 4;
	add.s64 	%rd27, %rd41, %rd59;
	mul.wide.s32 	%rd60, %r158, 4;
	add.s64 	%rd28, %rd41, %rd60;
	.loc	1 37 35                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:37:35
	// begin inline asm
	mov.u32 %r67, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r67 }, [ %rd21 + 0 ];
	// end inline asm
	mov.b32 	%f33, %r67;
	// begin inline asm
	mov.u32 %r68, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r68 }, [ %rd22 + 0 ];
	// end inline asm
	mov.b32 	%f34, %r68;
	// begin inline asm
	mov.u32 %r69, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r69 }, [ %rd23 + 0 ];
	// end inline asm
	mov.b32 	%f35, %r69;
	// begin inline asm
	mov.u32 %r70, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r70 }, [ %rd24 + 0 ];
	// end inline asm
	mov.b32 	%f36, %r70;
	// begin inline asm
	mov.u32 %r71, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r71 }, [ %rd25 + 0 ];
	// end inline asm
	mov.b32 	%f37, %r71;
	// begin inline asm
	mov.u32 %r72, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r72 }, [ %rd26 + 0 ];
	// end inline asm
	mov.b32 	%f38, %r72;
	// begin inline asm
	mov.u32 %r73, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r73 }, [ %rd27 + 0 ];
	// end inline asm
	mov.b32 	%f39, %r73;
	// begin inline asm
	mov.u32 %r74, 0x0;
	@%p19 ld.global.L1::evict_last.b32 { %r74 }, [ %rd28 + 0 ];
	// end inline asm
	mov.b32 	%f40, %r74;
	.loc	1 40 18                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:40:18
	fma.rn.f32 	%f41, %f25, %f33, %f17;
	fma.rn.f32 	%f42, %f26, %f34, %f18;
	fma.rn.f32 	%f43, %f27, %f35, %f19;
	fma.rn.f32 	%f44, %f28, %f36, %f20;
	fma.rn.f32 	%f45, %f29, %f37, %f21;
	fma.rn.f32 	%f46, %f30, %f38, %f22;
	fma.rn.f32 	%f47, %f31, %f39, %f23;
	fma.rn.f32 	%f48, %f32, %f40, %f24;
	.loc	1 41 18                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:41:18
	fma.rn.f32 	%f49, %f1, %f9, %f41;
	fma.rn.f32 	%f50, %f2, %f10, %f42;
	fma.rn.f32 	%f51, %f3, %f11, %f43;
	fma.rn.f32 	%f52, %f4, %f12, %f44;
	fma.rn.f32 	%f53, %f5, %f13, %f45;
	fma.rn.f32 	%f54, %f6, %f14, %f46;
	fma.rn.f32 	%f55, %f7, %f15, %f47;
	fma.rn.f32 	%f56, %f8, %f16, %f48;
	.loc	1 42 25                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:42:25
	add.s64 	%rd29, %rd42, %rd43;
	add.s64 	%rd30, %rd42, %rd44;
	add.s64 	%rd31, %rd42, %rd45;
	add.s64 	%rd32, %rd42, %rd46;
	add.s64 	%rd33, %rd42, %rd47;
	add.s64 	%rd34, %rd42, %rd48;
	add.s64 	%rd35, %rd42, %rd49;
	add.s64 	%rd36, %rd42, %rd50;
	.loc	1 42 45                         // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:42:45
	mov.b32 	%r75, %f49;
	// begin inline asm
	@%p1 st.global.b32 [ %rd29 + 0 ], { %r75 };
	// end inline asm
	mov.b32 	%r76, %f50;
	// begin inline asm
	@%p1 st.global.b32 [ %rd30 + 0 ], { %r76 };
	// end inline asm
	mov.b32 	%r77, %f51;
	// begin inline asm
	@%p1 st.global.b32 [ %rd31 + 0 ], { %r77 };
	// end inline asm
	mov.b32 	%r78, %f52;
	// begin inline asm
	@%p1 st.global.b32 [ %rd32 + 0 ], { %r78 };
	// end inline asm
	mov.b32 	%r79, %f53;
	// begin inline asm
	@%p1 st.global.b32 [ %rd33 + 0 ], { %r79 };
	// end inline asm
	mov.b32 	%r80, %f54;
	// begin inline asm
	@%p1 st.global.b32 [ %rd34 + 0 ], { %r80 };
	// end inline asm
	mov.b32 	%r81, %f55;
	// begin inline asm
	@%p1 st.global.b32 [ %rd35 + 0 ], { %r81 };
	// end inline asm
	mov.b32 	%r82, %f56;
	// begin inline asm
	@%p1 st.global.b32 [ %rd36 + 0 ], { %r82 };
	// end inline asm
	.loc	1 42 4                          // cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py:42:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/jp/cjp3nejrw3berdc4jtalvvuvyiounrucgcf5gdphvissk4u26rjo.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 106
.b8 112
.b8 51
.b8 110
.b8 101
.b8 106
.b8 114
.b8 119
.b8 51
.b8 98
.b8 101
.b8 114
.b8 100
.b8 99
.b8 52
.b8 106
.b8 116
.b8 97
.b8 108
.b8 118
.b8 118
.b8 117
.b8 118
.b8 121
.b8 105
.b8 111
.b8 117
.b8 110
.b8 114
.b8 117
.b8 99
.b8 103
.b8 99
.b8 102
.b8 53
.b8 103
.b8 100
.b8 112
.b8 104
.b8 118
.b8 105
.b8 115
.b8 115
.b8 107
.b8 52
.b8 117
.b8 50
.b8 54
.b8 114
.b8 106
.b8 111
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 106
.b8 112
.b8 0
	}
	.section	.debug_macinfo	{	}
