
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//eqn_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401400 <.init>:
  401400:	stp	x29, x30, [sp, #-16]!
  401404:	mov	x29, sp
  401408:	bl	4017f0 <printf@plt+0x60>
  40140c:	ldp	x29, x30, [sp], #16
  401410:	ret

Disassembly of section .plt:

0000000000401420 <_Znam@plt-0x20>:
  401420:	stp	x16, x30, [sp, #-16]!
  401424:	adrp	x16, 439000 <_ZdlPvm@@Base+0x1fbdc>
  401428:	ldr	x17, [x16, #4088]
  40142c:	add	x16, x16, #0xff8
  401430:	br	x17
  401434:	nop
  401438:	nop
  40143c:	nop

0000000000401440 <_Znam@plt>:
  401440:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16]
  401448:	add	x16, x16, #0x0
  40144c:	br	x17

0000000000401450 <fputs@plt>:
  401450:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #8]
  401458:	add	x16, x16, #0x8
  40145c:	br	x17

0000000000401460 <memcpy@plt>:
  401460:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #16]
  401468:	add	x16, x16, #0x10
  40146c:	br	x17

0000000000401470 <puts@plt>:
  401470:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #24]
  401478:	add	x16, x16, #0x18
  40147c:	br	x17

0000000000401480 <isalnum@plt>:
  401480:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #32]
  401488:	add	x16, x16, #0x20
  40148c:	br	x17

0000000000401490 <strlen@plt>:
  401490:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #40]
  401498:	add	x16, x16, #0x28
  40149c:	br	x17

00000000004014a0 <fprintf@plt>:
  4014a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #48]
  4014a8:	add	x16, x16, #0x30
  4014ac:	br	x17

00000000004014b0 <putc@plt>:
  4014b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #56]
  4014b8:	add	x16, x16, #0x38
  4014bc:	br	x17

00000000004014c0 <islower@plt>:
  4014c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #64]
  4014c8:	add	x16, x16, #0x40
  4014cc:	br	x17

00000000004014d0 <fclose@plt>:
  4014d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #72]
  4014d8:	add	x16, x16, #0x48
  4014dc:	br	x17

00000000004014e0 <isspace@plt>:
  4014e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #80]
  4014e8:	add	x16, x16, #0x50
  4014ec:	br	x17

00000000004014f0 <memcmp@plt>:
  4014f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #88]
  4014f8:	add	x16, x16, #0x58
  4014fc:	br	x17

0000000000401500 <strtol@plt>:
  401500:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #96]
  401508:	add	x16, x16, #0x60
  40150c:	br	x17

0000000000401510 <free@plt>:
  401510:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #104]
  401518:	add	x16, x16, #0x68
  40151c:	br	x17

0000000000401520 <strchr@plt>:
  401520:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #112]
  401528:	add	x16, x16, #0x70
  40152c:	br	x17

0000000000401530 <_exit@plt>:
  401530:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #120]
  401538:	add	x16, x16, #0x78
  40153c:	br	x17

0000000000401540 <strerror@plt>:
  401540:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #128]
  401548:	add	x16, x16, #0x80
  40154c:	br	x17

0000000000401550 <strcpy@plt>:
  401550:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #136]
  401558:	add	x16, x16, #0x88
  40155c:	br	x17

0000000000401560 <sprintf@plt>:
  401560:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #144]
  401568:	add	x16, x16, #0x90
  40156c:	br	x17

0000000000401570 <isxdigit@plt>:
  401570:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #152]
  401578:	add	x16, x16, #0x98
  40157c:	br	x17

0000000000401580 <putchar@plt>:
  401580:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #160]
  401588:	add	x16, x16, #0xa0
  40158c:	br	x17

0000000000401590 <__libc_start_main@plt>:
  401590:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #168]
  401598:	add	x16, x16, #0xa8
  40159c:	br	x17

00000000004015a0 <memchr@plt>:
  4015a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #176]
  4015a8:	add	x16, x16, #0xb0
  4015ac:	br	x17

00000000004015b0 <isgraph@plt>:
  4015b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #184]
  4015b8:	add	x16, x16, #0xb8
  4015bc:	br	x17

00000000004015c0 <getc@plt>:
  4015c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #192]
  4015c8:	add	x16, x16, #0xc0
  4015cc:	br	x17

00000000004015d0 <strncmp@plt>:
  4015d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #200]
  4015d8:	add	x16, x16, #0xc8
  4015dc:	br	x17

00000000004015e0 <isprint@plt>:
  4015e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #208]
  4015e8:	add	x16, x16, #0xd0
  4015ec:	br	x17

00000000004015f0 <isupper@plt>:
  4015f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #216]
  4015f8:	add	x16, x16, #0xd8
  4015fc:	br	x17

0000000000401600 <fputc@plt>:
  401600:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #224]
  401608:	add	x16, x16, #0xe0
  40160c:	br	x17

0000000000401610 <__isoc99_sscanf@plt>:
  401610:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #232]
  401618:	add	x16, x16, #0xe8
  40161c:	br	x17

0000000000401620 <__cxa_atexit@plt>:
  401620:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #240]
  401628:	add	x16, x16, #0xf0
  40162c:	br	x17

0000000000401630 <fflush@plt>:
  401630:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #248]
  401638:	add	x16, x16, #0xf8
  40163c:	br	x17

0000000000401640 <isalpha@plt>:
  401640:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #256]
  401648:	add	x16, x16, #0x100
  40164c:	br	x17

0000000000401650 <_ZdaPv@plt>:
  401650:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #264]
  401658:	add	x16, x16, #0x108
  40165c:	br	x17

0000000000401660 <__errno_location@plt>:
  401660:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #272]
  401668:	add	x16, x16, #0x110
  40166c:	br	x17

0000000000401670 <fopen@plt>:
  401670:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #280]
  401678:	add	x16, x16, #0x118
  40167c:	br	x17

0000000000401680 <__cxa_throw_bad_array_new_length@plt>:
  401680:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #288]
  401688:	add	x16, x16, #0x120
  40168c:	br	x17

0000000000401690 <strcmp@plt>:
  401690:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #296]
  401698:	add	x16, x16, #0x128
  40169c:	br	x17

00000000004016a0 <write@plt>:
  4016a0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #304]
  4016a8:	add	x16, x16, #0x130
  4016ac:	br	x17

00000000004016b0 <malloc@plt>:
  4016b0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #312]
  4016b8:	add	x16, x16, #0x138
  4016bc:	br	x17

00000000004016c0 <ispunct@plt>:
  4016c0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #320]
  4016c8:	add	x16, x16, #0x140
  4016cc:	br	x17

00000000004016d0 <iscntrl@plt>:
  4016d0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #328]
  4016d8:	add	x16, x16, #0x148
  4016dc:	br	x17

00000000004016e0 <abort@plt>:
  4016e0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #336]
  4016e8:	add	x16, x16, #0x150
  4016ec:	br	x17

00000000004016f0 <getenv@plt>:
  4016f0:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #344]
  4016f8:	add	x16, x16, #0x158
  4016fc:	br	x17

0000000000401700 <__gxx_personality_v0@plt>:
  401700:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #352]
  401708:	add	x16, x16, #0x160
  40170c:	br	x17

0000000000401710 <exit@plt>:
  401710:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #360]
  401718:	add	x16, x16, #0x168
  40171c:	br	x17

0000000000401720 <fwrite@plt>:
  401720:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #368]
  401728:	add	x16, x16, #0x170
  40172c:	br	x17

0000000000401730 <_Unwind_Resume@plt>:
  401730:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #376]
  401738:	add	x16, x16, #0x178
  40173c:	br	x17

0000000000401740 <ferror@plt>:
  401740:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #384]
  401748:	add	x16, x16, #0x180
  40174c:	br	x17

0000000000401750 <__gmon_start__@plt>:
  401750:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #392]
  401758:	add	x16, x16, #0x188
  40175c:	br	x17

0000000000401760 <__cxa_pure_virtual@plt>:
  401760:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #400]
  401768:	add	x16, x16, #0x190
  40176c:	br	x17

0000000000401770 <setbuf@plt>:
  401770:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #408]
  401778:	add	x16, x16, #0x198
  40177c:	br	x17

0000000000401780 <strcat@plt>:
  401780:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #416]
  401788:	add	x16, x16, #0x1a0
  40178c:	br	x17

0000000000401790 <printf@plt>:
  401790:	adrp	x16, 43a000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #424]
  401798:	add	x16, x16, #0x1a8
  40179c:	br	x17

Disassembly of section .text:

00000000004017a0 <_Znwm@@Base-0x17bc8>:
  4017a0:	mov	x29, #0x0                   	// #0
  4017a4:	mov	x30, #0x0                   	// #0
  4017a8:	mov	x5, x0
  4017ac:	ldr	x1, [sp]
  4017b0:	add	x2, sp, #0x8
  4017b4:	mov	x6, sp
  4017b8:	movz	x0, #0x0, lsl #48
  4017bc:	movk	x0, #0x0, lsl #32
  4017c0:	movk	x0, #0x40, lsl #16
  4017c4:	movk	x0, #0x2758
  4017c8:	movz	x3, #0x0, lsl #48
  4017cc:	movk	x3, #0x0, lsl #32
  4017d0:	movk	x3, #0x41, lsl #16
  4017d4:	movk	x3, #0xb2e8
  4017d8:	movz	x4, #0x0, lsl #48
  4017dc:	movk	x4, #0x0, lsl #32
  4017e0:	movk	x4, #0x41, lsl #16
  4017e4:	movk	x4, #0xb368
  4017e8:	bl	401590 <__libc_start_main@plt>
  4017ec:	bl	4016e0 <abort@plt>
  4017f0:	adrp	x0, 439000 <_ZdlPvm@@Base+0x1fbdc>
  4017f4:	ldr	x0, [x0, #4064]
  4017f8:	cbz	x0, 401800 <printf@plt+0x70>
  4017fc:	b	401750 <__gmon_start__@plt>
  401800:	ret
  401804:	stp	x29, x30, [sp, #-32]!
  401808:	mov	x29, sp
  40180c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401810:	add	x0, x0, #0xa08
  401814:	str	x0, [sp, #24]
  401818:	ldr	x0, [sp, #24]
  40181c:	str	x0, [sp, #24]
  401820:	ldr	x1, [sp, #24]
  401824:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401828:	add	x0, x0, #0xa08
  40182c:	cmp	x1, x0
  401830:	b.eq	40186c <printf@plt+0xdc>  // b.none
  401834:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  401838:	add	x0, x0, #0x388
  40183c:	ldr	x0, [x0]
  401840:	str	x0, [sp, #16]
  401844:	ldr	x0, [sp, #16]
  401848:	str	x0, [sp, #16]
  40184c:	ldr	x0, [sp, #16]
  401850:	cmp	x0, #0x0
  401854:	b.eq	401870 <printf@plt+0xe0>  // b.none
  401858:	ldr	x1, [sp, #16]
  40185c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401860:	add	x0, x0, #0xa08
  401864:	blr	x1
  401868:	b	401870 <printf@plt+0xe0>
  40186c:	nop
  401870:	ldp	x29, x30, [sp], #32
  401874:	ret
  401878:	stp	x29, x30, [sp, #-48]!
  40187c:	mov	x29, sp
  401880:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401884:	add	x0, x0, #0xa08
  401888:	str	x0, [sp, #40]
  40188c:	ldr	x0, [sp, #40]
  401890:	str	x0, [sp, #40]
  401894:	ldr	x1, [sp, #40]
  401898:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40189c:	add	x0, x0, #0xa08
  4018a0:	sub	x0, x1, x0
  4018a4:	asr	x0, x0, #3
  4018a8:	lsr	x1, x0, #63
  4018ac:	add	x0, x1, x0
  4018b0:	asr	x0, x0, #1
  4018b4:	str	x0, [sp, #32]
  4018b8:	ldr	x0, [sp, #32]
  4018bc:	cmp	x0, #0x0
  4018c0:	b.eq	401900 <printf@plt+0x170>  // b.none
  4018c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4018c8:	add	x0, x0, #0x390
  4018cc:	ldr	x0, [x0]
  4018d0:	str	x0, [sp, #24]
  4018d4:	ldr	x0, [sp, #24]
  4018d8:	str	x0, [sp, #24]
  4018dc:	ldr	x0, [sp, #24]
  4018e0:	cmp	x0, #0x0
  4018e4:	b.eq	401904 <printf@plt+0x174>  // b.none
  4018e8:	ldr	x2, [sp, #24]
  4018ec:	ldr	x1, [sp, #32]
  4018f0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4018f4:	add	x0, x0, #0xa08
  4018f8:	blr	x2
  4018fc:	b	401904 <printf@plt+0x174>
  401900:	nop
  401904:	ldp	x29, x30, [sp], #48
  401908:	ret
  40190c:	stp	x29, x30, [sp, #-16]!
  401910:	mov	x29, sp
  401914:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401918:	add	x0, x0, #0xa20
  40191c:	ldrb	w0, [x0]
  401920:	and	x0, x0, #0xff
  401924:	cmp	x0, #0x0
  401928:	b.ne	401944 <printf@plt+0x1b4>  // b.any
  40192c:	bl	401804 <printf@plt+0x74>
  401930:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401934:	add	x0, x0, #0xa20
  401938:	mov	w1, #0x1                   	// #1
  40193c:	strb	w1, [x0]
  401940:	b	401948 <printf@plt+0x1b8>
  401944:	nop
  401948:	ldp	x29, x30, [sp], #16
  40194c:	ret
  401950:	stp	x29, x30, [sp, #-16]!
  401954:	mov	x29, sp
  401958:	bl	401878 <printf@plt+0xe8>
  40195c:	nop
  401960:	ldp	x29, x30, [sp], #16
  401964:	ret
  401968:	stp	x29, x30, [sp, #-64]!
  40196c:	mov	x29, sp
  401970:	str	x0, [sp, #24]
  401974:	str	x1, [sp, #16]
  401978:	ldr	x0, [sp, #16]
  40197c:	bl	41ae44 <_ZdlPvm@@Base+0x1a20>
  401980:	mov	w0, #0xffffffff            	// #-1
  401984:	str	w0, [sp, #60]
  401988:	ldr	x0, [sp, #24]
  40198c:	bl	4015c0 <getc@plt>
  401990:	str	w0, [sp, #60]
  401994:	ldr	w0, [sp, #60]
  401998:	cmn	w0, #0x1
  40199c:	cset	w0, ne  // ne = any
  4019a0:	and	w0, w0, #0xff
  4019a4:	cmp	w0, #0x0
  4019a8:	b.eq	401a20 <printf@plt+0x290>  // b.none
  4019ac:	ldr	w0, [sp, #60]
  4019b0:	bl	40314c <printf@plt+0x19bc>
  4019b4:	cmp	w0, #0x0
  4019b8:	cset	w0, eq  // eq = none
  4019bc:	and	w0, w0, #0xff
  4019c0:	cmp	w0, #0x0
  4019c4:	b.eq	4019e0 <printf@plt+0x250>  // b.none
  4019c8:	ldr	w0, [sp, #60]
  4019cc:	and	w0, w0, #0xff
  4019d0:	mov	w1, w0
  4019d4:	ldr	x0, [sp, #16]
  4019d8:	bl	403260 <printf@plt+0x1ad0>
  4019dc:	b	401a0c <printf@plt+0x27c>
  4019e0:	add	x0, sp, #0x28
  4019e4:	ldr	w1, [sp, #60]
  4019e8:	bl	416b44 <printf@plt+0x153b4>
  4019ec:	add	x1, sp, #0x28
  4019f0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4019f4:	add	x3, x0, #0xea0
  4019f8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4019fc:	add	x2, x0, #0xea0
  401a00:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  401a04:	add	x0, x0, #0x3f0
  401a08:	bl	417270 <printf@plt+0x15ae0>
  401a0c:	ldr	w0, [sp, #60]
  401a10:	cmp	w0, #0xa
  401a14:	b.eq	401a1c <printf@plt+0x28c>  // b.none
  401a18:	b	401988 <printf@plt+0x1f8>
  401a1c:	nop
  401a20:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401a24:	add	x0, x0, #0xf2c
  401a28:	ldr	w0, [x0]
  401a2c:	add	w1, w0, #0x1
  401a30:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401a34:	add	x0, x0, #0xf2c
  401a38:	str	w1, [x0]
  401a3c:	ldr	x0, [sp, #16]
  401a40:	bl	403230 <printf@plt+0x1aa0>
  401a44:	cmp	w0, #0x0
  401a48:	cset	w0, gt
  401a4c:	and	w0, w0, #0xff
  401a50:	ldp	x29, x30, [sp], #64
  401a54:	ret
  401a58:	stp	x29, x30, [sp, #-112]!
  401a5c:	mov	x29, sp
  401a60:	str	x19, [sp, #16]
  401a64:	str	x0, [sp, #40]
  401a68:	str	x1, [sp, #32]
  401a6c:	add	x0, sp, #0x58
  401a70:	bl	41a188 <_ZdlPvm@@Base+0xd64>
  401a74:	add	x0, sp, #0x48
  401a78:	bl	41a188 <_ZdlPvm@@Base+0xd64>
  401a7c:	add	x0, sp, #0x38
  401a80:	ldr	x1, [sp, #32]
  401a84:	bl	41a24c <_ZdlPvm@@Base+0xe28>
  401a88:	add	x0, sp, #0x38
  401a8c:	mov	w1, #0x0                   	// #0
  401a90:	bl	403260 <printf@plt+0x1ad0>
  401a94:	add	x0, sp, #0x38
  401a98:	bl	4191b0 <printf@plt+0x17a20>
  401a9c:	add	x0, sp, #0x38
  401aa0:	bl	403248 <printf@plt+0x1ab8>
  401aa4:	mov	x1, x0
  401aa8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401aac:	add	x0, x0, #0xeb0
  401ab0:	str	x1, [x0]
  401ab4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ab8:	add	x0, x0, #0xa4c
  401abc:	ldr	w0, [x0]
  401ac0:	cmp	w0, #0x0
  401ac4:	b.ne	401ae4 <printf@plt+0x354>  // b.any
  401ac8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401acc:	add	x0, x0, #0xeb0
  401ad0:	ldr	x0, [x0]
  401ad4:	mov	x1, x0
  401ad8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  401adc:	add	x0, x0, #0x418
  401ae0:	bl	401790 <printf@plt>
  401ae4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401ae8:	add	x0, x0, #0xf2c
  401aec:	str	wzr, [x0]
  401af0:	add	x0, sp, #0x58
  401af4:	mov	x1, x0
  401af8:	ldr	x0, [sp, #40]
  401afc:	bl	401968 <printf@plt+0x1d8>
  401b00:	cmp	w0, #0x0
  401b04:	cset	w0, ne  // ne = any
  401b08:	and	w0, w0, #0xff
  401b0c:	cmp	w0, #0x0
  401b10:	b.eq	402050 <printf@plt+0x8c0>  // b.none
  401b14:	add	x0, sp, #0x58
  401b18:	bl	403230 <printf@plt+0x1aa0>
  401b1c:	cmp	w0, #0x3
  401b20:	b.le	401bb8 <printf@plt+0x428>
  401b24:	add	x0, sp, #0x58
  401b28:	mov	w1, #0x0                   	// #0
  401b2c:	bl	4031c4 <printf@plt+0x1a34>
  401b30:	ldrb	w0, [x0]
  401b34:	cmp	w0, #0x2e
  401b38:	b.ne	401bb8 <printf@plt+0x428>  // b.any
  401b3c:	add	x0, sp, #0x58
  401b40:	mov	w1, #0x1                   	// #1
  401b44:	bl	4031c4 <printf@plt+0x1a34>
  401b48:	ldrb	w0, [x0]
  401b4c:	cmp	w0, #0x6c
  401b50:	b.ne	401bb8 <printf@plt+0x428>  // b.any
  401b54:	add	x0, sp, #0x58
  401b58:	mov	w1, #0x2                   	// #2
  401b5c:	bl	4031c4 <printf@plt+0x1a34>
  401b60:	ldrb	w0, [x0]
  401b64:	cmp	w0, #0x66
  401b68:	b.ne	401bb8 <printf@plt+0x428>  // b.any
  401b6c:	add	x0, sp, #0x58
  401b70:	mov	w1, #0x3                   	// #3
  401b74:	bl	4031c4 <printf@plt+0x1a34>
  401b78:	ldrb	w0, [x0]
  401b7c:	cmp	w0, #0x20
  401b80:	b.eq	401bb0 <printf@plt+0x420>  // b.none
  401b84:	add	x0, sp, #0x58
  401b88:	mov	w1, #0x3                   	// #3
  401b8c:	bl	4031c4 <printf@plt+0x1a34>
  401b90:	ldrb	w0, [x0]
  401b94:	cmp	w0, #0xa
  401b98:	b.eq	401bb0 <printf@plt+0x420>  // b.none
  401b9c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ba0:	add	x0, x0, #0xa3c
  401ba4:	ldr	w0, [x0]
  401ba8:	cmp	w0, #0x0
  401bac:	b.eq	401bb8 <printf@plt+0x428>  // b.none
  401bb0:	mov	w0, #0x1                   	// #1
  401bb4:	b	401bbc <printf@plt+0x42c>
  401bb8:	mov	w0, #0x0                   	// #0
  401bbc:	cmp	w0, #0x0
  401bc0:	b.eq	401c28 <printf@plt+0x498>  // b.none
  401bc4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401bc8:	add	x0, x0, #0xa10
  401bcc:	ldr	x1, [x0]
  401bd0:	add	x0, sp, #0x58
  401bd4:	bl	41b158 <_ZdlPvm@@Base+0x1d34>
  401bd8:	add	x0, sp, #0x58
  401bdc:	mov	w1, #0x0                   	// #0
  401be0:	bl	403260 <printf@plt+0x1ad0>
  401be4:	add	x0, sp, #0x58
  401be8:	bl	403248 <printf@plt+0x1ab8>
  401bec:	add	x0, x0, #0x3
  401bf0:	bl	418f44 <printf@plt+0x177b4>
  401bf4:	cmp	w0, #0x0
  401bf8:	cset	w0, ne  // ne = any
  401bfc:	and	w0, w0, #0xff
  401c00:	cmp	w0, #0x0
  401c04:	b.eq	401af0 <printf@plt+0x360>  // b.none
  401c08:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401c0c:	add	x0, x0, #0xf2c
  401c10:	ldr	w0, [x0]
  401c14:	sub	w1, w0, #0x1
  401c18:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401c1c:	add	x0, x0, #0xf2c
  401c20:	str	w1, [x0]
  401c24:	b	401af0 <printf@plt+0x360>
  401c28:	add	x0, sp, #0x58
  401c2c:	bl	403230 <printf@plt+0x1aa0>
  401c30:	cmp	w0, #0x3
  401c34:	b.le	401ccc <printf@plt+0x53c>
  401c38:	add	x0, sp, #0x58
  401c3c:	mov	w1, #0x0                   	// #0
  401c40:	bl	4031c4 <printf@plt+0x1a34>
  401c44:	ldrb	w0, [x0]
  401c48:	cmp	w0, #0x2e
  401c4c:	b.ne	401ccc <printf@plt+0x53c>  // b.any
  401c50:	add	x0, sp, #0x58
  401c54:	mov	w1, #0x1                   	// #1
  401c58:	bl	4031c4 <printf@plt+0x1a34>
  401c5c:	ldrb	w0, [x0]
  401c60:	cmp	w0, #0x45
  401c64:	b.ne	401ccc <printf@plt+0x53c>  // b.any
  401c68:	add	x0, sp, #0x58
  401c6c:	mov	w1, #0x2                   	// #2
  401c70:	bl	4031c4 <printf@plt+0x1a34>
  401c74:	ldrb	w0, [x0]
  401c78:	cmp	w0, #0x51
  401c7c:	b.ne	401ccc <printf@plt+0x53c>  // b.any
  401c80:	add	x0, sp, #0x58
  401c84:	mov	w1, #0x3                   	// #3
  401c88:	bl	4031c4 <printf@plt+0x1a34>
  401c8c:	ldrb	w0, [x0]
  401c90:	cmp	w0, #0x20
  401c94:	b.eq	401cc4 <printf@plt+0x534>  // b.none
  401c98:	add	x0, sp, #0x58
  401c9c:	mov	w1, #0x3                   	// #3
  401ca0:	bl	4031c4 <printf@plt+0x1a34>
  401ca4:	ldrb	w0, [x0]
  401ca8:	cmp	w0, #0xa
  401cac:	b.eq	401cc4 <printf@plt+0x534>  // b.none
  401cb0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401cb4:	add	x0, x0, #0xa3c
  401cb8:	ldr	w0, [x0]
  401cbc:	cmp	w0, #0x0
  401cc0:	b.eq	401ccc <printf@plt+0x53c>  // b.none
  401cc4:	mov	w0, #0x1                   	// #1
  401cc8:	b	401cd0 <printf@plt+0x540>
  401ccc:	mov	w0, #0x0                   	// #0
  401cd0:	cmp	w0, #0x0
  401cd4:	b.eq	401fd4 <printf@plt+0x844>  // b.none
  401cd8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401cdc:	add	x0, x0, #0xa10
  401ce0:	ldr	x1, [x0]
  401ce4:	add	x0, sp, #0x58
  401ce8:	bl	41b158 <_ZdlPvm@@Base+0x1d34>
  401cec:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401cf0:	add	x0, x0, #0xf2c
  401cf4:	ldr	w0, [x0]
  401cf8:	add	w0, w0, #0x1
  401cfc:	str	w0, [sp, #108]
  401d00:	add	x0, sp, #0x48
  401d04:	bl	41ae44 <_ZdlPvm@@Base+0x1a20>
  401d08:	add	x0, sp, #0x58
  401d0c:	mov	x1, x0
  401d10:	ldr	x0, [sp, #40]
  401d14:	bl	401968 <printf@plt+0x1d8>
  401d18:	cmp	w0, #0x0
  401d1c:	cset	w0, eq  // eq = none
  401d20:	and	w0, w0, #0xff
  401d24:	cmp	w0, #0x0
  401d28:	b.eq	401d50 <printf@plt+0x5c0>  // b.none
  401d2c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401d30:	add	x3, x0, #0xea0
  401d34:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401d38:	add	x2, x0, #0xea0
  401d3c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401d40:	add	x1, x0, #0xea0
  401d44:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  401d48:	add	x0, x0, #0x428
  401d4c:	bl	4172e8 <printf@plt+0x15b58>
  401d50:	add	x0, sp, #0x58
  401d54:	bl	403230 <printf@plt+0x1aa0>
  401d58:	cmp	w0, #0x2
  401d5c:	b.le	401d98 <printf@plt+0x608>
  401d60:	add	x0, sp, #0x58
  401d64:	mov	w1, #0x0                   	// #0
  401d68:	bl	4031c4 <printf@plt+0x1a34>
  401d6c:	ldrb	w0, [x0]
  401d70:	cmp	w0, #0x2e
  401d74:	b.ne	401d98 <printf@plt+0x608>  // b.any
  401d78:	add	x0, sp, #0x58
  401d7c:	mov	w1, #0x1                   	// #1
  401d80:	bl	4031c4 <printf@plt+0x1a34>
  401d84:	ldrb	w0, [x0]
  401d88:	cmp	w0, #0x45
  401d8c:	b.ne	401d98 <printf@plt+0x608>  // b.any
  401d90:	mov	w0, #0x1                   	// #1
  401d94:	b	401d9c <printf@plt+0x60c>
  401d98:	mov	w0, #0x0                   	// #0
  401d9c:	cmp	w0, #0x0
  401da0:	b.eq	401ec8 <printf@plt+0x738>  // b.none
  401da4:	add	x0, sp, #0x58
  401da8:	mov	w1, #0x2                   	// #2
  401dac:	bl	4031c4 <printf@plt+0x1a34>
  401db0:	ldrb	w0, [x0]
  401db4:	cmp	w0, #0x4e
  401db8:	b.ne	401e18 <printf@plt+0x688>  // b.any
  401dbc:	add	x0, sp, #0x58
  401dc0:	bl	403230 <printf@plt+0x1aa0>
  401dc4:	cmp	w0, #0x3
  401dc8:	b.eq	401e10 <printf@plt+0x680>  // b.none
  401dcc:	add	x0, sp, #0x58
  401dd0:	mov	w1, #0x3                   	// #3
  401dd4:	bl	4031c4 <printf@plt+0x1a34>
  401dd8:	ldrb	w0, [x0]
  401ddc:	cmp	w0, #0x20
  401de0:	b.eq	401e10 <printf@plt+0x680>  // b.none
  401de4:	add	x0, sp, #0x58
  401de8:	mov	w1, #0x3                   	// #3
  401dec:	bl	4031c4 <printf@plt+0x1a34>
  401df0:	ldrb	w0, [x0]
  401df4:	cmp	w0, #0xa
  401df8:	b.eq	401e10 <printf@plt+0x680>  // b.none
  401dfc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e00:	add	x0, x0, #0xa3c
  401e04:	ldr	w0, [x0]
  401e08:	cmp	w0, #0x0
  401e0c:	b.eq	401e18 <printf@plt+0x688>  // b.none
  401e10:	mov	w0, #0x1                   	// #1
  401e14:	b	401e1c <printf@plt+0x68c>
  401e18:	mov	w0, #0x0                   	// #0
  401e1c:	cmp	w0, #0x0
  401e20:	b.ne	401ed8 <printf@plt+0x748>  // b.any
  401e24:	add	x0, sp, #0x58
  401e28:	mov	w1, #0x2                   	// #2
  401e2c:	bl	4031c4 <printf@plt+0x1a34>
  401e30:	ldrb	w0, [x0]
  401e34:	cmp	w0, #0x51
  401e38:	b.ne	401e98 <printf@plt+0x708>  // b.any
  401e3c:	add	x0, sp, #0x58
  401e40:	bl	403230 <printf@plt+0x1aa0>
  401e44:	cmp	w0, #0x3
  401e48:	b.le	401e98 <printf@plt+0x708>
  401e4c:	add	x0, sp, #0x58
  401e50:	mov	w1, #0x3                   	// #3
  401e54:	bl	4031c4 <printf@plt+0x1a34>
  401e58:	ldrb	w0, [x0]
  401e5c:	cmp	w0, #0x20
  401e60:	b.eq	401e90 <printf@plt+0x700>  // b.none
  401e64:	add	x0, sp, #0x58
  401e68:	mov	w1, #0x3                   	// #3
  401e6c:	bl	4031c4 <printf@plt+0x1a34>
  401e70:	ldrb	w0, [x0]
  401e74:	cmp	w0, #0xa
  401e78:	b.eq	401e90 <printf@plt+0x700>  // b.none
  401e7c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e80:	add	x0, x0, #0xa3c
  401e84:	ldr	w0, [x0]
  401e88:	cmp	w0, #0x0
  401e8c:	b.eq	401e98 <printf@plt+0x708>  // b.none
  401e90:	mov	w0, #0x1                   	// #1
  401e94:	b	401e9c <printf@plt+0x70c>
  401e98:	mov	w0, #0x0                   	// #0
  401e9c:	cmp	w0, #0x0
  401ea0:	b.eq	401ec8 <printf@plt+0x738>  // b.none
  401ea4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401ea8:	add	x3, x0, #0xea0
  401eac:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401eb0:	add	x2, x0, #0xea0
  401eb4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401eb8:	add	x1, x0, #0xea0
  401ebc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  401ec0:	add	x0, x0, #0x440
  401ec4:	bl	4172e8 <printf@plt+0x15b58>
  401ec8:	add	x1, sp, #0x58
  401ecc:	add	x0, sp, #0x48
  401ed0:	bl	41a7a8 <_ZdlPvm@@Base+0x1384>
  401ed4:	b	401d08 <printf@plt+0x578>
  401ed8:	nop
  401edc:	add	x0, sp, #0x48
  401ee0:	mov	w1, #0x0                   	// #0
  401ee4:	bl	403260 <printf@plt+0x1ad0>
  401ee8:	bl	407668 <printf@plt+0x5ed8>
  401eec:	add	x0, sp, #0x48
  401ef0:	bl	403248 <printf@plt+0x1ab8>
  401ef4:	mov	x3, x0
  401ef8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401efc:	add	x0, x0, #0xeb0
  401f00:	ldr	x0, [x0]
  401f04:	ldr	w2, [sp, #108]
  401f08:	mov	x1, x0
  401f0c:	mov	x0, x3
  401f10:	bl	40530c <printf@plt+0x3b7c>
  401f14:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f18:	add	x0, x0, #0xa2c
  401f1c:	str	wzr, [x0]
  401f20:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f24:	add	x0, x0, #0xa30
  401f28:	str	wzr, [x0]
  401f2c:	bl	414e14 <printf@plt+0x13684>
  401f30:	bl	40771c <printf@plt+0x5f8c>
  401f34:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f38:	add	x0, x0, #0xa2c
  401f3c:	ldr	w0, [x0]
  401f40:	cmp	w0, #0x0
  401f44:	b.eq	401f8c <printf@plt+0x7fc>  // b.none
  401f48:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f4c:	add	x0, x0, #0xa4c
  401f50:	ldr	w0, [x0]
  401f54:	cmp	w0, #0x1
  401f58:	b.ne	401f68 <printf@plt+0x7d8>  // b.any
  401f5c:	mov	w0, #0xa                   	// #10
  401f60:	bl	401580 <putchar@plt>
  401f64:	b	401f8c <printf@plt+0x7fc>
  401f68:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401f6c:	add	x0, x0, #0xf2c
  401f70:	ldr	w0, [x0]
  401f74:	sub	w0, w0, #0x1
  401f78:	mov	w1, w0
  401f7c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  401f80:	add	x0, x0, #0x450
  401f84:	bl	401790 <printf@plt>
  401f88:	bl	4076b4 <printf@plt+0x5f24>
  401f8c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f90:	add	x0, x0, #0xa4c
  401f94:	ldr	w0, [x0]
  401f98:	cmp	w0, #0x0
  401f9c:	b.ne	401fbc <printf@plt+0x82c>  // b.any
  401fa0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  401fa4:	add	x0, x0, #0xf2c
  401fa8:	ldr	w0, [x0]
  401fac:	mov	w1, w0
  401fb0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  401fb4:	add	x0, x0, #0x450
  401fb8:	bl	401790 <printf@plt>
  401fbc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401fc0:	add	x0, x0, #0xa10
  401fc4:	ldr	x1, [x0]
  401fc8:	add	x0, sp, #0x58
  401fcc:	bl	41b158 <_ZdlPvm@@Base+0x1d34>
  401fd0:	b	40204c <printf@plt+0x8bc>
  401fd4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401fd8:	add	x0, x0, #0xa28
  401fdc:	ldrb	w0, [x0]
  401fe0:	cmp	w0, #0x0
  401fe4:	b.eq	40202c <printf@plt+0x89c>  // b.none
  401fe8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401fec:	add	x0, x0, #0xa28
  401ff0:	ldrb	w1, [x0]
  401ff4:	add	x0, sp, #0x58
  401ff8:	bl	41ae60 <_ZdlPvm@@Base+0x1a3c>
  401ffc:	cmp	w0, #0x0
  402000:	b.lt	40202c <printf@plt+0x89c>  // b.tstop
  402004:	add	x1, sp, #0x48
  402008:	add	x0, sp, #0x58
  40200c:	mov	x2, x1
  402010:	mov	x1, x0
  402014:	ldr	x0, [sp, #40]
  402018:	bl	4020c4 <printf@plt+0x934>
  40201c:	cmp	w0, #0x0
  402020:	b.eq	40202c <printf@plt+0x89c>  // b.none
  402024:	mov	w0, #0x1                   	// #1
  402028:	b	402030 <printf@plt+0x8a0>
  40202c:	mov	w0, #0x0                   	// #0
  402030:	cmp	w0, #0x0
  402034:	b.ne	401af0 <printf@plt+0x360>  // b.any
  402038:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40203c:	add	x0, x0, #0xa10
  402040:	ldr	x1, [x0]
  402044:	add	x0, sp, #0x58
  402048:	bl	41b158 <_ZdlPvm@@Base+0x1d34>
  40204c:	b	401af0 <printf@plt+0x360>
  402050:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402054:	add	x0, x0, #0xeb0
  402058:	str	xzr, [x0]
  40205c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402060:	add	x0, x0, #0xf2c
  402064:	str	wzr, [x0]
  402068:	add	x0, sp, #0x38
  40206c:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  402070:	add	x0, sp, #0x48
  402074:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  402078:	add	x0, sp, #0x58
  40207c:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  402080:	b	4020b8 <printf@plt+0x928>
  402084:	mov	x19, x0
  402088:	add	x0, sp, #0x38
  40208c:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  402090:	b	402098 <printf@plt+0x908>
  402094:	mov	x19, x0
  402098:	add	x0, sp, #0x48
  40209c:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  4020a0:	b	4020a8 <printf@plt+0x918>
  4020a4:	mov	x19, x0
  4020a8:	add	x0, sp, #0x58
  4020ac:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  4020b0:	mov	x0, x19
  4020b4:	bl	401730 <_Unwind_Resume@plt>
  4020b8:	ldr	x19, [sp, #16]
  4020bc:	ldp	x29, x30, [sp], #112
  4020c0:	ret
  4020c4:	stp	x29, x30, [sp, #-160]!
  4020c8:	mov	x29, sp
  4020cc:	str	x0, [sp, #40]
  4020d0:	str	x1, [sp, #32]
  4020d4:	str	x2, [sp, #24]
  4020d8:	mov	w1, #0x0                   	// #0
  4020dc:	ldr	x0, [sp, #32]
  4020e0:	bl	403260 <printf@plt+0x1ad0>
  4020e4:	mov	w1, #0x0                   	// #0
  4020e8:	ldr	x0, [sp, #32]
  4020ec:	bl	4031c4 <printf@plt+0x1a34>
  4020f0:	str	x0, [sp, #152]
  4020f4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4020f8:	add	x0, x0, #0xa28
  4020fc:	ldrb	w0, [x0]
  402100:	mov	w1, w0
  402104:	ldr	x0, [sp, #152]
  402108:	bl	402510 <printf@plt+0xd80>
  40210c:	str	x0, [sp, #144]
  402110:	ldr	x0, [sp, #144]
  402114:	cmp	x0, #0x0
  402118:	b.ne	40213c <printf@plt+0x9ac>  // b.any
  40211c:	ldr	x0, [sp, #32]
  402120:	bl	403230 <printf@plt+0x1aa0>
  402124:	sub	w0, w0, #0x1
  402128:	mov	w1, w0
  40212c:	ldr	x0, [sp, #32]
  402130:	bl	41ada4 <_ZdlPvm@@Base+0x1980>
  402134:	mov	w0, #0x0                   	// #0
  402138:	b	402508 <printf@plt+0xd78>
  40213c:	bl	407668 <printf@plt+0x5ed8>
  402140:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402144:	add	x0, x0, #0xa30
  402148:	mov	w1, #0x1                   	// #1
  40214c:	str	w1, [x0]
  402150:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402154:	add	x0, x0, #0xa40
  402158:	ldr	w0, [x0]
  40215c:	cmp	w0, #0x0
  402160:	b.eq	4021f4 <printf@plt+0xa64>  // b.none
  402164:	ldr	x0, [sp, #144]
  402168:	add	x2, x0, #0x1
  40216c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402170:	add	x0, x0, #0xa29
  402174:	ldrb	w0, [x0]
  402178:	mov	w1, w0
  40217c:	mov	x0, x2
  402180:	bl	401520 <strchr@plt>
  402184:	cmp	x0, #0x0
  402188:	b.ne	4021f4 <printf@plt+0xa64>  // b.any
  40218c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402190:	add	x0, x0, #0xa29
  402194:	ldrb	w1, [x0]
  402198:	add	x0, sp, #0x30
  40219c:	bl	416ba4 <printf@plt+0x15414>
  4021a0:	add	x1, sp, #0x30
  4021a4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4021a8:	add	x3, x0, #0xea0
  4021ac:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4021b0:	add	x2, x0, #0xea0
  4021b4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4021b8:	add	x0, x0, #0x458
  4021bc:	bl	417270 <printf@plt+0x15ae0>
  4021c0:	ldr	x0, [sp, #144]
  4021c4:	add	x0, x0, #0x1
  4021c8:	mov	w1, #0xa                   	// #10
  4021cc:	bl	401520 <strchr@plt>
  4021d0:	str	x0, [sp, #136]
  4021d4:	ldr	x0, [sp, #136]
  4021d8:	cmp	x0, #0x0
  4021dc:	b.eq	4021e8 <printf@plt+0xa58>  // b.none
  4021e0:	ldr	x0, [sp, #136]
  4021e4:	strb	wzr, [x0]
  4021e8:	ldr	x0, [sp, #152]
  4021ec:	bl	407750 <printf@plt+0x5fc0>
  4021f0:	b	402498 <printf@plt+0xd08>
  4021f4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4021f8:	add	x0, x0, #0xf2c
  4021fc:	ldr	w0, [x0]
  402200:	str	w0, [sp, #132]
  402204:	ldr	x0, [sp, #144]
  402208:	strb	wzr, [x0]
  40220c:	ldr	x0, [sp, #152]
  402210:	bl	407750 <printf@plt+0x5fc0>
  402214:	ldr	x0, [sp, #144]
  402218:	add	x0, x0, #0x1
  40221c:	str	x0, [sp, #152]
  402220:	ldr	x0, [sp, #24]
  402224:	bl	41ae44 <_ZdlPvm@@Base+0x1a20>
  402228:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40222c:	add	x0, x0, #0xa29
  402230:	ldrb	w0, [x0]
  402234:	mov	w1, w0
  402238:	ldr	x0, [sp, #152]
  40223c:	bl	401520 <strchr@plt>
  402240:	str	x0, [sp, #120]
  402244:	ldr	x0, [sp, #120]
  402248:	cmp	x0, #0x0
  40224c:	b.eq	402298 <printf@plt+0xb08>  // b.none
  402250:	ldr	x0, [sp, #120]
  402254:	strb	wzr, [x0]
  402258:	ldr	x1, [sp, #152]
  40225c:	ldr	x0, [sp, #24]
  402260:	bl	41a6dc <_ZdlPvm@@Base+0x12b8>
  402264:	ldr	x0, [sp, #120]
  402268:	add	x0, x0, #0x1
  40226c:	str	x0, [sp, #152]
  402270:	nop
  402274:	mov	w1, #0x0                   	// #0
  402278:	ldr	x0, [sp, #24]
  40227c:	bl	403260 <printf@plt+0x1ad0>
  402280:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402284:	add	x0, x0, #0xa4c
  402288:	ldr	w0, [x0]
  40228c:	cmp	w0, #0x0
  402290:	b.ne	402370 <printf@plt+0xbe0>  // b.any
  402294:	b	40233c <printf@plt+0xbac>
  402298:	ldr	x1, [sp, #152]
  40229c:	ldr	x0, [sp, #24]
  4022a0:	bl	41a6dc <_ZdlPvm@@Base+0x12b8>
  4022a4:	ldr	x1, [sp, #32]
  4022a8:	ldr	x0, [sp, #40]
  4022ac:	bl	401968 <printf@plt+0x1d8>
  4022b0:	cmp	w0, #0x0
  4022b4:	cset	w0, eq  // eq = none
  4022b8:	and	w0, w0, #0xff
  4022bc:	cmp	w0, #0x0
  4022c0:	b.eq	40231c <printf@plt+0xb8c>  // b.none
  4022c4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022c8:	add	x0, x0, #0xa28
  4022cc:	ldrb	w1, [x0]
  4022d0:	add	x0, sp, #0x40
  4022d4:	bl	416ba4 <printf@plt+0x15414>
  4022d8:	add	x0, sp, #0x50
  4022dc:	ldr	w1, [sp, #132]
  4022e0:	bl	416b44 <printf@plt+0x153b4>
  4022e4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022e8:	add	x0, x0, #0xa29
  4022ec:	ldrb	w1, [x0]
  4022f0:	add	x0, sp, #0x60
  4022f4:	bl	416ba4 <printf@plt+0x15414>
  4022f8:	add	x2, sp, #0x60
  4022fc:	add	x1, sp, #0x50
  402300:	add	x0, sp, #0x40
  402304:	mov	x3, x2
  402308:	mov	x2, x1
  40230c:	mov	x1, x0
  402310:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402314:	add	x0, x0, #0x468
  402318:	bl	4172e8 <printf@plt+0x15b58>
  40231c:	mov	w1, #0x0                   	// #0
  402320:	ldr	x0, [sp, #32]
  402324:	bl	403260 <printf@plt+0x1ad0>
  402328:	mov	w1, #0x0                   	// #0
  40232c:	ldr	x0, [sp, #32]
  402330:	bl	4031c4 <printf@plt+0x1a34>
  402334:	str	x0, [sp, #152]
  402338:	b	402228 <printf@plt+0xa98>
  40233c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402340:	add	x0, x0, #0xa44
  402344:	ldr	w0, [x0]
  402348:	cmp	w0, #0x0
  40234c:	b.eq	402370 <printf@plt+0xbe0>  // b.none
  402350:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402354:	add	x1, x0, #0x498
  402358:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  40235c:	add	x0, x0, #0x4a0
  402360:	bl	401790 <printf@plt>
  402364:	bl	418c98 <printf@plt+0x17508>
  402368:	mov	w0, #0xa                   	// #10
  40236c:	bl	401580 <putchar@plt>
  402370:	ldr	x0, [sp, #24]
  402374:	bl	403248 <printf@plt+0x1ab8>
  402378:	mov	x3, x0
  40237c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402380:	add	x0, x0, #0xeb0
  402384:	ldr	x0, [x0]
  402388:	ldr	w2, [sp, #132]
  40238c:	mov	x1, x0
  402390:	mov	x0, x3
  402394:	bl	40530c <printf@plt+0x3b7c>
  402398:	bl	414e14 <printf@plt+0x13684>
  40239c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4023a0:	add	x0, x0, #0xa4c
  4023a4:	ldr	w0, [x0]
  4023a8:	cmp	w0, #0x0
  4023ac:	b.ne	4023e4 <printf@plt+0xc54>  // b.any
  4023b0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4023b4:	add	x0, x0, #0xa44
  4023b8:	ldr	w0, [x0]
  4023bc:	cmp	w0, #0x0
  4023c0:	b.eq	4023e4 <printf@plt+0xc54>  // b.none
  4023c4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4023c8:	add	x1, x0, #0x498
  4023cc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4023d0:	add	x0, x0, #0x4a0
  4023d4:	bl	401790 <printf@plt>
  4023d8:	bl	418cf8 <printf@plt+0x17568>
  4023dc:	mov	w0, #0xa                   	// #10
  4023e0:	bl	401580 <putchar@plt>
  4023e4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4023e8:	add	x0, x0, #0xa4c
  4023ec:	ldr	w0, [x0]
  4023f0:	cmp	w0, #0x1
  4023f4:	b.ne	402400 <printf@plt+0xc70>  // b.any
  4023f8:	mov	w0, #0xa                   	// #10
  4023fc:	bl	401580 <putchar@plt>
  402400:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402404:	add	x0, x0, #0xa48
  402408:	ldr	w0, [x0]
  40240c:	cmp	w0, #0x0
  402410:	b.eq	402444 <printf@plt+0xcb4>  // b.none
  402414:	ldr	x0, [sp, #152]
  402418:	ldrb	w0, [x0]
  40241c:	cmp	w0, #0x0
  402420:	b.eq	402444 <printf@plt+0xcb4>  // b.none
  402424:	ldr	x0, [sp, #152]
  402428:	ldrb	w0, [x0]
  40242c:	cmp	w0, #0x20
  402430:	b.ne	402444 <printf@plt+0xcb4>  // b.any
  402434:	ldr	x0, [sp, #152]
  402438:	add	x0, x0, #0x1
  40243c:	str	x0, [sp, #152]
  402440:	b	402414 <printf@plt+0xc84>
  402444:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402448:	add	x0, x0, #0xa28
  40244c:	ldrb	w0, [x0]
  402450:	mov	w1, w0
  402454:	ldr	x0, [sp, #152]
  402458:	bl	402510 <printf@plt+0xd80>
  40245c:	str	x0, [sp, #144]
  402460:	ldr	x0, [sp, #144]
  402464:	cmp	x0, #0x0
  402468:	b.ne	402150 <printf@plt+0x9c0>  // b.any
  40246c:	mov	w1, #0xa                   	// #10
  402470:	ldr	x0, [sp, #152]
  402474:	bl	401520 <strchr@plt>
  402478:	str	x0, [sp, #112]
  40247c:	ldr	x0, [sp, #112]
  402480:	cmp	x0, #0x0
  402484:	b.eq	402490 <printf@plt+0xd00>  // b.none
  402488:	ldr	x0, [sp, #112]
  40248c:	strb	wzr, [x0]
  402490:	ldr	x0, [sp, #152]
  402494:	bl	407750 <printf@plt+0x5fc0>
  402498:	bl	40771c <printf@plt+0x5f8c>
  40249c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4024a0:	add	x0, x0, #0xa4c
  4024a4:	ldr	w0, [x0]
  4024a8:	cmp	w0, #0x0
  4024ac:	b.ne	4024cc <printf@plt+0xd3c>  // b.any
  4024b0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4024b4:	add	x0, x0, #0xf2c
  4024b8:	ldr	w0, [x0]
  4024bc:	mov	w1, w0
  4024c0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4024c4:	add	x0, x0, #0x450
  4024c8:	bl	401790 <printf@plt>
  4024cc:	bl	4076b4 <printf@plt+0x5f24>
  4024d0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4024d4:	add	x0, x0, #0xa4c
  4024d8:	ldr	w0, [x0]
  4024dc:	cmp	w0, #0x0
  4024e0:	b.ne	402504 <printf@plt+0xd74>  // b.any
  4024e4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4024e8:	add	x0, x0, #0xf2c
  4024ec:	ldr	w0, [x0]
  4024f0:	add	w0, w0, #0x1
  4024f4:	mov	w1, w0
  4024f8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4024fc:	add	x0, x0, #0x450
  402500:	bl	401790 <printf@plt>
  402504:	mov	w0, #0x1                   	// #1
  402508:	ldp	x29, x30, [sp], #160
  40250c:	ret
  402510:	sub	sp, sp, #0x10
  402514:	str	x0, [sp, #8]
  402518:	str	w1, [sp, #4]
  40251c:	ldr	x0, [sp, #8]
  402520:	ldrb	w0, [x0]
  402524:	cmp	w0, #0x0
  402528:	b.eq	402714 <printf@plt+0xf84>  // b.none
  40252c:	ldr	x0, [sp, #8]
  402530:	ldrb	w0, [x0]
  402534:	mov	w1, w0
  402538:	ldr	w0, [sp, #4]
  40253c:	cmp	w0, w1
  402540:	b.ne	40254c <printf@plt+0xdbc>  // b.any
  402544:	ldr	x0, [sp, #8]
  402548:	b	402718 <printf@plt+0xf88>
  40254c:	ldr	x0, [sp, #8]
  402550:	add	x1, x0, #0x1
  402554:	str	x1, [sp, #8]
  402558:	ldrb	w0, [x0]
  40255c:	cmp	w0, #0x5c
  402560:	cset	w0, eq  // eq = none
  402564:	and	w0, w0, #0xff
  402568:	cmp	w0, #0x0
  40256c:	b.eq	40251c <printf@plt+0xd8c>  // b.none
  402570:	ldr	x0, [sp, #8]
  402574:	ldrb	w0, [x0]
  402578:	cmp	w0, #0x6e
  40257c:	b.eq	4025c8 <printf@plt+0xe38>  // b.none
  402580:	cmp	w0, #0x6e
  402584:	b.gt	4026fc <printf@plt+0xf6c>
  402588:	cmp	w0, #0x6b
  40258c:	b.eq	4025c8 <printf@plt+0xe38>  // b.none
  402590:	cmp	w0, #0x6b
  402594:	b.gt	4026fc <printf@plt+0xf6c>
  402598:	cmp	w0, #0x67
  40259c:	b.gt	4026fc <printf@plt+0xf6c>
  4025a0:	cmp	w0, #0x66
  4025a4:	b.ge	4025c8 <printf@plt+0xe38>  // b.tcont
  4025a8:	cmp	w0, #0x5c
  4025ac:	b.eq	40270c <printf@plt+0xf7c>  // b.none
  4025b0:	cmp	w0, #0x5c
  4025b4:	b.gt	4026fc <printf@plt+0xf6c>
  4025b8:	cmp	w0, #0x0
  4025bc:	b.eq	40270c <printf@plt+0xf7c>  // b.none
  4025c0:	cmp	w0, #0x2a
  4025c4:	b.ne	4026fc <printf@plt+0xf6c>  // b.any
  4025c8:	ldr	x0, [sp, #8]
  4025cc:	add	x0, x0, #0x1
  4025d0:	str	x0, [sp, #8]
  4025d4:	ldr	x0, [sp, #8]
  4025d8:	ldrb	w0, [x0]
  4025dc:	cmp	w0, #0x5c
  4025e0:	b.eq	4026e4 <printf@plt+0xf54>  // b.none
  4025e4:	cmp	w0, #0x5c
  4025e8:	b.gt	4026d4 <printf@plt+0xf44>
  4025ec:	cmp	w0, #0x5b
  4025f0:	b.eq	402688 <printf@plt+0xef8>  // b.none
  4025f4:	cmp	w0, #0x5b
  4025f8:	b.gt	4026d4 <printf@plt+0xf44>
  4025fc:	cmp	w0, #0x0
  402600:	b.eq	4026e4 <printf@plt+0xf54>  // b.none
  402604:	cmp	w0, #0x28
  402608:	b.ne	4026d4 <printf@plt+0xf44>  // b.any
  40260c:	ldr	x0, [sp, #8]
  402610:	add	x0, x0, #0x1
  402614:	str	x0, [sp, #8]
  402618:	ldr	x0, [sp, #8]
  40261c:	ldrb	w0, [x0]
  402620:	cmp	w0, #0x5c
  402624:	b.eq	40266c <printf@plt+0xedc>  // b.none
  402628:	ldr	x0, [sp, #8]
  40262c:	ldrb	w0, [x0]
  402630:	cmp	w0, #0x0
  402634:	b.eq	40266c <printf@plt+0xedc>  // b.none
  402638:	ldr	x0, [sp, #8]
  40263c:	add	x0, x0, #0x1
  402640:	str	x0, [sp, #8]
  402644:	ldr	x0, [sp, #8]
  402648:	ldrb	w0, [x0]
  40264c:	cmp	w0, #0x5c
  402650:	b.eq	40266c <printf@plt+0xedc>  // b.none
  402654:	ldr	x0, [sp, #8]
  402658:	ldrb	w0, [x0]
  40265c:	cmp	w0, #0x0
  402660:	b.eq	40266c <printf@plt+0xedc>  // b.none
  402664:	mov	w0, #0x1                   	// #1
  402668:	b	402670 <printf@plt+0xee0>
  40266c:	mov	w0, #0x0                   	// #0
  402670:	cmp	w0, #0x0
  402674:	b.eq	4026ec <printf@plt+0xf5c>  // b.none
  402678:	ldr	x0, [sp, #8]
  40267c:	add	x0, x0, #0x1
  402680:	str	x0, [sp, #8]
  402684:	b	4026ec <printf@plt+0xf5c>
  402688:	ldr	x0, [sp, #8]
  40268c:	add	x0, x0, #0x1
  402690:	str	x0, [sp, #8]
  402694:	ldr	x0, [sp, #8]
  402698:	ldrb	w0, [x0]
  40269c:	cmp	w0, #0x0
  4026a0:	cset	w0, ne  // ne = any
  4026a4:	and	w0, w0, #0xff
  4026a8:	cmp	w0, #0x0
  4026ac:	b.eq	4026f4 <printf@plt+0xf64>  // b.none
  4026b0:	ldr	x0, [sp, #8]
  4026b4:	ldrb	w0, [x0]
  4026b8:	cmp	w0, #0x5d
  4026bc:	b.ne	402688 <printf@plt+0xef8>  // b.any
  4026c0:	ldr	x0, [sp, #8]
  4026c4:	add	x0, x0, #0x1
  4026c8:	str	x0, [sp, #8]
  4026cc:	nop
  4026d0:	b	4026f4 <printf@plt+0xf64>
  4026d4:	ldr	x0, [sp, #8]
  4026d8:	add	x0, x0, #0x1
  4026dc:	str	x0, [sp, #8]
  4026e0:	b	4026f8 <printf@plt+0xf68>
  4026e4:	nop
  4026e8:	b	402710 <printf@plt+0xf80>
  4026ec:	nop
  4026f0:	b	402710 <printf@plt+0xf80>
  4026f4:	nop
  4026f8:	b	402710 <printf@plt+0xf80>
  4026fc:	ldr	x0, [sp, #8]
  402700:	add	x0, x0, #0x1
  402704:	str	x0, [sp, #8]
  402708:	b	402710 <printf@plt+0xf80>
  40270c:	nop
  402710:	b	40251c <printf@plt+0xd8c>
  402714:	mov	x0, #0x0                   	// #0
  402718:	add	sp, sp, #0x10
  40271c:	ret
  402720:	stp	x29, x30, [sp, #-32]!
  402724:	mov	x29, sp
  402728:	str	x0, [sp, #24]
  40272c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402730:	add	x0, x0, #0xf60
  402734:	ldr	x0, [x0]
  402738:	mov	x2, x0
  40273c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402740:	add	x1, x0, #0x4b0
  402744:	ldr	x0, [sp, #24]
  402748:	bl	4014a0 <fprintf@plt>
  40274c:	nop
  402750:	ldp	x29, x30, [sp], #32
  402754:	ret
  402758:	stp	x29, x30, [sp, #-192]!
  40275c:	mov	x29, sp
  402760:	str	w0, [sp, #28]
  402764:	str	x1, [sp, #16]
  402768:	ldr	x0, [sp, #16]
  40276c:	ldr	x1, [x0]
  402770:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402774:	add	x0, x0, #0xf60
  402778:	str	x1, [x0]
  40277c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402780:	add	x0, x0, #0xa18
  402784:	ldr	x2, [x0]
  402788:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40278c:	add	x1, x0, #0xa58
  402790:	mov	x0, x2
  402794:	bl	401770 <setbuf@plt>
  402798:	mov	w0, #0x1                   	// #1
  40279c:	str	w0, [sp, #188]
  4027a0:	mov	x4, #0x0                   	// #0
  4027a4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4027a8:	add	x3, x0, #0x508
  4027ac:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4027b0:	add	x2, x0, #0x568
  4027b4:	ldr	x1, [sp, #16]
  4027b8:	ldr	w0, [sp, #28]
  4027bc:	bl	418b78 <printf@plt+0x173e8>
  4027c0:	str	w0, [sp, #180]
  4027c4:	ldr	w0, [sp, #180]
  4027c8:	cmn	w0, #0x1
  4027cc:	cset	w0, ne  // ne = any
  4027d0:	and	w0, w0, #0xff
  4027d4:	cmp	w0, #0x0
  4027d8:	b.eq	402e14 <printf@plt+0x1684>  // b.none
  4027dc:	ldr	w0, [sp, #180]
  4027e0:	cmp	w0, #0x100
  4027e4:	b.eq	402dbc <printf@plt+0x162c>  // b.none
  4027e8:	ldr	w0, [sp, #180]
  4027ec:	cmp	w0, #0x100
  4027f0:	b.gt	402dec <printf@plt+0x165c>
  4027f4:	ldr	w0, [sp, #180]
  4027f8:	cmp	w0, #0x76
  4027fc:	b.eq	402968 <printf@plt+0x11d8>  // b.none
  402800:	ldr	w0, [sp, #180]
  402804:	cmp	w0, #0x76
  402808:	b.gt	402dec <printf@plt+0x165c>
  40280c:	ldr	w0, [sp, #180]
  402810:	cmp	w0, #0x73
  402814:	b.eq	402c08 <printf@plt+0x1478>  // b.none
  402818:	ldr	w0, [sp, #180]
  40281c:	cmp	w0, #0x73
  402820:	b.gt	402dec <printf@plt+0x165c>
  402824:	ldr	w0, [sp, #180]
  402828:	cmp	w0, #0x72
  40282c:	b.eq	402d5c <printf@plt+0x15cc>  // b.none
  402830:	ldr	w0, [sp, #180]
  402834:	cmp	w0, #0x72
  402838:	b.gt	402dec <printf@plt+0x165c>
  40283c:	ldr	w0, [sp, #180]
  402840:	cmp	w0, #0x70
  402844:	b.eq	402c64 <printf@plt+0x14d4>  // b.none
  402848:	ldr	w0, [sp, #180]
  40284c:	cmp	w0, #0x70
  402850:	b.gt	402dec <printf@plt+0x165c>
  402854:	ldr	w0, [sp, #180]
  402858:	cmp	w0, #0x6d
  40285c:	b.eq	402ce0 <printf@plt+0x1550>  // b.none
  402860:	ldr	w0, [sp, #180]
  402864:	cmp	w0, #0x6d
  402868:	b.gt	402dec <printf@plt+0x165c>
  40286c:	ldr	w0, [sp, #180]
  402870:	cmp	w0, #0x66
  402874:	b.eq	402af4 <printf@plt+0x1364>  // b.none
  402878:	ldr	w0, [sp, #180]
  40287c:	cmp	w0, #0x66
  402880:	b.gt	402dec <printf@plt+0x165c>
  402884:	ldr	w0, [sp, #180]
  402888:	cmp	w0, #0x64
  40288c:	b.eq	40298c <printf@plt+0x11fc>  // b.none
  402890:	ldr	w0, [sp, #180]
  402894:	cmp	w0, #0x64
  402898:	b.gt	402dec <printf@plt+0x165c>
  40289c:	ldr	w0, [sp, #180]
  4028a0:	cmp	w0, #0x54
  4028a4:	b.eq	402b08 <printf@plt+0x1378>  // b.none
  4028a8:	ldr	w0, [sp, #180]
  4028ac:	cmp	w0, #0x54
  4028b0:	b.gt	402dec <printf@plt+0x165c>
  4028b4:	ldr	w0, [sp, #180]
  4028b8:	cmp	w0, #0x52
  4028bc:	b.eq	402940 <printf@plt+0x11b0>  // b.none
  4028c0:	ldr	w0, [sp, #180]
  4028c4:	cmp	w0, #0x52
  4028c8:	b.gt	402dec <printf@plt+0x165c>
  4028cc:	ldr	w0, [sp, #180]
  4028d0:	cmp	w0, #0x4e
  4028d4:	b.eq	402da8 <printf@plt+0x1618>  // b.none
  4028d8:	ldr	w0, [sp, #180]
  4028dc:	cmp	w0, #0x4e
  4028e0:	b.gt	402dec <printf@plt+0x165c>
  4028e4:	ldr	w0, [sp, #180]
  4028e8:	cmp	w0, #0x4d
  4028ec:	b.eq	402948 <printf@plt+0x11b8>  // b.none
  4028f0:	ldr	w0, [sp, #180]
  4028f4:	cmp	w0, #0x4d
  4028f8:	b.gt	402dec <printf@plt+0x165c>
  4028fc:	ldr	w0, [sp, #180]
  402900:	cmp	w0, #0x44
  402904:	b.eq	402d70 <printf@plt+0x15e0>  // b.none
  402908:	ldr	w0, [sp, #180]
  40290c:	cmp	w0, #0x44
  402910:	b.gt	402dec <printf@plt+0x165c>
  402914:	ldr	w0, [sp, #180]
  402918:	cmp	w0, #0x3f
  40291c:	b.eq	402dd4 <printf@plt+0x1644>  // b.none
  402920:	ldr	w0, [sp, #180]
  402924:	cmp	w0, #0x43
  402928:	b.ne	402dec <printf@plt+0x165c>  // b.any
  40292c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402930:	add	x0, x0, #0xa3c
  402934:	mov	w1, #0x1                   	// #1
  402938:	str	w1, [x0]
  40293c:	b	402e10 <printf@plt+0x1680>
  402940:	str	wzr, [sp, #188]
  402944:	b	402e10 <printf@plt+0x1680>
  402948:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40294c:	add	x0, x0, #0xf78
  402950:	ldr	x0, [x0]
  402954:	mov	x1, x0
  402958:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40295c:	add	x0, x0, #0xf50
  402960:	bl	419828 <_ZdlPvm@@Base+0x404>
  402964:	b	402e10 <printf@plt+0x1680>
  402968:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40296c:	add	x0, x0, #0xa00
  402970:	ldr	x0, [x0]
  402974:	mov	x1, x0
  402978:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  40297c:	add	x0, x0, #0x580
  402980:	bl	401790 <printf@plt>
  402984:	mov	w0, #0x0                   	// #0
  402988:	bl	401710 <exit@plt>
  40298c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402990:	add	x0, x0, #0xf78
  402994:	ldr	x0, [x0]
  402998:	ldrb	w0, [x0]
  40299c:	cmp	w0, #0x0
  4029a0:	b.eq	4029c0 <printf@plt+0x1230>  // b.none
  4029a4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4029a8:	add	x0, x0, #0xf78
  4029ac:	ldr	x0, [x0]
  4029b0:	add	x0, x0, #0x1
  4029b4:	ldrb	w0, [x0]
  4029b8:	cmp	w0, #0x0
  4029bc:	b.ne	4029e8 <printf@plt+0x1258>  // b.any
  4029c0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4029c4:	add	x3, x0, #0xea0
  4029c8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4029cc:	add	x2, x0, #0xea0
  4029d0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4029d4:	add	x1, x0, #0xea0
  4029d8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4029dc:	add	x0, x0, #0x5a0
  4029e0:	bl	417270 <printf@plt+0x15ae0>
  4029e4:	b	402e10 <printf@plt+0x1680>
  4029e8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4029ec:	add	x0, x0, #0xf78
  4029f0:	ldr	x0, [x0]
  4029f4:	ldrb	w0, [x0]
  4029f8:	bl	40314c <printf@plt+0x19bc>
  4029fc:	cmp	w0, #0x0
  402a00:	cset	w0, ne  // ne = any
  402a04:	and	w0, w0, #0xff
  402a08:	cmp	w0, #0x0
  402a0c:	b.eq	402a4c <printf@plt+0x12bc>  // b.none
  402a10:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402a14:	add	x0, x0, #0xf78
  402a18:	ldr	x0, [x0]
  402a1c:	ldrb	w1, [x0]
  402a20:	add	x0, sp, #0x30
  402a24:	bl	416ba4 <printf@plt+0x15414>
  402a28:	add	x1, sp, #0x30
  402a2c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402a30:	add	x3, x0, #0xea0
  402a34:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402a38:	add	x2, x0, #0xea0
  402a3c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402a40:	add	x0, x0, #0x5c8
  402a44:	bl	417270 <printf@plt+0x15ae0>
  402a48:	b	402e10 <printf@plt+0x1680>
  402a4c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402a50:	add	x0, x0, #0xf78
  402a54:	ldr	x0, [x0]
  402a58:	add	x0, x0, #0x1
  402a5c:	ldrb	w0, [x0]
  402a60:	bl	40314c <printf@plt+0x19bc>
  402a64:	cmp	w0, #0x0
  402a68:	cset	w0, ne  // ne = any
  402a6c:	and	w0, w0, #0xff
  402a70:	cmp	w0, #0x0
  402a74:	b.eq	402ab8 <printf@plt+0x1328>  // b.none
  402a78:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402a7c:	add	x0, x0, #0xf78
  402a80:	ldr	x0, [x0]
  402a84:	add	x0, x0, #0x1
  402a88:	ldrb	w1, [x0]
  402a8c:	add	x0, sp, #0x40
  402a90:	bl	416ba4 <printf@plt+0x15414>
  402a94:	add	x1, sp, #0x40
  402a98:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402a9c:	add	x3, x0, #0xea0
  402aa0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402aa4:	add	x2, x0, #0xea0
  402aa8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402aac:	add	x0, x0, #0x5c8
  402ab0:	bl	417270 <printf@plt+0x15ae0>
  402ab4:	b	402e10 <printf@plt+0x1680>
  402ab8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402abc:	add	x0, x0, #0xf78
  402ac0:	ldr	x0, [x0]
  402ac4:	ldrb	w1, [x0]
  402ac8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402acc:	add	x0, x0, #0xa28
  402ad0:	strb	w1, [x0]
  402ad4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402ad8:	add	x0, x0, #0xf78
  402adc:	ldr	x0, [x0]
  402ae0:	ldrb	w1, [x0, #1]
  402ae4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402ae8:	add	x0, x0, #0xa29
  402aec:	strb	w1, [x0]
  402af0:	b	402e10 <printf@plt+0x1680>
  402af4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402af8:	add	x0, x0, #0xf78
  402afc:	ldr	x0, [x0]
  402b00:	bl	40756c <printf@plt+0x5ddc>
  402b04:	b	402e10 <printf@plt+0x1680>
  402b08:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402b0c:	add	x0, x0, #0xf78
  402b10:	ldr	x1, [x0]
  402b14:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b18:	add	x0, x0, #0x8d8
  402b1c:	str	x1, [x0]
  402b20:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b24:	add	x0, x0, #0x8d8
  402b28:	ldr	x2, [x0]
  402b2c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402b30:	add	x1, x0, #0x5e0
  402b34:	mov	x0, x2
  402b38:	bl	401690 <strcmp@plt>
  402b3c:	cmp	w0, #0x0
  402b40:	b.ne	402b6c <printf@plt+0x13dc>  // b.any
  402b44:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b48:	add	x0, x0, #0x8d8
  402b4c:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402b50:	add	x1, x1, #0x5e8
  402b54:	str	x1, [x0]
  402b58:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b5c:	add	x0, x0, #0xa44
  402b60:	mov	w1, #0x1                   	// #1
  402b64:	str	w1, [x0]
  402b68:	b	402e04 <printf@plt+0x1674>
  402b6c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b70:	add	x0, x0, #0x8d8
  402b74:	ldr	x2, [x0]
  402b78:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402b7c:	add	x1, x0, #0x5f0
  402b80:	mov	x0, x2
  402b84:	bl	401690 <strcmp@plt>
  402b88:	cmp	w0, #0x0
  402b8c:	b.ne	402ba8 <printf@plt+0x1418>  // b.any
  402b90:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b94:	add	x0, x0, #0xa4c
  402b98:	mov	w1, #0x1                   	// #1
  402b9c:	str	w1, [x0]
  402ba0:	str	wzr, [sp, #188]
  402ba4:	b	402e04 <printf@plt+0x1674>
  402ba8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402bac:	add	x0, x0, #0x8d8
  402bb0:	ldr	x2, [x0]
  402bb4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402bb8:	add	x1, x0, #0x5f8
  402bbc:	mov	x0, x2
  402bc0:	bl	401690 <strcmp@plt>
  402bc4:	cmp	w0, #0x0
  402bc8:	b.ne	402e04 <printf@plt+0x1674>  // b.any
  402bcc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402bd0:	add	x0, x0, #0x8d8
  402bd4:	adrp	x1, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402bd8:	add	x1, x1, #0x5f0
  402bdc:	str	x1, [x0]
  402be0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402be4:	add	x0, x0, #0xa4c
  402be8:	mov	w1, #0x1                   	// #1
  402bec:	str	w1, [x0]
  402bf0:	str	wzr, [sp, #188]
  402bf4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402bf8:	add	x0, x0, #0xa48
  402bfc:	mov	w1, #0x1                   	// #1
  402c00:	str	w1, [x0]
  402c04:	b	402e04 <printf@plt+0x1674>
  402c08:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402c0c:	add	x0, x0, #0xf78
  402c10:	ldr	x0, [x0]
  402c14:	bl	407328 <printf@plt+0x5b98>
  402c18:	cmp	w0, #0x0
  402c1c:	cset	w0, eq  // eq = none
  402c20:	and	w0, w0, #0xff
  402c24:	cmp	w0, #0x0
  402c28:	b.eq	402e0c <printf@plt+0x167c>  // b.none
  402c2c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402c30:	add	x0, x0, #0xf78
  402c34:	ldr	x1, [x0]
  402c38:	add	x0, sp, #0x50
  402c3c:	bl	416ae0 <printf@plt+0x15350>
  402c40:	add	x1, sp, #0x50
  402c44:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402c48:	add	x3, x0, #0xea0
  402c4c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402c50:	add	x2, x0, #0xea0
  402c54:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402c58:	add	x0, x0, #0x608
  402c5c:	bl	417270 <printf@plt+0x15ae0>
  402c60:	b	402e0c <printf@plt+0x167c>
  402c64:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402c68:	add	x0, x0, #0xf78
  402c6c:	ldr	x3, [x0]
  402c70:	add	x0, sp, #0x2c
  402c74:	mov	x2, x0
  402c78:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402c7c:	add	x1, x0, #0x620
  402c80:	mov	x0, x3
  402c84:	bl	401610 <__isoc99_sscanf@plt>
  402c88:	cmp	w0, #0x1
  402c8c:	cset	w0, eq  // eq = none
  402c90:	and	w0, w0, #0xff
  402c94:	cmp	w0, #0x0
  402c98:	b.eq	402ca8 <printf@plt+0x1518>  // b.none
  402c9c:	ldr	w0, [sp, #44]
  402ca0:	bl	4074b8 <printf@plt+0x5d28>
  402ca4:	b	402e10 <printf@plt+0x1680>
  402ca8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402cac:	add	x0, x0, #0xf78
  402cb0:	ldr	x1, [x0]
  402cb4:	add	x0, sp, #0x60
  402cb8:	bl	416ae0 <printf@plt+0x15350>
  402cbc:	add	x1, sp, #0x60
  402cc0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402cc4:	add	x3, x0, #0xea0
  402cc8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402ccc:	add	x2, x0, #0xea0
  402cd0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402cd4:	add	x0, x0, #0x628
  402cd8:	bl	417270 <printf@plt+0x15ae0>
  402cdc:	b	402e10 <printf@plt+0x1680>
  402ce0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402ce4:	add	x0, x0, #0xf78
  402ce8:	ldr	x3, [x0]
  402cec:	add	x0, sp, #0x28
  402cf0:	mov	x2, x0
  402cf4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402cf8:	add	x1, x0, #0x620
  402cfc:	mov	x0, x3
  402d00:	bl	401610 <__isoc99_sscanf@plt>
  402d04:	cmp	w0, #0x1
  402d08:	cset	w0, eq  // eq = none
  402d0c:	and	w0, w0, #0xff
  402d10:	cmp	w0, #0x0
  402d14:	b.eq	402d24 <printf@plt+0x1594>  // b.none
  402d18:	ldr	w0, [sp, #40]
  402d1c:	bl	407800 <printf@plt+0x6070>
  402d20:	b	402e10 <printf@plt+0x1680>
  402d24:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402d28:	add	x0, x0, #0xf78
  402d2c:	ldr	x1, [x0]
  402d30:	add	x0, sp, #0x70
  402d34:	bl	416ae0 <printf@plt+0x15350>
  402d38:	add	x1, sp, #0x70
  402d3c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402d40:	add	x3, x0, #0xea0
  402d44:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402d48:	add	x2, x0, #0xea0
  402d4c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402d50:	add	x0, x0, #0x628
  402d54:	bl	417270 <printf@plt+0x15ae0>
  402d58:	b	402e10 <printf@plt+0x1680>
  402d5c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402d60:	add	x0, x0, #0xa38
  402d64:	mov	w1, #0x1                   	// #1
  402d68:	str	w1, [x0]
  402d6c:	b	402e10 <printf@plt+0x1680>
  402d70:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402d74:	add	x3, x0, #0xea0
  402d78:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402d7c:	add	x2, x0, #0xea0
  402d80:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402d84:	add	x1, x0, #0xea0
  402d88:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402d8c:	add	x0, x0, #0x638
  402d90:	bl	4172ac <printf@plt+0x15b1c>
  402d94:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402d98:	add	x0, x0, #0xa34
  402d9c:	mov	w1, #0x1                   	// #1
  402da0:	str	w1, [x0]
  402da4:	b	402e10 <printf@plt+0x1680>
  402da8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402dac:	add	x0, x0, #0xa40
  402db0:	mov	w1, #0x1                   	// #1
  402db4:	str	w1, [x0]
  402db8:	b	402e10 <printf@plt+0x1680>
  402dbc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402dc0:	add	x0, x0, #0xa10
  402dc4:	ldr	x0, [x0]
  402dc8:	bl	402720 <printf@plt+0xf90>
  402dcc:	mov	w0, #0x0                   	// #0
  402dd0:	bl	401710 <exit@plt>
  402dd4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402dd8:	add	x0, x0, #0xa18
  402ddc:	ldr	x0, [x0]
  402de0:	bl	402720 <printf@plt+0xf90>
  402de4:	mov	w0, #0x1                   	// #1
  402de8:	bl	401710 <exit@plt>
  402dec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402df0:	add	x2, x0, #0x670
  402df4:	mov	w1, #0x178                 	// #376
  402df8:	mov	w0, #0x0                   	// #0
  402dfc:	bl	40318c <printf@plt+0x19fc>
  402e00:	b	4027a0 <printf@plt+0x1010>
  402e04:	nop
  402e08:	b	4027a0 <printf@plt+0x1010>
  402e0c:	nop
  402e10:	b	4027a0 <printf@plt+0x1010>
  402e14:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402e18:	add	x0, x0, #0x8d8
  402e1c:	ldr	x0, [x0]
  402e20:	bl	403bc4 <printf@plt+0x2434>
  402e24:	bl	40c40c <printf@plt+0xac7c>
  402e28:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402e2c:	add	x0, x0, #0x690
  402e30:	bl	401470 <puts@plt>
  402e34:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402e38:	add	x0, x0, #0xa4c
  402e3c:	ldr	w0, [x0]
  402e40:	cmp	w0, #0x0
  402e44:	b.ne	402eb4 <printf@plt+0x1724>  // b.any
  402e48:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402e4c:	add	x0, x0, #0x8d8
  402e50:	ldr	x1, [x0]
  402e54:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402e58:	add	x0, x0, #0xf60
  402e5c:	ldr	x0, [x0]
  402e60:	mov	x2, x0
  402e64:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402e68:	add	x0, x0, #0x6b0
  402e6c:	bl	401790 <printf@plt>
  402e70:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402e74:	add	x0, x0, #0x8d8
  402e78:	ldr	x1, [x0]
  402e7c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402e80:	add	x0, x0, #0xf60
  402e84:	ldr	x0, [x0]
  402e88:	mov	x2, x0
  402e8c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402e90:	add	x0, x0, #0x710
  402e94:	bl	401790 <printf@plt>
  402e98:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402e9c:	add	x0, x0, #0x8d8
  402ea0:	ldr	x0, [x0]
  402ea4:	mov	x1, x0
  402ea8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402eac:	add	x0, x0, #0x768
  402eb0:	bl	401790 <printf@plt>
  402eb4:	ldr	w0, [sp, #188]
  402eb8:	cmp	w0, #0x0
  402ebc:	b.eq	402f0c <printf@plt+0x177c>  // b.none
  402ec0:	add	x0, sp, #0x20
  402ec4:	mov	x2, x0
  402ec8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402ecc:	add	x1, x0, #0x7d0
  402ed0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  402ed4:	add	x0, x0, #0xf50
  402ed8:	bl	4199c0 <_ZdlPvm@@Base+0x59c>
  402edc:	str	x0, [sp, #168]
  402ee0:	ldr	x0, [sp, #168]
  402ee4:	cmp	x0, #0x0
  402ee8:	b.eq	402f0c <printf@plt+0x177c>  // b.none
  402eec:	ldr	x0, [sp, #32]
  402ef0:	mov	x1, x0
  402ef4:	ldr	x0, [sp, #168]
  402ef8:	bl	401a58 <printf@plt+0x2c8>
  402efc:	ldr	x0, [sp, #168]
  402f00:	bl	4014d0 <fclose@plt>
  402f04:	ldr	x0, [sp, #32]
  402f08:	bl	401510 <free@plt>
  402f0c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f10:	add	x0, x0, #0x8e0
  402f14:	ldr	w0, [x0]
  402f18:	ldr	w1, [sp, #28]
  402f1c:	cmp	w1, w0
  402f20:	b.gt	402f44 <printf@plt+0x17b4>
  402f24:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f28:	add	x0, x0, #0xa08
  402f2c:	ldr	x2, [x0]
  402f30:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402f34:	add	x1, x0, #0x7d8
  402f38:	mov	x0, x2
  402f3c:	bl	401a58 <printf@plt+0x2c8>
  402f40:	b	403078 <printf@plt+0x18e8>
  402f44:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f48:	add	x0, x0, #0x8e0
  402f4c:	ldr	w0, [x0]
  402f50:	str	w0, [sp, #184]
  402f54:	ldr	w1, [sp, #184]
  402f58:	ldr	w0, [sp, #28]
  402f5c:	cmp	w1, w0
  402f60:	b.ge	403078 <printf@plt+0x18e8>  // b.tcont
  402f64:	ldrsw	x0, [sp, #184]
  402f68:	lsl	x0, x0, #3
  402f6c:	ldr	x1, [sp, #16]
  402f70:	add	x0, x1, x0
  402f74:	ldr	x2, [x0]
  402f78:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402f7c:	add	x1, x0, #0x7d8
  402f80:	mov	x0, x2
  402f84:	bl	401690 <strcmp@plt>
  402f88:	cmp	w0, #0x0
  402f8c:	b.ne	402fb0 <printf@plt+0x1820>  // b.any
  402f90:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402f94:	add	x0, x0, #0xa08
  402f98:	ldr	x2, [x0]
  402f9c:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402fa0:	add	x1, x0, #0x7d8
  402fa4:	mov	x0, x2
  402fa8:	bl	401a58 <printf@plt+0x2c8>
  402fac:	b	403068 <printf@plt+0x18d8>
  402fb0:	bl	401660 <__errno_location@plt>
  402fb4:	str	wzr, [x0]
  402fb8:	ldrsw	x0, [sp, #184]
  402fbc:	lsl	x0, x0, #3
  402fc0:	ldr	x1, [sp, #16]
  402fc4:	add	x0, x1, x0
  402fc8:	ldr	x2, [x0]
  402fcc:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  402fd0:	add	x1, x0, #0x7e0
  402fd4:	mov	x0, x2
  402fd8:	bl	401670 <fopen@plt>
  402fdc:	str	x0, [sp, #160]
  402fe0:	ldr	x0, [sp, #160]
  402fe4:	cmp	x0, #0x0
  402fe8:	b.ne	403040 <printf@plt+0x18b0>  // b.any
  402fec:	ldrsw	x0, [sp, #184]
  402ff0:	lsl	x0, x0, #3
  402ff4:	ldr	x1, [sp, #16]
  402ff8:	add	x0, x1, x0
  402ffc:	ldr	x1, [x0]
  403000:	add	x0, sp, #0x80
  403004:	bl	416ae0 <printf@plt+0x15350>
  403008:	bl	401660 <__errno_location@plt>
  40300c:	ldr	w0, [x0]
  403010:	bl	401540 <strerror@plt>
  403014:	mov	x1, x0
  403018:	add	x0, sp, #0x90
  40301c:	bl	416ae0 <printf@plt+0x15350>
  403020:	add	x2, sp, #0x90
  403024:	add	x1, sp, #0x80
  403028:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40302c:	add	x3, x0, #0xea0
  403030:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  403034:	add	x0, x0, #0x7e8
  403038:	bl	4172e8 <printf@plt+0x15b58>
  40303c:	b	403068 <printf@plt+0x18d8>
  403040:	ldrsw	x0, [sp, #184]
  403044:	lsl	x0, x0, #3
  403048:	ldr	x1, [sp, #16]
  40304c:	add	x0, x1, x0
  403050:	ldr	x0, [x0]
  403054:	mov	x1, x0
  403058:	ldr	x0, [sp, #160]
  40305c:	bl	401a58 <printf@plt+0x2c8>
  403060:	ldr	x0, [sp, #160]
  403064:	bl	4014d0 <fclose@plt>
  403068:	ldr	w0, [sp, #184]
  40306c:	add	w0, w0, #0x1
  403070:	str	w0, [sp, #184]
  403074:	b	402f54 <printf@plt+0x17c4>
  403078:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40307c:	add	x0, x0, #0xa10
  403080:	ldr	x0, [x0]
  403084:	bl	401740 <ferror@plt>
  403088:	cmp	w0, #0x0
  40308c:	b.ne	4030a8 <printf@plt+0x1918>  // b.any
  403090:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403094:	add	x0, x0, #0xa10
  403098:	ldr	x0, [x0]
  40309c:	bl	401630 <fflush@plt>
  4030a0:	cmp	w0, #0x0
  4030a4:	b.ge	4030b0 <printf@plt+0x1920>  // b.tcont
  4030a8:	mov	w0, #0x1                   	// #1
  4030ac:	b	4030b4 <printf@plt+0x1924>
  4030b0:	mov	w0, #0x0                   	// #0
  4030b4:	cmp	w0, #0x0
  4030b8:	b.eq	4030e0 <printf@plt+0x1950>  // b.none
  4030bc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4030c0:	add	x3, x0, #0xea0
  4030c4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4030c8:	add	x2, x0, #0xea0
  4030cc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4030d0:	add	x1, x0, #0xea0
  4030d4:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4030d8:	add	x0, x0, #0x800
  4030dc:	bl	4172e8 <printf@plt+0x15b58>
  4030e0:	mov	w0, #0x0                   	// #0
  4030e4:	ldp	x29, x30, [sp], #192
  4030e8:	ret
  4030ec:	stp	x29, x30, [sp, #-32]!
  4030f0:	mov	x29, sp
  4030f4:	str	w0, [sp, #28]
  4030f8:	str	w1, [sp, #24]
  4030fc:	ldr	w0, [sp, #28]
  403100:	cmp	w0, #0x1
  403104:	b.ne	403124 <printf@plt+0x1994>  // b.any
  403108:	ldr	w1, [sp, #24]
  40310c:	mov	w0, #0xffff                	// #65535
  403110:	cmp	w1, w0
  403114:	b.ne	403124 <printf@plt+0x1994>  // b.any
  403118:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40311c:	add	x0, x0, #0xa50
  403120:	bl	416604 <printf@plt+0x14e74>
  403124:	nop
  403128:	ldp	x29, x30, [sp], #32
  40312c:	ret
  403130:	stp	x29, x30, [sp, #-16]!
  403134:	mov	x29, sp
  403138:	mov	w1, #0xffff                	// #65535
  40313c:	mov	w0, #0x1                   	// #1
  403140:	bl	4030ec <printf@plt+0x195c>
  403144:	ldp	x29, x30, [sp], #16
  403148:	ret
  40314c:	sub	sp, sp, #0x10
  403150:	str	w0, [sp, #12]
  403154:	ldr	w0, [sp, #12]
  403158:	cmp	w0, #0x0
  40315c:	b.lt	403180 <printf@plt+0x19f0>  // b.tstop
  403160:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403164:	add	x1, x0, #0x8f0
  403168:	ldrsw	x0, [sp, #12]
  40316c:	ldrb	w0, [x1, x0]
  403170:	cmp	w0, #0x0
  403174:	b.eq	403180 <printf@plt+0x19f0>  // b.none
  403178:	mov	w0, #0x1                   	// #1
  40317c:	b	403184 <printf@plt+0x19f4>
  403180:	mov	w0, #0x0                   	// #0
  403184:	add	sp, sp, #0x10
  403188:	ret
  40318c:	stp	x29, x30, [sp, #-32]!
  403190:	mov	x29, sp
  403194:	str	w0, [sp, #28]
  403198:	str	w1, [sp, #24]
  40319c:	str	x2, [sp, #16]
  4031a0:	ldr	w0, [sp, #28]
  4031a4:	cmp	w0, #0x0
  4031a8:	b.ne	4031b8 <printf@plt+0x1a28>  // b.any
  4031ac:	ldr	x1, [sp, #16]
  4031b0:	ldr	w0, [sp, #24]
  4031b4:	bl	4163ec <printf@plt+0x14c5c>
  4031b8:	nop
  4031bc:	ldp	x29, x30, [sp], #32
  4031c0:	ret
  4031c4:	stp	x29, x30, [sp, #-32]!
  4031c8:	mov	x29, sp
  4031cc:	str	x0, [sp, #24]
  4031d0:	str	w1, [sp, #20]
  4031d4:	ldr	w0, [sp, #20]
  4031d8:	cmp	w0, #0x0
  4031dc:	b.lt	4031fc <printf@plt+0x1a6c>  // b.tstop
  4031e0:	ldr	x0, [sp, #24]
  4031e4:	ldr	w0, [x0, #8]
  4031e8:	ldr	w1, [sp, #20]
  4031ec:	cmp	w1, w0
  4031f0:	b.ge	4031fc <printf@plt+0x1a6c>  // b.tcont
  4031f4:	mov	w0, #0x1                   	// #1
  4031f8:	b	403200 <printf@plt+0x1a70>
  4031fc:	mov	w0, #0x0                   	// #0
  403200:	mov	w3, w0
  403204:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  403208:	add	x2, x0, #0x3a0
  40320c:	mov	w1, #0x62                  	// #98
  403210:	mov	w0, w3
  403214:	bl	40318c <printf@plt+0x19fc>
  403218:	ldr	x0, [sp, #24]
  40321c:	ldr	x1, [x0]
  403220:	ldrsw	x0, [sp, #20]
  403224:	add	x0, x1, x0
  403228:	ldp	x29, x30, [sp], #32
  40322c:	ret
  403230:	sub	sp, sp, #0x10
  403234:	str	x0, [sp, #8]
  403238:	ldr	x0, [sp, #8]
  40323c:	ldr	w0, [x0, #8]
  403240:	add	sp, sp, #0x10
  403244:	ret
  403248:	sub	sp, sp, #0x10
  40324c:	str	x0, [sp, #8]
  403250:	ldr	x0, [sp, #8]
  403254:	ldr	x0, [x0]
  403258:	add	sp, sp, #0x10
  40325c:	ret
  403260:	stp	x29, x30, [sp, #-32]!
  403264:	mov	x29, sp
  403268:	str	x0, [sp, #24]
  40326c:	strb	w1, [sp, #23]
  403270:	ldr	x0, [sp, #24]
  403274:	ldr	w1, [x0, #8]
  403278:	ldr	x0, [sp, #24]
  40327c:	ldr	w0, [x0, #12]
  403280:	cmp	w1, w0
  403284:	b.lt	403290 <printf@plt+0x1b00>  // b.tstop
  403288:	ldr	x0, [sp, #24]
  40328c:	bl	41a680 <_ZdlPvm@@Base+0x125c>
  403290:	ldr	x0, [sp, #24]
  403294:	ldr	x1, [x0]
  403298:	ldr	x0, [sp, #24]
  40329c:	ldr	w0, [x0, #8]
  4032a0:	add	w3, w0, #0x1
  4032a4:	ldr	x2, [sp, #24]
  4032a8:	str	w3, [x2, #8]
  4032ac:	sxtw	x0, w0
  4032b0:	add	x0, x1, x0
  4032b4:	ldrb	w1, [sp, #23]
  4032b8:	strb	w1, [x0]
  4032bc:	ldr	x0, [sp, #24]
  4032c0:	ldp	x29, x30, [sp], #32
  4032c4:	ret
  4032c8:	sub	sp, sp, #0x10
  4032cc:	str	x0, [sp, #8]
  4032d0:	ldr	x0, [sp, #8]
  4032d4:	mov	w1, #0x1                   	// #1
  4032d8:	strb	w1, [x0]
  4032dc:	ldr	x0, [sp, #8]
  4032e0:	strb	wzr, [x0, #1]
  4032e4:	ldr	x0, [sp, #8]
  4032e8:	str	xzr, [x0, #8]
  4032ec:	nop
  4032f0:	add	sp, sp, #0x10
  4032f4:	ret
  4032f8:	stp	x29, x30, [sp, #-32]!
  4032fc:	mov	x29, sp
  403300:	str	x0, [sp, #24]
  403304:	ldr	x0, [sp, #24]
  403308:	ldrb	w0, [x0]
  40330c:	cmp	w0, #0x0
  403310:	b.eq	403320 <printf@plt+0x1b90>  // b.none
  403314:	ldr	x0, [sp, #24]
  403318:	ldr	x0, [x0, #8]
  40331c:	bl	401510 <free@plt>
  403320:	nop
  403324:	ldp	x29, x30, [sp], #32
  403328:	ret
  40332c:	sub	sp, sp, #0x10
  403330:	str	x0, [sp, #8]
  403334:	ldr	x0, [sp, #8]
  403338:	str	xzr, [x0]
  40333c:	ldr	x0, [sp, #8]
  403340:	str	xzr, [x0, #8]
  403344:	nop
  403348:	add	sp, sp, #0x10
  40334c:	ret
  403350:	stp	x29, x30, [sp, #-64]!
  403354:	mov	x29, sp
  403358:	stp	x19, x20, [sp, #16]
  40335c:	str	x21, [sp, #32]
  403360:	str	x0, [sp, #56]
  403364:	ldr	x0, [sp, #56]
  403368:	mov	w1, #0x11                  	// #17
  40336c:	str	w1, [x0, #8]
  403370:	mov	x19, #0x11                  	// #17
  403374:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  403378:	cmp	x19, x0
  40337c:	b.hi	40339c <printf@plt+0x1c0c>  // b.pmore
  403380:	lsl	x0, x19, #4
  403384:	bl	401440 <_Znam@plt>
  403388:	mov	x21, x0
  40338c:	mov	x20, x21
  403390:	sub	x0, x19, #0x1
  403394:	mov	x19, x0
  403398:	b	4033a0 <printf@plt+0x1c10>
  40339c:	bl	401680 <__cxa_throw_bad_array_new_length@plt>
  4033a0:	cmp	x19, #0x0
  4033a4:	b.lt	4033bc <printf@plt+0x1c2c>  // b.tstop
  4033a8:	mov	x0, x20
  4033ac:	bl	40332c <printf@plt+0x1b9c>
  4033b0:	add	x20, x20, #0x10
  4033b4:	sub	x19, x19, #0x1
  4033b8:	b	4033a0 <printf@plt+0x1c10>
  4033bc:	ldr	x0, [sp, #56]
  4033c0:	str	x21, [x0]
  4033c4:	ldr	x0, [sp, #56]
  4033c8:	str	wzr, [x0, #12]
  4033cc:	nop
  4033d0:	ldp	x19, x20, [sp, #16]
  4033d4:	ldr	x21, [sp, #32]
  4033d8:	ldp	x29, x30, [sp], #64
  4033dc:	ret
  4033e0:	stp	x29, x30, [sp, #-48]!
  4033e4:	mov	x29, sp
  4033e8:	str	x0, [sp, #24]
  4033ec:	str	wzr, [sp, #44]
  4033f0:	ldr	x0, [sp, #24]
  4033f4:	ldr	w0, [x0, #8]
  4033f8:	ldr	w1, [sp, #44]
  4033fc:	cmp	w1, w0
  403400:	b.cs	403430 <printf@plt+0x1ca0>  // b.hs, b.nlast
  403404:	ldr	x0, [sp, #24]
  403408:	ldr	x1, [x0]
  40340c:	ldr	w0, [sp, #44]
  403410:	lsl	x0, x0, #4
  403414:	add	x0, x1, x0
  403418:	ldr	x0, [x0]
  40341c:	bl	401510 <free@plt>
  403420:	ldr	w0, [sp, #44]
  403424:	add	w0, w0, #0x1
  403428:	str	w0, [sp, #44]
  40342c:	b	4033f0 <printf@plt+0x1c60>
  403430:	ldr	x0, [sp, #24]
  403434:	ldr	x0, [x0]
  403438:	cmp	x0, #0x0
  40343c:	b.eq	40344c <printf@plt+0x1cbc>  // b.none
  403440:	ldr	x0, [sp, #24]
  403444:	ldr	x0, [x0]
  403448:	bl	401650 <_ZdaPv@plt>
  40344c:	nop
  403450:	ldp	x29, x30, [sp], #48
  403454:	ret
  403458:	stp	x29, x30, [sp, #-128]!
  40345c:	mov	x29, sp
  403460:	stp	x19, x20, [sp, #16]
  403464:	str	x21, [sp, #32]
  403468:	str	x0, [sp, #72]
  40346c:	str	x1, [sp, #64]
  403470:	str	x2, [sp, #56]
  403474:	ldr	x0, [sp, #64]
  403478:	cmp	x0, #0x0
  40347c:	cset	w0, ne  // ne = any
  403480:	and	w0, w0, #0xff
  403484:	mov	w3, w0
  403488:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  40348c:	add	x2, x0, #0x838
  403490:	mov	w1, #0x36                  	// #54
  403494:	mov	w0, w3
  403498:	bl	40318c <printf@plt+0x19fc>
  40349c:	ldr	x0, [sp, #64]
  4034a0:	bl	419454 <_ZdlPvm@@Base+0x30>
  4034a4:	str	x0, [sp, #104]
  4034a8:	ldr	x0, [sp, #72]
  4034ac:	ldr	w0, [x0, #8]
  4034b0:	mov	w1, w0
  4034b4:	ldr	x0, [sp, #104]
  4034b8:	udiv	x2, x0, x1
  4034bc:	mul	x1, x2, x1
  4034c0:	sub	x0, x0, x1
  4034c4:	str	w0, [sp, #124]
  4034c8:	ldr	x0, [sp, #72]
  4034cc:	ldr	x1, [x0]
  4034d0:	ldr	w0, [sp, #124]
  4034d4:	lsl	x0, x0, #4
  4034d8:	add	x0, x1, x0
  4034dc:	ldr	x0, [x0]
  4034e0:	cmp	x0, #0x0
  4034e4:	b.eq	403574 <printf@plt+0x1de4>  // b.none
  4034e8:	ldr	x0, [sp, #72]
  4034ec:	ldr	x1, [x0]
  4034f0:	ldr	w0, [sp, #124]
  4034f4:	lsl	x0, x0, #4
  4034f8:	add	x0, x1, x0
  4034fc:	ldr	x0, [x0]
  403500:	ldr	x1, [sp, #64]
  403504:	bl	401690 <strcmp@plt>
  403508:	cmp	w0, #0x0
  40350c:	b.ne	403548 <printf@plt+0x1db8>  // b.any
  403510:	ldr	x0, [sp, #72]
  403514:	ldr	x1, [x0]
  403518:	ldr	w0, [sp, #124]
  40351c:	lsl	x0, x0, #4
  403520:	add	x0, x1, x0
  403524:	ldr	x1, [sp, #56]
  403528:	str	x1, [x0, #8]
  40352c:	ldr	x0, [sp, #72]
  403530:	ldr	x1, [x0]
  403534:	ldr	w0, [sp, #124]
  403538:	lsl	x0, x0, #4
  40353c:	add	x0, x1, x0
  403540:	ldr	x0, [x0]
  403544:	b	403874 <printf@plt+0x20e4>
  403548:	ldr	w0, [sp, #124]
  40354c:	cmp	w0, #0x0
  403550:	b.ne	403564 <printf@plt+0x1dd4>  // b.any
  403554:	ldr	x0, [sp, #72]
  403558:	ldr	w0, [x0, #8]
  40355c:	sub	w0, w0, #0x1
  403560:	b	40356c <printf@plt+0x1ddc>
  403564:	ldr	w0, [sp, #124]
  403568:	sub	w0, w0, #0x1
  40356c:	str	w0, [sp, #124]
  403570:	b	4034c8 <printf@plt+0x1d38>
  403574:	ldr	x0, [sp, #56]
  403578:	cmp	x0, #0x0
  40357c:	b.ne	403588 <printf@plt+0x1df8>  // b.any
  403580:	mov	x0, #0x0                   	// #0
  403584:	b	403874 <printf@plt+0x20e4>
  403588:	ldr	x0, [sp, #72]
  40358c:	ldr	w0, [x0, #12]
  403590:	lsl	w1, w0, #2
  403594:	ldr	x0, [sp, #72]
  403598:	ldr	w0, [x0, #8]
  40359c:	cmp	w1, w0
  4035a0:	b.cc	403804 <printf@plt+0x2074>  // b.lo, b.ul, b.last
  4035a4:	ldr	x0, [sp, #72]
  4035a8:	ldr	x0, [x0]
  4035ac:	str	x0, [sp, #96]
  4035b0:	ldr	x0, [sp, #72]
  4035b4:	ldr	w0, [x0, #8]
  4035b8:	str	w0, [sp, #92]
  4035bc:	ldr	x0, [sp, #72]
  4035c0:	ldr	w0, [x0, #8]
  4035c4:	bl	419520 <_ZdlPvm@@Base+0xfc>
  4035c8:	mov	w1, w0
  4035cc:	ldr	x0, [sp, #72]
  4035d0:	str	w1, [x0, #8]
  4035d4:	ldr	x0, [sp, #72]
  4035d8:	ldr	w0, [x0, #8]
  4035dc:	mov	w19, w0
  4035e0:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  4035e4:	cmp	x19, x0
  4035e8:	b.hi	403608 <printf@plt+0x1e78>  // b.pmore
  4035ec:	lsl	x0, x19, #4
  4035f0:	bl	401440 <_Znam@plt>
  4035f4:	mov	x21, x0
  4035f8:	mov	x20, x21
  4035fc:	sub	x0, x19, #0x1
  403600:	mov	x19, x0
  403604:	b	40360c <printf@plt+0x1e7c>
  403608:	bl	401680 <__cxa_throw_bad_array_new_length@plt>
  40360c:	cmp	x19, #0x0
  403610:	b.lt	403628 <printf@plt+0x1e98>  // b.tstop
  403614:	mov	x0, x20
  403618:	bl	40332c <printf@plt+0x1b9c>
  40361c:	add	x20, x20, #0x10
  403620:	sub	x19, x19, #0x1
  403624:	b	40360c <printf@plt+0x1e7c>
  403628:	ldr	x0, [sp, #72]
  40362c:	str	x21, [x0]
  403630:	str	wzr, [sp, #120]
  403634:	ldr	w1, [sp, #120]
  403638:	ldr	w0, [sp, #92]
  40363c:	cmp	w1, w0
  403640:	b.cs	403784 <printf@plt+0x1ff4>  // b.hs, b.nlast
  403644:	ldr	w0, [sp, #120]
  403648:	lsl	x0, x0, #4
  40364c:	ldr	x1, [sp, #96]
  403650:	add	x0, x1, x0
  403654:	ldr	x0, [x0]
  403658:	cmp	x0, #0x0
  40365c:	b.eq	403774 <printf@plt+0x1fe4>  // b.none
  403660:	ldr	w0, [sp, #120]
  403664:	lsl	x0, x0, #4
  403668:	ldr	x1, [sp, #96]
  40366c:	add	x0, x1, x0
  403670:	ldr	x0, [x0, #8]
  403674:	cmp	x0, #0x0
  403678:	b.ne	403698 <printf@plt+0x1f08>  // b.any
  40367c:	ldr	w0, [sp, #120]
  403680:	lsl	x0, x0, #4
  403684:	ldr	x1, [sp, #96]
  403688:	add	x0, x1, x0
  40368c:	ldr	x0, [x0]
  403690:	bl	401510 <free@plt>
  403694:	b	403774 <printf@plt+0x1fe4>
  403698:	ldr	w0, [sp, #120]
  40369c:	lsl	x0, x0, #4
  4036a0:	ldr	x1, [sp, #96]
  4036a4:	add	x0, x1, x0
  4036a8:	ldr	x0, [x0]
  4036ac:	bl	419454 <_ZdlPvm@@Base+0x30>
  4036b0:	mov	x1, x0
  4036b4:	ldr	x0, [sp, #72]
  4036b8:	ldr	w0, [x0, #8]
  4036bc:	mov	w0, w0
  4036c0:	udiv	x2, x1, x0
  4036c4:	mul	x0, x2, x0
  4036c8:	sub	x0, x1, x0
  4036cc:	str	w0, [sp, #116]
  4036d0:	ldr	x0, [sp, #72]
  4036d4:	ldr	x1, [x0]
  4036d8:	ldr	w0, [sp, #116]
  4036dc:	lsl	x0, x0, #4
  4036e0:	add	x0, x1, x0
  4036e4:	ldr	x0, [x0]
  4036e8:	cmp	x0, #0x0
  4036ec:	b.eq	40371c <printf@plt+0x1f8c>  // b.none
  4036f0:	ldr	w0, [sp, #116]
  4036f4:	cmp	w0, #0x0
  4036f8:	b.ne	40370c <printf@plt+0x1f7c>  // b.any
  4036fc:	ldr	x0, [sp, #72]
  403700:	ldr	w0, [x0, #8]
  403704:	sub	w0, w0, #0x1
  403708:	b	403714 <printf@plt+0x1f84>
  40370c:	ldr	w0, [sp, #116]
  403710:	sub	w0, w0, #0x1
  403714:	str	w0, [sp, #116]
  403718:	b	4036d0 <printf@plt+0x1f40>
  40371c:	ldr	w0, [sp, #120]
  403720:	lsl	x0, x0, #4
  403724:	ldr	x1, [sp, #96]
  403728:	add	x1, x1, x0
  40372c:	ldr	x0, [sp, #72]
  403730:	ldr	x2, [x0]
  403734:	ldr	w0, [sp, #116]
  403738:	lsl	x0, x0, #4
  40373c:	add	x0, x2, x0
  403740:	ldr	x1, [x1]
  403744:	str	x1, [x0]
  403748:	ldr	w0, [sp, #120]
  40374c:	lsl	x0, x0, #4
  403750:	ldr	x1, [sp, #96]
  403754:	add	x1, x1, x0
  403758:	ldr	x0, [sp, #72]
  40375c:	ldr	x2, [x0]
  403760:	ldr	w0, [sp, #116]
  403764:	lsl	x0, x0, #4
  403768:	add	x0, x2, x0
  40376c:	ldr	x1, [x1, #8]
  403770:	str	x1, [x0, #8]
  403774:	ldr	w0, [sp, #120]
  403778:	add	w0, w0, #0x1
  40377c:	str	w0, [sp, #120]
  403780:	b	403634 <printf@plt+0x1ea4>
  403784:	ldr	x0, [sp, #72]
  403788:	ldr	w0, [x0, #8]
  40378c:	mov	w1, w0
  403790:	ldr	x0, [sp, #104]
  403794:	udiv	x2, x0, x1
  403798:	mul	x1, x2, x1
  40379c:	sub	x0, x0, x1
  4037a0:	str	w0, [sp, #124]
  4037a4:	ldr	x0, [sp, #72]
  4037a8:	ldr	x1, [x0]
  4037ac:	ldr	w0, [sp, #124]
  4037b0:	lsl	x0, x0, #4
  4037b4:	add	x0, x1, x0
  4037b8:	ldr	x0, [x0]
  4037bc:	cmp	x0, #0x0
  4037c0:	b.eq	4037f0 <printf@plt+0x2060>  // b.none
  4037c4:	ldr	w0, [sp, #124]
  4037c8:	cmp	w0, #0x0
  4037cc:	b.ne	4037e0 <printf@plt+0x2050>  // b.any
  4037d0:	ldr	x0, [sp, #72]
  4037d4:	ldr	w0, [x0, #8]
  4037d8:	sub	w0, w0, #0x1
  4037dc:	b	4037e8 <printf@plt+0x2058>
  4037e0:	ldr	w0, [sp, #124]
  4037e4:	sub	w0, w0, #0x1
  4037e8:	str	w0, [sp, #124]
  4037ec:	b	4037a4 <printf@plt+0x2014>
  4037f0:	ldr	x0, [sp, #96]
  4037f4:	cmp	x0, #0x0
  4037f8:	b.eq	403804 <printf@plt+0x2074>  // b.none
  4037fc:	ldr	x0, [sp, #96]
  403800:	bl	401650 <_ZdaPv@plt>
  403804:	ldr	x0, [sp, #64]
  403808:	bl	401490 <strlen@plt>
  40380c:	add	x0, x0, #0x1
  403810:	bl	4016b0 <malloc@plt>
  403814:	str	x0, [sp, #80]
  403818:	ldr	x1, [sp, #64]
  40381c:	ldr	x0, [sp, #80]
  403820:	bl	401550 <strcpy@plt>
  403824:	ldr	x0, [sp, #72]
  403828:	ldr	x1, [x0]
  40382c:	ldr	w0, [sp, #124]
  403830:	lsl	x0, x0, #4
  403834:	add	x0, x1, x0
  403838:	ldr	x1, [sp, #80]
  40383c:	str	x1, [x0]
  403840:	ldr	x0, [sp, #72]
  403844:	ldr	x1, [x0]
  403848:	ldr	w0, [sp, #124]
  40384c:	lsl	x0, x0, #4
  403850:	add	x0, x1, x0
  403854:	ldr	x1, [sp, #56]
  403858:	str	x1, [x0, #8]
  40385c:	ldr	x0, [sp, #72]
  403860:	ldr	w0, [x0, #12]
  403864:	add	w1, w0, #0x1
  403868:	ldr	x0, [sp, #72]
  40386c:	str	w1, [x0, #12]
  403870:	ldr	x0, [sp, #80]
  403874:	ldp	x19, x20, [sp, #16]
  403878:	ldr	x21, [sp, #32]
  40387c:	ldp	x29, x30, [sp], #128
  403880:	ret
  403884:	stp	x29, x30, [sp, #-48]!
  403888:	mov	x29, sp
  40388c:	str	x0, [sp, #24]
  403890:	str	x1, [sp, #16]
  403894:	ldr	x0, [sp, #16]
  403898:	cmp	x0, #0x0
  40389c:	cset	w0, ne  // ne = any
  4038a0:	and	w0, w0, #0xff
  4038a4:	mov	w3, w0
  4038a8:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4038ac:	add	x2, x0, #0x838
  4038b0:	mov	w1, #0x36                  	// #54
  4038b4:	mov	w0, w3
  4038b8:	bl	40318c <printf@plt+0x19fc>
  4038bc:	ldr	x0, [sp, #16]
  4038c0:	bl	419454 <_ZdlPvm@@Base+0x30>
  4038c4:	mov	x1, x0
  4038c8:	ldr	x0, [sp, #24]
  4038cc:	ldr	w0, [x0, #8]
  4038d0:	mov	w0, w0
  4038d4:	udiv	x2, x1, x0
  4038d8:	mul	x0, x2, x0
  4038dc:	sub	x0, x1, x0
  4038e0:	str	w0, [sp, #44]
  4038e4:	ldr	x0, [sp, #24]
  4038e8:	ldr	x1, [x0]
  4038ec:	ldr	w0, [sp, #44]
  4038f0:	lsl	x0, x0, #4
  4038f4:	add	x0, x1, x0
  4038f8:	ldr	x0, [x0]
  4038fc:	cmp	x0, #0x0
  403900:	b.eq	403974 <printf@plt+0x21e4>  // b.none
  403904:	ldr	x0, [sp, #24]
  403908:	ldr	x1, [x0]
  40390c:	ldr	w0, [sp, #44]
  403910:	lsl	x0, x0, #4
  403914:	add	x0, x1, x0
  403918:	ldr	x0, [x0]
  40391c:	ldr	x1, [sp, #16]
  403920:	bl	401690 <strcmp@plt>
  403924:	cmp	w0, #0x0
  403928:	b.ne	403948 <printf@plt+0x21b8>  // b.any
  40392c:	ldr	x0, [sp, #24]
  403930:	ldr	x1, [x0]
  403934:	ldr	w0, [sp, #44]
  403938:	lsl	x0, x0, #4
  40393c:	add	x0, x1, x0
  403940:	ldr	x0, [x0, #8]
  403944:	b	403978 <printf@plt+0x21e8>
  403948:	ldr	w0, [sp, #44]
  40394c:	cmp	w0, #0x0
  403950:	b.ne	403964 <printf@plt+0x21d4>  // b.any
  403954:	ldr	x0, [sp, #24]
  403958:	ldr	w0, [x0, #8]
  40395c:	sub	w0, w0, #0x1
  403960:	b	40396c <printf@plt+0x21dc>
  403964:	ldr	w0, [sp, #44]
  403968:	sub	w0, w0, #0x1
  40396c:	str	w0, [sp, #44]
  403970:	b	4038e4 <printf@plt+0x2154>
  403974:	mov	x0, #0x0                   	// #0
  403978:	ldp	x29, x30, [sp], #48
  40397c:	ret
  403980:	stp	x29, x30, [sp, #-48]!
  403984:	mov	x29, sp
  403988:	str	x0, [sp, #24]
  40398c:	str	x1, [sp, #16]
  403990:	ldr	x0, [sp, #16]
  403994:	ldr	x0, [x0]
  403998:	str	x0, [sp, #32]
  40399c:	ldr	x0, [sp, #32]
  4039a0:	cmp	x0, #0x0
  4039a4:	cset	w0, ne  // ne = any
  4039a8:	and	w0, w0, #0xff
  4039ac:	mov	w3, w0
  4039b0:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4039b4:	add	x2, x0, #0x838
  4039b8:	mov	w1, #0x36                  	// #54
  4039bc:	mov	w0, w3
  4039c0:	bl	40318c <printf@plt+0x19fc>
  4039c4:	ldr	x0, [sp, #32]
  4039c8:	bl	419454 <_ZdlPvm@@Base+0x30>
  4039cc:	mov	x1, x0
  4039d0:	ldr	x0, [sp, #24]
  4039d4:	ldr	w0, [x0, #8]
  4039d8:	mov	w0, w0
  4039dc:	udiv	x2, x1, x0
  4039e0:	mul	x0, x2, x0
  4039e4:	sub	x0, x1, x0
  4039e8:	str	w0, [sp, #44]
  4039ec:	ldr	x0, [sp, #24]
  4039f0:	ldr	x1, [x0]
  4039f4:	ldr	w0, [sp, #44]
  4039f8:	lsl	x0, x0, #4
  4039fc:	add	x0, x1, x0
  403a00:	ldr	x0, [x0]
  403a04:	cmp	x0, #0x0
  403a08:	b.eq	403a9c <printf@plt+0x230c>  // b.none
  403a0c:	ldr	x0, [sp, #24]
  403a10:	ldr	x1, [x0]
  403a14:	ldr	w0, [sp, #44]
  403a18:	lsl	x0, x0, #4
  403a1c:	add	x0, x1, x0
  403a20:	ldr	x0, [x0]
  403a24:	ldr	x1, [sp, #32]
  403a28:	bl	401690 <strcmp@plt>
  403a2c:	cmp	w0, #0x0
  403a30:	b.ne	403a70 <printf@plt+0x22e0>  // b.any
  403a34:	ldr	x0, [sp, #24]
  403a38:	ldr	x1, [x0]
  403a3c:	ldr	w0, [sp, #44]
  403a40:	lsl	x0, x0, #4
  403a44:	add	x0, x1, x0
  403a48:	ldr	x1, [x0]
  403a4c:	ldr	x0, [sp, #16]
  403a50:	str	x1, [x0]
  403a54:	ldr	x0, [sp, #24]
  403a58:	ldr	x1, [x0]
  403a5c:	ldr	w0, [sp, #44]
  403a60:	lsl	x0, x0, #4
  403a64:	add	x0, x1, x0
  403a68:	ldr	x0, [x0, #8]
  403a6c:	b	403aa0 <printf@plt+0x2310>
  403a70:	ldr	w0, [sp, #44]
  403a74:	cmp	w0, #0x0
  403a78:	b.ne	403a8c <printf@plt+0x22fc>  // b.any
  403a7c:	ldr	x0, [sp, #24]
  403a80:	ldr	w0, [x0, #8]
  403a84:	sub	w0, w0, #0x1
  403a88:	b	403a94 <printf@plt+0x2304>
  403a8c:	ldr	w0, [sp, #44]
  403a90:	sub	w0, w0, #0x1
  403a94:	str	w0, [sp, #44]
  403a98:	b	4039ec <printf@plt+0x225c>
  403a9c:	mov	x0, #0x0                   	// #0
  403aa0:	ldp	x29, x30, [sp], #48
  403aa4:	ret
  403aa8:	sub	sp, sp, #0x10
  403aac:	str	x0, [sp, #8]
  403ab0:	str	x1, [sp]
  403ab4:	ldr	x0, [sp, #8]
  403ab8:	ldr	x1, [sp]
  403abc:	str	x1, [x0]
  403ac0:	ldr	x0, [sp, #8]
  403ac4:	str	wzr, [x0, #8]
  403ac8:	nop
  403acc:	add	sp, sp, #0x10
  403ad0:	ret
  403ad4:	sub	sp, sp, #0x30
  403ad8:	str	x0, [sp, #24]
  403adc:	str	x1, [sp, #16]
  403ae0:	str	x2, [sp, #8]
  403ae4:	ldr	x0, [sp, #24]
  403ae8:	ldr	x0, [x0]
  403aec:	ldr	w0, [x0, #8]
  403af0:	str	w0, [sp, #44]
  403af4:	ldr	x0, [sp, #24]
  403af8:	ldr	x0, [x0]
  403afc:	ldr	x0, [x0]
  403b00:	str	x0, [sp, #32]
  403b04:	ldr	x0, [sp, #24]
  403b08:	ldr	w0, [x0, #8]
  403b0c:	ldr	w1, [sp, #44]
  403b10:	cmp	w1, w0
  403b14:	b.ls	403bb8 <printf@plt+0x2428>  // b.plast
  403b18:	ldr	x0, [sp, #24]
  403b1c:	ldr	w0, [x0, #8]
  403b20:	mov	w0, w0
  403b24:	lsl	x0, x0, #4
  403b28:	ldr	x1, [sp, #32]
  403b2c:	add	x0, x1, x0
  403b30:	ldr	x0, [x0]
  403b34:	cmp	x0, #0x0
  403b38:	b.eq	403ba0 <printf@plt+0x2410>  // b.none
  403b3c:	ldr	x0, [sp, #24]
  403b40:	ldr	w0, [x0, #8]
  403b44:	mov	w0, w0
  403b48:	lsl	x0, x0, #4
  403b4c:	ldr	x1, [sp, #32]
  403b50:	add	x0, x1, x0
  403b54:	ldr	x1, [x0]
  403b58:	ldr	x0, [sp, #16]
  403b5c:	str	x1, [x0]
  403b60:	ldr	x0, [sp, #24]
  403b64:	ldr	w0, [x0, #8]
  403b68:	mov	w0, w0
  403b6c:	lsl	x0, x0, #4
  403b70:	ldr	x1, [sp, #32]
  403b74:	add	x0, x1, x0
  403b78:	ldr	x1, [x0, #8]
  403b7c:	ldr	x0, [sp, #8]
  403b80:	str	x1, [x0]
  403b84:	ldr	x0, [sp, #24]
  403b88:	ldr	w0, [x0, #8]
  403b8c:	add	w1, w0, #0x1
  403b90:	ldr	x0, [sp, #24]
  403b94:	str	w1, [x0, #8]
  403b98:	mov	w0, #0x1                   	// #1
  403b9c:	b	403bbc <printf@plt+0x242c>
  403ba0:	ldr	x0, [sp, #24]
  403ba4:	ldr	w0, [x0, #8]
  403ba8:	add	w1, w0, #0x1
  403bac:	ldr	x0, [sp, #24]
  403bb0:	str	w1, [x0, #8]
  403bb4:	b	403b04 <printf@plt+0x2374>
  403bb8:	mov	w0, #0x0                   	// #0
  403bbc:	add	sp, sp, #0x30
  403bc0:	ret
  403bc4:	stp	x29, x30, [sp, #-112]!
  403bc8:	mov	x29, sp
  403bcc:	stp	x19, x20, [sp, #16]
  403bd0:	str	x21, [sp, #32]
  403bd4:	str	x0, [sp, #56]
  403bd8:	str	wzr, [sp, #108]
  403bdc:	ldr	w0, [sp, #108]
  403be0:	cmp	w0, #0x38
  403be4:	b.hi	403c90 <printf@plt+0x2500>  // b.pmore
  403be8:	mov	x0, #0x18                  	// #24
  403bec:	bl	401440 <_Znam@plt>
  403bf0:	mov	x19, x0
  403bf4:	mov	x0, #0x1                   	// #1
  403bf8:	str	x0, [x19]
  403bfc:	add	x0, x19, #0x8
  403c00:	mov	x20, #0x0                   	// #0
  403c04:	mov	x21, x0
  403c08:	cmp	x20, #0x0
  403c0c:	b.lt	403c24 <printf@plt+0x2494>  // b.tstop
  403c10:	mov	x0, x21
  403c14:	bl	4032c8 <printf@plt+0x1b38>
  403c18:	add	x21, x21, #0x10
  403c1c:	sub	x20, x20, #0x1
  403c20:	b	403c08 <printf@plt+0x2478>
  403c24:	add	x0, x19, #0x8
  403c28:	str	x0, [sp, #96]
  403c2c:	ldr	x0, [sp, #96]
  403c30:	strb	wzr, [x0]
  403c34:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  403c38:	add	x1, x0, #0x1c8
  403c3c:	ldr	w0, [sp, #108]
  403c40:	lsl	x0, x0, #4
  403c44:	add	x0, x1, x0
  403c48:	ldr	w1, [x0, #8]
  403c4c:	ldr	x0, [sp, #96]
  403c50:	str	w1, [x0, #8]
  403c54:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  403c58:	add	x1, x0, #0x1c8
  403c5c:	ldr	w0, [sp, #108]
  403c60:	lsl	x0, x0, #4
  403c64:	add	x0, x1, x0
  403c68:	ldr	x0, [x0]
  403c6c:	ldr	x2, [sp, #96]
  403c70:	mov	x1, x0
  403c74:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  403c78:	add	x0, x0, #0xa58
  403c7c:	bl	403458 <printf@plt+0x1cc8>
  403c80:	ldr	w0, [sp, #108]
  403c84:	add	w0, w0, #0x1
  403c88:	str	w0, [sp, #108]
  403c8c:	b	403bdc <printf@plt+0x244c>
  403c90:	str	wzr, [sp, #108]
  403c94:	ldr	w0, [sp, #108]
  403c98:	cmp	w0, #0x72
  403c9c:	b.hi	403d60 <printf@plt+0x25d0>  // b.pmore
  403ca0:	mov	x0, #0x18                  	// #24
  403ca4:	bl	401440 <_Znam@plt>
  403ca8:	mov	x19, x0
  403cac:	mov	x0, #0x1                   	// #1
  403cb0:	str	x0, [x19]
  403cb4:	add	x0, x19, #0x8
  403cb8:	mov	x20, #0x0                   	// #0
  403cbc:	mov	x21, x0
  403cc0:	cmp	x20, #0x0
  403cc4:	b.lt	403cdc <printf@plt+0x254c>  // b.tstop
  403cc8:	mov	x0, x21
  403ccc:	bl	4032c8 <printf@plt+0x1b38>
  403cd0:	add	x21, x21, #0x10
  403cd4:	sub	x20, x20, #0x1
  403cd8:	b	403cc0 <printf@plt+0x2530>
  403cdc:	add	x0, x19, #0x8
  403ce0:	str	x0, [sp, #88]
  403ce4:	ldr	x0, [sp, #88]
  403ce8:	mov	w1, #0x1                   	// #1
  403cec:	strb	w1, [x0]
  403cf0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  403cf4:	add	x1, x0, #0x558
  403cf8:	ldr	w0, [sp, #108]
  403cfc:	lsl	x0, x0, #4
  403d00:	add	x0, x1, x0
  403d04:	ldr	x0, [x0, #8]
  403d08:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  403d0c:	mov	x1, x0
  403d10:	ldr	x0, [sp, #88]
  403d14:	str	x1, [x0, #8]
  403d18:	ldr	x0, [sp, #88]
  403d1c:	mov	w1, #0x1                   	// #1
  403d20:	strb	w1, [x0, #1]
  403d24:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  403d28:	add	x1, x0, #0x558
  403d2c:	ldr	w0, [sp, #108]
  403d30:	lsl	x0, x0, #4
  403d34:	add	x0, x1, x0
  403d38:	ldr	x0, [x0]
  403d3c:	ldr	x2, [sp, #88]
  403d40:	mov	x1, x0
  403d44:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  403d48:	add	x0, x0, #0xa58
  403d4c:	bl	403458 <printf@plt+0x1cc8>
  403d50:	ldr	w0, [sp, #108]
  403d54:	add	w0, w0, #0x1
  403d58:	str	w0, [sp, #108]
  403d5c:	b	403c94 <printf@plt+0x2504>
  403d60:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403d64:	add	x0, x0, #0xa4c
  403d68:	ldr	w0, [x0]
  403d6c:	cmp	w0, #0x0
  403d70:	b.ne	403e44 <printf@plt+0x26b4>  // b.any
  403d74:	str	wzr, [sp, #108]
  403d78:	ldr	w0, [sp, #108]
  403d7c:	cmp	w0, #0xf
  403d80:	b.hi	403f28 <printf@plt+0x2798>  // b.pmore
  403d84:	mov	x0, #0x18                  	// #24
  403d88:	bl	401440 <_Znam@plt>
  403d8c:	mov	x19, x0
  403d90:	mov	x0, #0x1                   	// #1
  403d94:	str	x0, [x19]
  403d98:	add	x0, x19, #0x8
  403d9c:	mov	x20, #0x0                   	// #0
  403da0:	mov	x21, x0
  403da4:	cmp	x20, #0x0
  403da8:	b.lt	403dc0 <printf@plt+0x2630>  // b.tstop
  403dac:	mov	x0, x21
  403db0:	bl	4032c8 <printf@plt+0x1b38>
  403db4:	add	x21, x21, #0x10
  403db8:	sub	x20, x20, #0x1
  403dbc:	b	403da4 <printf@plt+0x2614>
  403dc0:	add	x0, x19, #0x8
  403dc4:	str	x0, [sp, #72]
  403dc8:	ldr	x0, [sp, #72]
  403dcc:	mov	w1, #0x1                   	// #1
  403dd0:	strb	w1, [x0]
  403dd4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  403dd8:	add	x1, x0, #0xc88
  403ddc:	ldr	w0, [sp, #108]
  403de0:	lsl	x0, x0, #4
  403de4:	add	x0, x1, x0
  403de8:	ldr	x0, [x0, #8]
  403dec:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  403df0:	mov	x1, x0
  403df4:	ldr	x0, [sp, #72]
  403df8:	str	x1, [x0, #8]
  403dfc:	ldr	x0, [sp, #72]
  403e00:	mov	w1, #0x1                   	// #1
  403e04:	strb	w1, [x0, #1]
  403e08:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  403e0c:	add	x1, x0, #0xc88
  403e10:	ldr	w0, [sp, #108]
  403e14:	lsl	x0, x0, #4
  403e18:	add	x0, x1, x0
  403e1c:	ldr	x0, [x0]
  403e20:	ldr	x2, [sp, #72]
  403e24:	mov	x1, x0
  403e28:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  403e2c:	add	x0, x0, #0xa58
  403e30:	bl	403458 <printf@plt+0x1cc8>
  403e34:	ldr	w0, [sp, #108]
  403e38:	add	w0, w0, #0x1
  403e3c:	str	w0, [sp, #108]
  403e40:	b	403d78 <printf@plt+0x25e8>
  403e44:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e48:	add	x0, x0, #0xa4c
  403e4c:	ldr	w0, [x0]
  403e50:	cmp	w0, #0x1
  403e54:	b.ne	403f28 <printf@plt+0x2798>  // b.any
  403e58:	str	wzr, [sp, #108]
  403e5c:	ldr	w0, [sp, #108]
  403e60:	cmp	w0, #0xa
  403e64:	b.hi	403f28 <printf@plt+0x2798>  // b.pmore
  403e68:	mov	x0, #0x18                  	// #24
  403e6c:	bl	401440 <_Znam@plt>
  403e70:	mov	x19, x0
  403e74:	mov	x0, #0x1                   	// #1
  403e78:	str	x0, [x19]
  403e7c:	add	x0, x19, #0x8
  403e80:	mov	x20, #0x0                   	// #0
  403e84:	mov	x21, x0
  403e88:	cmp	x20, #0x0
  403e8c:	b.lt	403ea4 <printf@plt+0x2714>  // b.tstop
  403e90:	mov	x0, x21
  403e94:	bl	4032c8 <printf@plt+0x1b38>
  403e98:	add	x21, x21, #0x10
  403e9c:	sub	x20, x20, #0x1
  403ea0:	b	403e88 <printf@plt+0x26f8>
  403ea4:	add	x0, x19, #0x8
  403ea8:	str	x0, [sp, #80]
  403eac:	ldr	x0, [sp, #80]
  403eb0:	mov	w1, #0x1                   	// #1
  403eb4:	strb	w1, [x0]
  403eb8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  403ebc:	add	x1, x0, #0xd88
  403ec0:	ldr	w0, [sp, #108]
  403ec4:	lsl	x0, x0, #4
  403ec8:	add	x0, x1, x0
  403ecc:	ldr	x0, [x0, #8]
  403ed0:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  403ed4:	mov	x1, x0
  403ed8:	ldr	x0, [sp, #80]
  403edc:	str	x1, [x0, #8]
  403ee0:	ldr	x0, [sp, #80]
  403ee4:	mov	w1, #0x1                   	// #1
  403ee8:	strb	w1, [x0, #1]
  403eec:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  403ef0:	add	x1, x0, #0xd88
  403ef4:	ldr	w0, [sp, #108]
  403ef8:	lsl	x0, x0, #4
  403efc:	add	x0, x1, x0
  403f00:	ldr	x0, [x0]
  403f04:	ldr	x2, [sp, #80]
  403f08:	mov	x1, x0
  403f0c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  403f10:	add	x0, x0, #0xa58
  403f14:	bl	403458 <printf@plt+0x1cc8>
  403f18:	ldr	w0, [sp, #108]
  403f1c:	add	w0, w0, #0x1
  403f20:	str	w0, [sp, #108]
  403f24:	b	403e5c <printf@plt+0x26cc>
  403f28:	mov	x0, #0x18                  	// #24
  403f2c:	bl	401440 <_Znam@plt>
  403f30:	mov	x19, x0
  403f34:	mov	x0, #0x1                   	// #1
  403f38:	str	x0, [x19]
  403f3c:	add	x0, x19, #0x8
  403f40:	mov	x20, #0x0                   	// #0
  403f44:	mov	x21, x0
  403f48:	cmp	x20, #0x0
  403f4c:	b.lt	403f64 <printf@plt+0x27d4>  // b.tstop
  403f50:	mov	x0, x21
  403f54:	bl	4032c8 <printf@plt+0x1b38>
  403f58:	add	x21, x21, #0x10
  403f5c:	sub	x20, x20, #0x1
  403f60:	b	403f48 <printf@plt+0x27b8>
  403f64:	add	x0, x19, #0x8
  403f68:	str	x0, [sp, #64]
  403f6c:	ldr	x0, [sp, #64]
  403f70:	mov	w1, #0x1                   	// #1
  403f74:	strb	w1, [x0]
  403f78:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  403f7c:	add	x0, x0, #0x680
  403f80:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  403f84:	mov	x1, x0
  403f88:	ldr	x0, [sp, #64]
  403f8c:	str	x1, [x0, #8]
  403f90:	ldr	x2, [sp, #64]
  403f94:	ldr	x1, [sp, #56]
  403f98:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  403f9c:	add	x0, x0, #0xa58
  403fa0:	bl	403458 <printf@plt+0x1cc8>
  403fa4:	nop
  403fa8:	ldp	x19, x20, [sp, #16]
  403fac:	ldr	x21, [sp, #32]
  403fb0:	ldp	x29, x30, [sp], #112
  403fb4:	ret
  403fb8:	sub	sp, sp, #0x10
  403fbc:	str	x0, [sp, #8]
  403fc0:	str	x1, [sp]
  403fc4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  403fc8:	add	x1, x0, #0xaa0
  403fcc:	ldr	x0, [sp, #8]
  403fd0:	str	x1, [x0]
  403fd4:	ldr	x0, [sp, #8]
  403fd8:	ldr	x1, [sp]
  403fdc:	str	x1, [x0, #8]
  403fe0:	nop
  403fe4:	add	sp, sp, #0x10
  403fe8:	ret
  403fec:	sub	sp, sp, #0x10
  403ff0:	str	x0, [sp, #8]
  403ff4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  403ff8:	add	x1, x0, #0xaa0
  403ffc:	ldr	x0, [sp, #8]
  404000:	str	x1, [x0]
  404004:	nop
  404008:	add	sp, sp, #0x10
  40400c:	ret
  404010:	stp	x29, x30, [sp, #-32]!
  404014:	mov	x29, sp
  404018:	str	x0, [sp, #24]
  40401c:	ldr	x0, [sp, #24]
  404020:	bl	403fec <printf@plt+0x285c>
  404024:	mov	x1, #0x10                  	// #16
  404028:	ldr	x0, [sp, #24]
  40402c:	bl	419424 <_ZdlPvm@@Base>
  404030:	ldp	x29, x30, [sp], #32
  404034:	ret
  404038:	sub	sp, sp, #0x20
  40403c:	str	x0, [sp, #24]
  404040:	str	x1, [sp, #16]
  404044:	str	x2, [sp, #8]
  404048:	mov	w0, #0x0                   	// #0
  40404c:	add	sp, sp, #0x20
  404050:	ret
  404054:	stp	x29, x30, [sp, #-64]!
  404058:	mov	x29, sp
  40405c:	str	x19, [sp, #16]
  404060:	str	x0, [sp, #56]
  404064:	str	x1, [sp, #48]
  404068:	str	x2, [sp, #40]
  40406c:	str	x3, [sp, #32]
  404070:	ldr	x0, [sp, #56]
  404074:	ldr	x1, [sp, #32]
  404078:	bl	403fb8 <printf@plt+0x2828>
  40407c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  404080:	add	x1, x0, #0xa68
  404084:	ldr	x0, [sp, #56]
  404088:	str	x1, [x0]
  40408c:	ldr	x0, [sp, #56]
  404090:	str	wzr, [x0, #32]
  404094:	ldr	x0, [sp, #56]
  404098:	add	x0, x0, #0x28
  40409c:	bl	41a188 <_ZdlPvm@@Base+0xd64>
  4040a0:	ldr	x0, [sp, #56]
  4040a4:	adrp	x1, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4040a8:	add	x1, x1, #0x688
  4040ac:	str	x1, [x0, #56]
  4040b0:	ldr	x0, [sp, #56]
  4040b4:	ldr	x1, [sp, #48]
  4040b8:	str	x1, [x0, #16]
  4040bc:	ldr	x0, [sp, #40]
  4040c0:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  4040c4:	mov	x1, x0
  4040c8:	ldr	x0, [sp, #56]
  4040cc:	str	x1, [x0, #24]
  4040d0:	b	4040fc <printf@plt+0x296c>
  4040d4:	mov	x19, x0
  4040d8:	ldr	x0, [sp, #56]
  4040dc:	add	x0, x0, #0x28
  4040e0:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  4040e4:	b	4040ec <printf@plt+0x295c>
  4040e8:	mov	x19, x0
  4040ec:	ldr	x0, [sp, #56]
  4040f0:	bl	403fec <printf@plt+0x285c>
  4040f4:	mov	x0, x19
  4040f8:	bl	401730 <_Unwind_Resume@plt>
  4040fc:	ldr	x19, [sp, #16]
  404100:	ldp	x29, x30, [sp], #64
  404104:	ret
  404108:	stp	x29, x30, [sp, #-32]!
  40410c:	mov	x29, sp
  404110:	str	x0, [sp, #24]
  404114:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  404118:	add	x1, x0, #0xa68
  40411c:	ldr	x0, [sp, #24]
  404120:	str	x1, [x0]
  404124:	ldr	x0, [sp, #24]
  404128:	ldr	x0, [x0, #24]
  40412c:	cmp	x0, #0x0
  404130:	b.eq	404140 <printf@plt+0x29b0>  // b.none
  404134:	ldr	x0, [sp, #24]
  404138:	ldr	x0, [x0, #24]
  40413c:	bl	401650 <_ZdaPv@plt>
  404140:	ldr	x0, [sp, #24]
  404144:	ldr	x0, [x0, #16]
  404148:	bl	4014d0 <fclose@plt>
  40414c:	ldr	x0, [sp, #24]
  404150:	add	x0, x0, #0x28
  404154:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  404158:	ldr	x0, [sp, #24]
  40415c:	bl	403fec <printf@plt+0x285c>
  404160:	nop
  404164:	ldp	x29, x30, [sp], #32
  404168:	ret
  40416c:	stp	x29, x30, [sp, #-32]!
  404170:	mov	x29, sp
  404174:	str	x0, [sp, #24]
  404178:	ldr	x0, [sp, #24]
  40417c:	bl	404108 <printf@plt+0x2978>
  404180:	mov	x1, #0x40                  	// #64
  404184:	ldr	x0, [sp, #24]
  404188:	bl	419424 <_ZdlPvm@@Base>
  40418c:	ldp	x29, x30, [sp], #32
  404190:	ret
  404194:	stp	x29, x30, [sp, #-80]!
  404198:	mov	x29, sp
  40419c:	str	x0, [sp, #24]
  4041a0:	ldr	x0, [sp, #24]
  4041a4:	add	x0, x0, #0x28
  4041a8:	bl	41ae44 <_ZdlPvm@@Base+0x1a20>
  4041ac:	ldr	x0, [sp, #24]
  4041b0:	ldr	w0, [x0, #32]
  4041b4:	add	w1, w0, #0x1
  4041b8:	ldr	x0, [sp, #24]
  4041bc:	str	w1, [x0, #32]
  4041c0:	ldr	x0, [sp, #24]
  4041c4:	ldr	x0, [x0, #16]
  4041c8:	bl	4015c0 <getc@plt>
  4041cc:	str	w0, [sp, #76]
  4041d0:	ldr	w0, [sp, #76]
  4041d4:	cmp	w0, #0xd
  4041d8:	b.ne	404224 <printf@plt+0x2a94>  // b.any
  4041dc:	ldr	x0, [sp, #24]
  4041e0:	ldr	x0, [x0, #16]
  4041e4:	bl	4015c0 <getc@plt>
  4041e8:	str	w0, [sp, #76]
  4041ec:	ldr	w0, [sp, #76]
  4041f0:	cmp	w0, #0xa
  4041f4:	b.eq	404224 <printf@plt+0x2a94>  // b.none
  4041f8:	add	x0, sp, #0x28
  4041fc:	mov	w1, #0xd                   	// #13
  404200:	bl	416ba4 <printf@plt+0x15414>
  404204:	add	x1, sp, #0x28
  404208:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40420c:	add	x3, x0, #0xea0
  404210:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  404214:	add	x2, x0, #0xea0
  404218:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40421c:	add	x0, x0, #0x690
  404220:	bl	406e24 <printf@plt+0x5694>
  404224:	ldr	w0, [sp, #76]
  404228:	cmn	w0, #0x1
  40422c:	b.eq	4042a0 <printf@plt+0x2b10>  // b.none
  404230:	ldr	w0, [sp, #76]
  404234:	bl	40314c <printf@plt+0x19bc>
  404238:	cmp	w0, #0x0
  40423c:	cset	w0, ne  // ne = any
  404240:	and	w0, w0, #0xff
  404244:	cmp	w0, #0x0
  404248:	b.eq	40427c <printf@plt+0x2aec>  // b.none
  40424c:	add	x0, sp, #0x38
  404250:	ldr	w1, [sp, #76]
  404254:	bl	416b44 <printf@plt+0x153b4>
  404258:	add	x1, sp, #0x38
  40425c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  404260:	add	x3, x0, #0xea0
  404264:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  404268:	add	x2, x0, #0xea0
  40426c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  404270:	add	x0, x0, #0x690
  404274:	bl	406e24 <printf@plt+0x5694>
  404278:	b	4041c0 <printf@plt+0x2a30>
  40427c:	ldr	x0, [sp, #24]
  404280:	add	x0, x0, #0x28
  404284:	ldr	w1, [sp, #76]
  404288:	and	w1, w1, #0xff
  40428c:	bl	403260 <printf@plt+0x1ad0>
  404290:	ldr	w0, [sp, #76]
  404294:	cmp	w0, #0xa
  404298:	b.eq	4042a8 <printf@plt+0x2b18>  // b.none
  40429c:	b	4041c0 <printf@plt+0x2a30>
  4042a0:	nop
  4042a4:	b	4042ac <printf@plt+0x2b1c>
  4042a8:	nop
  4042ac:	ldr	x0, [sp, #24]
  4042b0:	add	x0, x0, #0x28
  4042b4:	bl	403230 <printf@plt+0x1aa0>
  4042b8:	cmp	w0, #0x0
  4042bc:	cset	w0, eq  // eq = none
  4042c0:	and	w0, w0, #0xff
  4042c4:	cmp	w0, #0x0
  4042c8:	b.eq	4042d4 <printf@plt+0x2b44>  // b.none
  4042cc:	mov	w0, #0x0                   	// #0
  4042d0:	b	4043f8 <printf@plt+0x2c68>
  4042d4:	ldr	x0, [sp, #24]
  4042d8:	add	x0, x0, #0x28
  4042dc:	bl	403230 <printf@plt+0x1aa0>
  4042e0:	cmp	w0, #0x2
  4042e4:	b.le	4043b8 <printf@plt+0x2c28>
  4042e8:	ldr	x0, [sp, #24]
  4042ec:	add	x0, x0, #0x28
  4042f0:	mov	w1, #0x0                   	// #0
  4042f4:	bl	4031c4 <printf@plt+0x1a34>
  4042f8:	ldrb	w0, [x0]
  4042fc:	cmp	w0, #0x2e
  404300:	b.ne	4043b8 <printf@plt+0x2c28>  // b.any
  404304:	ldr	x0, [sp, #24]
  404308:	add	x0, x0, #0x28
  40430c:	mov	w1, #0x1                   	// #1
  404310:	bl	4031c4 <printf@plt+0x1a34>
  404314:	ldrb	w0, [x0]
  404318:	cmp	w0, #0x45
  40431c:	b.ne	4043b8 <printf@plt+0x2c28>  // b.any
  404320:	ldr	x0, [sp, #24]
  404324:	add	x0, x0, #0x28
  404328:	mov	w1, #0x2                   	// #2
  40432c:	bl	4031c4 <printf@plt+0x1a34>
  404330:	ldrb	w0, [x0]
  404334:	cmp	w0, #0x51
  404338:	b.eq	404358 <printf@plt+0x2bc8>  // b.none
  40433c:	ldr	x0, [sp, #24]
  404340:	add	x0, x0, #0x28
  404344:	mov	w1, #0x2                   	// #2
  404348:	bl	4031c4 <printf@plt+0x1a34>
  40434c:	ldrb	w0, [x0]
  404350:	cmp	w0, #0x4e
  404354:	b.ne	4043b8 <printf@plt+0x2c28>  // b.any
  404358:	ldr	x0, [sp, #24]
  40435c:	add	x0, x0, #0x28
  404360:	bl	403230 <printf@plt+0x1aa0>
  404364:	cmp	w0, #0x3
  404368:	b.eq	4043c0 <printf@plt+0x2c30>  // b.none
  40436c:	ldr	x0, [sp, #24]
  404370:	add	x0, x0, #0x28
  404374:	mov	w1, #0x3                   	// #3
  404378:	bl	4031c4 <printf@plt+0x1a34>
  40437c:	ldrb	w0, [x0]
  404380:	cmp	w0, #0x20
  404384:	b.eq	4043c0 <printf@plt+0x2c30>  // b.none
  404388:	ldr	x0, [sp, #24]
  40438c:	add	x0, x0, #0x28
  404390:	mov	w1, #0x3                   	// #3
  404394:	bl	4031c4 <printf@plt+0x1a34>
  404398:	ldrb	w0, [x0]
  40439c:	cmp	w0, #0xa
  4043a0:	b.eq	4043c0 <printf@plt+0x2c30>  // b.none
  4043a4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4043a8:	add	x0, x0, #0xa3c
  4043ac:	ldr	w0, [x0]
  4043b0:	cmp	w0, #0x0
  4043b4:	b.ne	4043c0 <printf@plt+0x2c30>  // b.any
  4043b8:	mov	w0, #0x1                   	// #1
  4043bc:	b	4043c4 <printf@plt+0x2c34>
  4043c0:	mov	w0, #0x0                   	// #0
  4043c4:	cmp	w0, #0x0
  4043c8:	b.eq	4041a0 <printf@plt+0x2a10>  // b.none
  4043cc:	ldr	x0, [sp, #24]
  4043d0:	add	x0, x0, #0x28
  4043d4:	mov	w1, #0x0                   	// #0
  4043d8:	bl	403260 <printf@plt+0x1ad0>
  4043dc:	ldr	x0, [sp, #24]
  4043e0:	add	x0, x0, #0x28
  4043e4:	bl	403248 <printf@plt+0x1ab8>
  4043e8:	mov	x1, x0
  4043ec:	ldr	x0, [sp, #24]
  4043f0:	str	x1, [x0, #56]
  4043f4:	mov	w0, #0x1                   	// #1
  4043f8:	ldp	x29, x30, [sp], #80
  4043fc:	ret
  404400:	stp	x29, x30, [sp, #-32]!
  404404:	mov	x29, sp
  404408:	str	x0, [sp, #24]
  40440c:	ldr	x0, [sp, #24]
  404410:	ldr	x0, [x0, #56]
  404414:	ldrb	w0, [x0]
  404418:	cmp	w0, #0x0
  40441c:	b.ne	404430 <printf@plt+0x2ca0>  // b.any
  404420:	ldr	x0, [sp, #24]
  404424:	bl	404194 <printf@plt+0x2a04>
  404428:	cmp	w0, #0x0
  40442c:	b.eq	404438 <printf@plt+0x2ca8>  // b.none
  404430:	mov	w0, #0x1                   	// #1
  404434:	b	40443c <printf@plt+0x2cac>
  404438:	mov	w0, #0x0                   	// #0
  40443c:	cmp	w0, #0x0
  404440:	b.eq	404460 <printf@plt+0x2cd0>  // b.none
  404444:	ldr	x0, [sp, #24]
  404448:	ldr	x0, [x0, #56]
  40444c:	add	x2, x0, #0x1
  404450:	ldr	x1, [sp, #24]
  404454:	str	x2, [x1, #56]
  404458:	ldrb	w0, [x0]
  40445c:	b	404464 <printf@plt+0x2cd4>
  404460:	mov	w0, #0xffffffff            	// #-1
  404464:	ldp	x29, x30, [sp], #32
  404468:	ret
  40446c:	stp	x29, x30, [sp, #-32]!
  404470:	mov	x29, sp
  404474:	str	x0, [sp, #24]
  404478:	ldr	x0, [sp, #24]
  40447c:	ldr	x0, [x0, #56]
  404480:	ldrb	w0, [x0]
  404484:	cmp	w0, #0x0
  404488:	b.ne	40449c <printf@plt+0x2d0c>  // b.any
  40448c:	ldr	x0, [sp, #24]
  404490:	bl	404194 <printf@plt+0x2a04>
  404494:	cmp	w0, #0x0
  404498:	b.eq	4044a4 <printf@plt+0x2d14>  // b.none
  40449c:	mov	w0, #0x1                   	// #1
  4044a0:	b	4044a8 <printf@plt+0x2d18>
  4044a4:	mov	w0, #0x0                   	// #0
  4044a8:	cmp	w0, #0x0
  4044ac:	b.eq	4044c0 <printf@plt+0x2d30>  // b.none
  4044b0:	ldr	x0, [sp, #24]
  4044b4:	ldr	x0, [x0, #56]
  4044b8:	ldrb	w0, [x0]
  4044bc:	b	4044c4 <printf@plt+0x2d34>
  4044c0:	mov	w0, #0xffffffff            	// #-1
  4044c4:	ldp	x29, x30, [sp], #32
  4044c8:	ret
  4044cc:	sub	sp, sp, #0x20
  4044d0:	str	x0, [sp, #24]
  4044d4:	str	x1, [sp, #16]
  4044d8:	str	x2, [sp, #8]
  4044dc:	ldr	x0, [sp, #24]
  4044e0:	ldr	x1, [x0, #24]
  4044e4:	ldr	x0, [sp, #16]
  4044e8:	str	x1, [x0]
  4044ec:	ldr	x0, [sp, #24]
  4044f0:	ldr	w1, [x0, #32]
  4044f4:	ldr	x0, [sp, #8]
  4044f8:	str	w1, [x0]
  4044fc:	mov	w0, #0x1                   	// #1
  404500:	add	sp, sp, #0x20
  404504:	ret
  404508:	stp	x29, x30, [sp, #-64]!
  40450c:	mov	x29, sp
  404510:	str	x19, [sp, #16]
  404514:	str	x0, [sp, #56]
  404518:	str	x1, [sp, #48]
  40451c:	str	x2, [sp, #40]
  404520:	ldr	x0, [sp, #56]
  404524:	ldr	x1, [sp, #40]
  404528:	bl	403fb8 <printf@plt+0x2828>
  40452c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  404530:	add	x1, x0, #0xa30
  404534:	ldr	x0, [sp, #56]
  404538:	str	x1, [x0]
  40453c:	ldr	x0, [sp, #48]
  404540:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  404544:	mov	x1, x0
  404548:	ldr	x0, [sp, #56]
  40454c:	str	x1, [x0, #16]
  404550:	ldr	x0, [sp, #56]
  404554:	ldr	x1, [x0, #16]
  404558:	ldr	x0, [sp, #56]
  40455c:	str	x1, [x0, #24]
  404560:	b	404578 <printf@plt+0x2de8>
  404564:	mov	x19, x0
  404568:	ldr	x0, [sp, #56]
  40456c:	bl	403fec <printf@plt+0x285c>
  404570:	mov	x0, x19
  404574:	bl	401730 <_Unwind_Resume@plt>
  404578:	ldr	x19, [sp, #16]
  40457c:	ldp	x29, x30, [sp], #64
  404580:	ret
  404584:	stp	x29, x30, [sp, #-32]!
  404588:	mov	x29, sp
  40458c:	str	x0, [sp, #24]
  404590:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  404594:	add	x1, x0, #0xa30
  404598:	ldr	x0, [sp, #24]
  40459c:	str	x1, [x0]
  4045a0:	ldr	x0, [sp, #24]
  4045a4:	ldr	x0, [x0, #16]
  4045a8:	bl	401510 <free@plt>
  4045ac:	ldr	x0, [sp, #24]
  4045b0:	bl	403fec <printf@plt+0x285c>
  4045b4:	nop
  4045b8:	ldp	x29, x30, [sp], #32
  4045bc:	ret
  4045c0:	stp	x29, x30, [sp, #-32]!
  4045c4:	mov	x29, sp
  4045c8:	str	x0, [sp, #24]
  4045cc:	ldr	x0, [sp, #24]
  4045d0:	bl	404584 <printf@plt+0x2df4>
  4045d4:	mov	x1, #0x20                  	// #32
  4045d8:	ldr	x0, [sp, #24]
  4045dc:	bl	419424 <_ZdlPvm@@Base>
  4045e0:	ldp	x29, x30, [sp], #32
  4045e4:	ret
  4045e8:	sub	sp, sp, #0x10
  4045ec:	str	x0, [sp, #8]
  4045f0:	ldr	x0, [sp, #8]
  4045f4:	ldr	x0, [x0, #24]
  4045f8:	cmp	x0, #0x0
  4045fc:	b.eq	404614 <printf@plt+0x2e84>  // b.none
  404600:	ldr	x0, [sp, #8]
  404604:	ldr	x0, [x0, #24]
  404608:	ldrb	w0, [x0]
  40460c:	cmp	w0, #0x0
  404610:	b.ne	40461c <printf@plt+0x2e8c>  // b.any
  404614:	mov	w0, #0xffffffff            	// #-1
  404618:	b	404634 <printf@plt+0x2ea4>
  40461c:	ldr	x0, [sp, #8]
  404620:	ldr	x0, [x0, #24]
  404624:	add	x2, x0, #0x1
  404628:	ldr	x1, [sp, #8]
  40462c:	str	x2, [x1, #24]
  404630:	ldrb	w0, [x0]
  404634:	add	sp, sp, #0x10
  404638:	ret
  40463c:	sub	sp, sp, #0x10
  404640:	str	x0, [sp, #8]
  404644:	ldr	x0, [sp, #8]
  404648:	ldr	x0, [x0, #24]
  40464c:	cmp	x0, #0x0
  404650:	b.eq	404668 <printf@plt+0x2ed8>  // b.none
  404654:	ldr	x0, [sp, #8]
  404658:	ldr	x0, [x0, #24]
  40465c:	ldrb	w0, [x0]
  404660:	cmp	w0, #0x0
  404664:	b.ne	404670 <printf@plt+0x2ee0>  // b.any
  404668:	mov	w0, #0xffffffff            	// #-1
  40466c:	b	40467c <printf@plt+0x2eec>
  404670:	ldr	x0, [sp, #8]
  404674:	ldr	x0, [x0, #24]
  404678:	ldrb	w0, [x0]
  40467c:	add	sp, sp, #0x10
  404680:	ret
  404684:	stp	x29, x30, [sp, #-80]!
  404688:	mov	x29, sp
  40468c:	str	x19, [sp, #16]
  404690:	str	x0, [sp, #72]
  404694:	str	x1, [sp, #64]
  404698:	str	x2, [sp, #56]
  40469c:	str	w3, [sp, #52]
  4046a0:	str	x4, [sp, #40]
  4046a4:	ldr	x0, [sp, #72]
  4046a8:	ldr	x2, [sp, #40]
  4046ac:	ldr	x1, [sp, #64]
  4046b0:	bl	404508 <printf@plt+0x2d78>
  4046b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4046b8:	add	x1, x0, #0x9f8
  4046bc:	ldr	x0, [sp, #72]
  4046c0:	str	x1, [x0]
  4046c4:	ldr	x0, [sp, #72]
  4046c8:	ldr	w1, [sp, #52]
  4046cc:	str	w1, [x0, #40]
  4046d0:	ldr	x0, [sp, #56]
  4046d4:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  4046d8:	mov	x1, x0
  4046dc:	ldr	x0, [sp, #72]
  4046e0:	str	x1, [x0, #32]
  4046e4:	b	4046fc <printf@plt+0x2f6c>
  4046e8:	mov	x19, x0
  4046ec:	ldr	x0, [sp, #72]
  4046f0:	bl	404584 <printf@plt+0x2df4>
  4046f4:	mov	x0, x19
  4046f8:	bl	401730 <_Unwind_Resume@plt>
  4046fc:	ldr	x19, [sp, #16]
  404700:	ldp	x29, x30, [sp], #80
  404704:	ret
  404708:	stp	x29, x30, [sp, #-32]!
  40470c:	mov	x29, sp
  404710:	str	x0, [sp, #24]
  404714:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  404718:	add	x1, x0, #0x9f8
  40471c:	ldr	x0, [sp, #24]
  404720:	str	x1, [x0]
  404724:	ldr	x0, [sp, #24]
  404728:	ldr	x0, [x0, #32]
  40472c:	bl	401510 <free@plt>
  404730:	ldr	x0, [sp, #24]
  404734:	bl	404584 <printf@plt+0x2df4>
  404738:	nop
  40473c:	ldp	x29, x30, [sp], #32
  404740:	ret
  404744:	stp	x29, x30, [sp, #-32]!
  404748:	mov	x29, sp
  40474c:	str	x0, [sp, #24]
  404750:	ldr	x0, [sp, #24]
  404754:	bl	404708 <printf@plt+0x2f78>
  404758:	mov	x1, #0x30                  	// #48
  40475c:	ldr	x0, [sp, #24]
  404760:	bl	419424 <_ZdlPvm@@Base>
  404764:	ldp	x29, x30, [sp], #32
  404768:	ret
  40476c:	stp	x29, x30, [sp, #-48]!
  404770:	mov	x29, sp
  404774:	str	x0, [sp, #24]
  404778:	ldr	x0, [sp, #24]
  40477c:	bl	4045e8 <printf@plt+0x2e58>
  404780:	str	w0, [sp, #44]
  404784:	ldr	w0, [sp, #44]
  404788:	cmp	w0, #0xa
  40478c:	b.ne	4047a4 <printf@plt+0x3014>  // b.any
  404790:	ldr	x0, [sp, #24]
  404794:	ldr	w0, [x0, #40]
  404798:	add	w1, w0, #0x1
  40479c:	ldr	x0, [sp, #24]
  4047a0:	str	w1, [x0, #40]
  4047a4:	ldr	w0, [sp, #44]
  4047a8:	ldp	x29, x30, [sp], #48
  4047ac:	ret
  4047b0:	sub	sp, sp, #0x20
  4047b4:	str	x0, [sp, #24]
  4047b8:	str	x1, [sp, #16]
  4047bc:	str	x2, [sp, #8]
  4047c0:	ldr	x0, [sp, #24]
  4047c4:	ldr	x1, [x0, #32]
  4047c8:	ldr	x0, [sp, #16]
  4047cc:	str	x1, [x0]
  4047d0:	ldr	x0, [sp, #24]
  4047d4:	ldr	w1, [x0, #40]
  4047d8:	ldr	x0, [sp, #8]
  4047dc:	str	w1, [x0]
  4047e0:	mov	w0, #0x1                   	// #1
  4047e4:	add	sp, sp, #0x20
  4047e8:	ret
  4047ec:	stp	x29, x30, [sp, #-96]!
  4047f0:	mov	x29, sp
  4047f4:	str	x19, [sp, #16]
  4047f8:	str	x0, [sp, #72]
  4047fc:	str	x1, [sp, #64]
  404800:	str	w2, [sp, #60]
  404804:	str	x3, [sp, #48]
  404808:	str	x4, [sp, #40]
  40480c:	ldr	x0, [sp, #72]
  404810:	ldr	x1, [sp, #40]
  404814:	bl	403fb8 <printf@plt+0x2828>
  404818:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40481c:	add	x1, x0, #0x9c0
  404820:	ldr	x0, [sp, #72]
  404824:	str	x1, [x0]
  404828:	ldr	x0, [sp, #72]
  40482c:	str	xzr, [x0, #32]
  404830:	ldr	x0, [sp, #72]
  404834:	ldr	w1, [sp, #60]
  404838:	str	w1, [x0, #40]
  40483c:	str	wzr, [sp, #92]
  404840:	ldr	x0, [sp, #72]
  404844:	ldr	w0, [x0, #40]
  404848:	ldr	w1, [sp, #92]
  40484c:	cmp	w1, w0
  404850:	b.ge	404888 <printf@plt+0x30f8>  // b.tcont
  404854:	ldrsw	x0, [sp, #92]
  404858:	lsl	x0, x0, #3
  40485c:	ldr	x1, [sp, #48]
  404860:	add	x0, x1, x0
  404864:	ldr	x2, [x0]
  404868:	ldr	x0, [sp, #72]
  40486c:	ldrsw	x1, [sp, #92]
  404870:	add	x1, x1, #0x6
  404874:	str	x2, [x0, x1, lsl #3]
  404878:	ldr	w0, [sp, #92]
  40487c:	add	w0, w0, #0x1
  404880:	str	w0, [sp, #92]
  404884:	b	404840 <printf@plt+0x30b0>
  404888:	ldr	x0, [sp, #64]
  40488c:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  404890:	mov	x1, x0
  404894:	ldr	x0, [sp, #72]
  404898:	str	x1, [x0, #16]
  40489c:	ldr	x0, [sp, #72]
  4048a0:	ldr	x1, [x0, #16]
  4048a4:	ldr	x0, [sp, #72]
  4048a8:	str	x1, [x0, #24]
  4048ac:	str	wzr, [sp, #88]
  4048b0:	str	wzr, [sp, #92]
  4048b4:	ldr	x0, [sp, #72]
  4048b8:	ldr	x1, [x0, #16]
  4048bc:	ldrsw	x0, [sp, #92]
  4048c0:	add	x0, x1, x0
  4048c4:	ldrb	w0, [x0]
  4048c8:	cmp	w0, #0x0
  4048cc:	b.eq	4049dc <printf@plt+0x324c>  // b.none
  4048d0:	ldr	x0, [sp, #72]
  4048d4:	ldr	x1, [x0, #16]
  4048d8:	ldrsw	x0, [sp, #92]
  4048dc:	add	x0, x1, x0
  4048e0:	ldrb	w0, [x0]
  4048e4:	cmp	w0, #0x24
  4048e8:	b.ne	404998 <printf@plt+0x3208>  // b.any
  4048ec:	ldr	x0, [sp, #72]
  4048f0:	ldr	x1, [x0, #16]
  4048f4:	ldrsw	x0, [sp, #92]
  4048f8:	add	x0, x0, #0x1
  4048fc:	add	x0, x1, x0
  404900:	ldrb	w0, [x0]
  404904:	cmp	w0, #0x2f
  404908:	b.ls	404998 <printf@plt+0x3208>  // b.plast
  40490c:	ldr	x0, [sp, #72]
  404910:	ldr	x1, [x0, #16]
  404914:	ldrsw	x0, [sp, #92]
  404918:	add	x0, x0, #0x1
  40491c:	add	x0, x1, x0
  404920:	ldrb	w0, [x0]
  404924:	cmp	w0, #0x39
  404928:	b.hi	404998 <printf@plt+0x3208>  // b.pmore
  40492c:	ldr	x0, [sp, #72]
  404930:	ldr	x1, [x0, #16]
  404934:	ldrsw	x0, [sp, #92]
  404938:	add	x0, x0, #0x1
  40493c:	add	x0, x1, x0
  404940:	ldrb	w0, [x0]
  404944:	cmp	w0, #0x30
  404948:	b.eq	4049cc <printf@plt+0x323c>  // b.none
  40494c:	ldr	x0, [sp, #72]
  404950:	ldr	x1, [x0, #16]
  404954:	ldr	w0, [sp, #92]
  404958:	add	w0, w0, #0x1
  40495c:	str	w0, [sp, #92]
  404960:	ldrsw	x0, [sp, #92]
  404964:	add	x0, x1, x0
  404968:	ldrb	w1, [x0]
  40496c:	ldr	x0, [sp, #72]
  404970:	ldr	x2, [x0, #16]
  404974:	ldr	w0, [sp, #88]
  404978:	add	w3, w0, #0x1
  40497c:	str	w3, [sp, #88]
  404980:	sxtw	x0, w0
  404984:	add	x0, x2, x0
  404988:	sub	w1, w1, #0x23
  40498c:	and	w1, w1, #0xff
  404990:	strb	w1, [x0]
  404994:	b	4049cc <printf@plt+0x323c>
  404998:	ldr	x0, [sp, #72]
  40499c:	ldr	x1, [x0, #16]
  4049a0:	ldrsw	x0, [sp, #92]
  4049a4:	add	x1, x1, x0
  4049a8:	ldr	x0, [sp, #72]
  4049ac:	ldr	x2, [x0, #16]
  4049b0:	ldr	w0, [sp, #88]
  4049b4:	add	w3, w0, #0x1
  4049b8:	str	w3, [sp, #88]
  4049bc:	sxtw	x0, w0
  4049c0:	add	x0, x2, x0
  4049c4:	ldrb	w1, [x1]
  4049c8:	strb	w1, [x0]
  4049cc:	ldr	w0, [sp, #92]
  4049d0:	add	w0, w0, #0x1
  4049d4:	str	w0, [sp, #92]
  4049d8:	b	4048b4 <printf@plt+0x3124>
  4049dc:	ldr	x0, [sp, #72]
  4049e0:	ldr	x1, [x0, #16]
  4049e4:	ldrsw	x0, [sp, #88]
  4049e8:	add	x0, x1, x0
  4049ec:	strb	wzr, [x0]
  4049f0:	b	404a08 <printf@plt+0x3278>
  4049f4:	mov	x19, x0
  4049f8:	ldr	x0, [sp, #72]
  4049fc:	bl	403fec <printf@plt+0x285c>
  404a00:	mov	x0, x19
  404a04:	bl	401730 <_Unwind_Resume@plt>
  404a08:	ldr	x19, [sp, #16]
  404a0c:	ldp	x29, x30, [sp], #96
  404a10:	ret
  404a14:	stp	x29, x30, [sp, #-48]!
  404a18:	mov	x29, sp
  404a1c:	str	x0, [sp, #24]
  404a20:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  404a24:	add	x1, x0, #0x9c0
  404a28:	ldr	x0, [sp, #24]
  404a2c:	str	x1, [x0]
  404a30:	str	wzr, [sp, #44]
  404a34:	ldr	x0, [sp, #24]
  404a38:	ldr	w0, [x0, #40]
  404a3c:	ldr	w1, [sp, #44]
  404a40:	cmp	w1, w0
  404a44:	b.ge	404a84 <printf@plt+0x32f4>  // b.tcont
  404a48:	ldr	x0, [sp, #24]
  404a4c:	ldrsw	x1, [sp, #44]
  404a50:	add	x1, x1, #0x6
  404a54:	ldr	x0, [x0, x1, lsl #3]
  404a58:	cmp	x0, #0x0
  404a5c:	b.eq	404a74 <printf@plt+0x32e4>  // b.none
  404a60:	ldr	x0, [sp, #24]
  404a64:	ldrsw	x1, [sp, #44]
  404a68:	add	x1, x1, #0x6
  404a6c:	ldr	x0, [x0, x1, lsl #3]
  404a70:	bl	401650 <_ZdaPv@plt>
  404a74:	ldr	w0, [sp, #44]
  404a78:	add	w0, w0, #0x1
  404a7c:	str	w0, [sp, #44]
  404a80:	b	404a34 <printf@plt+0x32a4>
  404a84:	ldr	x0, [sp, #24]
  404a88:	ldr	x0, [x0, #16]
  404a8c:	cmp	x0, #0x0
  404a90:	b.eq	404aa0 <printf@plt+0x3310>  // b.none
  404a94:	ldr	x0, [sp, #24]
  404a98:	ldr	x0, [x0, #16]
  404a9c:	bl	401650 <_ZdaPv@plt>
  404aa0:	ldr	x0, [sp, #24]
  404aa4:	bl	403fec <printf@plt+0x285c>
  404aa8:	nop
  404aac:	ldp	x29, x30, [sp], #48
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-32]!
  404ab8:	mov	x29, sp
  404abc:	str	x0, [sp, #24]
  404ac0:	ldr	x0, [sp, #24]
  404ac4:	bl	404a14 <printf@plt+0x3284>
  404ac8:	mov	x1, #0x78                  	// #120
  404acc:	ldr	x0, [sp, #24]
  404ad0:	bl	419424 <_ZdlPvm@@Base>
  404ad4:	ldp	x29, x30, [sp], #32
  404ad8:	ret
  404adc:	sub	sp, sp, #0x20
  404ae0:	str	x0, [sp, #8]
  404ae4:	ldr	x0, [sp, #8]
  404ae8:	ldr	x0, [x0, #32]
  404aec:	cmp	x0, #0x0
  404af0:	b.eq	404b2c <printf@plt+0x339c>  // b.none
  404af4:	ldr	x0, [sp, #8]
  404af8:	ldr	x0, [x0, #32]
  404afc:	ldrb	w0, [x0]
  404b00:	cmp	w0, #0x0
  404b04:	b.eq	404b24 <printf@plt+0x3394>  // b.none
  404b08:	ldr	x0, [sp, #8]
  404b0c:	ldr	x0, [x0, #32]
  404b10:	add	x2, x0, #0x1
  404b14:	ldr	x1, [sp, #8]
  404b18:	str	x2, [x1, #32]
  404b1c:	ldrb	w0, [x0]
  404b20:	b	404c3c <printf@plt+0x34ac>
  404b24:	ldr	x0, [sp, #8]
  404b28:	str	xzr, [x0, #32]
  404b2c:	ldr	x0, [sp, #8]
  404b30:	ldr	x0, [x0, #24]
  404b34:	cmp	x0, #0x0
  404b38:	b.ne	404b44 <printf@plt+0x33b4>  // b.any
  404b3c:	mov	w0, #0xffffffff            	// #-1
  404b40:	b	404c3c <printf@plt+0x34ac>
  404b44:	ldr	x0, [sp, #8]
  404b48:	ldr	x0, [x0, #24]
  404b4c:	ldrb	w0, [x0]
  404b50:	cmp	w0, #0xd
  404b54:	b.ls	404c08 <printf@plt+0x3478>  // b.plast
  404b58:	ldr	x0, [sp, #8]
  404b5c:	ldr	x0, [x0, #24]
  404b60:	ldrb	w0, [x0]
  404b64:	cmp	w0, #0x16
  404b68:	b.hi	404c08 <printf@plt+0x3478>  // b.pmore
  404b6c:	ldr	x0, [sp, #8]
  404b70:	ldr	x0, [x0, #24]
  404b74:	add	x2, x0, #0x1
  404b78:	ldr	x1, [sp, #8]
  404b7c:	str	x2, [x1, #24]
  404b80:	ldrb	w0, [x0]
  404b84:	sub	w0, w0, #0xe
  404b88:	str	w0, [sp, #28]
  404b8c:	ldr	x0, [sp, #8]
  404b90:	ldr	w0, [x0, #40]
  404b94:	ldr	w1, [sp, #28]
  404b98:	cmp	w1, w0
  404b9c:	b.ge	404b44 <printf@plt+0x33b4>  // b.tcont
  404ba0:	ldr	x0, [sp, #8]
  404ba4:	ldrsw	x1, [sp, #28]
  404ba8:	add	x1, x1, #0x6
  404bac:	ldr	x0, [x0, x1, lsl #3]
  404bb0:	cmp	x0, #0x0
  404bb4:	b.eq	404b44 <printf@plt+0x33b4>  // b.none
  404bb8:	ldr	x0, [sp, #8]
  404bbc:	ldrsw	x1, [sp, #28]
  404bc0:	add	x1, x1, #0x6
  404bc4:	ldr	x0, [x0, x1, lsl #3]
  404bc8:	ldrb	w0, [x0]
  404bcc:	cmp	w0, #0x0
  404bd0:	b.eq	404b44 <printf@plt+0x33b4>  // b.none
  404bd4:	ldr	x0, [sp, #8]
  404bd8:	ldrsw	x1, [sp, #28]
  404bdc:	add	x1, x1, #0x6
  404be0:	ldr	x1, [x0, x1, lsl #3]
  404be4:	ldr	x0, [sp, #8]
  404be8:	str	x1, [x0, #32]
  404bec:	ldr	x0, [sp, #8]
  404bf0:	ldr	x0, [x0, #32]
  404bf4:	add	x2, x0, #0x1
  404bf8:	ldr	x1, [sp, #8]
  404bfc:	str	x2, [x1, #32]
  404c00:	ldrb	w0, [x0]
  404c04:	b	404c3c <printf@plt+0x34ac>
  404c08:	ldr	x0, [sp, #8]
  404c0c:	ldr	x0, [x0, #24]
  404c10:	ldrb	w0, [x0]
  404c14:	cmp	w0, #0x0
  404c18:	b.ne	404c24 <printf@plt+0x3494>  // b.any
  404c1c:	mov	w0, #0xffffffff            	// #-1
  404c20:	b	404c3c <printf@plt+0x34ac>
  404c24:	ldr	x0, [sp, #8]
  404c28:	ldr	x0, [x0, #24]
  404c2c:	add	x2, x0, #0x1
  404c30:	ldr	x1, [sp, #8]
  404c34:	str	x2, [x1, #24]
  404c38:	ldrb	w0, [x0]
  404c3c:	add	sp, sp, #0x20
  404c40:	ret
  404c44:	sub	sp, sp, #0x20
  404c48:	str	x0, [sp, #8]
  404c4c:	ldr	x0, [sp, #8]
  404c50:	ldr	x0, [x0, #32]
  404c54:	cmp	x0, #0x0
  404c58:	b.eq	404c88 <printf@plt+0x34f8>  // b.none
  404c5c:	ldr	x0, [sp, #8]
  404c60:	ldr	x0, [x0, #32]
  404c64:	ldrb	w0, [x0]
  404c68:	cmp	w0, #0x0
  404c6c:	b.eq	404c80 <printf@plt+0x34f0>  // b.none
  404c70:	ldr	x0, [sp, #8]
  404c74:	ldr	x0, [x0, #32]
  404c78:	ldrb	w0, [x0]
  404c7c:	b	404d80 <printf@plt+0x35f0>
  404c80:	ldr	x0, [sp, #8]
  404c84:	str	xzr, [x0, #32]
  404c88:	ldr	x0, [sp, #8]
  404c8c:	ldr	x0, [x0, #24]
  404c90:	cmp	x0, #0x0
  404c94:	b.ne	404ca0 <printf@plt+0x3510>  // b.any
  404c98:	mov	w0, #0xffffffff            	// #-1
  404c9c:	b	404d80 <printf@plt+0x35f0>
  404ca0:	ldr	x0, [sp, #8]
  404ca4:	ldr	x0, [x0, #24]
  404ca8:	ldrb	w0, [x0]
  404cac:	cmp	w0, #0xd
  404cb0:	b.ls	404d58 <printf@plt+0x35c8>  // b.plast
  404cb4:	ldr	x0, [sp, #8]
  404cb8:	ldr	x0, [x0, #24]
  404cbc:	ldrb	w0, [x0]
  404cc0:	cmp	w0, #0x16
  404cc4:	b.hi	404d58 <printf@plt+0x35c8>  // b.pmore
  404cc8:	ldr	x0, [sp, #8]
  404ccc:	ldr	x0, [x0, #24]
  404cd0:	add	x2, x0, #0x1
  404cd4:	ldr	x1, [sp, #8]
  404cd8:	str	x2, [x1, #24]
  404cdc:	ldrb	w0, [x0]
  404ce0:	sub	w0, w0, #0xe
  404ce4:	str	w0, [sp, #28]
  404ce8:	ldr	x0, [sp, #8]
  404cec:	ldr	w0, [x0, #40]
  404cf0:	ldr	w1, [sp, #28]
  404cf4:	cmp	w1, w0
  404cf8:	b.ge	404ca0 <printf@plt+0x3510>  // b.tcont
  404cfc:	ldr	x0, [sp, #8]
  404d00:	ldrsw	x1, [sp, #28]
  404d04:	add	x1, x1, #0x6
  404d08:	ldr	x0, [x0, x1, lsl #3]
  404d0c:	cmp	x0, #0x0
  404d10:	b.eq	404ca0 <printf@plt+0x3510>  // b.none
  404d14:	ldr	x0, [sp, #8]
  404d18:	ldrsw	x1, [sp, #28]
  404d1c:	add	x1, x1, #0x6
  404d20:	ldr	x0, [x0, x1, lsl #3]
  404d24:	ldrb	w0, [x0]
  404d28:	cmp	w0, #0x0
  404d2c:	b.eq	404ca0 <printf@plt+0x3510>  // b.none
  404d30:	ldr	x0, [sp, #8]
  404d34:	ldrsw	x1, [sp, #28]
  404d38:	add	x1, x1, #0x6
  404d3c:	ldr	x1, [x0, x1, lsl #3]
  404d40:	ldr	x0, [sp, #8]
  404d44:	str	x1, [x0, #32]
  404d48:	ldr	x0, [sp, #8]
  404d4c:	ldr	x0, [x0, #32]
  404d50:	ldrb	w0, [x0]
  404d54:	b	404d80 <printf@plt+0x35f0>
  404d58:	ldr	x0, [sp, #8]
  404d5c:	ldr	x0, [x0, #24]
  404d60:	ldrb	w0, [x0]
  404d64:	cmp	w0, #0x0
  404d68:	b.ne	404d74 <printf@plt+0x35e4>  // b.any
  404d6c:	mov	w0, #0xffffffff            	// #-1
  404d70:	b	404d80 <printf@plt+0x35f0>
  404d74:	ldr	x0, [sp, #8]
  404d78:	ldr	x0, [x0, #24]
  404d7c:	ldrb	w0, [x0]
  404d80:	add	sp, sp, #0x20
  404d84:	ret
  404d88:	stp	x29, x30, [sp, #-32]!
  404d8c:	mov	x29, sp
  404d90:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404d94:	add	x0, x0, #0xac8
  404d98:	ldr	x0, [x0]
  404d9c:	cmp	x0, #0x0
  404da0:	b.ne	404dac <printf@plt+0x361c>  // b.any
  404da4:	mov	w0, #0xffffffff            	// #-1
  404da8:	b	404e3c <printf@plt+0x36ac>
  404dac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404db0:	add	x0, x0, #0xac8
  404db4:	ldr	x2, [x0]
  404db8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404dbc:	add	x0, x0, #0xac8
  404dc0:	ldr	x0, [x0]
  404dc4:	ldr	x0, [x0]
  404dc8:	add	x0, x0, #0x10
  404dcc:	ldr	x1, [x0]
  404dd0:	mov	x0, x2
  404dd4:	blr	x1
  404dd8:	str	w0, [sp, #28]
  404ddc:	ldr	w0, [sp, #28]
  404de0:	cmn	w0, #0x1
  404de4:	b.eq	404df0 <printf@plt+0x3660>  // b.none
  404de8:	ldr	w0, [sp, #28]
  404dec:	b	404e3c <printf@plt+0x36ac>
  404df0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404df4:	add	x0, x0, #0xac8
  404df8:	ldr	x0, [x0]
  404dfc:	str	x0, [sp, #16]
  404e00:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404e04:	add	x0, x0, #0xac8
  404e08:	ldr	x0, [x0]
  404e0c:	ldr	x1, [x0, #8]
  404e10:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404e14:	add	x0, x0, #0xac8
  404e18:	str	x1, [x0]
  404e1c:	ldr	x0, [sp, #16]
  404e20:	cmp	x0, #0x0
  404e24:	b.eq	404e38 <printf@plt+0x36a8>  // b.none
  404e28:	ldr	x1, [x0]
  404e2c:	add	x1, x1, #0x8
  404e30:	ldr	x1, [x1]
  404e34:	blr	x1
  404e38:	mov	w0, #0xa                   	// #10
  404e3c:	ldp	x29, x30, [sp], #32
  404e40:	ret
  404e44:	stp	x29, x30, [sp, #-32]!
  404e48:	mov	x29, sp
  404e4c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404e50:	add	x0, x0, #0xac8
  404e54:	ldr	x0, [x0]
  404e58:	cmp	x0, #0x0
  404e5c:	b.ne	404e68 <printf@plt+0x36d8>  // b.any
  404e60:	mov	w0, #0xffffffff            	// #-1
  404e64:	b	404eb0 <printf@plt+0x3720>
  404e68:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404e6c:	add	x0, x0, #0xac8
  404e70:	ldr	x2, [x0]
  404e74:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404e78:	add	x0, x0, #0xac8
  404e7c:	ldr	x0, [x0]
  404e80:	ldr	x0, [x0]
  404e84:	add	x0, x0, #0x18
  404e88:	ldr	x1, [x0]
  404e8c:	mov	x0, x2
  404e90:	blr	x1
  404e94:	str	w0, [sp, #28]
  404e98:	ldr	w0, [sp, #28]
  404e9c:	cmn	w0, #0x1
  404ea0:	b.eq	404eac <printf@plt+0x371c>  // b.none
  404ea4:	ldr	w0, [sp, #28]
  404ea8:	b	404eb0 <printf@plt+0x3720>
  404eac:	mov	w0, #0xa                   	// #10
  404eb0:	ldp	x29, x30, [sp], #32
  404eb4:	ret
  404eb8:	stp	x29, x30, [sp, #-48]!
  404ebc:	mov	x29, sp
  404ec0:	str	x0, [sp, #24]
  404ec4:	str	x1, [sp, #16]
  404ec8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404ecc:	add	x0, x0, #0xac8
  404ed0:	ldr	x0, [x0]
  404ed4:	str	x0, [sp, #40]
  404ed8:	ldr	x0, [sp, #40]
  404edc:	cmp	x0, #0x0
  404ee0:	b.eq	404f30 <printf@plt+0x37a0>  // b.none
  404ee4:	ldr	x0, [sp, #40]
  404ee8:	ldr	x0, [x0]
  404eec:	add	x0, x0, #0x20
  404ef0:	ldr	x3, [x0]
  404ef4:	ldr	x2, [sp, #16]
  404ef8:	ldr	x1, [sp, #24]
  404efc:	ldr	x0, [sp, #40]
  404f00:	blr	x3
  404f04:	cmp	w0, #0x0
  404f08:	cset	w0, ne  // ne = any
  404f0c:	and	w0, w0, #0xff
  404f10:	cmp	w0, #0x0
  404f14:	b.eq	404f20 <printf@plt+0x3790>  // b.none
  404f18:	mov	w0, #0x1                   	// #1
  404f1c:	b	404f34 <printf@plt+0x37a4>
  404f20:	ldr	x0, [sp, #40]
  404f24:	ldr	x0, [x0, #8]
  404f28:	str	x0, [sp, #40]
  404f2c:	b	404ed8 <printf@plt+0x3748>
  404f30:	mov	w0, #0x0                   	// #0
  404f34:	ldp	x29, x30, [sp], #48
  404f38:	ret
  404f3c:	stp	x29, x30, [sp, #-32]!
  404f40:	mov	x29, sp
  404f44:	str	wzr, [sp, #28]
  404f48:	ldr	w0, [sp, #28]
  404f4c:	cmp	w0, #0x3
  404f50:	b.gt	404f88 <printf@plt+0x37f8>
  404f54:	ldrsw	x0, [sp, #28]
  404f58:	lsl	x1, x0, #4
  404f5c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404f60:	add	x0, x0, #0xa78
  404f64:	add	x2, x1, x0
  404f68:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  404f6c:	add	x1, x0, #0x688
  404f70:	mov	x0, x2
  404f74:	bl	41a4b4 <_ZdlPvm@@Base+0x1090>
  404f78:	ldr	w0, [sp, #28]
  404f7c:	add	w0, w0, #0x1
  404f80:	str	w0, [sp, #28]
  404f84:	b	404f48 <printf@plt+0x37b8>
  404f88:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404f8c:	add	x0, x0, #0xab8
  404f90:	str	wzr, [x0]
  404f94:	nop
  404f98:	ldp	x29, x30, [sp], #32
  404f9c:	ret
  404fa0:	stp	x29, x30, [sp, #-32]!
  404fa4:	mov	x29, sp
  404fa8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404fac:	add	x0, x0, #0xab8
  404fb0:	ldr	w0, [x0]
  404fb4:	str	w0, [sp, #28]
  404fb8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404fbc:	add	x0, x0, #0xa18
  404fc0:	ldr	x0, [x0]
  404fc4:	mov	x3, x0
  404fc8:	mov	x2, #0xd                   	// #13
  404fcc:	mov	x1, #0x1                   	// #1
  404fd0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  404fd4:	add	x0, x0, #0x6b8
  404fd8:	bl	401720 <fwrite@plt>
  404fdc:	ldr	w0, [sp, #28]
  404fe0:	add	w0, w0, #0x1
  404fe4:	negs	w1, w0
  404fe8:	and	w0, w0, #0x3
  404fec:	and	w1, w1, #0x3
  404ff0:	csneg	w0, w0, w1, mi  // mi = first
  404ff4:	str	w0, [sp, #24]
  404ff8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  404ffc:	add	x0, x0, #0xab8
  405000:	ldr	w0, [x0]
  405004:	ldr	w1, [sp, #24]
  405008:	cmp	w1, w0
  40500c:	b.ne	405088 <printf@plt+0x38f8>  // b.any
  405010:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405014:	add	x0, x0, #0xa18
  405018:	ldr	x0, [x0]
  40501c:	mov	x3, x0
  405020:	mov	x2, #0x4                   	// #4
  405024:	mov	x1, #0x1                   	// #1
  405028:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40502c:	add	x0, x0, #0x6c8
  405030:	bl	401720 <fwrite@plt>
  405034:	ldrsw	x0, [sp, #28]
  405038:	lsl	x1, x0, #4
  40503c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405040:	add	x0, x0, #0xa78
  405044:	add	x2, x1, x0
  405048:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40504c:	add	x0, x0, #0xa18
  405050:	ldr	x0, [x0]
  405054:	mov	x1, x0
  405058:	mov	x0, x2
  40505c:	bl	41b158 <_ZdlPvm@@Base+0x1d34>
  405060:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405064:	add	x0, x0, #0xa18
  405068:	ldr	x0, [x0]
  40506c:	mov	x3, x0
  405070:	mov	x2, #0x4                   	// #4
  405074:	mov	x1, #0x1                   	// #1
  405078:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40507c:	add	x0, x0, #0x6d0
  405080:	bl	401720 <fwrite@plt>
  405084:	b	405104 <printf@plt+0x3974>
  405088:	ldrsw	x0, [sp, #28]
  40508c:	lsl	x1, x0, #4
  405090:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405094:	add	x0, x0, #0xa78
  405098:	add	x0, x1, x0
  40509c:	bl	403230 <printf@plt+0x1aa0>
  4050a0:	cmp	w0, #0x0
  4050a4:	cset	w0, gt
  4050a8:	and	w0, w0, #0xff
  4050ac:	cmp	w0, #0x0
  4050b0:	b.eq	4050f8 <printf@plt+0x3968>  // b.none
  4050b4:	ldrsw	x0, [sp, #28]
  4050b8:	lsl	x1, x0, #4
  4050bc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4050c0:	add	x0, x0, #0xa78
  4050c4:	add	x2, x1, x0
  4050c8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4050cc:	add	x0, x0, #0xa18
  4050d0:	ldr	x0, [x0]
  4050d4:	mov	x1, x0
  4050d8:	mov	x0, x2
  4050dc:	bl	41b158 <_ZdlPvm@@Base+0x1d34>
  4050e0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4050e4:	add	x0, x0, #0xa18
  4050e8:	ldr	x0, [x0]
  4050ec:	mov	x1, x0
  4050f0:	mov	w0, #0x20                  	// #32
  4050f4:	bl	4014b0 <putc@plt>
  4050f8:	ldr	w0, [sp, #24]
  4050fc:	str	w0, [sp, #28]
  405100:	b	404fdc <printf@plt+0x384c>
  405104:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405108:	add	x0, x0, #0xa18
  40510c:	ldr	x0, [x0]
  405110:	mov	x1, x0
  405114:	mov	w0, #0xa                   	// #10
  405118:	bl	4014b0 <putc@plt>
  40511c:	nop
  405120:	ldp	x29, x30, [sp], #32
  405124:	ret
  405128:	stp	x29, x30, [sp, #-32]!
  40512c:	mov	x29, sp
  405130:	str	x0, [sp, #24]
  405134:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405138:	add	x0, x0, #0xab8
  40513c:	ldr	w0, [x0]
  405140:	sxtw	x0, w0
  405144:	lsl	x1, x0, #4
  405148:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40514c:	add	x0, x0, #0xa78
  405150:	add	x0, x1, x0
  405154:	ldr	x1, [sp, #24]
  405158:	bl	41a418 <_ZdlPvm@@Base+0xff4>
  40515c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405160:	add	x0, x0, #0xab8
  405164:	ldr	w0, [x0]
  405168:	add	w0, w0, #0x1
  40516c:	negs	w1, w0
  405170:	and	w0, w0, #0x3
  405174:	and	w1, w1, #0x3
  405178:	csneg	w1, w0, w1, mi  // mi = first
  40517c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405180:	add	x0, x0, #0xab8
  405184:	str	w1, [x0]
  405188:	nop
  40518c:	ldp	x29, x30, [sp], #32
  405190:	ret
  405194:	stp	x29, x30, [sp, #-32]!
  405198:	mov	x29, sp
  40519c:	strb	w0, [sp, #31]
  4051a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4051a4:	add	x0, x0, #0xab8
  4051a8:	ldr	w0, [x0]
  4051ac:	sxtw	x0, w0
  4051b0:	lsl	x1, x0, #4
  4051b4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4051b8:	add	x0, x0, #0xa78
  4051bc:	add	x0, x1, x0
  4051c0:	ldrb	w1, [sp, #31]
  4051c4:	bl	41a594 <_ZdlPvm@@Base+0x1170>
  4051c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4051cc:	add	x0, x0, #0xab8
  4051d0:	ldr	w0, [x0]
  4051d4:	add	w0, w0, #0x1
  4051d8:	negs	w1, w0
  4051dc:	and	w0, w0, #0x3
  4051e0:	and	w1, w1, #0x3
  4051e4:	csneg	w1, w0, w1, mi  // mi = first
  4051e8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4051ec:	add	x0, x0, #0xab8
  4051f0:	str	w1, [x0]
  4051f4:	nop
  4051f8:	ldp	x29, x30, [sp], #32
  4051fc:	ret
  405200:	stp	x29, x30, [sp, #-48]!
  405204:	mov	x29, sp
  405208:	str	x0, [sp, #24]
  40520c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405210:	add	x0, x0, #0xab8
  405214:	ldr	w0, [x0]
  405218:	sxtw	x0, w0
  40521c:	lsl	x1, x0, #4
  405220:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405224:	add	x0, x0, #0xa78
  405228:	add	x0, x1, x0
  40522c:	str	x0, [sp, #32]
  405230:	mov	w1, #0x22                  	// #34
  405234:	ldr	x0, [sp, #32]
  405238:	bl	41a594 <_ZdlPvm@@Base+0x1170>
  40523c:	str	wzr, [sp, #44]
  405240:	ldr	x0, [sp, #24]
  405244:	bl	403230 <printf@plt+0x1aa0>
  405248:	mov	w1, w0
  40524c:	ldr	w0, [sp, #44]
  405250:	cmp	w0, w1
  405254:	cset	w0, lt  // lt = tstop
  405258:	and	w0, w0, #0xff
  40525c:	cmp	w0, #0x0
  405260:	b.eq	4052c8 <printf@plt+0x3b38>  // b.none
  405264:	ldr	w1, [sp, #44]
  405268:	ldr	x0, [sp, #24]
  40526c:	bl	4070ac <printf@plt+0x591c>
  405270:	and	w0, w0, #0xff
  405274:	cmp	w0, #0x22
  405278:	cset	w0, eq  // eq = none
  40527c:	and	w0, w0, #0xff
  405280:	cmp	w0, #0x0
  405284:	b.eq	40529c <printf@plt+0x3b0c>  // b.none
  405288:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40528c:	add	x1, x0, #0x6d8
  405290:	ldr	x0, [sp, #32]
  405294:	bl	41a6dc <_ZdlPvm@@Base+0x12b8>
  405298:	b	4052b8 <printf@plt+0x3b28>
  40529c:	ldr	w1, [sp, #44]
  4052a0:	ldr	x0, [sp, #24]
  4052a4:	bl	4070ac <printf@plt+0x591c>
  4052a8:	and	w0, w0, #0xff
  4052ac:	mov	w1, w0
  4052b0:	ldr	x0, [sp, #32]
  4052b4:	bl	403260 <printf@plt+0x1ad0>
  4052b8:	ldr	w0, [sp, #44]
  4052bc:	add	w0, w0, #0x1
  4052c0:	str	w0, [sp, #44]
  4052c4:	b	405240 <printf@plt+0x3ab0>
  4052c8:	mov	w1, #0x22                  	// #34
  4052cc:	ldr	x0, [sp, #32]
  4052d0:	bl	403260 <printf@plt+0x1ad0>
  4052d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4052d8:	add	x0, x0, #0xab8
  4052dc:	ldr	w0, [x0]
  4052e0:	add	w0, w0, #0x1
  4052e4:	negs	w1, w0
  4052e8:	and	w0, w0, #0x3
  4052ec:	and	w1, w1, #0x3
  4052f0:	csneg	w1, w0, w1, mi  // mi = first
  4052f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4052f8:	add	x0, x0, #0xab8
  4052fc:	str	w1, [x0]
  405300:	nop
  405304:	ldp	x29, x30, [sp], #48
  405308:	ret
  40530c:	stp	x29, x30, [sp, #-80]!
  405310:	mov	x29, sp
  405314:	stp	x19, x20, [sp, #16]
  405318:	str	x0, [sp, #56]
  40531c:	str	x1, [sp, #48]
  405320:	str	w2, [sp, #44]
  405324:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405328:	add	x0, x0, #0xac8
  40532c:	ldr	x0, [x0]
  405330:	cmp	x0, #0x0
  405334:	b.eq	405384 <printf@plt+0x3bf4>  // b.none
  405338:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40533c:	add	x0, x0, #0xac8
  405340:	ldr	x0, [x0]
  405344:	str	x0, [sp, #72]
  405348:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40534c:	add	x0, x0, #0xac8
  405350:	ldr	x0, [x0]
  405354:	ldr	x1, [x0, #8]
  405358:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40535c:	add	x0, x0, #0xac8
  405360:	str	x1, [x0]
  405364:	ldr	x0, [sp, #72]
  405368:	cmp	x0, #0x0
  40536c:	b.eq	405324 <printf@plt+0x3b94>  // b.none
  405370:	ldr	x1, [x0]
  405374:	add	x1, x1, #0x8
  405378:	ldr	x1, [x1]
  40537c:	blr	x1
  405380:	b	405324 <printf@plt+0x3b94>
  405384:	mov	x0, #0x30                  	// #48
  405388:	bl	419368 <_Znwm@@Base>
  40538c:	mov	x19, x0
  405390:	mov	x4, #0x0                   	// #0
  405394:	ldr	w3, [sp, #44]
  405398:	ldr	x2, [sp, #48]
  40539c:	ldr	x1, [sp, #56]
  4053a0:	mov	x0, x19
  4053a4:	bl	404684 <printf@plt+0x2ef4>
  4053a8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4053ac:	add	x0, x0, #0xac8
  4053b0:	str	x19, [x0]
  4053b4:	bl	404f3c <printf@plt+0x37ac>
  4053b8:	b	4053d4 <printf@plt+0x3c44>
  4053bc:	mov	x20, x0
  4053c0:	mov	x1, #0x30                  	// #48
  4053c4:	mov	x0, x19
  4053c8:	bl	419424 <_ZdlPvm@@Base>
  4053cc:	mov	x0, x20
  4053d0:	bl	401730 <_Unwind_Resume@plt>
  4053d4:	ldp	x19, x20, [sp, #16]
  4053d8:	ldp	x29, x30, [sp], #80
  4053dc:	ret
  4053e0:	stp	x29, x30, [sp, #-112]!
  4053e4:	mov	x29, sp
  4053e8:	str	x19, [sp, #16]
  4053ec:	add	x1, sp, #0x24
  4053f0:	add	x0, sp, #0x28
  4053f4:	bl	404eb8 <printf@plt+0x3728>
  4053f8:	str	w0, [sp, #104]
  4053fc:	bl	404d88 <printf@plt+0x35f8>
  405400:	str	w0, [sp, #108]
  405404:	ldr	w0, [sp, #108]
  405408:	cmp	w0, #0x20
  40540c:	b.eq	405428 <printf@plt+0x3c98>  // b.none
  405410:	ldr	w0, [sp, #108]
  405414:	cmp	w0, #0x9
  405418:	b.eq	405428 <printf@plt+0x3c98>  // b.none
  40541c:	ldr	w0, [sp, #108]
  405420:	cmp	w0, #0xa
  405424:	b.ne	405434 <printf@plt+0x3ca4>  // b.any
  405428:	bl	404d88 <printf@plt+0x35f8>
  40542c:	str	w0, [sp, #108]
  405430:	b	405404 <printf@plt+0x3c74>
  405434:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405438:	add	x0, x0, #0xa68
  40543c:	bl	41ae44 <_ZdlPvm@@Base+0x1a20>
  405440:	ldr	w0, [sp, #108]
  405444:	cmn	w0, #0x1
  405448:	b.ne	4054b4 <printf@plt+0x3d24>  // b.any
  40544c:	ldr	w0, [sp, #104]
  405450:	cmp	w0, #0x0
  405454:	b.eq	40548c <printf@plt+0x3cfc>  // b.none
  405458:	ldr	x6, [sp, #40]
  40545c:	ldr	w1, [sp, #36]
  405460:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405464:	add	x5, x0, #0xea0
  405468:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40546c:	add	x4, x0, #0xea0
  405470:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405474:	add	x3, x0, #0xea0
  405478:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40547c:	add	x2, x0, #0x6e0
  405480:	mov	x0, x6
  405484:	bl	417324 <printf@plt+0x15b94>
  405488:	b	405620 <printf@plt+0x3e90>
  40548c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405490:	add	x3, x0, #0xea0
  405494:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405498:	add	x2, x0, #0xea0
  40549c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4054a0:	add	x1, x0, #0xea0
  4054a4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4054a8:	add	x0, x0, #0x6e0
  4054ac:	bl	417270 <printf@plt+0x15ae0>
  4054b0:	b	405620 <printf@plt+0x3e90>
  4054b4:	bl	404d88 <printf@plt+0x35f8>
  4054b8:	str	w0, [sp, #100]
  4054bc:	ldr	w0, [sp, #100]
  4054c0:	cmn	w0, #0x1
  4054c4:	b.ne	405560 <printf@plt+0x3dd0>  // b.any
  4054c8:	ldr	w0, [sp, #104]
  4054cc:	cmp	w0, #0x0
  4054d0:	b.eq	405508 <printf@plt+0x3d78>  // b.none
  4054d4:	ldr	x6, [sp, #40]
  4054d8:	ldr	w1, [sp, #36]
  4054dc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4054e0:	add	x5, x0, #0xea0
  4054e4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4054e8:	add	x4, x0, #0xea0
  4054ec:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4054f0:	add	x3, x0, #0xea0
  4054f4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4054f8:	add	x2, x0, #0x6e0
  4054fc:	mov	x0, x6
  405500:	bl	417324 <printf@plt+0x15b94>
  405504:	b	40552c <printf@plt+0x3d9c>
  405508:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40550c:	add	x3, x0, #0xea0
  405510:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405514:	add	x2, x0, #0xea0
  405518:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40551c:	add	x1, x0, #0xea0
  405520:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  405524:	add	x0, x0, #0x6e0
  405528:	bl	417270 <printf@plt+0x15ae0>
  40552c:	ldr	w0, [sp, #108]
  405530:	and	w2, w0, #0xff
  405534:	add	x0, sp, #0x30
  405538:	mov	x8, x0
  40553c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405540:	add	x1, x0, #0xa68
  405544:	mov	w0, w2
  405548:	bl	40716c <printf@plt+0x59dc>
  40554c:	add	x0, sp, #0x30
  405550:	bl	405128 <printf@plt+0x3998>
  405554:	add	x0, sp, #0x30
  405558:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  40555c:	b	405620 <printf@plt+0x3e90>
  405560:	ldr	w1, [sp, #100]
  405564:	ldr	w0, [sp, #108]
  405568:	cmp	w1, w0
  40556c:	b.eq	40558c <printf@plt+0x3dfc>  // b.none
  405570:	ldr	w0, [sp, #100]
  405574:	and	w0, w0, #0xff
  405578:	mov	w1, w0
  40557c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405580:	add	x0, x0, #0xa68
  405584:	bl	403260 <printf@plt+0x1ad0>
  405588:	b	4054b4 <printf@plt+0x3d24>
  40558c:	nop
  405590:	ldr	w0, [sp, #108]
  405594:	and	w2, w0, #0xff
  405598:	add	x0, sp, #0x50
  40559c:	mov	x8, x0
  4055a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4055a4:	add	x1, x0, #0xa68
  4055a8:	mov	w0, w2
  4055ac:	bl	40716c <printf@plt+0x59dc>
  4055b0:	ldr	w0, [sp, #108]
  4055b4:	and	w2, w0, #0xff
  4055b8:	add	x0, sp, #0x50
  4055bc:	add	x1, sp, #0x40
  4055c0:	mov	x8, x1
  4055c4:	mov	w1, w2
  4055c8:	bl	40711c <printf@plt+0x598c>
  4055cc:	add	x0, sp, #0x40
  4055d0:	bl	405128 <printf@plt+0x3998>
  4055d4:	add	x0, sp, #0x40
  4055d8:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  4055dc:	add	x0, sp, #0x50
  4055e0:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  4055e4:	b	405620 <printf@plt+0x3e90>
  4055e8:	mov	x19, x0
  4055ec:	add	x0, sp, #0x30
  4055f0:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  4055f4:	mov	x0, x19
  4055f8:	bl	401730 <_Unwind_Resume@plt>
  4055fc:	mov	x19, x0
  405600:	add	x0, sp, #0x40
  405604:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  405608:	b	405610 <printf@plt+0x3e80>
  40560c:	mov	x19, x0
  405610:	add	x0, sp, #0x50
  405614:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  405618:	mov	x0, x19
  40561c:	bl	401730 <_Unwind_Resume@plt>
  405620:	ldr	x19, [sp, #16]
  405624:	ldp	x29, x30, [sp], #112
  405628:	ret
  40562c:	stp	x29, x30, [sp, #-144]!
  405630:	mov	x29, sp
  405634:	stp	x19, x20, [sp, #16]
  405638:	str	x0, [sp, #40]
  40563c:	str	wzr, [sp, #140]
  405640:	str	wzr, [sp, #136]
  405644:	ldr	w0, [sp, #136]
  405648:	cmp	w0, #0x8
  40564c:	b.gt	405670 <printf@plt+0x3ee0>
  405650:	ldrsw	x0, [sp, #136]
  405654:	lsl	x0, x0, #3
  405658:	add	x1, sp, #0x38
  40565c:	str	xzr, [x1, x0]
  405660:	ldr	w0, [sp, #136]
  405664:	add	w0, w0, #0x1
  405668:	str	w0, [sp, #136]
  40566c:	b	405644 <printf@plt+0x3eb4>
  405670:	str	wzr, [sp, #132]
  405674:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405678:	add	x0, x0, #0xa68
  40567c:	bl	41ae44 <_ZdlPvm@@Base+0x1a20>
  405680:	bl	404d88 <printf@plt+0x35f8>
  405684:	str	w0, [sp, #128]
  405688:	ldr	w0, [sp, #128]
  40568c:	cmn	w0, #0x1
  405690:	b.ne	4056bc <printf@plt+0x3f2c>  // b.any
  405694:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405698:	add	x3, x0, #0xea0
  40569c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4056a0:	add	x2, x0, #0xea0
  4056a4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4056a8:	add	x1, x0, #0xea0
  4056ac:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4056b0:	add	x0, x0, #0x708
  4056b4:	bl	406e24 <printf@plt+0x5694>
  4056b8:	b	4057bc <printf@plt+0x402c>
  4056bc:	ldr	w0, [sp, #132]
  4056c0:	cmp	w0, #0x0
  4056c4:	b.ne	405768 <printf@plt+0x3fd8>  // b.any
  4056c8:	ldr	w0, [sp, #128]
  4056cc:	cmp	w0, #0x2c
  4056d0:	b.eq	4056e0 <printf@plt+0x3f50>  // b.none
  4056d4:	ldr	w0, [sp, #128]
  4056d8:	cmp	w0, #0x29
  4056dc:	b.ne	405768 <printf@plt+0x3fd8>  // b.any
  4056e0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4056e4:	add	x0, x0, #0xa68
  4056e8:	bl	403230 <printf@plt+0x1aa0>
  4056ec:	cmp	w0, #0x0
  4056f0:	cset	w0, gt
  4056f4:	and	w0, w0, #0xff
  4056f8:	cmp	w0, #0x0
  4056fc:	b.eq	405734 <printf@plt+0x3fa4>  // b.none
  405700:	mov	w1, #0x0                   	// #0
  405704:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405708:	add	x0, x0, #0xa68
  40570c:	bl	403260 <printf@plt+0x1ad0>
  405710:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405714:	add	x0, x0, #0xa68
  405718:	bl	403248 <printf@plt+0x1ab8>
  40571c:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  405720:	mov	x2, x0
  405724:	ldrsw	x0, [sp, #140]
  405728:	lsl	x0, x0, #3
  40572c:	add	x1, sp, #0x38
  405730:	str	x2, [x1, x0]
  405734:	ldr	w0, [sp, #140]
  405738:	cmp	w0, #0x0
  40573c:	b.gt	405758 <printf@plt+0x3fc8>
  405740:	ldr	w0, [sp, #128]
  405744:	cmp	w0, #0x29
  405748:	b.ne	405758 <printf@plt+0x3fc8>  // b.any
  40574c:	ldr	w0, [sp, #136]
  405750:	cmp	w0, #0x0
  405754:	b.le	4057b8 <printf@plt+0x4028>
  405758:	ldr	w0, [sp, #140]
  40575c:	add	w0, w0, #0x1
  405760:	str	w0, [sp, #140]
  405764:	b	4057b8 <printf@plt+0x4028>
  405768:	ldr	w0, [sp, #128]
  40576c:	and	w0, w0, #0xff
  405770:	mov	w1, w0
  405774:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405778:	add	x0, x0, #0xa68
  40577c:	bl	403260 <printf@plt+0x1ad0>
  405780:	ldr	w0, [sp, #128]
  405784:	cmp	w0, #0x28
  405788:	b.ne	40579c <printf@plt+0x400c>  // b.any
  40578c:	ldr	w0, [sp, #132]
  405790:	add	w0, w0, #0x1
  405794:	str	w0, [sp, #132]
  405798:	b	405680 <printf@plt+0x3ef0>
  40579c:	ldr	w0, [sp, #128]
  4057a0:	cmp	w0, #0x29
  4057a4:	b.ne	405680 <printf@plt+0x3ef0>  // b.any
  4057a8:	ldr	w0, [sp, #132]
  4057ac:	sub	w0, w0, #0x1
  4057b0:	str	w0, [sp, #132]
  4057b4:	b	405680 <printf@plt+0x3ef0>
  4057b8:	nop
  4057bc:	ldr	w0, [sp, #128]
  4057c0:	cmp	w0, #0x29
  4057c4:	b.eq	4057d8 <printf@plt+0x4048>  // b.none
  4057c8:	ldr	w0, [sp, #128]
  4057cc:	cmn	w0, #0x1
  4057d0:	b.eq	4057d8 <printf@plt+0x4048>  // b.none
  4057d4:	b	405674 <printf@plt+0x3ee4>
  4057d8:	mov	x0, #0x78                  	// #120
  4057dc:	bl	419368 <_Znwm@@Base>
  4057e0:	mov	x19, x0
  4057e4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4057e8:	add	x0, x0, #0xac8
  4057ec:	ldr	x1, [x0]
  4057f0:	add	x0, sp, #0x38
  4057f4:	mov	x4, x1
  4057f8:	mov	x3, x0
  4057fc:	ldr	w2, [sp, #140]
  405800:	ldr	x1, [sp, #40]
  405804:	mov	x0, x19
  405808:	bl	4047ec <printf@plt+0x305c>
  40580c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405810:	add	x0, x0, #0xac8
  405814:	str	x19, [x0]
  405818:	b	405834 <printf@plt+0x40a4>
  40581c:	mov	x20, x0
  405820:	mov	x1, #0x78                  	// #120
  405824:	mov	x0, x19
  405828:	bl	419424 <_ZdlPvm@@Base>
  40582c:	mov	x0, x20
  405830:	bl	401730 <_Unwind_Resume@plt>
  405834:	ldp	x19, x20, [sp, #16]
  405838:	ldp	x29, x30, [sp], #144
  40583c:	ret
  405840:	stp	x29, x30, [sp, #-112]!
  405844:	mov	x29, sp
  405848:	stp	x19, x20, [sp, #16]
  40584c:	str	w0, [sp, #44]
  405850:	bl	404d88 <printf@plt+0x35f8>
  405854:	str	w0, [sp, #108]
  405858:	ldr	w0, [sp, #108]
  40585c:	cmp	w0, #0x20
  405860:	b.eq	405870 <printf@plt+0x40e0>  // b.none
  405864:	ldr	w0, [sp, #108]
  405868:	cmp	w0, #0xa
  40586c:	b.ne	40587c <printf@plt+0x40ec>  // b.any
  405870:	bl	404d88 <printf@plt+0x35f8>
  405874:	str	w0, [sp, #108]
  405878:	b	405858 <printf@plt+0x40c8>
  40587c:	ldr	w0, [sp, #108]
  405880:	cmp	w0, #0x7e
  405884:	b.gt	405a64 <printf@plt+0x42d4>
  405888:	ldr	w0, [sp, #108]
  40588c:	cmp	w0, #0x5e
  405890:	b.ge	4058c8 <printf@plt+0x4138>  // b.tcont
  405894:	ldr	w0, [sp, #108]
  405898:	cmp	w0, #0x22
  40589c:	b.eq	405928 <printf@plt+0x4198>  // b.none
  4058a0:	ldr	w0, [sp, #108]
  4058a4:	cmp	w0, #0x22
  4058a8:	b.gt	405a64 <printf@plt+0x42d4>
  4058ac:	ldr	w0, [sp, #108]
  4058b0:	cmn	w0, #0x1
  4058b4:	b.eq	4058fc <printf@plt+0x416c>  // b.none
  4058b8:	ldr	w0, [sp, #108]
  4058bc:	cmp	w0, #0x9
  4058c0:	b.eq	405a50 <printf@plt+0x42c0>  // b.none
  4058c4:	b	405a64 <printf@plt+0x42d4>
  4058c8:	ldr	w0, [sp, #108]
  4058cc:	sub	w0, w0, #0x5e
  4058d0:	mov	x1, #0x1                   	// #1
  4058d4:	lsl	x1, x1, x0
  4058d8:	mov	x0, #0x100000001           	// #4294967297
  4058dc:	movk	x0, #0xa000, lsl #16
  4058e0:	and	x0, x1, x0
  4058e4:	cmp	x0, #0x0
  4058e8:	cset	w0, ne  // ne = any
  4058ec:	and	w0, w0, #0xff
  4058f0:	cmp	w0, #0x0
  4058f4:	b.ne	405a50 <printf@plt+0x42c0>  // b.any
  4058f8:	b	405a64 <printf@plt+0x42d4>
  4058fc:	add	x2, sp, #0x38
  405900:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  405904:	add	x1, x0, #0x738
  405908:	mov	x0, x2
  40590c:	bl	41a24c <_ZdlPvm@@Base+0xe28>
  405910:	add	x0, sp, #0x38
  405914:	bl	405128 <printf@plt+0x3998>
  405918:	add	x0, sp, #0x38
  40591c:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  405920:	mov	w0, #0x0                   	// #0
  405924:	b	405ee8 <printf@plt+0x4758>
  405928:	str	wzr, [sp, #104]
  40592c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405930:	add	x0, x0, #0xa68
  405934:	bl	41ae44 <_ZdlPvm@@Base+0x1a20>
  405938:	bl	404d88 <printf@plt+0x35f8>
  40593c:	str	w0, [sp, #108]
  405940:	ldr	w0, [sp, #108]
  405944:	cmn	w0, #0x1
  405948:	b.ne	405974 <printf@plt+0x41e4>  // b.any
  40594c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405950:	add	x3, x0, #0xea0
  405954:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405958:	add	x2, x0, #0xea0
  40595c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405960:	add	x1, x0, #0xea0
  405964:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  405968:	add	x0, x0, #0x748
  40596c:	bl	406e24 <printf@plt+0x5694>
  405970:	b	405a3c <printf@plt+0x42ac>
  405974:	ldr	w0, [sp, #108]
  405978:	cmp	w0, #0xa
  40597c:	b.ne	4059a8 <printf@plt+0x4218>  // b.any
  405980:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405984:	add	x3, x0, #0xea0
  405988:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40598c:	add	x2, x0, #0xea0
  405990:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405994:	add	x1, x0, #0xea0
  405998:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40599c:	add	x0, x0, #0x758
  4059a0:	bl	406e24 <printf@plt+0x5694>
  4059a4:	b	405a3c <printf@plt+0x42ac>
  4059a8:	ldr	w0, [sp, #108]
  4059ac:	cmp	w0, #0x22
  4059b0:	b.ne	4059f4 <printf@plt+0x4264>  // b.any
  4059b4:	ldr	w0, [sp, #104]
  4059b8:	cmp	w0, #0x0
  4059bc:	b.eq	405a38 <printf@plt+0x42a8>  // b.none
  4059c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4059c4:	add	x0, x0, #0xa68
  4059c8:	bl	403230 <printf@plt+0x1aa0>
  4059cc:	sub	w0, w0, #0x1
  4059d0:	mov	w1, w0
  4059d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4059d8:	add	x0, x0, #0xa68
  4059dc:	bl	4031c4 <printf@plt+0x1a34>
  4059e0:	mov	x1, x0
  4059e4:	mov	w0, #0x22                  	// #34
  4059e8:	strb	w0, [x1]
  4059ec:	str	wzr, [sp, #104]
  4059f0:	b	405938 <printf@plt+0x41a8>
  4059f4:	ldr	w0, [sp, #108]
  4059f8:	and	w0, w0, #0xff
  4059fc:	mov	w1, w0
  405a00:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405a04:	add	x0, x0, #0xa68
  405a08:	bl	403260 <printf@plt+0x1ad0>
  405a0c:	ldr	w0, [sp, #104]
  405a10:	cmp	w0, #0x0
  405a14:	b.ne	405a2c <printf@plt+0x429c>  // b.any
  405a18:	ldr	w0, [sp, #108]
  405a1c:	cmp	w0, #0x5c
  405a20:	b.ne	405a2c <printf@plt+0x429c>  // b.any
  405a24:	mov	w0, #0x1                   	// #1
  405a28:	b	405a30 <printf@plt+0x42a0>
  405a2c:	mov	w0, #0x0                   	// #0
  405a30:	str	w0, [sp, #104]
  405a34:	b	405938 <printf@plt+0x41a8>
  405a38:	nop
  405a3c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405a40:	add	x0, x0, #0xa68
  405a44:	bl	405200 <printf@plt+0x3a70>
  405a48:	mov	w0, #0x11a                 	// #282
  405a4c:	b	405ee8 <printf@plt+0x4758>
  405a50:	ldr	w0, [sp, #108]
  405a54:	and	w0, w0, #0xff
  405a58:	bl	405194 <printf@plt+0x3a04>
  405a5c:	ldr	w0, [sp, #108]
  405a60:	b	405ee8 <printf@plt+0x4758>
  405a64:	str	wzr, [sp, #100]
  405a68:	str	wzr, [sp, #96]
  405a6c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405a70:	add	x0, x0, #0xa68
  405a74:	bl	41ae44 <_ZdlPvm@@Base+0x1a20>
  405a78:	ldr	w0, [sp, #108]
  405a7c:	cmp	w0, #0x5c
  405a80:	b.ne	405a90 <printf@plt+0x4300>  // b.any
  405a84:	mov	w0, #0x1                   	// #1
  405a88:	str	w0, [sp, #96]
  405a8c:	b	405aa8 <printf@plt+0x4318>
  405a90:	ldr	w0, [sp, #108]
  405a94:	and	w0, w0, #0xff
  405a98:	mov	w1, w0
  405a9c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405aa0:	add	x0, x0, #0xa68
  405aa4:	bl	403260 <printf@plt+0x1ad0>
  405aa8:	str	wzr, [sp, #92]
  405aac:	ldr	w0, [sp, #92]
  405ab0:	cmp	w0, #0x0
  405ab4:	b.ne	405d94 <printf@plt+0x4604>  // b.any
  405ab8:	bl	404e44 <printf@plt+0x36b4>
  405abc:	str	w0, [sp, #108]
  405ac0:	ldr	w0, [sp, #96]
  405ac4:	cmp	w0, #0x0
  405ac8:	b.ne	405b7c <printf@plt+0x43ec>  // b.any
  405acc:	ldr	w0, [sp, #44]
  405ad0:	cmp	w0, #0x0
  405ad4:	b.eq	405b7c <printf@plt+0x43ec>  // b.none
  405ad8:	ldr	w0, [sp, #108]
  405adc:	cmp	w0, #0x28
  405ae0:	b.ne	405b7c <printf@plt+0x43ec>  // b.any
  405ae4:	mov	w1, #0x0                   	// #0
  405ae8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405aec:	add	x0, x0, #0xa68
  405af0:	bl	403260 <printf@plt+0x1ad0>
  405af4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405af8:	add	x0, x0, #0xa68
  405afc:	bl	403248 <printf@plt+0x1ab8>
  405b00:	mov	x1, x0
  405b04:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405b08:	add	x0, x0, #0xa58
  405b0c:	bl	403884 <printf@plt+0x20f4>
  405b10:	str	x0, [sp, #80]
  405b14:	ldr	x0, [sp, #80]
  405b18:	cmp	x0, #0x0
  405b1c:	b.eq	405b5c <printf@plt+0x43cc>  // b.none
  405b20:	ldr	x0, [sp, #80]
  405b24:	ldrb	w0, [x0]
  405b28:	cmp	w0, #0x0
  405b2c:	b.eq	405b5c <printf@plt+0x43cc>  // b.none
  405b30:	ldr	x0, [sp, #80]
  405b34:	ldrb	w0, [x0, #1]
  405b38:	cmp	w0, #0x0
  405b3c:	b.ne	405b5c <printf@plt+0x43cc>  // b.any
  405b40:	bl	404d88 <printf@plt+0x35f8>
  405b44:	ldr	x0, [sp, #80]
  405b48:	ldr	x0, [x0, #8]
  405b4c:	bl	40562c <printf@plt+0x3e9c>
  405b50:	mov	w0, #0x1                   	// #1
  405b54:	str	w0, [sp, #100]
  405b58:	b	405d94 <printf@plt+0x4604>
  405b5c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405b60:	add	x0, x0, #0xa68
  405b64:	bl	403230 <printf@plt+0x1aa0>
  405b68:	sub	w0, w0, #0x1
  405b6c:	mov	w1, w0
  405b70:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405b74:	add	x0, x0, #0xa68
  405b78:	bl	41ada4 <_ZdlPvm@@Base+0x1980>
  405b7c:	ldr	w0, [sp, #96]
  405b80:	cmp	w0, #0x0
  405b84:	b.eq	405cb0 <printf@plt+0x4520>  // b.none
  405b88:	str	wzr, [sp, #96]
  405b8c:	ldr	w0, [sp, #108]
  405b90:	cmp	w0, #0x22
  405b94:	b.eq	405c68 <printf@plt+0x44d8>  // b.none
  405b98:	ldr	w0, [sp, #108]
  405b9c:	cmp	w0, #0x22
  405ba0:	b.gt	405c80 <printf@plt+0x44f0>
  405ba4:	ldr	w0, [sp, #108]
  405ba8:	cmp	w0, #0xa
  405bac:	b.eq	405c08 <printf@plt+0x4478>  // b.none
  405bb0:	ldr	w0, [sp, #108]
  405bb4:	cmp	w0, #0xa
  405bb8:	b.gt	405c80 <printf@plt+0x44f0>
  405bbc:	ldr	w0, [sp, #108]
  405bc0:	cmn	w0, #0x1
  405bc4:	b.eq	405bd8 <printf@plt+0x4448>  // b.none
  405bc8:	ldr	w0, [sp, #108]
  405bcc:	cmp	w0, #0x9
  405bd0:	b.eq	405c38 <printf@plt+0x44a8>  // b.none
  405bd4:	b	405c80 <printf@plt+0x44f0>
  405bd8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405bdc:	add	x3, x0, #0xea0
  405be0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405be4:	add	x2, x0, #0xea0
  405be8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405bec:	add	x1, x0, #0xea0
  405bf0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  405bf4:	add	x0, x0, #0x780
  405bf8:	bl	406e24 <printf@plt+0x5694>
  405bfc:	mov	w0, #0x1                   	// #1
  405c00:	str	w0, [sp, #92]
  405c04:	b	405d90 <printf@plt+0x4600>
  405c08:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405c0c:	add	x3, x0, #0xea0
  405c10:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405c14:	add	x2, x0, #0xea0
  405c18:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405c1c:	add	x1, x0, #0xea0
  405c20:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  405c24:	add	x0, x0, #0x7a0
  405c28:	bl	406e24 <printf@plt+0x5694>
  405c2c:	mov	w0, #0x1                   	// #1
  405c30:	str	w0, [sp, #92]
  405c34:	b	405d90 <printf@plt+0x4600>
  405c38:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405c3c:	add	x3, x0, #0xea0
  405c40:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405c44:	add	x2, x0, #0xea0
  405c48:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405c4c:	add	x1, x0, #0xea0
  405c50:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  405c54:	add	x0, x0, #0x7c8
  405c58:	bl	406e24 <printf@plt+0x5694>
  405c5c:	mov	w0, #0x1                   	// #1
  405c60:	str	w0, [sp, #92]
  405c64:	b	405d90 <printf@plt+0x4600>
  405c68:	bl	404d88 <printf@plt+0x35f8>
  405c6c:	mov	w1, #0x22                  	// #34
  405c70:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405c74:	add	x0, x0, #0xa68
  405c78:	bl	403260 <printf@plt+0x1ad0>
  405c7c:	b	405d90 <printf@plt+0x4600>
  405c80:	bl	404d88 <printf@plt+0x35f8>
  405c84:	mov	w1, #0x5c                  	// #92
  405c88:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405c8c:	add	x0, x0, #0xa68
  405c90:	bl	403260 <printf@plt+0x1ad0>
  405c94:	ldr	w0, [sp, #108]
  405c98:	and	w0, w0, #0xff
  405c9c:	mov	w1, w0
  405ca0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405ca4:	add	x0, x0, #0xa68
  405ca8:	bl	403260 <printf@plt+0x1ad0>
  405cac:	b	405d90 <printf@plt+0x4600>
  405cb0:	ldr	w0, [sp, #108]
  405cb4:	cmp	w0, #0x7e
  405cb8:	b.gt	405d70 <printf@plt+0x45e0>
  405cbc:	ldr	w0, [sp, #108]
  405cc0:	cmp	w0, #0x7d
  405cc4:	b.ge	405d54 <printf@plt+0x45c4>  // b.tcont
  405cc8:	ldr	w0, [sp, #108]
  405ccc:	cmp	w0, #0x7b
  405cd0:	b.eq	405d54 <printf@plt+0x45c4>  // b.none
  405cd4:	ldr	w0, [sp, #108]
  405cd8:	cmp	w0, #0x7b
  405cdc:	b.gt	405d70 <printf@plt+0x45e0>
  405ce0:	ldr	w0, [sp, #108]
  405ce4:	cmp	w0, #0x5e
  405ce8:	b.eq	405d54 <printf@plt+0x45c4>  // b.none
  405cec:	ldr	w0, [sp, #108]
  405cf0:	cmp	w0, #0x5e
  405cf4:	b.gt	405d70 <printf@plt+0x45e0>
  405cf8:	ldr	w0, [sp, #108]
  405cfc:	cmp	w0, #0x22
  405d00:	b.gt	405d44 <printf@plt+0x45b4>
  405d04:	ldr	w0, [sp, #108]
  405d08:	cmn	w0, #0x1
  405d0c:	b.lt	405d70 <printf@plt+0x45e0>  // b.tstop
  405d10:	ldr	w0, [sp, #108]
  405d14:	add	w0, w0, #0x1
  405d18:	mov	x1, #0x1                   	// #1
  405d1c:	lsl	x1, x1, x0
  405d20:	mov	x0, #0xc01                 	// #3073
  405d24:	movk	x0, #0xa, lsl #32
  405d28:	and	x0, x1, x0
  405d2c:	cmp	x0, #0x0
  405d30:	cset	w0, ne  // ne = any
  405d34:	and	w0, w0, #0xff
  405d38:	cmp	w0, #0x0
  405d3c:	b.ne	405d54 <printf@plt+0x45c4>  // b.any
  405d40:	b	405d70 <printf@plt+0x45e0>
  405d44:	ldr	w0, [sp, #108]
  405d48:	cmp	w0, #0x5c
  405d4c:	b.eq	405d60 <printf@plt+0x45d0>  // b.none
  405d50:	b	405d70 <printf@plt+0x45e0>
  405d54:	mov	w0, #0x1                   	// #1
  405d58:	str	w0, [sp, #92]
  405d5c:	b	405d90 <printf@plt+0x4600>
  405d60:	bl	404d88 <printf@plt+0x35f8>
  405d64:	mov	w0, #0x1                   	// #1
  405d68:	str	w0, [sp, #96]
  405d6c:	b	405d90 <printf@plt+0x4600>
  405d70:	bl	404d88 <printf@plt+0x35f8>
  405d74:	ldr	w0, [sp, #108]
  405d78:	and	w0, w0, #0xff
  405d7c:	mov	w1, w0
  405d80:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405d84:	add	x0, x0, #0xa68
  405d88:	bl	403260 <printf@plt+0x1ad0>
  405d8c:	nop
  405d90:	b	405aac <printf@plt+0x431c>
  405d94:	ldr	w0, [sp, #100]
  405d98:	cmp	w0, #0x0
  405d9c:	b.ne	405db4 <printf@plt+0x4624>  // b.any
  405da0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405da4:	add	x0, x0, #0xa68
  405da8:	bl	403230 <printf@plt+0x1aa0>
  405dac:	cmp	w0, #0x0
  405db0:	b.ne	405dbc <printf@plt+0x462c>  // b.any
  405db4:	mov	w0, #0x1                   	// #1
  405db8:	b	405dc0 <printf@plt+0x4630>
  405dbc:	mov	w0, #0x0                   	// #0
  405dc0:	cmp	w0, #0x0
  405dc4:	b.ne	405eb4 <printf@plt+0x4724>  // b.any
  405dc8:	ldr	w0, [sp, #44]
  405dcc:	cmp	w0, #0x0
  405dd0:	b.eq	405ea0 <printf@plt+0x4710>  // b.none
  405dd4:	mov	w1, #0x0                   	// #0
  405dd8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405ddc:	add	x0, x0, #0xa68
  405de0:	bl	403260 <printf@plt+0x1ad0>
  405de4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405de8:	add	x0, x0, #0xa68
  405dec:	bl	403248 <printf@plt+0x1ab8>
  405df0:	mov	x1, x0
  405df4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405df8:	add	x0, x0, #0xa58
  405dfc:	bl	403884 <printf@plt+0x20f4>
  405e00:	str	x0, [sp, #72]
  405e04:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405e08:	add	x0, x0, #0xa68
  405e0c:	bl	403230 <printf@plt+0x1aa0>
  405e10:	sub	w0, w0, #0x1
  405e14:	mov	w1, w0
  405e18:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405e1c:	add	x0, x0, #0xa68
  405e20:	bl	41ada4 <_ZdlPvm@@Base+0x1980>
  405e24:	ldr	x0, [sp, #72]
  405e28:	cmp	x0, #0x0
  405e2c:	b.eq	405ea0 <printf@plt+0x4710>  // b.none
  405e30:	ldr	x0, [sp, #72]
  405e34:	ldrb	w0, [x0]
  405e38:	cmp	w0, #0x0
  405e3c:	b.eq	405e7c <printf@plt+0x46ec>  // b.none
  405e40:	mov	x0, #0x20                  	// #32
  405e44:	bl	419368 <_Znwm@@Base>
  405e48:	mov	x19, x0
  405e4c:	ldr	x0, [sp, #72]
  405e50:	ldr	x1, [x0, #8]
  405e54:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405e58:	add	x0, x0, #0xac8
  405e5c:	ldr	x0, [x0]
  405e60:	mov	x2, x0
  405e64:	mov	x0, x19
  405e68:	bl	404508 <printf@plt+0x2d78>
  405e6c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405e70:	add	x0, x0, #0xac8
  405e74:	str	x19, [x0]
  405e78:	b	405eb8 <printf@plt+0x4728>
  405e7c:	ldr	w0, [sp, #44]
  405e80:	cmp	w0, #0x1
  405e84:	b.ne	405ea0 <printf@plt+0x4710>  // b.any
  405e88:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405e8c:	add	x0, x0, #0xa68
  405e90:	bl	405128 <printf@plt+0x3998>
  405e94:	ldr	x0, [sp, #72]
  405e98:	ldr	w0, [x0, #8]
  405e9c:	b	405ee8 <printf@plt+0x4758>
  405ea0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405ea4:	add	x0, x0, #0xa68
  405ea8:	bl	405128 <printf@plt+0x3998>
  405eac:	mov	w0, #0x119                 	// #281
  405eb0:	b	405ee8 <printf@plt+0x4758>
  405eb4:	nop
  405eb8:	b	405850 <printf@plt+0x40c0>
  405ebc:	mov	x19, x0
  405ec0:	add	x0, sp, #0x38
  405ec4:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  405ec8:	mov	x0, x19
  405ecc:	bl	401730 <_Unwind_Resume@plt>
  405ed0:	mov	x20, x0
  405ed4:	mov	x1, #0x20                  	// #32
  405ed8:	mov	x0, x19
  405edc:	bl	419424 <_ZdlPvm@@Base>
  405ee0:	mov	x0, x20
  405ee4:	bl	401730 <_Unwind_Resume@plt>
  405ee8:	ldp	x19, x20, [sp, #16]
  405eec:	ldp	x29, x30, [sp], #112
  405ef0:	ret
  405ef4:	stp	x29, x30, [sp, #-80]!
  405ef8:	mov	x29, sp
  405efc:	stp	x19, x20, [sp, #16]
  405f00:	mov	w0, #0x2                   	// #2
  405f04:	bl	405840 <printf@plt+0x40b0>
  405f08:	str	w0, [sp, #76]
  405f0c:	ldr	w0, [sp, #76]
  405f10:	cmp	w0, #0x119
  405f14:	b.eq	405f4c <printf@plt+0x47bc>  // b.none
  405f18:	ldr	w0, [sp, #76]
  405f1c:	cmp	w0, #0x11a
  405f20:	b.eq	405f4c <printf@plt+0x47bc>  // b.none
  405f24:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405f28:	add	x3, x0, #0xea0
  405f2c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405f30:	add	x2, x0, #0xea0
  405f34:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405f38:	add	x1, x0, #0xea0
  405f3c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  405f40:	add	x0, x0, #0x7f0
  405f44:	bl	406e24 <printf@plt+0x5694>
  405f48:	b	406018 <printf@plt+0x4888>
  405f4c:	mov	w1, #0x0                   	// #0
  405f50:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405f54:	add	x0, x0, #0xa68
  405f58:	bl	403260 <printf@plt+0x1ad0>
  405f5c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405f60:	add	x0, x0, #0xa68
  405f64:	bl	403248 <printf@plt+0x1ab8>
  405f68:	str	x0, [sp, #64]
  405f6c:	bl	401660 <__errno_location@plt>
  405f70:	str	wzr, [x0]
  405f74:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  405f78:	add	x1, x0, #0x810
  405f7c:	ldr	x0, [sp, #64]
  405f80:	bl	401670 <fopen@plt>
  405f84:	str	x0, [sp, #56]
  405f88:	ldr	x0, [sp, #56]
  405f8c:	cmp	x0, #0x0
  405f90:	b.ne	405fc4 <printf@plt+0x4834>  // b.any
  405f94:	add	x0, sp, #0x28
  405f98:	ldr	x1, [sp, #64]
  405f9c:	bl	416ae0 <printf@plt+0x15350>
  405fa0:	add	x1, sp, #0x28
  405fa4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405fa8:	add	x3, x0, #0xea0
  405fac:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  405fb0:	add	x2, x0, #0xea0
  405fb4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  405fb8:	add	x0, x0, #0x818
  405fbc:	bl	406e24 <printf@plt+0x5694>
  405fc0:	b	406018 <printf@plt+0x4888>
  405fc4:	mov	x0, #0x40                  	// #64
  405fc8:	bl	419368 <_Znwm@@Base>
  405fcc:	mov	x19, x0
  405fd0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405fd4:	add	x0, x0, #0xac8
  405fd8:	ldr	x0, [x0]
  405fdc:	mov	x3, x0
  405fe0:	ldr	x2, [sp, #64]
  405fe4:	ldr	x1, [sp, #56]
  405fe8:	mov	x0, x19
  405fec:	bl	404054 <printf@plt+0x28c4>
  405ff0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  405ff4:	add	x0, x0, #0xac8
  405ff8:	str	x19, [x0]
  405ffc:	b	406018 <printf@plt+0x4888>
  406000:	mov	x20, x0
  406004:	mov	x1, #0x40                  	// #64
  406008:	mov	x0, x19
  40600c:	bl	419424 <_ZdlPvm@@Base>
  406010:	mov	x0, x20
  406014:	bl	401730 <_Unwind_Resume@plt>
  406018:	ldp	x19, x20, [sp, #16]
  40601c:	ldp	x29, x30, [sp], #80
  406020:	ret
  406024:	stp	x29, x30, [sp, #-32]!
  406028:	mov	x29, sp
  40602c:	mov	w0, #0x0                   	// #0
  406030:	bl	405840 <printf@plt+0x40b0>
  406034:	str	w0, [sp, #28]
  406038:	ldr	w0, [sp, #28]
  40603c:	cmp	w0, #0x119
  406040:	b.eq	40606c <printf@plt+0x48dc>  // b.none
  406044:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406048:	add	x3, x0, #0xea0
  40604c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406050:	add	x2, x0, #0xea0
  406054:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406058:	add	x1, x0, #0xea0
  40605c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406060:	add	x0, x0, #0x838
  406064:	bl	406e24 <printf@plt+0x5694>
  406068:	b	406070 <printf@plt+0x48e0>
  40606c:	bl	4053e0 <printf@plt+0x3c50>
  406070:	ldp	x29, x30, [sp], #32
  406074:	ret
  406078:	stp	x29, x30, [sp, #-96]!
  40607c:	mov	x29, sp
  406080:	stp	x19, x20, [sp, #16]
  406084:	str	x21, [sp, #32]
  406088:	str	w0, [sp, #60]
  40608c:	mov	w0, #0x0                   	// #0
  406090:	bl	405840 <printf@plt+0x40b0>
  406094:	str	w0, [sp, #84]
  406098:	ldr	w0, [sp, #84]
  40609c:	cmp	w0, #0x119
  4060a0:	b.eq	4060cc <printf@plt+0x493c>  // b.none
  4060a4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4060a8:	add	x3, x0, #0xea0
  4060ac:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4060b0:	add	x2, x0, #0xea0
  4060b4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4060b8:	add	x1, x0, #0xea0
  4060bc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4060c0:	add	x0, x0, #0x838
  4060c4:	bl	406e24 <printf@plt+0x5694>
  4060c8:	b	4061d0 <printf@plt+0x4a40>
  4060cc:	mov	w1, #0x0                   	// #0
  4060d0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4060d4:	add	x0, x0, #0xa68
  4060d8:	bl	403260 <printf@plt+0x1ad0>
  4060dc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4060e0:	add	x0, x0, #0xa68
  4060e4:	bl	403248 <printf@plt+0x1ab8>
  4060e8:	str	x0, [sp, #72]
  4060ec:	ldr	x1, [sp, #72]
  4060f0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4060f4:	add	x0, x0, #0xa58
  4060f8:	bl	403884 <printf@plt+0x20f4>
  4060fc:	str	x0, [sp, #88]
  406100:	ldr	x0, [sp, #88]
  406104:	cmp	x0, #0x0
  406108:	b.ne	406168 <printf@plt+0x49d8>  // b.any
  40610c:	mov	x0, #0x18                  	// #24
  406110:	bl	401440 <_Znam@plt>
  406114:	mov	x19, x0
  406118:	mov	x0, #0x1                   	// #1
  40611c:	str	x0, [x19]
  406120:	add	x0, x19, #0x8
  406124:	mov	x20, #0x0                   	// #0
  406128:	mov	x21, x0
  40612c:	cmp	x20, #0x0
  406130:	b.lt	406148 <printf@plt+0x49b8>  // b.tstop
  406134:	mov	x0, x21
  406138:	bl	4032c8 <printf@plt+0x1b38>
  40613c:	add	x21, x21, #0x10
  406140:	sub	x20, x20, #0x1
  406144:	b	40612c <printf@plt+0x499c>
  406148:	add	x0, x19, #0x8
  40614c:	str	x0, [sp, #88]
  406150:	ldr	x2, [sp, #88]
  406154:	ldr	x1, [sp, #72]
  406158:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40615c:	add	x0, x0, #0xa58
  406160:	bl	403458 <printf@plt+0x1cc8>
  406164:	b	406184 <printf@plt+0x49f4>
  406168:	ldr	x0, [sp, #88]
  40616c:	ldrb	w0, [x0]
  406170:	cmp	w0, #0x0
  406174:	b.eq	406184 <printf@plt+0x49f4>  // b.none
  406178:	ldr	x0, [sp, #88]
  40617c:	ldr	x0, [x0, #8]
  406180:	bl	401510 <free@plt>
  406184:	bl	4053e0 <printf@plt+0x3c50>
  406188:	mov	w1, #0x0                   	// #0
  40618c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406190:	add	x0, x0, #0xa68
  406194:	bl	403260 <printf@plt+0x1ad0>
  406198:	ldr	x0, [sp, #88]
  40619c:	mov	w1, #0x1                   	// #1
  4061a0:	strb	w1, [x0]
  4061a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4061a8:	add	x0, x0, #0xa68
  4061ac:	bl	403248 <printf@plt+0x1ab8>
  4061b0:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  4061b4:	mov	x1, x0
  4061b8:	ldr	x0, [sp, #88]
  4061bc:	str	x1, [x0, #8]
  4061c0:	ldr	w0, [sp, #60]
  4061c4:	and	w1, w0, #0xff
  4061c8:	ldr	x0, [sp, #88]
  4061cc:	strb	w1, [x0, #1]
  4061d0:	ldp	x19, x20, [sp, #16]
  4061d4:	ldr	x21, [sp, #32]
  4061d8:	ldp	x29, x30, [sp], #96
  4061dc:	ret
  4061e0:	stp	x29, x30, [sp, #-32]!
  4061e4:	mov	x29, sp
  4061e8:	mov	w0, #0x0                   	// #0
  4061ec:	bl	405840 <printf@plt+0x40b0>
  4061f0:	str	w0, [sp, #28]
  4061f4:	ldr	w0, [sp, #28]
  4061f8:	cmp	w0, #0x119
  4061fc:	b.eq	406228 <printf@plt+0x4a98>  // b.none
  406200:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406204:	add	x3, x0, #0xea0
  406208:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40620c:	add	x2, x0, #0xea0
  406210:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406214:	add	x1, x0, #0xea0
  406218:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40621c:	add	x0, x0, #0x848
  406220:	bl	406e24 <printf@plt+0x5694>
  406224:	b	406258 <printf@plt+0x4ac8>
  406228:	mov	w1, #0x0                   	// #0
  40622c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406230:	add	x0, x0, #0xa68
  406234:	bl	403260 <printf@plt+0x1ad0>
  406238:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40623c:	add	x0, x0, #0xa68
  406240:	bl	403248 <printf@plt+0x1ab8>
  406244:	mov	x2, #0x0                   	// #0
  406248:	mov	x1, x0
  40624c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406250:	add	x0, x0, #0xa58
  406254:	bl	403458 <printf@plt+0x1cc8>
  406258:	ldp	x29, x30, [sp], #32
  40625c:	ret
  406260:	stp	x29, x30, [sp, #-48]!
  406264:	mov	x29, sp
  406268:	mov	w0, #0x2                   	// #2
  40626c:	bl	405840 <printf@plt+0x40b0>
  406270:	str	w0, [sp, #44]
  406274:	ldr	w0, [sp, #44]
  406278:	cmp	w0, #0x119
  40627c:	b.eq	4062b4 <printf@plt+0x4b24>  // b.none
  406280:	ldr	w0, [sp, #44]
  406284:	cmp	w0, #0x11a
  406288:	b.eq	4062b4 <printf@plt+0x4b24>  // b.none
  40628c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406290:	add	x3, x0, #0xea0
  406294:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406298:	add	x2, x0, #0xea0
  40629c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4062a0:	add	x1, x0, #0xea0
  4062a4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4062a8:	add	x0, x0, #0x860
  4062ac:	bl	406e24 <printf@plt+0x5694>
  4062b0:	b	406320 <printf@plt+0x4b90>
  4062b4:	mov	w1, #0x0                   	// #0
  4062b8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4062bc:	add	x0, x0, #0xa68
  4062c0:	bl	403260 <printf@plt+0x1ad0>
  4062c4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4062c8:	add	x0, x0, #0xa68
  4062cc:	bl	403248 <printf@plt+0x1ab8>
  4062d0:	bl	407328 <printf@plt+0x5b98>
  4062d4:	cmp	w0, #0x0
  4062d8:	cset	w0, eq  // eq = none
  4062dc:	and	w0, w0, #0xff
  4062e0:	cmp	w0, #0x0
  4062e4:	b.eq	406320 <printf@plt+0x4b90>  // b.none
  4062e8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4062ec:	add	x0, x0, #0xa68
  4062f0:	bl	403248 <printf@plt+0x1ab8>
  4062f4:	mov	x1, x0
  4062f8:	add	x0, sp, #0x18
  4062fc:	bl	416ae0 <printf@plt+0x15350>
  406300:	add	x1, sp, #0x18
  406304:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406308:	add	x3, x0, #0xea0
  40630c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406310:	add	x2, x0, #0xea0
  406314:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406318:	add	x0, x0, #0x880
  40631c:	bl	406e24 <printf@plt+0x5694>
  406320:	ldp	x29, x30, [sp], #48
  406324:	ret
  406328:	stp	x29, x30, [sp, #-32]!
  40632c:	mov	x29, sp
  406330:	mov	w0, #0x2                   	// #2
  406334:	bl	405840 <printf@plt+0x40b0>
  406338:	str	w0, [sp, #28]
  40633c:	ldr	w0, [sp, #28]
  406340:	cmp	w0, #0x119
  406344:	b.eq	40637c <printf@plt+0x4bec>  // b.none
  406348:	ldr	w0, [sp, #28]
  40634c:	cmp	w0, #0x11a
  406350:	b.eq	40637c <printf@plt+0x4bec>  // b.none
  406354:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406358:	add	x3, x0, #0xea0
  40635c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406360:	add	x2, x0, #0xea0
  406364:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406368:	add	x1, x0, #0xea0
  40636c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406370:	add	x0, x0, #0x898
  406374:	bl	406e24 <printf@plt+0x5694>
  406378:	b	40639c <printf@plt+0x4c0c>
  40637c:	mov	w1, #0x0                   	// #0
  406380:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406384:	add	x0, x0, #0xa68
  406388:	bl	403260 <printf@plt+0x1ad0>
  40638c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406390:	add	x0, x0, #0xa68
  406394:	bl	403248 <printf@plt+0x1ab8>
  406398:	bl	40756c <printf@plt+0x5ddc>
  40639c:	ldp	x29, x30, [sp], #32
  4063a0:	ret
  4063a4:	stp	x29, x30, [sp, #-32]!
  4063a8:	mov	x29, sp
  4063ac:	mov	w0, #0x2                   	// #2
  4063b0:	bl	405840 <printf@plt+0x40b0>
  4063b4:	str	w0, [sp, #28]
  4063b8:	ldr	w0, [sp, #28]
  4063bc:	cmp	w0, #0x119
  4063c0:	b.eq	4063f8 <printf@plt+0x4c68>  // b.none
  4063c4:	ldr	w0, [sp, #28]
  4063c8:	cmp	w0, #0x11a
  4063cc:	b.eq	4063f8 <printf@plt+0x4c68>  // b.none
  4063d0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4063d4:	add	x3, x0, #0xea0
  4063d8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4063dc:	add	x2, x0, #0xea0
  4063e0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4063e4:	add	x1, x0, #0xea0
  4063e8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4063ec:	add	x0, x0, #0x8b8
  4063f0:	bl	406e24 <printf@plt+0x5694>
  4063f4:	b	406418 <printf@plt+0x4c88>
  4063f8:	mov	w1, #0x0                   	// #0
  4063fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406400:	add	x0, x0, #0xa68
  406404:	bl	403260 <printf@plt+0x1ad0>
  406408:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40640c:	add	x0, x0, #0xa68
  406410:	bl	403248 <printf@plt+0x1ab8>
  406414:	bl	4075c0 <printf@plt+0x5e30>
  406418:	ldp	x29, x30, [sp], #32
  40641c:	ret
  406420:	stp	x29, x30, [sp, #-32]!
  406424:	mov	x29, sp
  406428:	mov	w0, #0x2                   	// #2
  40642c:	bl	405840 <printf@plt+0x40b0>
  406430:	str	w0, [sp, #28]
  406434:	ldr	w0, [sp, #28]
  406438:	cmp	w0, #0x119
  40643c:	b.eq	406474 <printf@plt+0x4ce4>  // b.none
  406440:	ldr	w0, [sp, #28]
  406444:	cmp	w0, #0x11a
  406448:	b.eq	406474 <printf@plt+0x4ce4>  // b.none
  40644c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406450:	add	x3, x0, #0xea0
  406454:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406458:	add	x2, x0, #0xea0
  40645c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406460:	add	x1, x0, #0xea0
  406464:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406468:	add	x0, x0, #0x8d8
  40646c:	bl	406e24 <printf@plt+0x5694>
  406470:	b	406494 <printf@plt+0x4d04>
  406474:	mov	w1, #0x0                   	// #0
  406478:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40647c:	add	x0, x0, #0xa68
  406480:	bl	403260 <printf@plt+0x1ad0>
  406484:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406488:	add	x0, x0, #0xa68
  40648c:	bl	403248 <printf@plt+0x1ab8>
  406490:	bl	407614 <printf@plt+0x5e84>
  406494:	ldp	x29, x30, [sp], #32
  406498:	ret
  40649c:	stp	x29, x30, [sp, #-64]!
  4064a0:	mov	x29, sp
  4064a4:	mov	w0, #0x2                   	// #2
  4064a8:	bl	405840 <printf@plt+0x40b0>
  4064ac:	str	w0, [sp, #60]
  4064b0:	ldr	w0, [sp, #60]
  4064b4:	cmp	w0, #0x119
  4064b8:	b.eq	4064f0 <printf@plt+0x4d60>  // b.none
  4064bc:	ldr	w0, [sp, #60]
  4064c0:	cmp	w0, #0x11a
  4064c4:	b.eq	4064f0 <printf@plt+0x4d60>  // b.none
  4064c8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4064cc:	add	x3, x0, #0xea0
  4064d0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4064d4:	add	x2, x0, #0xea0
  4064d8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4064dc:	add	x1, x0, #0xea0
  4064e0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4064e4:	add	x0, x0, #0x8f8
  4064e8:	bl	406e24 <printf@plt+0x5694>
  4064ec:	b	4065a8 <printf@plt+0x4e18>
  4064f0:	mov	w1, #0x0                   	// #0
  4064f4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4064f8:	add	x0, x0, #0xa68
  4064fc:	bl	403260 <printf@plt+0x1ad0>
  406500:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406504:	add	x0, x0, #0xa68
  406508:	bl	403248 <printf@plt+0x1ab8>
  40650c:	mov	x3, x0
  406510:	add	x0, sp, #0x18
  406514:	mov	w2, #0xa                   	// #10
  406518:	mov	x1, x0
  40651c:	mov	x0, x3
  406520:	bl	401500 <strtol@plt>
  406524:	str	x0, [sp, #48]
  406528:	ldr	x0, [sp, #48]
  40652c:	cmp	x0, #0x0
  406530:	b.ne	406558 <printf@plt+0x4dc8>  // b.any
  406534:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406538:	add	x0, x0, #0xa68
  40653c:	bl	403248 <printf@plt+0x1ab8>
  406540:	mov	x1, x0
  406544:	ldr	x0, [sp, #24]
  406548:	cmp	x1, x0
  40654c:	b.ne	406558 <printf@plt+0x4dc8>  // b.any
  406550:	mov	w0, #0x1                   	// #1
  406554:	b	40655c <printf@plt+0x4dcc>
  406558:	mov	w0, #0x0                   	// #0
  40655c:	cmp	w0, #0x0
  406560:	b.eq	4065a0 <printf@plt+0x4e10>  // b.none
  406564:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406568:	add	x0, x0, #0xa68
  40656c:	bl	403248 <printf@plt+0x1ab8>
  406570:	mov	x1, x0
  406574:	add	x0, sp, #0x20
  406578:	bl	416ae0 <printf@plt+0x15350>
  40657c:	add	x1, sp, #0x20
  406580:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406584:	add	x3, x0, #0xea0
  406588:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40658c:	add	x2, x0, #0xea0
  406590:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406594:	add	x0, x0, #0x918
  406598:	bl	406e24 <printf@plt+0x5694>
  40659c:	b	4065a8 <printf@plt+0x4e18>
  4065a0:	ldr	x0, [sp, #48]
  4065a4:	bl	4072e0 <printf@plt+0x5b50>
  4065a8:	ldp	x29, x30, [sp], #64
  4065ac:	ret
  4065b0:	stp	x29, x30, [sp, #-64]!
  4065b4:	mov	x29, sp
  4065b8:	stp	x19, x20, [sp, #16]
  4065bc:	mov	w0, #0x0                   	// #0
  4065c0:	bl	405840 <printf@plt+0x40b0>
  4065c4:	str	w0, [sp, #60]
  4065c8:	ldr	w0, [sp, #60]
  4065cc:	cmp	w0, #0x119
  4065d0:	b.eq	4065fc <printf@plt+0x4e6c>  // b.none
  4065d4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4065d8:	add	x3, x0, #0xea0
  4065dc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4065e0:	add	x2, x0, #0xea0
  4065e4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4065e8:	add	x1, x0, #0xea0
  4065ec:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4065f0:	add	x0, x0, #0x940
  4065f4:	bl	406e24 <printf@plt+0x5694>
  4065f8:	b	4066e8 <printf@plt+0x4f58>
  4065fc:	mov	w1, #0x0                   	// #0
  406600:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406604:	add	x0, x0, #0xa68
  406608:	bl	403260 <printf@plt+0x1ad0>
  40660c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406610:	add	x0, x0, #0xa68
  406614:	bl	403248 <printf@plt+0x1ab8>
  406618:	mov	x1, x0
  40661c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406620:	add	x0, x0, #0xa58
  406624:	bl	403884 <printf@plt+0x20f4>
  406628:	str	x0, [sp, #48]
  40662c:	ldr	x0, [sp, #48]
  406630:	cmp	x0, #0x0
  406634:	b.eq	406660 <printf@plt+0x4ed0>  // b.none
  406638:	ldr	x0, [sp, #48]
  40663c:	ldrb	w0, [x0]
  406640:	cmp	w0, #0x0
  406644:	b.eq	406660 <printf@plt+0x4ed0>  // b.none
  406648:	ldr	x0, [sp, #48]
  40664c:	ldrb	w0, [x0, #1]
  406650:	cmp	w0, #0x0
  406654:	b.ne	406660 <printf@plt+0x4ed0>  // b.any
  406658:	mov	w0, #0x1                   	// #1
  40665c:	b	406664 <printf@plt+0x4ed4>
  406660:	mov	w0, #0x0                   	// #0
  406664:	str	w0, [sp, #44]
  406668:	bl	4053e0 <printf@plt+0x3c50>
  40666c:	ldr	w0, [sp, #44]
  406670:	cmp	w0, #0x0
  406674:	b.eq	4066e8 <printf@plt+0x4f58>  // b.none
  406678:	mov	w1, #0x0                   	// #0
  40667c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406680:	add	x0, x0, #0xa68
  406684:	bl	403260 <printf@plt+0x1ad0>
  406688:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40668c:	add	x0, x0, #0xa68
  406690:	bl	403248 <printf@plt+0x1ab8>
  406694:	mov	x20, x0
  406698:	mov	x0, #0x20                  	// #32
  40669c:	bl	419368 <_Znwm@@Base>
  4066a0:	mov	x19, x0
  4066a4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4066a8:	add	x0, x0, #0xac8
  4066ac:	ldr	x0, [x0]
  4066b0:	mov	x2, x0
  4066b4:	mov	x1, x20
  4066b8:	mov	x0, x19
  4066bc:	bl	404508 <printf@plt+0x2d78>
  4066c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4066c4:	add	x0, x0, #0xac8
  4066c8:	str	x19, [x0]
  4066cc:	b	4066e8 <printf@plt+0x4f58>
  4066d0:	mov	x20, x0
  4066d4:	mov	x1, #0x20                  	// #32
  4066d8:	mov	x0, x19
  4066dc:	bl	419424 <_ZdlPvm@@Base>
  4066e0:	mov	x0, x20
  4066e4:	bl	401730 <_Unwind_Resume@plt>
  4066e8:	ldp	x19, x20, [sp, #16]
  4066ec:	ldp	x29, x30, [sp], #64
  4066f0:	ret
  4066f4:	stp	x29, x30, [sp, #-32]!
  4066f8:	mov	x29, sp
  4066fc:	bl	404d88 <printf@plt+0x35f8>
  406700:	str	w0, [sp, #28]
  406704:	ldr	w0, [sp, #28]
  406708:	cmp	w0, #0x20
  40670c:	b.eq	40671c <printf@plt+0x4f8c>  // b.none
  406710:	ldr	w0, [sp, #28]
  406714:	cmp	w0, #0xa
  406718:	b.ne	406728 <printf@plt+0x4f98>  // b.any
  40671c:	bl	404d88 <printf@plt+0x35f8>
  406720:	str	w0, [sp, #28]
  406724:	b	406704 <printf@plt+0x4f74>
  406728:	ldr	w0, [sp, #28]
  40672c:	cmn	w0, #0x1
  406730:	b.eq	406748 <printf@plt+0x4fb8>  // b.none
  406734:	bl	404d88 <printf@plt+0x35f8>
  406738:	str	w0, [sp, #24]
  40673c:	ldr	w0, [sp, #24]
  406740:	cmn	w0, #0x1
  406744:	b.ne	406750 <printf@plt+0x4fc0>  // b.any
  406748:	mov	w0, #0x1                   	// #1
  40674c:	b	406754 <printf@plt+0x4fc4>
  406750:	mov	w0, #0x0                   	// #0
  406754:	cmp	w0, #0x0
  406758:	b.eq	406784 <printf@plt+0x4ff4>  // b.none
  40675c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406760:	add	x3, x0, #0xea0
  406764:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406768:	add	x2, x0, #0xea0
  40676c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406770:	add	x1, x0, #0xea0
  406774:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406778:	add	x0, x0, #0x950
  40677c:	bl	406e24 <printf@plt+0x5694>
  406780:	b	4068a0 <printf@plt+0x5110>
  406784:	ldr	w0, [sp, #28]
  406788:	cmp	w0, #0x6f
  40678c:	b.ne	4067b0 <printf@plt+0x5020>  // b.any
  406790:	ldr	w0, [sp, #24]
  406794:	cmp	w0, #0x66
  406798:	b.ne	4067b0 <printf@plt+0x5020>  // b.any
  40679c:	bl	404e44 <printf@plt+0x36b4>
  4067a0:	cmp	w0, #0x66
  4067a4:	b.ne	4067b0 <printf@plt+0x5020>  // b.any
  4067a8:	mov	w0, #0x1                   	// #1
  4067ac:	b	4067b4 <printf@plt+0x5024>
  4067b0:	mov	w0, #0x0                   	// #0
  4067b4:	cmp	w0, #0x0
  4067b8:	b.eq	406818 <printf@plt+0x5088>  // b.none
  4067bc:	bl	404d88 <printf@plt+0x35f8>
  4067c0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4067c4:	add	x0, x0, #0xa28
  4067c8:	ldrb	w1, [x0]
  4067cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4067d0:	add	x0, x0, #0xabc
  4067d4:	strb	w1, [x0]
  4067d8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4067dc:	add	x0, x0, #0xa29
  4067e0:	ldrb	w1, [x0]
  4067e4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4067e8:	add	x0, x0, #0xabd
  4067ec:	strb	w1, [x0]
  4067f0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4067f4:	add	x0, x0, #0xa29
  4067f8:	strb	wzr, [x0]
  4067fc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406800:	add	x0, x0, #0xa29
  406804:	ldrb	w1, [x0]
  406808:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40680c:	add	x0, x0, #0xa28
  406810:	strb	w1, [x0]
  406814:	b	4068a0 <printf@plt+0x5110>
  406818:	ldr	w0, [sp, #28]
  40681c:	cmp	w0, #0x6f
  406820:	b.ne	406878 <printf@plt+0x50e8>  // b.any
  406824:	ldr	w0, [sp, #24]
  406828:	cmp	w0, #0x6e
  40682c:	b.ne	406878 <printf@plt+0x50e8>  // b.any
  406830:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406834:	add	x0, x0, #0xa3c
  406838:	ldr	w0, [x0]
  40683c:	cmp	w0, #0x0
  406840:	b.ne	406878 <printf@plt+0x50e8>  // b.any
  406844:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406848:	add	x0, x0, #0xabc
  40684c:	ldrb	w1, [x0]
  406850:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406854:	add	x0, x0, #0xa28
  406858:	strb	w1, [x0]
  40685c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406860:	add	x0, x0, #0xabd
  406864:	ldrb	w1, [x0]
  406868:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40686c:	add	x0, x0, #0xa29
  406870:	strb	w1, [x0]
  406874:	b	4068a0 <printf@plt+0x5110>
  406878:	ldr	w0, [sp, #28]
  40687c:	and	w1, w0, #0xff
  406880:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406884:	add	x0, x0, #0xa28
  406888:	strb	w1, [x0]
  40688c:	ldr	w0, [sp, #24]
  406890:	and	w1, w0, #0xff
  406894:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406898:	add	x0, x0, #0xa29
  40689c:	strb	w1, [x0]
  4068a0:	nop
  4068a4:	ldp	x29, x30, [sp], #32
  4068a8:	ret
  4068ac:	stp	x29, x30, [sp, #-64]!
  4068b0:	mov	x29, sp
  4068b4:	str	x19, [sp, #16]
  4068b8:	mov	w0, #0x2                   	// #2
  4068bc:	bl	405840 <printf@plt+0x40b0>
  4068c0:	str	w0, [sp, #60]
  4068c4:	ldr	w0, [sp, #60]
  4068c8:	cmp	w0, #0x119
  4068cc:	b.eq	406904 <printf@plt+0x5174>  // b.none
  4068d0:	ldr	w0, [sp, #60]
  4068d4:	cmp	w0, #0x11a
  4068d8:	b.eq	406904 <printf@plt+0x5174>  // b.none
  4068dc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4068e0:	add	x3, x0, #0xea0
  4068e4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4068e8:	add	x2, x0, #0xea0
  4068ec:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4068f0:	add	x1, x0, #0xea0
  4068f4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4068f8:	add	x0, x0, #0x980
  4068fc:	bl	406e24 <printf@plt+0x5694>
  406900:	b	4069d8 <printf@plt+0x5248>
  406904:	mov	w1, #0x0                   	// #0
  406908:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40690c:	add	x0, x0, #0xa68
  406910:	bl	403260 <printf@plt+0x1ad0>
  406914:	add	x2, sp, #0x28
  406918:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40691c:	add	x1, x0, #0xa68
  406920:	mov	x0, x2
  406924:	bl	41a358 <_ZdlPvm@@Base+0xf34>
  406928:	mov	w0, #0x0                   	// #0
  40692c:	bl	405840 <printf@plt+0x40b0>
  406930:	str	w0, [sp, #60]
  406934:	ldr	w0, [sp, #60]
  406938:	cmp	w0, #0x119
  40693c:	b.eq	406978 <printf@plt+0x51e8>  // b.none
  406940:	ldr	w0, [sp, #60]
  406944:	cmp	w0, #0x11a
  406948:	b.eq	406978 <printf@plt+0x51e8>  // b.none
  40694c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406950:	add	x3, x0, #0xea0
  406954:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406958:	add	x2, x0, #0xea0
  40695c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406960:	add	x1, x0, #0xea0
  406964:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406968:	add	x0, x0, #0x980
  40696c:	bl	406e24 <printf@plt+0x5694>
  406970:	mov	w19, #0x0                   	// #0
  406974:	b	4069b4 <printf@plt+0x5224>
  406978:	mov	w1, #0x0                   	// #0
  40697c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406980:	add	x0, x0, #0xa68
  406984:	bl	403260 <printf@plt+0x1ad0>
  406988:	add	x0, sp, #0x28
  40698c:	bl	403248 <printf@plt+0x1ab8>
  406990:	mov	x19, x0
  406994:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406998:	add	x0, x0, #0xa68
  40699c:	bl	403248 <printf@plt+0x1ab8>
  4069a0:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  4069a4:	mov	x1, x0
  4069a8:	mov	x0, x19
  4069ac:	bl	40ced0 <printf@plt+0xb740>
  4069b0:	mov	w19, #0x1                   	// #1
  4069b4:	add	x0, sp, #0x28
  4069b8:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  4069bc:	cmp	w19, #0x1
  4069c0:	b	4069d8 <printf@plt+0x5248>
  4069c4:	mov	x19, x0
  4069c8:	add	x0, sp, #0x28
  4069cc:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  4069d0:	mov	x0, x19
  4069d4:	bl	401730 <_Unwind_Resume@plt>
  4069d8:	ldr	x19, [sp, #16]
  4069dc:	ldp	x29, x30, [sp], #64
  4069e0:	ret
  4069e4:	stp	x29, x30, [sp, #-80]!
  4069e8:	mov	x29, sp
  4069ec:	str	x19, [sp, #16]
  4069f0:	mov	w0, #0x2                   	// #2
  4069f4:	bl	405840 <printf@plt+0x40b0>
  4069f8:	str	w0, [sp, #76]
  4069fc:	ldr	w0, [sp, #76]
  406a00:	cmp	w0, #0x119
  406a04:	b.eq	406a3c <printf@plt+0x52ac>  // b.none
  406a08:	ldr	w0, [sp, #76]
  406a0c:	cmp	w0, #0x11a
  406a10:	b.eq	406a3c <printf@plt+0x52ac>  // b.none
  406a14:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406a18:	add	x3, x0, #0xea0
  406a1c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406a20:	add	x2, x0, #0xea0
  406a24:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406a28:	add	x1, x0, #0xea0
  406a2c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406a30:	add	x0, x0, #0x990
  406a34:	bl	406e24 <printf@plt+0x5694>
  406a38:	b	406b84 <printf@plt+0x53f4>
  406a3c:	mov	w1, #0x0                   	// #0
  406a40:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406a44:	add	x0, x0, #0xa68
  406a48:	bl	403260 <printf@plt+0x1ad0>
  406a4c:	add	x2, sp, #0x28
  406a50:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406a54:	add	x1, x0, #0xa68
  406a58:	mov	x0, x2
  406a5c:	bl	41a358 <_ZdlPvm@@Base+0xf34>
  406a60:	mov	w0, #0x0                   	// #0
  406a64:	bl	405840 <printf@plt+0x40b0>
  406a68:	str	w0, [sp, #76]
  406a6c:	ldr	w0, [sp, #76]
  406a70:	cmp	w0, #0x119
  406a74:	b.eq	406ab0 <printf@plt+0x5320>  // b.none
  406a78:	ldr	w0, [sp, #76]
  406a7c:	cmp	w0, #0x11a
  406a80:	b.eq	406ab0 <printf@plt+0x5320>  // b.none
  406a84:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406a88:	add	x3, x0, #0xea0
  406a8c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406a90:	add	x2, x0, #0xea0
  406a94:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406a98:	add	x1, x0, #0xea0
  406a9c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406aa0:	add	x0, x0, #0x990
  406aa4:	bl	406e24 <printf@plt+0x5694>
  406aa8:	mov	w19, #0x0                   	// #0
  406aac:	b	406b60 <printf@plt+0x53d0>
  406ab0:	mov	w1, #0x0                   	// #0
  406ab4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406ab8:	add	x0, x0, #0xa68
  406abc:	bl	403260 <printf@plt+0x1ad0>
  406ac0:	mov	w1, #0x0                   	// #0
  406ac4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406ac8:	add	x0, x0, #0xa68
  406acc:	bl	4031c4 <printf@plt+0x1a34>
  406ad0:	mov	x3, x0
  406ad4:	add	x0, sp, #0x24
  406ad8:	mov	x2, x0
  406adc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406ae0:	add	x1, x0, #0x998
  406ae4:	mov	x0, x3
  406ae8:	bl	401610 <__isoc99_sscanf@plt>
  406aec:	cmp	w0, #0x1
  406af0:	cset	w0, ne  // ne = any
  406af4:	and	w0, w0, #0xff
  406af8:	cmp	w0, #0x0
  406afc:	b.eq	406b40 <printf@plt+0x53b0>  // b.none
  406b00:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406b04:	add	x0, x0, #0xa68
  406b08:	bl	403248 <printf@plt+0x1ab8>
  406b0c:	mov	x1, x0
  406b10:	add	x0, sp, #0x38
  406b14:	bl	416ae0 <printf@plt+0x15350>
  406b18:	add	x1, sp, #0x38
  406b1c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406b20:	add	x3, x0, #0xea0
  406b24:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406b28:	add	x2, x0, #0xea0
  406b2c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  406b30:	add	x0, x0, #0x9a0
  406b34:	bl	406e24 <printf@plt+0x5694>
  406b38:	mov	w19, #0x0                   	// #0
  406b3c:	b	406b60 <printf@plt+0x53d0>
  406b40:	add	x0, sp, #0x28
  406b44:	bl	403248 <printf@plt+0x1ab8>
  406b48:	mov	x2, x0
  406b4c:	ldr	w0, [sp, #36]
  406b50:	mov	w1, w0
  406b54:	mov	x0, x2
  406b58:	bl	4071c0 <printf@plt+0x5a30>
  406b5c:	mov	w19, #0x1                   	// #1
  406b60:	add	x0, sp, #0x28
  406b64:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  406b68:	cmp	w19, #0x1
  406b6c:	b	406b84 <printf@plt+0x53f4>
  406b70:	mov	x19, x0
  406b74:	add	x0, sp, #0x28
  406b78:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  406b7c:	mov	x0, x19
  406b80:	bl	401730 <_Unwind_Resume@plt>
  406b84:	ldr	x19, [sp, #16]
  406b88:	ldp	x29, x30, [sp], #80
  406b8c:	ret
  406b90:	stp	x29, x30, [sp, #-32]!
  406b94:	mov	x29, sp
  406b98:	mov	w0, #0x1                   	// #1
  406b9c:	bl	405840 <printf@plt+0x40b0>
  406ba0:	str	w0, [sp, #28]
  406ba4:	ldr	w0, [sp, #28]
  406ba8:	cmp	w0, #0x13b
  406bac:	b.eq	406da8 <printf@plt+0x5618>  // b.none
  406bb0:	ldr	w0, [sp, #28]
  406bb4:	cmp	w0, #0x13b
  406bb8:	b.gt	406e10 <printf@plt+0x5680>
  406bbc:	ldr	w0, [sp, #28]
  406bc0:	cmp	w0, #0x13a
  406bc4:	b.eq	406da0 <printf@plt+0x5610>  // b.none
  406bc8:	ldr	w0, [sp, #28]
  406bcc:	cmp	w0, #0x13a
  406bd0:	b.gt	406e10 <printf@plt+0x5680>
  406bd4:	ldr	w0, [sp, #28]
  406bd8:	cmp	w0, #0x139
  406bdc:	b.eq	406dd8 <printf@plt+0x5648>  // b.none
  406be0:	ldr	w0, [sp, #28]
  406be4:	cmp	w0, #0x139
  406be8:	b.gt	406e10 <printf@plt+0x5680>
  406bec:	ldr	w0, [sp, #28]
  406bf0:	cmp	w0, #0x138
  406bf4:	b.eq	406dd0 <printf@plt+0x5640>  // b.none
  406bf8:	ldr	w0, [sp, #28]
  406bfc:	cmp	w0, #0x138
  406c00:	b.gt	406e10 <printf@plt+0x5680>
  406c04:	ldr	w0, [sp, #28]
  406c08:	cmp	w0, #0x137
  406c0c:	b.eq	406dc8 <printf@plt+0x5638>  // b.none
  406c10:	ldr	w0, [sp, #28]
  406c14:	cmp	w0, #0x137
  406c18:	b.gt	406e10 <printf@plt+0x5680>
  406c1c:	ldr	w0, [sp, #28]
  406c20:	cmp	w0, #0x136
  406c24:	b.eq	406db8 <printf@plt+0x5628>  // b.none
  406c28:	ldr	w0, [sp, #28]
  406c2c:	cmp	w0, #0x136
  406c30:	b.gt	406e10 <printf@plt+0x5680>
  406c34:	ldr	w0, [sp, #28]
  406c38:	cmp	w0, #0x135
  406c3c:	b.eq	406dc0 <printf@plt+0x5630>  // b.none
  406c40:	ldr	w0, [sp, #28]
  406c44:	cmp	w0, #0x135
  406c48:	b.gt	406e10 <printf@plt+0x5680>
  406c4c:	ldr	w0, [sp, #28]
  406c50:	cmp	w0, #0x134
  406c54:	b.eq	406d20 <printf@plt+0x5590>  // b.none
  406c58:	ldr	w0, [sp, #28]
  406c5c:	cmp	w0, #0x134
  406c60:	b.gt	406e10 <printf@plt+0x5680>
  406c64:	ldr	w0, [sp, #28]
  406c68:	cmp	w0, #0x133
  406c6c:	b.eq	406d28 <printf@plt+0x5598>  // b.none
  406c70:	ldr	w0, [sp, #28]
  406c74:	cmp	w0, #0x133
  406c78:	b.gt	406e10 <printf@plt+0x5680>
  406c7c:	ldr	w0, [sp, #28]
  406c80:	cmp	w0, #0x132
  406c84:	b.eq	406d40 <printf@plt+0x55b0>  // b.none
  406c88:	ldr	w0, [sp, #28]
  406c8c:	cmp	w0, #0x132
  406c90:	b.gt	406e10 <printf@plt+0x5680>
  406c94:	ldr	w0, [sp, #28]
  406c98:	cmp	w0, #0x131
  406c9c:	b.eq	406d68 <printf@plt+0x55d8>  // b.none
  406ca0:	ldr	w0, [sp, #28]
  406ca4:	cmp	w0, #0x131
  406ca8:	b.gt	406e10 <printf@plt+0x5680>
  406cac:	ldr	w0, [sp, #28]
  406cb0:	cmp	w0, #0x130
  406cb4:	b.eq	406d34 <printf@plt+0x55a4>  // b.none
  406cb8:	ldr	w0, [sp, #28]
  406cbc:	cmp	w0, #0x130
  406cc0:	b.gt	406e10 <printf@plt+0x5680>
  406cc4:	ldr	w0, [sp, #28]
  406cc8:	cmp	w0, #0x12f
  406ccc:	b.eq	406d90 <printf@plt+0x5600>  // b.none
  406cd0:	ldr	w0, [sp, #28]
  406cd4:	cmp	w0, #0x12f
  406cd8:	b.gt	406e10 <printf@plt+0x5680>
  406cdc:	ldr	w0, [sp, #28]
  406ce0:	cmp	w0, #0x12e
  406ce4:	b.eq	406d98 <printf@plt+0x5608>  // b.none
  406ce8:	ldr	w0, [sp, #28]
  406cec:	cmp	w0, #0x12e
  406cf0:	b.gt	406e10 <printf@plt+0x5680>
  406cf4:	ldr	w0, [sp, #28]
  406cf8:	cmp	w0, #0x11a
  406cfc:	b.gt	406d10 <printf@plt+0x5580>
  406d00:	ldr	w0, [sp, #28]
  406d04:	cmp	w0, #0x119
  406d08:	b.ge	406de0 <printf@plt+0x5650>  // b.tcont
  406d0c:	b	406e10 <printf@plt+0x5680>
  406d10:	ldr	w0, [sp, #28]
  406d14:	cmp	w0, #0x12d
  406d18:	b.eq	406db0 <printf@plt+0x5620>  // b.none
  406d1c:	b	406e10 <printf@plt+0x5680>
  406d20:	bl	4061e0 <printf@plt+0x4a50>
  406d24:	b	406e18 <printf@plt+0x5688>
  406d28:	mov	w0, #0x1                   	// #1
  406d2c:	bl	406078 <printf@plt+0x48e8>
  406d30:	b	406e18 <printf@plt+0x5688>
  406d34:	mov	w0, #0x0                   	// #0
  406d38:	bl	406078 <printf@plt+0x48e8>
  406d3c:	b	406e18 <printf@plt+0x5688>
  406d40:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406d44:	add	x0, x0, #0xaf8
  406d48:	ldr	w0, [x0]
  406d4c:	cmp	w0, #0x0
  406d50:	b.ne	406d60 <printf@plt+0x55d0>  // b.any
  406d54:	mov	w0, #0x0                   	// #0
  406d58:	bl	406078 <printf@plt+0x48e8>
  406d5c:	b	406e18 <printf@plt+0x5688>
  406d60:	bl	406024 <printf@plt+0x4894>
  406d64:	b	406e18 <printf@plt+0x5688>
  406d68:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406d6c:	add	x0, x0, #0xaf8
  406d70:	ldr	w0, [x0]
  406d74:	cmp	w0, #0x0
  406d78:	b.eq	406d88 <printf@plt+0x55f8>  // b.none
  406d7c:	mov	w0, #0x0                   	// #0
  406d80:	bl	406078 <printf@plt+0x48e8>
  406d84:	b	406e18 <printf@plt+0x5688>
  406d88:	bl	406024 <printf@plt+0x4894>
  406d8c:	b	406e18 <printf@plt+0x5688>
  406d90:	bl	406260 <printf@plt+0x4ad0>
  406d94:	b	406e18 <printf@plt+0x5688>
  406d98:	bl	406328 <printf@plt+0x4b98>
  406d9c:	b	406e18 <printf@plt+0x5688>
  406da0:	bl	4063a4 <printf@plt+0x4c14>
  406da4:	b	406e18 <printf@plt+0x5688>
  406da8:	bl	406420 <printf@plt+0x4c90>
  406dac:	b	406e18 <printf@plt+0x5688>
  406db0:	bl	40649c <printf@plt+0x4d0c>
  406db4:	b	406e18 <printf@plt+0x5688>
  406db8:	bl	405ef4 <printf@plt+0x4764>
  406dbc:	b	406e18 <printf@plt+0x5688>
  406dc0:	bl	4065b0 <printf@plt+0x4e20>
  406dc4:	b	406e18 <printf@plt+0x5688>
  406dc8:	bl	4066f4 <printf@plt+0x4f64>
  406dcc:	b	406e18 <printf@plt+0x5688>
  406dd0:	bl	4068ac <printf@plt+0x511c>
  406dd4:	b	406e18 <printf@plt+0x5688>
  406dd8:	bl	4069e4 <printf@plt+0x5254>
  406ddc:	b	406e18 <printf@plt+0x5688>
  406de0:	mov	w1, #0x0                   	// #0
  406de4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406de8:	add	x0, x0, #0xa68
  406dec:	bl	403260 <printf@plt+0x1ad0>
  406df0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406df4:	add	x0, x0, #0xa68
  406df8:	bl	403248 <printf@plt+0x1ab8>
  406dfc:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  406e00:	mov	x1, x0
  406e04:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406e08:	add	x0, x0, #0x378
  406e0c:	str	x1, [x0]
  406e10:	ldr	w0, [sp, #28]
  406e14:	b	406e1c <printf@plt+0x568c>
  406e18:	b	406b98 <printf@plt+0x5408>
  406e1c:	ldp	x29, x30, [sp], #32
  406e20:	ret
  406e24:	stp	x29, x30, [sp, #-64]!
  406e28:	mov	x29, sp
  406e2c:	str	x0, [sp, #40]
  406e30:	str	x1, [sp, #32]
  406e34:	str	x2, [sp, #24]
  406e38:	str	x3, [sp, #16]
  406e3c:	add	x1, sp, #0x34
  406e40:	add	x0, sp, #0x38
  406e44:	bl	404eb8 <printf@plt+0x3728>
  406e48:	cmp	w0, #0x0
  406e4c:	cset	w0, eq  // eq = none
  406e50:	and	w0, w0, #0xff
  406e54:	cmp	w0, #0x0
  406e58:	b.eq	406e74 <printf@plt+0x56e4>  // b.none
  406e5c:	ldr	x3, [sp, #16]
  406e60:	ldr	x2, [sp, #24]
  406e64:	ldr	x1, [sp, #32]
  406e68:	ldr	x0, [sp, #40]
  406e6c:	bl	417270 <printf@plt+0x15ae0>
  406e70:	b	406e90 <printf@plt+0x5700>
  406e74:	ldr	x0, [sp, #56]
  406e78:	ldr	w1, [sp, #52]
  406e7c:	ldr	x5, [sp, #16]
  406e80:	ldr	x4, [sp, #24]
  406e84:	ldr	x3, [sp, #32]
  406e88:	ldr	x2, [sp, #40]
  406e8c:	bl	417324 <printf@plt+0x15b94>
  406e90:	nop
  406e94:	ldp	x29, x30, [sp], #64
  406e98:	ret
  406e9c:	stp	x29, x30, [sp, #-48]!
  406ea0:	mov	x29, sp
  406ea4:	str	x0, [sp, #24]
  406ea8:	add	x1, sp, #0x24
  406eac:	add	x0, sp, #0x28
  406eb0:	bl	404eb8 <printf@plt+0x3728>
  406eb4:	cmp	w0, #0x0
  406eb8:	cset	w0, eq  // eq = none
  406ebc:	and	w0, w0, #0xff
  406ec0:	cmp	w0, #0x0
  406ec4:	b.eq	406eec <printf@plt+0x575c>  // b.none
  406ec8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406ecc:	add	x3, x0, #0xea0
  406ed0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406ed4:	add	x2, x0, #0xea0
  406ed8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406edc:	add	x1, x0, #0xea0
  406ee0:	ldr	x0, [sp, #24]
  406ee4:	bl	417270 <printf@plt+0x15ae0>
  406ee8:	b	406f18 <printf@plt+0x5788>
  406eec:	ldr	x6, [sp, #40]
  406ef0:	ldr	w1, [sp, #36]
  406ef4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406ef8:	add	x5, x0, #0xea0
  406efc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406f00:	add	x4, x0, #0xea0
  406f04:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  406f08:	add	x3, x0, #0xea0
  406f0c:	ldr	x2, [sp, #24]
  406f10:	mov	x0, x6
  406f14:	bl	417324 <printf@plt+0x15b94>
  406f18:	bl	404fa0 <printf@plt+0x3810>
  406f1c:	nop
  406f20:	ldp	x29, x30, [sp], #48
  406f24:	ret
  406f28:	stp	x29, x30, [sp, #-48]!
  406f2c:	mov	x29, sp
  406f30:	str	x19, [sp, #16]
  406f34:	str	x0, [sp, #40]
  406f38:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406f3c:	add	x19, x0, #0xab8
  406f40:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406f44:	add	x0, x0, #0xa78
  406f48:	cmp	x19, x0
  406f4c:	b.eq	406f60 <printf@plt+0x57d0>  // b.none
  406f50:	sub	x19, x19, #0x10
  406f54:	mov	x0, x19
  406f58:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  406f5c:	b	406f40 <printf@plt+0x57b0>
  406f60:	ldr	x19, [sp, #16]
  406f64:	ldp	x29, x30, [sp], #48
  406f68:	ret
  406f6c:	stp	x29, x30, [sp, #-64]!
  406f70:	mov	x29, sp
  406f74:	stp	x19, x20, [sp, #16]
  406f78:	str	x21, [sp, #32]
  406f7c:	str	w0, [sp, #60]
  406f80:	str	w1, [sp, #56]
  406f84:	ldr	w0, [sp, #60]
  406f88:	cmp	w0, #0x1
  406f8c:	b.ne	407080 <printf@plt+0x58f0>  // b.any
  406f90:	ldr	w1, [sp, #56]
  406f94:	mov	w0, #0xffff                	// #65535
  406f98:	cmp	w1, w0
  406f9c:	b.ne	407080 <printf@plt+0x58f0>  // b.any
  406fa0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406fa4:	add	x0, x0, #0xac0
  406fa8:	bl	416604 <printf@plt+0x14e74>
  406fac:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406fb0:	add	x0, x0, #0xa58
  406fb4:	bl	403350 <printf@plt+0x1bc0>
  406fb8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  406fbc:	add	x2, x0, #0x1b8
  406fc0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406fc4:	add	x1, x0, #0xa58
  406fc8:	adrp	x0, 403000 <printf@plt+0x1870>
  406fcc:	add	x0, x0, #0x3e0
  406fd0:	bl	401620 <__cxa_atexit@plt>
  406fd4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406fd8:	add	x0, x0, #0xa68
  406fdc:	bl	41a188 <_ZdlPvm@@Base+0xd64>
  406fe0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  406fe4:	add	x2, x0, #0x1b8
  406fe8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  406fec:	add	x1, x0, #0xa68
  406ff0:	adrp	x0, 41a000 <_ZdlPvm@@Base+0xbdc>
  406ff4:	add	x0, x0, #0x3e4
  406ff8:	bl	401620 <__cxa_atexit@plt>
  406ffc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407000:	add	x20, x0, #0xa78
  407004:	mov	x19, #0x3                   	// #3
  407008:	mov	x21, x20
  40700c:	cmp	x19, #0x0
  407010:	b.lt	407028 <printf@plt+0x5898>  // b.tstop
  407014:	mov	x0, x21
  407018:	bl	41a188 <_ZdlPvm@@Base+0xd64>
  40701c:	add	x21, x21, #0x10
  407020:	sub	x19, x19, #0x1
  407024:	b	40700c <printf@plt+0x587c>
  407028:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40702c:	add	x2, x0, #0x1b8
  407030:	mov	x1, #0x0                   	// #0
  407034:	adrp	x0, 406000 <printf@plt+0x4870>
  407038:	add	x0, x0, #0xf28
  40703c:	bl	401620 <__cxa_atexit@plt>
  407040:	b	407080 <printf@plt+0x58f0>
  407044:	mov	x21, x0
  407048:	cmp	x20, #0x0
  40704c:	b.eq	407078 <printf@plt+0x58e8>  // b.none
  407050:	mov	x0, #0x3                   	// #3
  407054:	sub	x0, x0, x19
  407058:	lsl	x0, x0, #4
  40705c:	add	x19, x20, x0
  407060:	cmp	x19, x20
  407064:	b.eq	407078 <printf@plt+0x58e8>  // b.none
  407068:	sub	x19, x19, #0x10
  40706c:	mov	x0, x19
  407070:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  407074:	b	407060 <printf@plt+0x58d0>
  407078:	mov	x0, x21
  40707c:	bl	401730 <_Unwind_Resume@plt>
  407080:	ldp	x19, x20, [sp, #16]
  407084:	ldr	x21, [sp, #32]
  407088:	ldp	x29, x30, [sp], #64
  40708c:	ret
  407090:	stp	x29, x30, [sp, #-16]!
  407094:	mov	x29, sp
  407098:	mov	w1, #0xffff                	// #65535
  40709c:	mov	w0, #0x1                   	// #1
  4070a0:	bl	406f6c <printf@plt+0x57dc>
  4070a4:	ldp	x29, x30, [sp], #16
  4070a8:	ret
  4070ac:	stp	x29, x30, [sp, #-32]!
  4070b0:	mov	x29, sp
  4070b4:	str	x0, [sp, #24]
  4070b8:	str	w1, [sp, #20]
  4070bc:	ldr	w0, [sp, #20]
  4070c0:	cmp	w0, #0x0
  4070c4:	b.lt	4070e4 <printf@plt+0x5954>  // b.tstop
  4070c8:	ldr	x0, [sp, #24]
  4070cc:	ldr	w0, [x0, #8]
  4070d0:	ldr	w1, [sp, #20]
  4070d4:	cmp	w1, w0
  4070d8:	b.ge	4070e4 <printf@plt+0x5954>  // b.tcont
  4070dc:	mov	w0, #0x1                   	// #1
  4070e0:	b	4070e8 <printf@plt+0x5958>
  4070e4:	mov	w0, #0x0                   	// #0
  4070e8:	mov	w3, w0
  4070ec:	adrp	x0, 41b000 <_ZdlPvm@@Base+0x1bdc>
  4070f0:	add	x2, x0, #0x818
  4070f4:	mov	w1, #0x68                  	// #104
  4070f8:	mov	w0, w3
  4070fc:	bl	40318c <printf@plt+0x19fc>
  407100:	ldr	x0, [sp, #24]
  407104:	ldr	x1, [x0]
  407108:	ldrsw	x0, [sp, #20]
  40710c:	add	x0, x1, x0
  407110:	ldrb	w0, [x0]
  407114:	ldp	x29, x30, [sp], #32
  407118:	ret
  40711c:	stp	x29, x30, [sp, #-48]!
  407120:	mov	x29, sp
  407124:	str	x19, [sp, #16]
  407128:	mov	x19, x8
  40712c:	str	x0, [sp, #40]
  407130:	strb	w1, [sp, #39]
  407134:	ldr	x0, [sp, #40]
  407138:	ldr	x1, [x0]
  40713c:	ldr	x0, [sp, #40]
  407140:	ldr	w0, [x0, #8]
  407144:	add	x2, sp, #0x27
  407148:	mov	w4, #0x1                   	// #1
  40714c:	mov	x3, x2
  407150:	mov	w2, w0
  407154:	mov	x0, x19
  407158:	bl	41a944 <_ZdlPvm@@Base+0x1520>
  40715c:	mov	x0, x19
  407160:	ldr	x19, [sp, #16]
  407164:	ldp	x29, x30, [sp], #48
  407168:	ret
  40716c:	stp	x29, x30, [sp, #-48]!
  407170:	mov	x29, sp
  407174:	str	x19, [sp, #16]
  407178:	mov	x19, x8
  40717c:	strb	w0, [sp, #47]
  407180:	str	x1, [sp, #32]
  407184:	ldr	x0, [sp, #32]
  407188:	ldr	x1, [x0]
  40718c:	ldr	x0, [sp, #32]
  407190:	ldr	w2, [x0, #8]
  407194:	add	x0, sp, #0x2f
  407198:	mov	w4, w2
  40719c:	mov	x3, x1
  4071a0:	mov	w2, #0x1                   	// #1
  4071a4:	mov	x1, x0
  4071a8:	mov	x0, x19
  4071ac:	bl	41a944 <_ZdlPvm@@Base+0x1520>
  4071b0:	mov	x0, x19
  4071b4:	ldr	x19, [sp, #16]
  4071b8:	ldp	x29, x30, [sp], #48
  4071bc:	ret
  4071c0:	stp	x29, x30, [sp, #-64]!
  4071c4:	mov	x29, sp
  4071c8:	str	x0, [sp, #24]
  4071cc:	str	w1, [sp, #20]
  4071d0:	str	wzr, [sp, #60]
  4071d4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4071d8:	add	x1, x0, #0xed0
  4071dc:	ldrsw	x0, [sp, #60]
  4071e0:	lsl	x0, x0, #4
  4071e4:	add	x0, x1, x0
  4071e8:	ldr	x0, [x0]
  4071ec:	cmp	x0, #0x0
  4071f0:	b.eq	407250 <printf@plt+0x5ac0>  // b.none
  4071f4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4071f8:	add	x1, x0, #0xed0
  4071fc:	ldrsw	x0, [sp, #60]
  407200:	lsl	x0, x0, #4
  407204:	add	x0, x1, x0
  407208:	ldr	x0, [x0]
  40720c:	ldr	x1, [sp, #24]
  407210:	bl	401690 <strcmp@plt>
  407214:	cmp	w0, #0x0
  407218:	b.ne	407240 <printf@plt+0x5ab0>  // b.any
  40721c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407220:	add	x1, x0, #0xed0
  407224:	ldrsw	x0, [sp, #60]
  407228:	lsl	x0, x0, #4
  40722c:	add	x0, x1, x0
  407230:	ldr	x0, [x0, #8]
  407234:	ldr	w1, [sp, #20]
  407238:	str	w1, [x0]
  40723c:	b	40727c <printf@plt+0x5aec>
  407240:	ldr	w0, [sp, #60]
  407244:	add	w0, w0, #0x1
  407248:	str	w0, [sp, #60]
  40724c:	b	4071d4 <printf@plt+0x5a44>
  407250:	add	x0, sp, #0x28
  407254:	ldr	x1, [sp, #24]
  407258:	bl	416ae0 <printf@plt+0x15350>
  40725c:	add	x1, sp, #0x28
  407260:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  407264:	add	x3, x0, #0xea0
  407268:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40726c:	add	x2, x0, #0xea0
  407270:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407274:	add	x0, x0, #0xdf8
  407278:	bl	417270 <printf@plt+0x15ae0>
  40727c:	ldp	x29, x30, [sp], #64
  407280:	ret
  407284:	sub	sp, sp, #0x10
  407288:	str	w0, [sp, #12]
  40728c:	ldr	w0, [sp, #12]
  407290:	cmp	w0, #0x1
  407294:	b.le	4072a4 <printf@plt+0x5b14>
  407298:	ldr	w0, [sp, #12]
  40729c:	sub	w0, w0, #0x2
  4072a0:	b	4072a8 <printf@plt+0x5b18>
  4072a4:	ldr	w0, [sp, #12]
  4072a8:	add	sp, sp, #0x10
  4072ac:	ret
  4072b0:	sub	sp, sp, #0x10
  4072b4:	str	w0, [sp, #12]
  4072b8:	ldr	w0, [sp, #12]
  4072bc:	and	w0, w0, #0x1
  4072c0:	cmp	w0, #0x0
  4072c4:	b.eq	4072d4 <printf@plt+0x5b44>  // b.none
  4072c8:	ldr	w0, [sp, #12]
  4072cc:	sub	w0, w0, #0x1
  4072d0:	b	4072d8 <printf@plt+0x5b48>
  4072d4:	ldr	w0, [sp, #12]
  4072d8:	add	sp, sp, #0x10
  4072dc:	ret
  4072e0:	sub	sp, sp, #0x10
  4072e4:	str	w0, [sp, #12]
  4072e8:	ldr	w0, [sp, #12]
  4072ec:	cmp	w0, #0x0
  4072f0:	b.ge	40730c <printf@plt+0x5b7c>  // b.tcont
  4072f4:	ldr	w0, [sp, #12]
  4072f8:	neg	w1, w0
  4072fc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407300:	add	x0, x0, #0xe40
  407304:	str	w1, [x0]
  407308:	b	40731c <printf@plt+0x5b8c>
  40730c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407310:	add	x0, x0, #0xe3c
  407314:	ldr	w1, [sp, #12]
  407318:	str	w1, [x0]
  40731c:	nop
  407320:	add	sp, sp, #0x10
  407324:	ret
  407328:	stp	x29, x30, [sp, #-64]!
  40732c:	mov	x29, sp
  407330:	str	x0, [sp, #24]
  407334:	ldr	x0, [sp, #24]
  407338:	ldrb	w0, [x0]
  40733c:	cmp	w0, #0x2b
  407340:	b.eq	407354 <printf@plt+0x5bc4>  // b.none
  407344:	ldr	x0, [sp, #24]
  407348:	ldrb	w0, [x0]
  40734c:	cmp	w0, #0x2d
  407350:	b.ne	407360 <printf@plt+0x5bd0>  // b.any
  407354:	ldr	x0, [sp, #24]
  407358:	add	x0, x0, #0x1
  40735c:	b	407364 <printf@plt+0x5bd4>
  407360:	ldr	x0, [sp, #24]
  407364:	str	x0, [sp, #56]
  407368:	add	x0, sp, #0x28
  40736c:	mov	w2, #0xa                   	// #10
  407370:	mov	x1, x0
  407374:	ldr	x0, [sp, #56]
  407378:	bl	401500 <strtol@plt>
  40737c:	str	x0, [sp, #48]
  407380:	ldr	x0, [sp, #48]
  407384:	cmp	x0, #0x0
  407388:	b.le	4073ac <printf@plt+0x5c1c>
  40738c:	ldr	x0, [sp, #40]
  407390:	ldrb	w0, [x0]
  407394:	cmp	w0, #0x0
  407398:	b.ne	4073ac <printf@plt+0x5c1c>  // b.any
  40739c:	ldr	x1, [sp, #48]
  4073a0:	mov	x0, #0x7fffffff            	// #2147483647
  4073a4:	cmp	x1, x0
  4073a8:	b.le	4073b4 <printf@plt+0x5c24>
  4073ac:	mov	w0, #0x0                   	// #0
  4073b0:	b	4074b0 <printf@plt+0x5d20>
  4073b4:	ldr	x1, [sp, #56]
  4073b8:	ldr	x0, [sp, #24]
  4073bc:	cmp	x1, x0
  4073c0:	b.ls	407498 <printf@plt+0x5d08>  // b.plast
  4073c4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4073c8:	add	x0, x0, #0xaf0
  4073cc:	ldr	w0, [x0]
  4073d0:	cmp	w0, #0x0
  4073d4:	b.ne	4073e8 <printf@plt+0x5c58>  // b.any
  4073d8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4073dc:	add	x0, x0, #0xaf0
  4073e0:	mov	w1, #0xa                   	// #10
  4073e4:	str	w1, [x0]
  4073e8:	ldr	x0, [sp, #24]
  4073ec:	ldrb	w0, [x0]
  4073f0:	cmp	w0, #0x2b
  4073f4:	b.ne	40744c <printf@plt+0x5cbc>  // b.any
  4073f8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4073fc:	add	x0, x0, #0xaf0
  407400:	ldr	w0, [x0]
  407404:	sxtw	x1, w0
  407408:	mov	x2, #0x7fffffff            	// #2147483647
  40740c:	ldr	x0, [sp, #48]
  407410:	sub	x0, x2, x0
  407414:	cmp	x1, x0
  407418:	b.le	407424 <printf@plt+0x5c94>
  40741c:	mov	w0, #0x0                   	// #0
  407420:	b	4074b0 <printf@plt+0x5d20>
  407424:	ldr	x0, [sp, #48]
  407428:	mov	w1, w0
  40742c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407430:	add	x0, x0, #0xaf0
  407434:	ldr	w0, [x0]
  407438:	add	w1, w1, w0
  40743c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407440:	add	x0, x0, #0xaf0
  407444:	str	w1, [x0]
  407448:	b	4074ac <printf@plt+0x5d1c>
  40744c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407450:	add	x0, x0, #0xaf0
  407454:	ldr	w0, [x0]
  407458:	sxtw	x1, w0
  40745c:	ldr	x0, [sp, #48]
  407460:	sub	x0, x1, x0
  407464:	cmp	x0, #0x0
  407468:	b.gt	407474 <printf@plt+0x5ce4>
  40746c:	mov	w0, #0x0                   	// #0
  407470:	b	4074b0 <printf@plt+0x5d20>
  407474:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407478:	add	x0, x0, #0xaf0
  40747c:	ldr	w0, [x0]
  407480:	ldr	x1, [sp, #48]
  407484:	sub	w1, w0, w1
  407488:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40748c:	add	x0, x0, #0xaf0
  407490:	str	w1, [x0]
  407494:	b	4074ac <printf@plt+0x5d1c>
  407498:	ldr	x0, [sp, #48]
  40749c:	mov	w1, w0
  4074a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4074a4:	add	x0, x0, #0xaf0
  4074a8:	str	w1, [x0]
  4074ac:	mov	w0, #0x1                   	// #1
  4074b0:	ldp	x29, x30, [sp], #64
  4074b4:	ret
  4074b8:	sub	sp, sp, #0x10
  4074bc:	str	w0, [sp, #12]
  4074c0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4074c4:	add	x0, x0, #0xe38
  4074c8:	ldr	w1, [sp, #12]
  4074cc:	str	w1, [x0]
  4074d0:	nop
  4074d4:	add	sp, sp, #0x10
  4074d8:	ret
  4074dc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4074e0:	add	x0, x0, #0xad8
  4074e4:	ldr	x0, [x0]
  4074e8:	cmp	x0, #0x0
  4074ec:	b.eq	407500 <printf@plt+0x5d70>  // b.none
  4074f0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4074f4:	add	x0, x0, #0xad8
  4074f8:	ldr	x0, [x0]
  4074fc:	b	407508 <printf@plt+0x5d78>
  407500:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407504:	add	x0, x0, #0xe18
  407508:	ret
  40750c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407510:	add	x0, x0, #0xae0
  407514:	ldr	x0, [x0]
  407518:	cmp	x0, #0x0
  40751c:	b.eq	407530 <printf@plt+0x5da0>  // b.none
  407520:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407524:	add	x0, x0, #0xae0
  407528:	ldr	x0, [x0]
  40752c:	b	407538 <printf@plt+0x5da8>
  407530:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407534:	add	x0, x0, #0xe20
  407538:	ret
  40753c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407540:	add	x0, x0, #0xae8
  407544:	ldr	x0, [x0]
  407548:	cmp	x0, #0x0
  40754c:	b.eq	407560 <printf@plt+0x5dd0>  // b.none
  407550:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407554:	add	x0, x0, #0xae8
  407558:	ldr	x0, [x0]
  40755c:	b	407568 <printf@plt+0x5dd8>
  407560:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407564:	add	x0, x0, #0xe28
  407568:	ret
  40756c:	stp	x29, x30, [sp, #-32]!
  407570:	mov	x29, sp
  407574:	str	x0, [sp, #24]
  407578:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40757c:	add	x0, x0, #0xad8
  407580:	ldr	x0, [x0]
  407584:	cmp	x0, #0x0
  407588:	b.eq	40759c <printf@plt+0x5e0c>  // b.none
  40758c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407590:	add	x0, x0, #0xad8
  407594:	ldr	x0, [x0]
  407598:	bl	401650 <_ZdaPv@plt>
  40759c:	ldr	x0, [sp, #24]
  4075a0:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  4075a4:	mov	x1, x0
  4075a8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4075ac:	add	x0, x0, #0xad8
  4075b0:	str	x1, [x0]
  4075b4:	nop
  4075b8:	ldp	x29, x30, [sp], #32
  4075bc:	ret
  4075c0:	stp	x29, x30, [sp, #-32]!
  4075c4:	mov	x29, sp
  4075c8:	str	x0, [sp, #24]
  4075cc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4075d0:	add	x0, x0, #0xae0
  4075d4:	ldr	x0, [x0]
  4075d8:	cmp	x0, #0x0
  4075dc:	b.eq	4075f0 <printf@plt+0x5e60>  // b.none
  4075e0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4075e4:	add	x0, x0, #0xae0
  4075e8:	ldr	x0, [x0]
  4075ec:	bl	401650 <_ZdaPv@plt>
  4075f0:	ldr	x0, [sp, #24]
  4075f4:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  4075f8:	mov	x1, x0
  4075fc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407600:	add	x0, x0, #0xae0
  407604:	str	x1, [x0]
  407608:	nop
  40760c:	ldp	x29, x30, [sp], #32
  407610:	ret
  407614:	stp	x29, x30, [sp, #-32]!
  407618:	mov	x29, sp
  40761c:	str	x0, [sp, #24]
  407620:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407624:	add	x0, x0, #0xae8
  407628:	ldr	x0, [x0]
  40762c:	cmp	x0, #0x0
  407630:	b.eq	407644 <printf@plt+0x5eb4>  // b.none
  407634:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407638:	add	x0, x0, #0xae8
  40763c:	ldr	x0, [x0]
  407640:	bl	401650 <_ZdaPv@plt>
  407644:	ldr	x0, [sp, #24]
  407648:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  40764c:	mov	x1, x0
  407650:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407654:	add	x0, x0, #0xae8
  407658:	str	x1, [x0]
  40765c:	nop
  407660:	ldp	x29, x30, [sp], #32
  407664:	ret
  407668:	stp	x29, x30, [sp, #-16]!
  40766c:	mov	x29, sp
  407670:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407674:	add	x0, x0, #0xa4c
  407678:	ldr	w0, [x0]
  40767c:	cmp	w0, #0x0
  407680:	b.ne	4076a8 <printf@plt+0x5f18>  // b.any
  407684:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407688:	add	x0, x0, #0xe30
  40768c:	bl	401470 <puts@plt>
  407690:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407694:	add	x0, x0, #0xe40
  407698:	bl	401470 <puts@plt>
  40769c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4076a0:	add	x0, x0, #0xe48
  4076a4:	bl	401470 <puts@plt>
  4076a8:	nop
  4076ac:	ldp	x29, x30, [sp], #16
  4076b0:	ret
  4076b4:	stp	x29, x30, [sp, #-16]!
  4076b8:	mov	x29, sp
  4076bc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076c0:	add	x0, x0, #0xa4c
  4076c4:	ldr	w0, [x0]
  4076c8:	cmp	w0, #0x0
  4076cc:	b.ne	4076e0 <printf@plt+0x5f50>  // b.any
  4076d0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4076d4:	add	x0, x0, #0xe50
  4076d8:	bl	401470 <puts@plt>
  4076dc:	b	407710 <printf@plt+0x5f80>
  4076e0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076e4:	add	x0, x0, #0xa4c
  4076e8:	ldr	w0, [x0]
  4076ec:	cmp	w0, #0x1
  4076f0:	b.ne	407710 <printf@plt+0x5f80>  // b.any
  4076f4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076f8:	add	x0, x0, #0xa48
  4076fc:	ldr	w0, [x0]
  407700:	cmp	w0, #0x0
  407704:	b.ne	407710 <printf@plt+0x5f80>  // b.any
  407708:	mov	w0, #0xa                   	// #10
  40770c:	bl	401580 <putchar@plt>
  407710:	nop
  407714:	ldp	x29, x30, [sp], #16
  407718:	ret
  40771c:	stp	x29, x30, [sp, #-16]!
  407720:	mov	x29, sp
  407724:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407728:	add	x0, x0, #0xa4c
  40772c:	ldr	w0, [x0]
  407730:	cmp	w0, #0x0
  407734:	b.ne	407744 <printf@plt+0x5fb4>  // b.any
  407738:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40773c:	add	x0, x0, #0xe58
  407740:	bl	401470 <puts@plt>
  407744:	nop
  407748:	ldp	x29, x30, [sp], #16
  40774c:	ret
  407750:	stp	x29, x30, [sp, #-32]!
  407754:	mov	x29, sp
  407758:	str	x0, [sp, #24]
  40775c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407760:	add	x0, x0, #0xa4c
  407764:	ldr	w0, [x0]
  407768:	cmp	w0, #0x0
  40776c:	b.ne	40779c <printf@plt+0x600c>  // b.any
  407770:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407774:	add	x0, x0, #0xe68
  407778:	bl	401470 <puts@plt>
  40777c:	ldr	x1, [sp, #24]
  407780:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407784:	add	x0, x0, #0xe70
  407788:	bl	401790 <printf@plt>
  40778c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407790:	add	x0, x0, #0xe80
  407794:	bl	401470 <puts@plt>
  407798:	b	4077f4 <printf@plt+0x6064>
  40779c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4077a0:	add	x0, x0, #0xa4c
  4077a4:	ldr	w0, [x0]
  4077a8:	cmp	w0, #0x1
  4077ac:	b.ne	4077f4 <printf@plt+0x6064>  // b.any
  4077b0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4077b4:	add	x0, x0, #0xa10
  4077b8:	ldr	x0, [x0]
  4077bc:	mov	x1, x0
  4077c0:	ldr	x0, [sp, #24]
  4077c4:	bl	401450 <fputs@plt>
  4077c8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4077cc:	add	x0, x0, #0xa48
  4077d0:	ldr	w0, [x0]
  4077d4:	cmp	w0, #0x0
  4077d8:	b.eq	4077f4 <printf@plt+0x6064>  // b.none
  4077dc:	ldr	x0, [sp, #24]
  4077e0:	ldrb	w0, [x0]
  4077e4:	cmp	w0, #0x0
  4077e8:	b.eq	4077f4 <printf@plt+0x6064>  // b.none
  4077ec:	mov	w0, #0xa                   	// #10
  4077f0:	bl	401580 <putchar@plt>
  4077f4:	nop
  4077f8:	ldp	x29, x30, [sp], #32
  4077fc:	ret
  407800:	sub	sp, sp, #0x10
  407804:	str	w0, [sp, #12]
  407808:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40780c:	add	x0, x0, #0xe44
  407810:	ldr	w1, [sp, #12]
  407814:	str	w1, [x0]
  407818:	nop
  40781c:	add	sp, sp, #0x10
  407820:	ret
  407824:	stp	x29, x30, [sp, #-16]!
  407828:	mov	x29, sp
  40782c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407830:	add	x0, x0, #0xe44
  407834:	ldr	w0, [x0]
  407838:	cmp	w0, #0x0
  40783c:	b.ge	40784c <printf@plt+0x60bc>  // b.tcont
  407840:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407844:	add	x0, x0, #0xe44
  407848:	str	wzr, [x0]
  40784c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407850:	add	x0, x0, #0xe38
  407854:	ldr	w0, [x0]
  407858:	cmp	w0, #0x0
  40785c:	b.lt	40788c <printf@plt+0x60fc>  // b.tstop
  407860:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407864:	add	x0, x0, #0xe38
  407868:	ldr	w1, [x0]
  40786c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407870:	add	x0, x0, #0xe44
  407874:	ldr	w0, [x0]
  407878:	mov	w2, w0
  40787c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407880:	add	x0, x0, #0xe88
  407884:	bl	401790 <printf@plt>
  407888:	b	4078a8 <printf@plt+0x6118>
  40788c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407890:	add	x0, x0, #0xe44
  407894:	ldr	w0, [x0]
  407898:	mov	w1, w0
  40789c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4078a0:	add	x0, x0, #0xea0
  4078a4:	bl	401790 <printf@plt>
  4078a8:	nop
  4078ac:	ldp	x29, x30, [sp], #16
  4078b0:	ret
  4078b4:	sub	sp, sp, #0x10
  4078b8:	str	x0, [sp, #8]
  4078bc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4078c0:	add	x1, x0, #0x760
  4078c4:	ldr	x0, [sp, #8]
  4078c8:	str	x1, [x0]
  4078cc:	ldr	x0, [sp, #8]
  4078d0:	str	wzr, [x0, #8]
  4078d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4078d8:	add	x0, x0, #0xafc
  4078dc:	ldr	w0, [x0]
  4078e0:	add	w2, w0, #0x1
  4078e4:	adrp	x1, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4078e8:	add	x1, x1, #0xafc
  4078ec:	str	w2, [x1]
  4078f0:	ldr	x1, [sp, #8]
  4078f4:	str	w0, [x1, #12]
  4078f8:	nop
  4078fc:	add	sp, sp, #0x10
  407900:	ret
  407904:	sub	sp, sp, #0x10
  407908:	str	x0, [sp, #8]
  40790c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407910:	add	x1, x0, #0x760
  407914:	ldr	x0, [sp, #8]
  407918:	str	x1, [x0]
  40791c:	nop
  407920:	add	sp, sp, #0x10
  407924:	ret
  407928:	stp	x29, x30, [sp, #-32]!
  40792c:	mov	x29, sp
  407930:	str	x0, [sp, #24]
  407934:	ldr	x0, [sp, #24]
  407938:	bl	407904 <printf@plt+0x6174>
  40793c:	mov	x1, #0x10                  	// #16
  407940:	ldr	x0, [sp, #24]
  407944:	bl	419424 <_ZdlPvm@@Base>
  407948:	ldp	x29, x30, [sp], #32
  40794c:	ret
  407950:	stp	x29, x30, [sp, #-80]!
  407954:	mov	x29, sp
  407958:	stp	x19, x20, [sp, #16]
  40795c:	str	x0, [sp, #40]
  407960:	ldr	x0, [sp, #40]
  407964:	str	x0, [sp, #72]
  407968:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40796c:	add	x0, x0, #0xa4c
  407970:	ldr	w0, [x0]
  407974:	cmp	w0, #0x0
  407978:	b.ne	407c00 <printf@plt+0x6470>  // b.any
  40797c:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407980:	add	x0, x0, #0xec0
  407984:	bl	401470 <puts@plt>
  407988:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  40798c:	add	x0, x0, #0xed8
  407990:	bl	401470 <puts@plt>
  407994:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407998:	add	x0, x0, #0xee0
  40799c:	bl	401470 <puts@plt>
  4079a0:	bl	4074dc <printf@plt+0x5d4c>
  4079a4:	mov	x1, x0
  4079a8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4079ac:	add	x0, x0, #0xef8
  4079b0:	bl	401790 <printf@plt>
  4079b4:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4079b8:	add	x0, x0, #0xf00
  4079bc:	bl	401470 <puts@plt>
  4079c0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4079c4:	add	x0, x0, #0xaf0
  4079c8:	ldr	w0, [x0]
  4079cc:	cmp	w0, #0x0
  4079d0:	b.le	407a24 <printf@plt+0x6294>
  4079d4:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  4079d8:	add	x0, x0, #0xaf0
  4079dc:	ldr	w0, [x0]
  4079e0:	add	x3, sp, #0x38
  4079e4:	mov	w2, w0
  4079e8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  4079ec:	add	x1, x0, #0xf18
  4079f0:	mov	x0, x3
  4079f4:	bl	401560 <sprintf@plt>
  4079f8:	add	x0, sp, #0x38
  4079fc:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  407a00:	mov	x20, x0
  407a04:	mov	x0, #0x20                  	// #32
  407a08:	bl	419368 <_Znwm@@Base>
  407a0c:	mov	x19, x0
  407a10:	ldr	x2, [sp, #72]
  407a14:	mov	x1, x20
  407a18:	mov	x0, x19
  407a1c:	bl	410980 <printf@plt+0xf1f0>
  407a20:	str	x19, [sp, #72]
  407a24:	bl	40750c <printf@plt+0x5d7c>
  407a28:	mov	x1, x0
  407a2c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407a30:	add	x0, x0, #0xad0
  407a34:	str	x1, [x0]
  407a38:	ldr	x0, [sp, #72]
  407a3c:	ldr	x0, [x0]
  407a40:	add	x0, x0, #0x70
  407a44:	ldr	x2, [x0]
  407a48:	mov	w1, #0x0                   	// #0
  407a4c:	ldr	x0, [sp, #72]
  407a50:	blr	x2
  407a54:	ldr	x0, [sp, #72]
  407a58:	ldr	x0, [x0]
  407a5c:	add	x0, x0, #0x18
  407a60:	ldr	x2, [x0]
  407a64:	mov	w1, #0x3                   	// #3
  407a68:	ldr	x0, [sp, #72]
  407a6c:	blr	x2
  407a70:	str	w0, [sp, #68]
  407a74:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407a78:	add	x0, x0, #0xf20
  407a7c:	bl	401470 <puts@plt>
  407a80:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407a84:	add	x0, x0, #0xf30
  407a88:	bl	401470 <puts@plt>
  407a8c:	ldr	w1, [sp, #68]
  407a90:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407a94:	add	x0, x0, #0xf40
  407a98:	bl	401790 <printf@plt>
  407a9c:	ldr	w0, [sp, #68]
  407aa0:	cmp	w0, #0x1
  407aa4:	b.ne	407ad0 <printf@plt+0x6340>  // b.any
  407aa8:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407aac:	add	x0, x0, #0xf50
  407ab0:	bl	401470 <puts@plt>
  407ab4:	ldr	x0, [sp, #72]
  407ab8:	ldr	w0, [x0, #12]
  407abc:	mov	w1, w0
  407ac0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407ac4:	add	x0, x0, #0xf68
  407ac8:	bl	401790 <printf@plt>
  407acc:	b	407b14 <printf@plt+0x6384>
  407ad0:	ldr	w0, [sp, #68]
  407ad4:	cmp	w0, #0x2
  407ad8:	b.ne	407aec <printf@plt+0x635c>  // b.any
  407adc:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407ae0:	add	x0, x0, #0xf80
  407ae4:	bl	401470 <puts@plt>
  407ae8:	b	407b14 <printf@plt+0x6384>
  407aec:	ldr	w0, [sp, #68]
  407af0:	cmp	w0, #0x0
  407af4:	cset	w0, eq  // eq = none
  407af8:	and	w0, w0, #0xff
  407afc:	mov	w3, w0
  407b00:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407b04:	add	x2, x0, #0xfb0
  407b08:	mov	w1, #0x13e                 	// #318
  407b0c:	mov	w0, w3
  407b10:	bl	40318c <printf@plt+0x19fc>
  407b14:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x2bdc>
  407b18:	add	x0, x0, #0xfc8
  407b1c:	bl	401470 <puts@plt>
  407b20:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407b24:	add	x0, x0, #0x80
  407b28:	bl	401790 <printf@plt>
  407b2c:	bl	4074dc <printf@plt+0x5d4c>
  407b30:	mov	x1, x0
  407b34:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407b38:	add	x0, x0, #0x98
  407b3c:	bl	401790 <printf@plt>
  407b40:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407b44:	add	x0, x0, #0xa0
  407b48:	bl	401790 <printf@plt>
  407b4c:	bl	40750c <printf@plt+0x5d7c>
  407b50:	mov	x1, x0
  407b54:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407b58:	add	x0, x0, #0xad0
  407b5c:	str	x1, [x0]
  407b60:	ldr	x0, [sp, #72]
  407b64:	ldr	x0, [x0]
  407b68:	add	x0, x0, #0x30
  407b6c:	ldr	x1, [x0]
  407b70:	ldr	x0, [sp, #72]
  407b74:	blr	x1
  407b78:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407b7c:	add	x0, x0, #0xb8
  407b80:	bl	401470 <puts@plt>
  407b84:	ldr	w0, [sp, #68]
  407b88:	cmp	w0, #0x2
  407b8c:	b.ne	407ba8 <printf@plt+0x6418>  // b.any
  407b90:	ldr	x0, [sp, #72]
  407b94:	ldr	w0, [x0, #12]
  407b98:	mov	w1, w0
  407b9c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407ba0:	add	x0, x0, #0xc8
  407ba4:	bl	401790 <printf@plt>
  407ba8:	ldr	x0, [sp, #72]
  407bac:	bl	407cb4 <printf@plt+0x6524>
  407bb0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407bb4:	add	x0, x0, #0xa30
  407bb8:	ldr	w0, [x0]
  407bbc:	cmp	w0, #0x0
  407bc0:	b.ne	407c64 <printf@plt+0x64d4>  // b.any
  407bc4:	ldr	x0, [sp, #72]
  407bc8:	ldr	w1, [x0, #12]
  407bcc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407bd0:	add	x0, x0, #0xe4c
  407bd4:	ldr	w2, [x0]
  407bd8:	ldr	x0, [sp, #72]
  407bdc:	ldr	w3, [x0, #12]
  407be0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407be4:	add	x0, x0, #0xe50
  407be8:	ldr	w0, [x0]
  407bec:	mov	w4, w0
  407bf0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407bf4:	add	x0, x0, #0x118
  407bf8:	bl	401790 <printf@plt>
  407bfc:	b	407c64 <printf@plt+0x64d4>
  407c00:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c04:	add	x0, x0, #0xa4c
  407c08:	ldr	w0, [x0]
  407c0c:	cmp	w0, #0x1
  407c10:	b.ne	407c64 <printf@plt+0x64d4>  // b.any
  407c14:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407c18:	add	x0, x0, #0xa48
  407c1c:	ldr	w0, [x0]
  407c20:	cmp	w0, #0x0
  407c24:	b.eq	407c34 <printf@plt+0x64a4>  // b.none
  407c28:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407c2c:	add	x0, x0, #0x148
  407c30:	bl	401790 <printf@plt>
  407c34:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407c38:	add	x0, x0, #0x158
  407c3c:	bl	401790 <printf@plt>
  407c40:	ldr	x0, [sp, #72]
  407c44:	ldr	x0, [x0]
  407c48:	add	x0, x0, #0x30
  407c4c:	ldr	x1, [x0]
  407c50:	ldr	x0, [sp, #72]
  407c54:	blr	x1
  407c58:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407c5c:	add	x0, x0, #0x160
  407c60:	bl	401790 <printf@plt>
  407c64:	ldr	x0, [sp, #72]
  407c68:	cmp	x0, #0x0
  407c6c:	b.eq	407c80 <printf@plt+0x64f0>  // b.none
  407c70:	ldr	x1, [x0]
  407c74:	add	x1, x1, #0x10
  407c78:	ldr	x1, [x1]
  407c7c:	blr	x1
  407c80:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  407c84:	add	x0, x0, #0xafc
  407c88:	str	wzr, [x0]
  407c8c:	b	407ca8 <printf@plt+0x6518>
  407c90:	mov	x20, x0
  407c94:	mov	x1, #0x20                  	// #32
  407c98:	mov	x0, x19
  407c9c:	bl	419424 <_ZdlPvm@@Base>
  407ca0:	mov	x0, x20
  407ca4:	bl	401730 <_Unwind_Resume@plt>
  407ca8:	ldp	x19, x20, [sp, #16]
  407cac:	ldp	x29, x30, [sp], #80
  407cb0:	ret
  407cb4:	stp	x29, x30, [sp, #-32]!
  407cb8:	mov	x29, sp
  407cbc:	str	x0, [sp, #24]
  407cc0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407cc4:	add	x0, x0, #0x168
  407cc8:	bl	401470 <puts@plt>
  407ccc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407cd0:	add	x0, x0, #0xe3c
  407cd4:	ldr	w0, [x0]
  407cd8:	cmp	w0, #0x0
  407cdc:	b.ge	407cf4 <printf@plt+0x6564>  // b.tcont
  407ce0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407ce4:	add	x0, x0, #0xe40
  407ce8:	ldr	w0, [x0]
  407cec:	cmp	w0, #0x0
  407cf0:	b.lt	407d80 <printf@plt+0x65f0>  // b.tstop
  407cf4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407cf8:	add	x0, x0, #0xe3c
  407cfc:	ldr	w0, [x0]
  407d00:	cmp	w0, #0x0
  407d04:	b.le	407d24 <printf@plt+0x6594>
  407d08:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407d0c:	add	x0, x0, #0xe3c
  407d10:	ldr	w0, [x0]
  407d14:	mov	w1, w0
  407d18:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407d1c:	add	x0, x0, #0x180
  407d20:	bl	401790 <printf@plt>
  407d24:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407d28:	add	x0, x0, #0xe40
  407d2c:	ldr	w0, [x0]
  407d30:	cmp	w0, #0x0
  407d34:	b.le	407d54 <printf@plt+0x65c4>
  407d38:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407d3c:	add	x0, x0, #0xe40
  407d40:	ldr	w0, [x0]
  407d44:	mov	w1, w0
  407d48:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407d4c:	add	x0, x0, #0x1a0
  407d50:	bl	401790 <printf@plt>
  407d54:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407d58:	add	x0, x0, #0xe40
  407d5c:	mov	w1, #0xffffffff            	// #-1
  407d60:	str	w1, [x0]
  407d64:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407d68:	add	x0, x0, #0xe40
  407d6c:	ldr	w1, [x0]
  407d70:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407d74:	add	x0, x0, #0xe3c
  407d78:	str	w1, [x0]
  407d7c:	b	407df4 <printf@plt+0x6664>
  407d80:	ldr	x0, [sp, #24]
  407d84:	ldr	w1, [x0, #12]
  407d88:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407d8c:	add	x0, x0, #0xe4c
  407d90:	ldr	w2, [x0]
  407d94:	ldr	x0, [sp, #24]
  407d98:	ldr	w3, [x0, #12]
  407d9c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407da0:	add	x0, x0, #0xe4c
  407da4:	ldr	w0, [x0]
  407da8:	mov	w4, w0
  407dac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407db0:	add	x0, x0, #0x1c0
  407db4:	bl	401790 <printf@plt>
  407db8:	ldr	x0, [sp, #24]
  407dbc:	ldr	w1, [x0, #12]
  407dc0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407dc4:	add	x0, x0, #0xe50
  407dc8:	ldr	w2, [x0]
  407dcc:	ldr	x0, [sp, #24]
  407dd0:	ldr	w3, [x0, #12]
  407dd4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  407dd8:	add	x0, x0, #0xe50
  407ddc:	ldr	w0, [x0]
  407de0:	mov	w4, w0
  407de4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407de8:	add	x0, x0, #0x200
  407dec:	bl	401790 <printf@plt>
  407df0:	nop
  407df4:	nop
  407df8:	ldp	x29, x30, [sp], #32
  407dfc:	ret
  407e00:	stp	x29, x30, [sp, #-32]!
  407e04:	mov	x29, sp
  407e08:	str	x0, [sp, #24]
  407e0c:	str	w1, [sp, #20]
  407e10:	ldr	x0, [sp, #24]
  407e14:	ldr	w0, [x0, #12]
  407e18:	mov	w1, w0
  407e1c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407e20:	add	x0, x0, #0x238
  407e24:	bl	401790 <printf@plt>
  407e28:	ldr	x0, [sp, #24]
  407e2c:	ldr	w0, [x0, #12]
  407e30:	mov	w1, w0
  407e34:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407e38:	add	x0, x0, #0x248
  407e3c:	bl	401790 <printf@plt>
  407e40:	ldr	x0, [sp, #24]
  407e44:	ldr	w0, [x0, #12]
  407e48:	mov	w1, w0
  407e4c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407e50:	add	x0, x0, #0x258
  407e54:	bl	401790 <printf@plt>
  407e58:	mov	w0, #0x0                   	// #0
  407e5c:	ldp	x29, x30, [sp], #32
  407e60:	ret
  407e64:	stp	x29, x30, [sp, #-32]!
  407e68:	mov	x29, sp
  407e6c:	str	x0, [sp, #24]
  407e70:	ldr	x0, [sp, #24]
  407e74:	ldr	w0, [x0, #12]
  407e78:	mov	w1, w0
  407e7c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407e80:	add	x0, x0, #0x268
  407e84:	bl	401790 <printf@plt>
  407e88:	nop
  407e8c:	ldp	x29, x30, [sp], #32
  407e90:	ret
  407e94:	stp	x29, x30, [sp, #-32]!
  407e98:	mov	x29, sp
  407e9c:	str	x0, [sp, #24]
  407ea0:	ldr	x0, [sp, #24]
  407ea4:	ldr	w0, [x0, #12]
  407ea8:	mov	w1, w0
  407eac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  407eb0:	add	x0, x0, #0x278
  407eb4:	bl	401790 <printf@plt>
  407eb8:	nop
  407ebc:	ldp	x29, x30, [sp], #32
  407ec0:	ret
  407ec4:	sub	sp, sp, #0x10
  407ec8:	str	x0, [sp, #8]
  407ecc:	nop
  407ed0:	add	sp, sp, #0x10
  407ed4:	ret
  407ed8:	sub	sp, sp, #0x10
  407edc:	str	x0, [sp, #8]
  407ee0:	str	w1, [sp, #4]
  407ee4:	nop
  407ee8:	add	sp, sp, #0x10
  407eec:	ret
  407ef0:	sub	sp, sp, #0x10
  407ef4:	str	x0, [sp, #8]
  407ef8:	mov	w0, #0x0                   	// #0
  407efc:	add	sp, sp, #0x10
  407f00:	ret
  407f04:	sub	sp, sp, #0x10
  407f08:	str	x0, [sp, #8]
  407f0c:	mov	w0, #0x0                   	// #0
  407f10:	add	sp, sp, #0x10
  407f14:	ret
  407f18:	sub	sp, sp, #0x10
  407f1c:	str	x0, [sp, #8]
  407f20:	mov	w0, #0x0                   	// #0
  407f24:	add	sp, sp, #0x10
  407f28:	ret
  407f2c:	sub	sp, sp, #0x10
  407f30:	str	x0, [sp, #8]
  407f34:	str	w1, [sp, #4]
  407f38:	nop
  407f3c:	add	sp, sp, #0x10
  407f40:	ret
  407f44:	sub	sp, sp, #0x10
  407f48:	str	x0, [sp, #8]
  407f4c:	str	w1, [sp, #4]
  407f50:	str	w2, [sp]
  407f54:	nop
  407f58:	add	sp, sp, #0x10
  407f5c:	ret
  407f60:	stp	x29, x30, [sp, #-48]!
  407f64:	mov	x29, sp
  407f68:	str	x0, [sp, #24]
  407f6c:	str	x1, [sp, #16]
  407f70:	mov	x0, #0x50                  	// #80
  407f74:	bl	401440 <_Znam@plt>
  407f78:	mov	x1, x0
  407f7c:	ldr	x0, [sp, #24]
  407f80:	str	x1, [x0, #8]
  407f84:	str	wzr, [sp, #44]
  407f88:	ldr	w0, [sp, #44]
  407f8c:	cmp	w0, #0x9
  407f90:	b.gt	407fbc <printf@plt+0x682c>
  407f94:	ldr	x0, [sp, #24]
  407f98:	ldr	x1, [x0, #8]
  407f9c:	ldrsw	x0, [sp, #44]
  407fa0:	lsl	x0, x0, #3
  407fa4:	add	x0, x1, x0
  407fa8:	str	xzr, [x0]
  407fac:	ldr	w0, [sp, #44]
  407fb0:	add	w0, w0, #0x1
  407fb4:	str	w0, [sp, #44]
  407fb8:	b	407f88 <printf@plt+0x67f8>
  407fbc:	ldr	x0, [sp, #24]
  407fc0:	mov	w1, #0xa                   	// #10
  407fc4:	str	w1, [x0]
  407fc8:	ldr	x0, [sp, #24]
  407fcc:	mov	w1, #0x1                   	// #1
  407fd0:	str	w1, [x0, #16]
  407fd4:	ldr	x0, [sp, #24]
  407fd8:	ldr	x0, [x0, #8]
  407fdc:	ldr	x1, [sp, #16]
  407fe0:	str	x1, [x0]
  407fe4:	nop
  407fe8:	ldp	x29, x30, [sp], #48
  407fec:	ret
  407ff0:	stp	x29, x30, [sp, #-48]!
  407ff4:	mov	x29, sp
  407ff8:	str	x0, [sp, #24]
  407ffc:	str	x1, [sp, #16]
  408000:	ldr	x0, [sp, #24]
  408004:	ldr	w1, [x0, #16]
  408008:	ldr	x0, [sp, #24]
  40800c:	ldr	w0, [x0]
  408010:	cmp	w1, w0
  408014:	b.lt	4080a8 <printf@plt+0x6918>  // b.tstop
  408018:	ldr	x0, [sp, #24]
  40801c:	ldr	x0, [x0, #8]
  408020:	str	x0, [sp, #40]
  408024:	ldr	x0, [sp, #24]
  408028:	ldr	w0, [x0]
  40802c:	lsl	w1, w0, #1
  408030:	ldr	x0, [sp, #24]
  408034:	str	w1, [x0]
  408038:	ldr	x0, [sp, #24]
  40803c:	ldr	w0, [x0]
  408040:	sxtw	x0, w0
  408044:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  408048:	cmp	x0, x1
  40804c:	b.hi	40809c <printf@plt+0x690c>  // b.pmore
  408050:	lsl	x0, x0, #3
  408054:	bl	401440 <_Znam@plt>
  408058:	mov	x1, x0
  40805c:	ldr	x0, [sp, #24]
  408060:	str	x1, [x0, #8]
  408064:	ldr	x0, [sp, #24]
  408068:	ldr	x3, [x0, #8]
  40806c:	ldr	x0, [sp, #24]
  408070:	ldr	w0, [x0, #16]
  408074:	sxtw	x0, w0
  408078:	lsl	x0, x0, #3
  40807c:	mov	x2, x0
  408080:	ldr	x1, [sp, #40]
  408084:	mov	x0, x3
  408088:	bl	401460 <memcpy@plt>
  40808c:	ldr	x0, [sp, #40]
  408090:	cmp	x0, #0x0
  408094:	b.eq	4080a8 <printf@plt+0x6918>  // b.none
  408098:	b	4080a0 <printf@plt+0x6910>
  40809c:	bl	401680 <__cxa_throw_bad_array_new_length@plt>
  4080a0:	ldr	x0, [sp, #40]
  4080a4:	bl	401650 <_ZdaPv@plt>
  4080a8:	ldr	x0, [sp, #24]
  4080ac:	ldr	x1, [x0, #8]
  4080b0:	ldr	x0, [sp, #24]
  4080b4:	ldr	w0, [x0, #16]
  4080b8:	add	w3, w0, #0x1
  4080bc:	ldr	x2, [sp, #24]
  4080c0:	str	w3, [x2, #16]
  4080c4:	sxtw	x0, w0
  4080c8:	lsl	x0, x0, #3
  4080cc:	add	x0, x1, x0
  4080d0:	ldr	x1, [sp, #16]
  4080d4:	str	x1, [x0]
  4080d8:	nop
  4080dc:	ldp	x29, x30, [sp], #48
  4080e0:	ret
  4080e4:	stp	x29, x30, [sp, #-48]!
  4080e8:	mov	x29, sp
  4080ec:	str	x0, [sp, #24]
  4080f0:	str	wzr, [sp, #44]
  4080f4:	ldr	x0, [sp, #24]
  4080f8:	ldr	w0, [x0, #16]
  4080fc:	ldr	w1, [sp, #44]
  408100:	cmp	w1, w0
  408104:	b.ge	408148 <printf@plt+0x69b8>  // b.tcont
  408108:	ldr	x0, [sp, #24]
  40810c:	ldr	x1, [x0, #8]
  408110:	ldrsw	x0, [sp, #44]
  408114:	lsl	x0, x0, #3
  408118:	add	x0, x1, x0
  40811c:	ldr	x0, [x0]
  408120:	cmp	x0, #0x0
  408124:	b.eq	408138 <printf@plt+0x69a8>  // b.none
  408128:	ldr	x1, [x0]
  40812c:	add	x1, x1, #0x10
  408130:	ldr	x1, [x1]
  408134:	blr	x1
  408138:	ldr	w0, [sp, #44]
  40813c:	add	w0, w0, #0x1
  408140:	str	w0, [sp, #44]
  408144:	b	4080f4 <printf@plt+0x6964>
  408148:	ldr	x0, [sp, #24]
  40814c:	ldr	x0, [x0, #8]
  408150:	cmp	x0, #0x0
  408154:	b.eq	408164 <printf@plt+0x69d4>  // b.none
  408158:	ldr	x0, [sp, #24]
  40815c:	ldr	x0, [x0, #8]
  408160:	bl	401650 <_ZdaPv@plt>
  408164:	nop
  408168:	ldp	x29, x30, [sp], #48
  40816c:	ret
  408170:	stp	x29, x30, [sp, #-48]!
  408174:	mov	x29, sp
  408178:	str	x0, [sp, #24]
  40817c:	str	w1, [sp, #20]
  408180:	str	wzr, [sp, #44]
  408184:	ldr	x0, [sp, #24]
  408188:	ldr	w0, [x0, #16]
  40818c:	ldr	w1, [sp, #44]
  408190:	cmp	w1, w0
  408194:	b.ge	4081f0 <printf@plt+0x6a60>  // b.tcont
  408198:	ldr	x0, [sp, #24]
  40819c:	ldr	x1, [x0, #8]
  4081a0:	ldrsw	x0, [sp, #44]
  4081a4:	lsl	x0, x0, #3
  4081a8:	add	x0, x1, x0
  4081ac:	ldr	x3, [x0]
  4081b0:	ldr	x0, [sp, #24]
  4081b4:	ldr	x1, [x0, #8]
  4081b8:	ldrsw	x0, [sp, #44]
  4081bc:	lsl	x0, x0, #3
  4081c0:	add	x0, x1, x0
  4081c4:	ldr	x0, [x0]
  4081c8:	ldr	x0, [x0]
  4081cc:	add	x0, x0, #0x70
  4081d0:	ldr	x2, [x0]
  4081d4:	ldr	w1, [sp, #20]
  4081d8:	mov	x0, x3
  4081dc:	blr	x2
  4081e0:	ldr	w0, [sp, #44]
  4081e4:	add	w0, w0, #0x1
  4081e8:	str	w0, [sp, #44]
  4081ec:	b	408184 <printf@plt+0x69f4>
  4081f0:	nop
  4081f4:	ldp	x29, x30, [sp], #48
  4081f8:	ret
  4081fc:	stp	x29, x30, [sp, #-32]!
  408200:	mov	x29, sp
  408204:	str	x0, [sp, #24]
  408208:	str	x1, [sp, #16]
  40820c:	ldr	x0, [sp, #24]
  408210:	bl	4078b4 <printf@plt+0x6124>
  408214:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408218:	add	x1, x0, #0x6d8
  40821c:	ldr	x0, [sp, #24]
  408220:	str	x1, [x0]
  408224:	ldr	x0, [sp, #24]
  408228:	ldr	x1, [sp, #16]
  40822c:	str	x1, [x0, #16]
  408230:	ldr	x0, [sp, #24]
  408234:	ldr	x0, [x0, #16]
  408238:	ldr	w1, [x0, #8]
  40823c:	ldr	x0, [sp, #24]
  408240:	str	w1, [x0, #8]
  408244:	nop
  408248:	ldp	x29, x30, [sp], #32
  40824c:	ret
  408250:	stp	x29, x30, [sp, #-32]!
  408254:	mov	x29, sp
  408258:	str	x0, [sp, #24]
  40825c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408260:	add	x1, x0, #0x6d8
  408264:	ldr	x0, [sp, #24]
  408268:	str	x1, [x0]
  40826c:	ldr	x0, [sp, #24]
  408270:	ldr	x0, [x0, #16]
  408274:	cmp	x0, #0x0
  408278:	b.eq	40828c <printf@plt+0x6afc>  // b.none
  40827c:	ldr	x1, [x0]
  408280:	add	x1, x1, #0x10
  408284:	ldr	x1, [x1]
  408288:	blr	x1
  40828c:	ldr	x0, [sp, #24]
  408290:	bl	407904 <printf@plt+0x6174>
  408294:	nop
  408298:	ldp	x29, x30, [sp], #32
  40829c:	ret
  4082a0:	stp	x29, x30, [sp, #-32]!
  4082a4:	mov	x29, sp
  4082a8:	str	x0, [sp, #24]
  4082ac:	ldr	x0, [sp, #24]
  4082b0:	bl	408250 <printf@plt+0x6ac0>
  4082b4:	mov	x1, #0x18                  	// #24
  4082b8:	ldr	x0, [sp, #24]
  4082bc:	bl	419424 <_ZdlPvm@@Base>
  4082c0:	ldp	x29, x30, [sp], #32
  4082c4:	ret
  4082c8:	stp	x29, x30, [sp, #-48]!
  4082cc:	mov	x29, sp
  4082d0:	str	x0, [sp, #24]
  4082d4:	str	w1, [sp, #20]
  4082d8:	ldr	x0, [sp, #24]
  4082dc:	ldr	x3, [x0, #16]
  4082e0:	ldr	x0, [sp, #24]
  4082e4:	ldr	x0, [x0, #16]
  4082e8:	ldr	x0, [x0]
  4082ec:	add	x0, x0, #0x18
  4082f0:	ldr	x2, [x0]
  4082f4:	ldr	w1, [sp, #20]
  4082f8:	mov	x0, x3
  4082fc:	blr	x2
  408300:	str	w0, [sp, #44]
  408304:	ldr	x0, [sp, #24]
  408308:	ldr	w1, [x0, #12]
  40830c:	ldr	x0, [sp, #24]
  408310:	ldr	x0, [x0, #16]
  408314:	ldr	w0, [x0, #12]
  408318:	mov	w2, w0
  40831c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408320:	add	x0, x0, #0x288
  408324:	bl	401790 <printf@plt>
  408328:	ldr	x0, [sp, #24]
  40832c:	ldr	w1, [x0, #12]
  408330:	ldr	x0, [sp, #24]
  408334:	ldr	x0, [x0, #16]
  408338:	ldr	w0, [x0, #12]
  40833c:	mov	w2, w0
  408340:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408344:	add	x0, x0, #0x2a0
  408348:	bl	401790 <printf@plt>
  40834c:	ldr	x0, [sp, #24]
  408350:	ldr	w1, [x0, #12]
  408354:	ldr	x0, [sp, #24]
  408358:	ldr	x0, [x0, #16]
  40835c:	ldr	w0, [x0, #12]
  408360:	mov	w2, w0
  408364:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408368:	add	x0, x0, #0x2b8
  40836c:	bl	401790 <printf@plt>
  408370:	ldr	w0, [sp, #44]
  408374:	ldp	x29, x30, [sp], #48
  408378:	ret
  40837c:	stp	x29, x30, [sp, #-32]!
  408380:	mov	x29, sp
  408384:	str	x0, [sp, #24]
  408388:	ldr	x0, [sp, #24]
  40838c:	ldr	x2, [x0, #16]
  408390:	ldr	x0, [sp, #24]
  408394:	ldr	x0, [x0, #16]
  408398:	ldr	x0, [x0]
  40839c:	add	x0, x0, #0x20
  4083a0:	ldr	x1, [x0]
  4083a4:	mov	x0, x2
  4083a8:	blr	x1
  4083ac:	ldr	x0, [sp, #24]
  4083b0:	ldr	w1, [x0, #12]
  4083b4:	ldr	x0, [sp, #24]
  4083b8:	ldr	x0, [x0, #16]
  4083bc:	ldr	w0, [x0, #12]
  4083c0:	mov	w2, w0
  4083c4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4083c8:	add	x0, x0, #0x2d0
  4083cc:	bl	401790 <printf@plt>
  4083d0:	nop
  4083d4:	ldp	x29, x30, [sp], #32
  4083d8:	ret
  4083dc:	stp	x29, x30, [sp, #-32]!
  4083e0:	mov	x29, sp
  4083e4:	str	x0, [sp, #24]
  4083e8:	ldr	x0, [sp, #24]
  4083ec:	ldr	x2, [x0, #16]
  4083f0:	ldr	x0, [sp, #24]
  4083f4:	ldr	x0, [x0, #16]
  4083f8:	ldr	x0, [x0]
  4083fc:	add	x0, x0, #0x28
  408400:	ldr	x1, [x0]
  408404:	mov	x0, x2
  408408:	blr	x1
  40840c:	ldr	x0, [sp, #24]
  408410:	ldr	w1, [x0, #12]
  408414:	ldr	x0, [sp, #24]
  408418:	ldr	x0, [x0, #16]
  40841c:	ldr	w0, [x0, #12]
  408420:	mov	w2, w0
  408424:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408428:	add	x0, x0, #0x2e8
  40842c:	bl	401790 <printf@plt>
  408430:	nop
  408434:	ldp	x29, x30, [sp], #32
  408438:	ret
  40843c:	stp	x29, x30, [sp, #-32]!
  408440:	mov	x29, sp
  408444:	str	x0, [sp, #24]
  408448:	str	w1, [sp, #20]
  40844c:	ldr	x0, [sp, #24]
  408450:	ldr	x3, [x0, #16]
  408454:	ldr	x0, [sp, #24]
  408458:	ldr	x0, [x0, #16]
  40845c:	ldr	x0, [x0]
  408460:	add	x0, x0, #0x70
  408464:	ldr	x2, [x0]
  408468:	ldr	w1, [sp, #20]
  40846c:	mov	x0, x3
  408470:	blr	x2
  408474:	nop
  408478:	ldp	x29, x30, [sp], #32
  40847c:	ret
  408480:	stp	x29, x30, [sp, #-32]!
  408484:	mov	x29, sp
  408488:	str	x0, [sp, #24]
  40848c:	str	w1, [sp, #20]
  408490:	ldr	x0, [sp, #24]
  408494:	ldr	w0, [x0, #12]
  408498:	mov	w1, w0
  40849c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4084a0:	add	x0, x0, #0x300
  4084a4:	bl	401790 <printf@plt>
  4084a8:	ldr	x0, [sp, #24]
  4084ac:	ldr	x0, [x0]
  4084b0:	add	x0, x0, #0x30
  4084b4:	ldr	x1, [x0]
  4084b8:	ldr	x0, [sp, #24]
  4084bc:	blr	x1
  4084c0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4084c4:	add	x0, x0, #0x318
  4084c8:	bl	401470 <puts@plt>
  4084cc:	ldr	x0, [sp, #24]
  4084d0:	ldr	w0, [x0, #12]
  4084d4:	mov	w1, w0
  4084d8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4084dc:	add	x0, x0, #0x320
  4084e0:	bl	401790 <printf@plt>
  4084e4:	ldr	x0, [sp, #24]
  4084e8:	ldr	w0, [x0, #12]
  4084ec:	mov	w1, w0
  4084f0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4084f4:	add	x0, x0, #0x338
  4084f8:	bl	401790 <printf@plt>
  4084fc:	ldr	x0, [sp, #24]
  408500:	ldr	w0, [x0, #12]
  408504:	mov	w1, w0
  408508:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40850c:	add	x0, x0, #0x350
  408510:	bl	401790 <printf@plt>
  408514:	ldr	x0, [sp, #24]
  408518:	ldr	w0, [x0, #12]
  40851c:	mov	w1, w0
  408520:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408524:	add	x0, x0, #0x368
  408528:	bl	401790 <printf@plt>
  40852c:	mov	w0, #0x0                   	// #0
  408530:	ldp	x29, x30, [sp], #32
  408534:	ret
  408538:	sub	sp, sp, #0x10
  40853c:	str	x0, [sp, #8]
  408540:	nop
  408544:	add	sp, sp, #0x10
  408548:	ret
  40854c:	sub	sp, sp, #0x10
  408550:	str	x0, [sp, #8]
  408554:	nop
  408558:	add	sp, sp, #0x10
  40855c:	ret
  408560:	sub	sp, sp, #0x10
  408564:	str	x0, [sp, #8]
  408568:	mov	w0, #0x0                   	// #0
  40856c:	add	sp, sp, #0x10
  408570:	ret
  408574:	sub	sp, sp, #0x10
  408578:	str	x0, [sp, #8]
  40857c:	mov	w0, #0x1                   	// #1
  408580:	add	sp, sp, #0x10
  408584:	ret
  408588:	stp	x29, x30, [sp, #-32]!
  40858c:	mov	x29, sp
  408590:	str	x0, [sp, #24]
  408594:	str	x1, [sp, #16]
  408598:	ldr	x0, [sp, #24]
  40859c:	bl	408b3c <printf@plt+0x73ac>
  4085a0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4085a4:	add	x1, x0, #0x5c8
  4085a8:	ldr	x0, [sp, #24]
  4085ac:	str	x1, [x0]
  4085b0:	ldr	x0, [sp, #24]
  4085b4:	ldr	x1, [sp, #16]
  4085b8:	str	x1, [x0, #16]
  4085bc:	nop
  4085c0:	ldp	x29, x30, [sp], #32
  4085c4:	ret
  4085c8:	stp	x29, x30, [sp, #-32]!
  4085cc:	mov	x29, sp
  4085d0:	str	x0, [sp, #24]
  4085d4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4085d8:	add	x1, x0, #0x5c8
  4085dc:	ldr	x0, [sp, #24]
  4085e0:	str	x1, [x0]
  4085e4:	ldr	x0, [sp, #24]
  4085e8:	ldr	x0, [x0, #16]
  4085ec:	bl	401510 <free@plt>
  4085f0:	ldr	x0, [sp, #24]
  4085f4:	bl	408b6c <printf@plt+0x73dc>
  4085f8:	nop
  4085fc:	ldp	x29, x30, [sp], #32
  408600:	ret
  408604:	stp	x29, x30, [sp, #-32]!
  408608:	mov	x29, sp
  40860c:	str	x0, [sp, #24]
  408610:	ldr	x0, [sp, #24]
  408614:	bl	4085c8 <printf@plt+0x6e38>
  408618:	mov	x1, #0x18                  	// #24
  40861c:	ldr	x0, [sp, #24]
  408620:	bl	419424 <_ZdlPvm@@Base>
  408624:	ldp	x29, x30, [sp], #32
  408628:	ret
  40862c:	stp	x29, x30, [sp, #-32]!
  408630:	mov	x29, sp
  408634:	str	x0, [sp, #24]
  408638:	ldr	x0, [sp, #24]
  40863c:	ldr	x0, [x0, #16]
  408640:	cmp	x0, #0x0
  408644:	b.eq	4086fc <printf@plt+0x6f6c>  // b.none
  408648:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40864c:	add	x0, x0, #0xa4c
  408650:	ldr	w0, [x0]
  408654:	cmp	w0, #0x0
  408658:	b.ne	408680 <printf@plt+0x6ef0>  // b.any
  40865c:	ldr	x0, [sp, #24]
  408660:	ldr	x2, [x0, #16]
  408664:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408668:	add	x0, x0, #0xa10
  40866c:	ldr	x0, [x0]
  408670:	mov	x1, x0
  408674:	mov	x0, x2
  408678:	bl	401450 <fputs@plt>
  40867c:	b	4086fc <printf@plt+0x6f6c>
  408680:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408684:	add	x0, x0, #0xa4c
  408688:	ldr	w0, [x0]
  40868c:	cmp	w0, #0x1
  408690:	b.ne	4086fc <printf@plt+0x6f6c>  // b.any
  408694:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408698:	add	x0, x0, #0xa10
  40869c:	ldr	x0, [x0]
  4086a0:	mov	x3, x0
  4086a4:	mov	x2, #0x7                   	// #7
  4086a8:	mov	x1, #0x1                   	// #1
  4086ac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4086b0:	add	x0, x0, #0x380
  4086b4:	bl	401720 <fwrite@plt>
  4086b8:	ldr	x0, [sp, #24]
  4086bc:	ldr	x2, [x0, #16]
  4086c0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086c4:	add	x0, x0, #0xa10
  4086c8:	ldr	x0, [x0]
  4086cc:	mov	x1, x0
  4086d0:	mov	x0, x2
  4086d4:	bl	401450 <fputs@plt>
  4086d8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4086dc:	add	x0, x0, #0xa10
  4086e0:	ldr	x0, [x0]
  4086e4:	mov	x3, x0
  4086e8:	mov	x2, #0x8                   	// #8
  4086ec:	mov	x1, #0x1                   	// #1
  4086f0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4086f4:	add	x0, x0, #0x388
  4086f8:	bl	401720 <fwrite@plt>
  4086fc:	nop
  408700:	ldp	x29, x30, [sp], #32
  408704:	ret
  408708:	stp	x29, x30, [sp, #-32]!
  40870c:	mov	x29, sp
  408710:	str	x0, [sp, #24]
  408714:	ldr	x0, [sp, #24]
  408718:	bl	4078b4 <printf@plt+0x6124>
  40871c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408720:	add	x1, x0, #0x540
  408724:	ldr	x0, [sp, #24]
  408728:	str	x1, [x0]
  40872c:	ldr	x0, [sp, #24]
  408730:	str	wzr, [x0, #16]
  408734:	nop
  408738:	ldp	x29, x30, [sp], #32
  40873c:	ret
  408740:	stp	x29, x30, [sp, #-32]!
  408744:	mov	x29, sp
  408748:	str	x0, [sp, #24]
  40874c:	ldr	x0, [sp, #24]
  408750:	ldr	w0, [x0, #16]
  408754:	cmp	w0, #0x0
  408758:	b.ne	408768 <printf@plt+0x6fd8>  // b.any
  40875c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408760:	add	x0, x0, #0x398
  408764:	bl	401790 <printf@plt>
  408768:	nop
  40876c:	ldp	x29, x30, [sp], #32
  408770:	ret
  408774:	stp	x29, x30, [sp, #-32]!
  408778:	mov	x29, sp
  40877c:	str	x0, [sp, #24]
  408780:	str	w1, [sp, #20]
  408784:	ldr	w0, [sp, #20]
  408788:	cmp	w0, #0x0
  40878c:	b.le	4087c0 <printf@plt+0x7030>
  408790:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  408794:	add	x3, x0, #0xea0
  408798:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40879c:	add	x2, x0, #0xea0
  4087a0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4087a4:	add	x1, x0, #0xea0
  4087a8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4087ac:	add	x0, x0, #0x3a0
  4087b0:	bl	417270 <printf@plt+0x15ae0>
  4087b4:	ldr	x0, [sp, #24]
  4087b8:	mov	w1, #0x1                   	// #1
  4087bc:	str	w1, [x0, #16]
  4087c0:	nop
  4087c4:	ldp	x29, x30, [sp], #32
  4087c8:	ret
  4087cc:	stp	x29, x30, [sp, #-32]!
  4087d0:	mov	x29, sp
  4087d4:	str	x0, [sp, #24]
  4087d8:	ldr	x0, [sp, #24]
  4087dc:	bl	408b3c <printf@plt+0x73ac>
  4087e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4087e4:	add	x1, x0, #0x4b8
  4087e8:	ldr	x0, [sp, #24]
  4087ec:	str	x1, [x0]
  4087f0:	ldr	x0, [sp, #24]
  4087f4:	mov	w1, #0x8                   	// #8
  4087f8:	str	w1, [x0, #8]
  4087fc:	nop
  408800:	ldp	x29, x30, [sp], #32
  408804:	ret
  408808:	stp	x29, x30, [sp, #-32]!
  40880c:	mov	x29, sp
  408810:	str	x0, [sp, #24]
  408814:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408818:	add	x0, x0, #0xa4c
  40881c:	ldr	w0, [x0]
  408820:	cmp	w0, #0x0
  408824:	b.ne	408848 <printf@plt+0x70b8>  // b.any
  408828:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40882c:	add	x0, x0, #0xe70
  408830:	ldr	w0, [x0]
  408834:	mov	w1, w0
  408838:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40883c:	add	x0, x0, #0x3c8
  408840:	bl	401790 <printf@plt>
  408844:	b	408868 <printf@plt+0x70d8>
  408848:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40884c:	add	x0, x0, #0xa4c
  408850:	ldr	w0, [x0]
  408854:	cmp	w0, #0x1
  408858:	b.ne	408868 <printf@plt+0x70d8>  // b.any
  40885c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408860:	add	x0, x0, #0x3d0
  408864:	bl	401790 <printf@plt>
  408868:	nop
  40886c:	ldp	x29, x30, [sp], #32
  408870:	ret
  408874:	stp	x29, x30, [sp, #-32]!
  408878:	mov	x29, sp
  40887c:	str	x0, [sp, #24]
  408880:	ldr	x0, [sp, #24]
  408884:	bl	408b3c <printf@plt+0x73ac>
  408888:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40888c:	add	x1, x0, #0x430
  408890:	ldr	x0, [sp, #24]
  408894:	str	x1, [x0]
  408898:	ldr	x0, [sp, #24]
  40889c:	mov	w1, #0x8                   	// #8
  4088a0:	str	w1, [x0, #8]
  4088a4:	nop
  4088a8:	ldp	x29, x30, [sp], #32
  4088ac:	ret
  4088b0:	stp	x29, x30, [sp, #-32]!
  4088b4:	mov	x29, sp
  4088b8:	str	x0, [sp, #24]
  4088bc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4088c0:	add	x0, x0, #0xa4c
  4088c4:	ldr	w0, [x0]
  4088c8:	cmp	w0, #0x0
  4088cc:	b.ne	4088f0 <printf@plt+0x7160>  // b.any
  4088d0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4088d4:	add	x0, x0, #0xe68
  4088d8:	ldr	w0, [x0]
  4088dc:	mov	w1, w0
  4088e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4088e4:	add	x0, x0, #0x3c8
  4088e8:	bl	401790 <printf@plt>
  4088ec:	b	408910 <printf@plt+0x7180>
  4088f0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4088f4:	add	x0, x0, #0xa4c
  4088f8:	ldr	w0, [x0]
  4088fc:	cmp	w0, #0x1
  408900:	b.ne	408910 <printf@plt+0x7180>  // b.any
  408904:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408908:	add	x0, x0, #0x3e8
  40890c:	bl	401790 <printf@plt>
  408910:	nop
  408914:	ldp	x29, x30, [sp], #32
  408918:	ret
  40891c:	stp	x29, x30, [sp, #-48]!
  408920:	mov	x29, sp
  408924:	str	x0, [sp, #24]
  408928:	str	x1, [sp, #16]
  40892c:	ldr	x0, [sp, #24]
  408930:	ldr	x0, [x0, #8]
  408934:	ldr	x2, [x0]
  408938:	ldr	x0, [sp, #24]
  40893c:	ldr	x0, [x0, #8]
  408940:	ldr	x0, [x0]
  408944:	ldr	x0, [x0]
  408948:	ldr	x1, [x0]
  40894c:	mov	x0, x2
  408950:	blr	x1
  408954:	mov	w0, #0x1                   	// #1
  408958:	str	w0, [sp, #44]
  40895c:	ldr	x0, [sp, #24]
  408960:	ldr	w0, [x0, #16]
  408964:	ldr	w1, [sp, #44]
  408968:	cmp	w1, w0
  40896c:	b.ge	4089d8 <printf@plt+0x7248>  // b.tcont
  408970:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408974:	add	x0, x0, #0xa18
  408978:	ldr	x0, [x0]
  40897c:	mov	x1, x0
  408980:	ldr	x0, [sp, #16]
  408984:	bl	401450 <fputs@plt>
  408988:	ldr	x0, [sp, #24]
  40898c:	ldr	x1, [x0, #8]
  408990:	ldrsw	x0, [sp, #44]
  408994:	lsl	x0, x0, #3
  408998:	add	x0, x1, x0
  40899c:	ldr	x2, [x0]
  4089a0:	ldr	x0, [sp, #24]
  4089a4:	ldr	x1, [x0, #8]
  4089a8:	ldrsw	x0, [sp, #44]
  4089ac:	lsl	x0, x0, #3
  4089b0:	add	x0, x1, x0
  4089b4:	ldr	x0, [x0]
  4089b8:	ldr	x0, [x0]
  4089bc:	ldr	x1, [x0]
  4089c0:	mov	x0, x2
  4089c4:	blr	x1
  4089c8:	ldr	w0, [sp, #44]
  4089cc:	add	w0, w0, #0x1
  4089d0:	str	w0, [sp, #44]
  4089d4:	b	40895c <printf@plt+0x71cc>
  4089d8:	nop
  4089dc:	ldp	x29, x30, [sp], #48
  4089e0:	ret
  4089e4:	stp	x29, x30, [sp, #-32]!
  4089e8:	mov	x29, sp
  4089ec:	str	x0, [sp, #24]
  4089f0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4089f4:	add	x0, x0, #0xa18
  4089f8:	ldr	x3, [x0]
  4089fc:	ldr	x0, [sp, #24]
  408a00:	ldr	x0, [x0, #16]
  408a04:	cmp	x0, #0x0
  408a08:	b.eq	408a18 <printf@plt+0x7288>  // b.none
  408a0c:	ldr	x0, [sp, #24]
  408a10:	ldr	x0, [x0, #16]
  408a14:	b	408a20 <printf@plt+0x7290>
  408a18:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408a1c:	add	x0, x0, #0x408
  408a20:	mov	x2, x0
  408a24:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408a28:	add	x1, x0, #0x410
  408a2c:	mov	x0, x3
  408a30:	bl	4014a0 <fprintf@plt>
  408a34:	nop
  408a38:	ldp	x29, x30, [sp], #32
  408a3c:	ret
  408a40:	stp	x29, x30, [sp, #-32]!
  408a44:	mov	x29, sp
  408a48:	str	x0, [sp, #24]
  408a4c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408a50:	add	x0, x0, #0xa18
  408a54:	ldr	x0, [x0]
  408a58:	mov	x1, x0
  408a5c:	mov	w0, #0x5e                  	// #94
  408a60:	bl	401600 <fputc@plt>
  408a64:	nop
  408a68:	ldp	x29, x30, [sp], #32
  408a6c:	ret
  408a70:	stp	x29, x30, [sp, #-32]!
  408a74:	mov	x29, sp
  408a78:	str	x0, [sp, #24]
  408a7c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408a80:	add	x0, x0, #0xa18
  408a84:	ldr	x0, [x0]
  408a88:	mov	x1, x0
  408a8c:	mov	w0, #0x7e                  	// #126
  408a90:	bl	401600 <fputc@plt>
  408a94:	nop
  408a98:	ldp	x29, x30, [sp], #32
  408a9c:	ret
  408aa0:	stp	x29, x30, [sp, #-32]!
  408aa4:	mov	x29, sp
  408aa8:	str	x0, [sp, #24]
  408aac:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408ab0:	add	x0, x0, #0xa18
  408ab4:	ldr	x0, [x0]
  408ab8:	mov	x3, x0
  408abc:	mov	x2, #0x5                   	// #5
  408ac0:	mov	x1, #0x1                   	// #1
  408ac4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408ac8:	add	x0, x0, #0x418
  408acc:	bl	401720 <fwrite@plt>
  408ad0:	nop
  408ad4:	ldp	x29, x30, [sp], #32
  408ad8:	ret
  408adc:	stp	x29, x30, [sp, #-32]!
  408ae0:	mov	x29, sp
  408ae4:	str	w0, [sp, #28]
  408ae8:	str	w1, [sp, #24]
  408aec:	ldr	w0, [sp, #28]
  408af0:	cmp	w0, #0x1
  408af4:	b.ne	408b14 <printf@plt+0x7384>  // b.any
  408af8:	ldr	w1, [sp, #24]
  408afc:	mov	w0, #0xffff                	// #65535
  408b00:	cmp	w1, w0
  408b04:	b.ne	408b14 <printf@plt+0x7384>  // b.any
  408b08:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  408b0c:	add	x0, x0, #0xb00
  408b10:	bl	416604 <printf@plt+0x14e74>
  408b14:	nop
  408b18:	ldp	x29, x30, [sp], #32
  408b1c:	ret
  408b20:	stp	x29, x30, [sp, #-16]!
  408b24:	mov	x29, sp
  408b28:	mov	w1, #0xffff                	// #65535
  408b2c:	mov	w0, #0x1                   	// #1
  408b30:	bl	408adc <printf@plt+0x734c>
  408b34:	ldp	x29, x30, [sp], #16
  408b38:	ret
  408b3c:	stp	x29, x30, [sp, #-32]!
  408b40:	mov	x29, sp
  408b44:	str	x0, [sp, #24]
  408b48:	ldr	x0, [sp, #24]
  408b4c:	bl	4078b4 <printf@plt+0x6124>
  408b50:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408b54:	add	x1, x0, #0x650
  408b58:	ldr	x0, [sp, #24]
  408b5c:	str	x1, [x0]
  408b60:	nop
  408b64:	ldp	x29, x30, [sp], #32
  408b68:	ret
  408b6c:	stp	x29, x30, [sp, #-32]!
  408b70:	mov	x29, sp
  408b74:	str	x0, [sp, #24]
  408b78:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408b7c:	add	x1, x0, #0x650
  408b80:	ldr	x0, [sp, #24]
  408b84:	str	x1, [x0]
  408b88:	ldr	x0, [sp, #24]
  408b8c:	bl	407904 <printf@plt+0x6174>
  408b90:	nop
  408b94:	ldp	x29, x30, [sp], #32
  408b98:	ret
  408b9c:	stp	x29, x30, [sp, #-32]!
  408ba0:	mov	x29, sp
  408ba4:	str	x0, [sp, #24]
  408ba8:	ldr	x0, [sp, #24]
  408bac:	bl	408b6c <printf@plt+0x73dc>
  408bb0:	mov	x1, #0x10                  	// #16
  408bb4:	ldr	x0, [sp, #24]
  408bb8:	bl	419424 <_ZdlPvm@@Base>
  408bbc:	ldp	x29, x30, [sp], #32
  408bc0:	ret
  408bc4:	stp	x29, x30, [sp, #-32]!
  408bc8:	mov	x29, sp
  408bcc:	str	x0, [sp, #24]
  408bd0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408bd4:	add	x1, x0, #0x430
  408bd8:	ldr	x0, [sp, #24]
  408bdc:	str	x1, [x0]
  408be0:	ldr	x0, [sp, #24]
  408be4:	bl	408b6c <printf@plt+0x73dc>
  408be8:	nop
  408bec:	ldp	x29, x30, [sp], #32
  408bf0:	ret
  408bf4:	stp	x29, x30, [sp, #-32]!
  408bf8:	mov	x29, sp
  408bfc:	str	x0, [sp, #24]
  408c00:	ldr	x0, [sp, #24]
  408c04:	bl	408bc4 <printf@plt+0x7434>
  408c08:	mov	x1, #0x10                  	// #16
  408c0c:	ldr	x0, [sp, #24]
  408c10:	bl	419424 <_ZdlPvm@@Base>
  408c14:	ldp	x29, x30, [sp], #32
  408c18:	ret
  408c1c:	stp	x29, x30, [sp, #-32]!
  408c20:	mov	x29, sp
  408c24:	str	x0, [sp, #24]
  408c28:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408c2c:	add	x1, x0, #0x4b8
  408c30:	ldr	x0, [sp, #24]
  408c34:	str	x1, [x0]
  408c38:	ldr	x0, [sp, #24]
  408c3c:	bl	408b6c <printf@plt+0x73dc>
  408c40:	nop
  408c44:	ldp	x29, x30, [sp], #32
  408c48:	ret
  408c4c:	stp	x29, x30, [sp, #-32]!
  408c50:	mov	x29, sp
  408c54:	str	x0, [sp, #24]
  408c58:	ldr	x0, [sp, #24]
  408c5c:	bl	408c1c <printf@plt+0x748c>
  408c60:	mov	x1, #0x10                  	// #16
  408c64:	ldr	x0, [sp, #24]
  408c68:	bl	419424 <_ZdlPvm@@Base>
  408c6c:	ldp	x29, x30, [sp], #32
  408c70:	ret
  408c74:	stp	x29, x30, [sp, #-32]!
  408c78:	mov	x29, sp
  408c7c:	str	x0, [sp, #24]
  408c80:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408c84:	add	x1, x0, #0x540
  408c88:	ldr	x0, [sp, #24]
  408c8c:	str	x1, [x0]
  408c90:	ldr	x0, [sp, #24]
  408c94:	bl	407904 <printf@plt+0x6174>
  408c98:	nop
  408c9c:	ldp	x29, x30, [sp], #32
  408ca0:	ret
  408ca4:	stp	x29, x30, [sp, #-32]!
  408ca8:	mov	x29, sp
  408cac:	str	x0, [sp, #24]
  408cb0:	ldr	x0, [sp, #24]
  408cb4:	bl	408c74 <printf@plt+0x74e4>
  408cb8:	mov	x1, #0x18                  	// #24
  408cbc:	ldr	x0, [sp, #24]
  408cc0:	bl	419424 <_ZdlPvm@@Base>
  408cc4:	ldp	x29, x30, [sp], #32
  408cc8:	ret
  408ccc:	stp	x29, x30, [sp, #-64]!
  408cd0:	mov	x29, sp
  408cd4:	stp	x19, x20, [sp, #16]
  408cd8:	str	x0, [sp, #56]
  408cdc:	str	x1, [sp, #48]
  408ce0:	str	x2, [sp, #40]
  408ce4:	mov	x0, #0x28                  	// #40
  408ce8:	bl	419368 <_Znwm@@Base>
  408cec:	mov	x19, x0
  408cf0:	ldr	x3, [sp, #40]
  408cf4:	ldr	x2, [sp, #48]
  408cf8:	ldr	x1, [sp, #56]
  408cfc:	mov	x0, x19
  408d00:	bl	408d30 <printf@plt+0x75a0>
  408d04:	mov	x0, x19
  408d08:	b	408d24 <printf@plt+0x7594>
  408d0c:	mov	x20, x0
  408d10:	mov	x1, #0x28                  	// #40
  408d14:	mov	x0, x19
  408d18:	bl	419424 <_ZdlPvm@@Base>
  408d1c:	mov	x0, x20
  408d20:	bl	401730 <_Unwind_Resume@plt>
  408d24:	ldp	x19, x20, [sp, #16]
  408d28:	ldp	x29, x30, [sp], #64
  408d2c:	ret
  408d30:	stp	x29, x30, [sp, #-48]!
  408d34:	mov	x29, sp
  408d38:	str	x0, [sp, #40]
  408d3c:	str	x1, [sp, #32]
  408d40:	str	x2, [sp, #24]
  408d44:	str	x3, [sp, #16]
  408d48:	ldr	x0, [sp, #40]
  408d4c:	bl	4078b4 <printf@plt+0x6124>
  408d50:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408d54:	add	x1, x0, #0xc70
  408d58:	ldr	x0, [sp, #40]
  408d5c:	str	x1, [x0]
  408d60:	ldr	x0, [sp, #40]
  408d64:	ldr	x1, [sp, #32]
  408d68:	str	x1, [x0, #16]
  408d6c:	ldr	x0, [sp, #40]
  408d70:	ldr	x1, [sp, #24]
  408d74:	str	x1, [x0, #24]
  408d78:	ldr	x0, [sp, #40]
  408d7c:	ldr	x1, [sp, #16]
  408d80:	str	x1, [x0, #32]
  408d84:	ldr	x0, [sp, #40]
  408d88:	ldr	x0, [x0, #16]
  408d8c:	ldr	w1, [x0, #8]
  408d90:	ldr	x0, [sp, #40]
  408d94:	str	w1, [x0, #8]
  408d98:	nop
  408d9c:	ldp	x29, x30, [sp], #48
  408da0:	ret
  408da4:	stp	x29, x30, [sp, #-32]!
  408da8:	mov	x29, sp
  408dac:	str	x0, [sp, #24]
  408db0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408db4:	add	x1, x0, #0xc70
  408db8:	ldr	x0, [sp, #24]
  408dbc:	str	x1, [x0]
  408dc0:	ldr	x0, [sp, #24]
  408dc4:	ldr	x0, [x0, #16]
  408dc8:	cmp	x0, #0x0
  408dcc:	b.eq	408de0 <printf@plt+0x7650>  // b.none
  408dd0:	ldr	x1, [x0]
  408dd4:	add	x1, x1, #0x10
  408dd8:	ldr	x1, [x1]
  408ddc:	blr	x1
  408de0:	ldr	x0, [sp, #24]
  408de4:	ldr	x0, [x0, #24]
  408de8:	cmp	x0, #0x0
  408dec:	b.eq	408e00 <printf@plt+0x7670>  // b.none
  408df0:	ldr	x1, [x0]
  408df4:	add	x1, x1, #0x10
  408df8:	ldr	x1, [x1]
  408dfc:	blr	x1
  408e00:	ldr	x0, [sp, #24]
  408e04:	ldr	x0, [x0, #32]
  408e08:	cmp	x0, #0x0
  408e0c:	b.eq	408e20 <printf@plt+0x7690>  // b.none
  408e10:	ldr	x1, [x0]
  408e14:	add	x1, x1, #0x10
  408e18:	ldr	x1, [x1]
  408e1c:	blr	x1
  408e20:	ldr	x0, [sp, #24]
  408e24:	bl	407904 <printf@plt+0x6174>
  408e28:	nop
  408e2c:	ldp	x29, x30, [sp], #32
  408e30:	ret
  408e34:	stp	x29, x30, [sp, #-32]!
  408e38:	mov	x29, sp
  408e3c:	str	x0, [sp, #24]
  408e40:	ldr	x0, [sp, #24]
  408e44:	bl	408da4 <printf@plt+0x7614>
  408e48:	mov	x1, #0x28                  	// #40
  408e4c:	ldr	x0, [sp, #24]
  408e50:	bl	419424 <_ZdlPvm@@Base>
  408e54:	ldp	x29, x30, [sp], #32
  408e58:	ret
  408e5c:	stp	x29, x30, [sp, #-64]!
  408e60:	mov	x29, sp
  408e64:	stp	x19, x20, [sp, #16]
  408e68:	str	x0, [sp, #40]
  408e6c:	str	w1, [sp, #36]
  408e70:	ldr	x0, [sp, #40]
  408e74:	ldr	w0, [x0, #12]
  408e78:	mov	w1, w0
  408e7c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408e80:	add	x0, x0, #0x930
  408e84:	bl	401790 <printf@plt>
  408e88:	ldr	w0, [sp, #36]
  408e8c:	cmp	w0, #0x1
  408e90:	b.gt	408ea8 <printf@plt+0x7718>
  408e94:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408e98:	add	x0, x0, #0xa38
  408e9c:	ldr	w0, [x0]
  408ea0:	cmp	w0, #0x0
  408ea4:	b.ne	408eac <printf@plt+0x771c>  // b.any
  408ea8:	bl	407824 <printf@plt+0x6094>
  408eac:	ldr	x0, [sp, #40]
  408eb0:	ldr	w0, [x0, #12]
  408eb4:	mov	w1, w0
  408eb8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408ebc:	add	x0, x0, #0x948
  408ec0:	bl	401790 <printf@plt>
  408ec4:	str	wzr, [sp, #60]
  408ec8:	mov	w0, #0xffffffff            	// #-1
  408ecc:	str	w0, [sp, #56]
  408ed0:	ldr	x0, [sp, #40]
  408ed4:	ldr	x0, [x0, #24]
  408ed8:	cmp	x0, #0x0
  408edc:	b.eq	408f34 <printf@plt+0x77a4>  // b.none
  408ee0:	ldr	x0, [sp, #40]
  408ee4:	ldr	x20, [x0, #24]
  408ee8:	ldr	x0, [sp, #40]
  408eec:	ldr	x0, [x0, #24]
  408ef0:	ldr	x0, [x0]
  408ef4:	add	x0, x0, #0x18
  408ef8:	ldr	x19, [x0]
  408efc:	ldr	w0, [sp, #36]
  408f00:	bl	407284 <printf@plt+0x5af4>
  408f04:	bl	4072b0 <printf@plt+0x5b20>
  408f08:	mov	w1, w0
  408f0c:	mov	x0, x20
  408f10:	blr	x19
  408f14:	str	w0, [sp, #60]
  408f18:	ldr	w0, [sp, #60]
  408f1c:	cmp	w0, #0x0
  408f20:	b.eq	408f34 <printf@plt+0x77a4>  // b.none
  408f24:	ldr	x0, [sp, #40]
  408f28:	ldr	x0, [x0, #24]
  408f2c:	ldr	w0, [x0, #12]
  408f30:	str	w0, [sp, #56]
  408f34:	ldr	x0, [sp, #40]
  408f38:	ldr	x0, [x0, #32]
  408f3c:	cmp	x0, #0x0
  408f40:	b.eq	408fd0 <printf@plt+0x7840>  // b.none
  408f44:	ldr	x0, [sp, #40]
  408f48:	ldr	x20, [x0, #32]
  408f4c:	ldr	x0, [sp, #40]
  408f50:	ldr	x0, [x0, #32]
  408f54:	ldr	x0, [x0]
  408f58:	add	x0, x0, #0x18
  408f5c:	ldr	x19, [x0]
  408f60:	ldr	w0, [sp, #36]
  408f64:	bl	407284 <printf@plt+0x5af4>
  408f68:	mov	w1, w0
  408f6c:	mov	x0, x20
  408f70:	blr	x19
  408f74:	str	w0, [sp, #52]
  408f78:	ldr	w0, [sp, #60]
  408f7c:	cmp	w0, #0x0
  408f80:	b.eq	408fb8 <printf@plt+0x7828>  // b.none
  408f84:	ldr	w0, [sp, #52]
  408f88:	cmp	w0, #0x0
  408f8c:	b.eq	408fb8 <printf@plt+0x7828>  // b.none
  408f90:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  408f94:	add	x3, x0, #0xea0
  408f98:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  408f9c:	add	x2, x0, #0xea0
  408fa0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  408fa4:	add	x1, x0, #0xea0
  408fa8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408fac:	add	x0, x0, #0x960
  408fb0:	bl	417270 <printf@plt+0x15ae0>
  408fb4:	b	408fd0 <printf@plt+0x7840>
  408fb8:	ldr	x0, [sp, #40]
  408fbc:	ldr	x0, [x0, #32]
  408fc0:	ldr	w0, [x0, #12]
  408fc4:	str	w0, [sp, #56]
  408fc8:	ldr	w0, [sp, #52]
  408fcc:	str	w0, [sp, #60]
  408fd0:	ldr	x0, [sp, #40]
  408fd4:	ldr	w0, [x0, #12]
  408fd8:	mov	w1, w0
  408fdc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  408fe0:	add	x0, x0, #0x980
  408fe4:	bl	401790 <printf@plt>
  408fe8:	ldr	x0, [sp, #40]
  408fec:	ldr	x3, [x0, #16]
  408ff0:	ldr	x0, [sp, #40]
  408ff4:	ldr	x0, [x0, #16]
  408ff8:	ldr	x0, [x0]
  408ffc:	add	x0, x0, #0x18
  409000:	ldr	x2, [x0]
  409004:	ldr	w1, [sp, #36]
  409008:	mov	x0, x3
  40900c:	blr	x2
  409010:	str	w0, [sp, #48]
  409014:	ldr	x0, [sp, #40]
  409018:	ldr	x2, [x0, #16]
  40901c:	ldr	x0, [sp, #40]
  409020:	ldr	x0, [x0, #16]
  409024:	ldr	x0, [x0]
  409028:	add	x0, x0, #0x20
  40902c:	ldr	x1, [x0]
  409030:	mov	x0, x2
  409034:	blr	x1
  409038:	ldr	w0, [sp, #60]
  40903c:	cmp	w0, #0x0
  409040:	b.eq	409078 <printf@plt+0x78e8>  // b.none
  409044:	ldr	w0, [sp, #48]
  409048:	cmp	w0, #0x0
  40904c:	b.eq	409078 <printf@plt+0x78e8>  // b.none
  409050:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  409054:	add	x3, x0, #0xea0
  409058:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40905c:	add	x2, x0, #0xea0
  409060:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  409064:	add	x1, x0, #0xea0
  409068:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40906c:	add	x0, x0, #0x960
  409070:	bl	417270 <printf@plt+0x15ae0>
  409074:	b	409090 <printf@plt+0x7900>
  409078:	ldr	x0, [sp, #40]
  40907c:	ldr	x0, [x0, #16]
  409080:	ldr	w0, [x0, #12]
  409084:	str	w0, [sp, #56]
  409088:	ldr	w0, [sp, #48]
  40908c:	str	w0, [sp, #60]
  409090:	ldr	x0, [sp, #40]
  409094:	ldr	w1, [x0, #12]
  409098:	ldr	x0, [sp, #40]
  40909c:	ldr	x0, [x0, #16]
  4090a0:	ldr	w0, [x0, #12]
  4090a4:	mov	w2, w0
  4090a8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4090ac:	add	x0, x0, #0x990
  4090b0:	bl	401790 <printf@plt>
  4090b4:	ldr	x0, [sp, #40]
  4090b8:	ldr	x0, [x0, #24]
  4090bc:	cmp	x0, #0x0
  4090c0:	b.eq	4090ec <printf@plt+0x795c>  // b.none
  4090c4:	ldr	x0, [sp, #40]
  4090c8:	ldr	x0, [x0, #16]
  4090cc:	ldr	w1, [x0, #12]
  4090d0:	ldr	x0, [sp, #40]
  4090d4:	ldr	x0, [x0, #24]
  4090d8:	ldr	w0, [x0, #12]
  4090dc:	mov	w2, w0
  4090e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4090e4:	add	x0, x0, #0x9a8
  4090e8:	bl	401790 <printf@plt>
  4090ec:	ldr	x0, [sp, #40]
  4090f0:	ldr	x0, [x0, #32]
  4090f4:	cmp	x0, #0x0
  4090f8:	b.eq	409124 <printf@plt+0x7994>  // b.none
  4090fc:	ldr	x0, [sp, #40]
  409100:	ldr	x0, [x0, #16]
  409104:	ldr	w1, [x0, #12]
  409108:	ldr	x0, [sp, #40]
  40910c:	ldr	x0, [x0, #32]
  409110:	ldr	w0, [x0, #12]
  409114:	mov	w2, w0
  409118:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40911c:	add	x0, x0, #0x9c0
  409120:	bl	401790 <printf@plt>
  409124:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409128:	add	x0, x0, #0x9d8
  40912c:	bl	401470 <puts@plt>
  409130:	ldr	x0, [sp, #40]
  409134:	ldr	w1, [x0, #12]
  409138:	ldr	x0, [sp, #40]
  40913c:	ldr	x0, [x0, #16]
  409140:	ldr	w0, [x0, #12]
  409144:	mov	w2, w0
  409148:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40914c:	add	x0, x0, #0x9e0
  409150:	bl	401790 <printf@plt>
  409154:	ldr	x0, [sp, #40]
  409158:	ldr	x0, [x0, #24]
  40915c:	cmp	x0, #0x0
  409160:	b.eq	40918c <printf@plt+0x79fc>  // b.none
  409164:	ldr	x0, [sp, #40]
  409168:	ldr	x0, [x0, #16]
  40916c:	ldr	w1, [x0, #12]
  409170:	ldr	x0, [sp, #40]
  409174:	ldr	x0, [x0, #24]
  409178:	ldr	w0, [x0, #12]
  40917c:	mov	w2, w0
  409180:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409184:	add	x0, x0, #0x9c0
  409188:	bl	401790 <printf@plt>
  40918c:	ldr	x0, [sp, #40]
  409190:	ldr	x0, [x0, #32]
  409194:	cmp	x0, #0x0
  409198:	b.eq	4091c4 <printf@plt+0x7a34>  // b.none
  40919c:	ldr	x0, [sp, #40]
  4091a0:	ldr	x0, [x0, #16]
  4091a4:	ldr	w1, [x0, #12]
  4091a8:	ldr	x0, [sp, #40]
  4091ac:	ldr	x0, [x0, #32]
  4091b0:	ldr	w0, [x0, #12]
  4091b4:	mov	w2, w0
  4091b8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4091bc:	add	x0, x0, #0x9a8
  4091c0:	bl	401790 <printf@plt>
  4091c4:	ldr	x0, [sp, #40]
  4091c8:	ldr	w0, [x0, #12]
  4091cc:	mov	w1, w0
  4091d0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4091d4:	add	x0, x0, #0x9f8
  4091d8:	bl	401790 <printf@plt>
  4091dc:	ldr	x0, [sp, #40]
  4091e0:	ldr	w1, [x0, #12]
  4091e4:	ldr	x0, [sp, #40]
  4091e8:	ldr	x0, [x0, #16]
  4091ec:	ldr	w0, [x0, #12]
  4091f0:	mov	w2, w0
  4091f4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4091f8:	add	x0, x0, #0x9e0
  4091fc:	bl	401790 <printf@plt>
  409200:	ldr	x0, [sp, #40]
  409204:	ldr	x0, [x0, #32]
  409208:	cmp	x0, #0x0
  40920c:	b.eq	40922c <printf@plt+0x7a9c>  // b.none
  409210:	ldr	x0, [sp, #40]
  409214:	ldr	x0, [x0, #32]
  409218:	ldr	w0, [x0, #12]
  40921c:	mov	w1, w0
  409220:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409224:	add	x0, x0, #0xa08
  409228:	bl	401790 <printf@plt>
  40922c:	ldr	x0, [sp, #40]
  409230:	ldr	x0, [x0, #24]
  409234:	cmp	x0, #0x0
  409238:	b.eq	409258 <printf@plt+0x7ac8>  // b.none
  40923c:	ldr	x0, [sp, #40]
  409240:	ldr	x0, [x0, #24]
  409244:	ldr	w0, [x0, #12]
  409248:	mov	w1, w0
  40924c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409250:	add	x0, x0, #0xa08
  409254:	bl	401790 <printf@plt>
  409258:	mov	w0, #0xa                   	// #10
  40925c:	bl	401580 <putchar@plt>
  409260:	ldr	w0, [sp, #60]
  409264:	cmp	w0, #0x0
  409268:	b.eq	409288 <printf@plt+0x7af8>  // b.none
  40926c:	ldr	x0, [sp, #40]
  409270:	ldr	w0, [x0, #12]
  409274:	ldr	w2, [sp, #56]
  409278:	mov	w1, w0
  40927c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409280:	add	x0, x0, #0xa18
  409284:	bl	401790 <printf@plt>
  409288:	ldr	x0, [sp, #40]
  40928c:	ldr	x0, [x0, #32]
  409290:	cmp	x0, #0x0
  409294:	b.eq	40931c <printf@plt+0x7b8c>  // b.none
  409298:	ldr	x0, [sp, #40]
  40929c:	ldr	w1, [x0, #12]
  4092a0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4092a4:	add	x0, x0, #0xeac
  4092a8:	ldr	w2, [x0]
  4092ac:	ldr	x0, [sp, #40]
  4092b0:	ldr	x0, [x0, #32]
  4092b4:	ldr	w3, [x0, #12]
  4092b8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4092bc:	add	x0, x0, #0xeb4
  4092c0:	ldr	w4, [x0]
  4092c4:	ldr	x0, [sp, #40]
  4092c8:	ldr	x0, [x0, #16]
  4092cc:	ldr	w0, [x0, #12]
  4092d0:	mov	w5, w0
  4092d4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4092d8:	add	x0, x0, #0xa40
  4092dc:	bl	401790 <printf@plt>
  4092e0:	ldr	x0, [sp, #40]
  4092e4:	ldr	w1, [x0, #12]
  4092e8:	ldr	x0, [sp, #40]
  4092ec:	ldr	w2, [x0, #12]
  4092f0:	ldr	x0, [sp, #40]
  4092f4:	ldr	x0, [x0, #32]
  4092f8:	ldr	w3, [x0, #12]
  4092fc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409300:	add	x0, x0, #0xebc
  409304:	ldr	w0, [x0]
  409308:	mov	w4, w0
  40930c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409310:	add	x0, x0, #0xa68
  409314:	bl	401790 <printf@plt>
  409318:	b	409340 <printf@plt+0x7bb0>
  40931c:	ldr	x0, [sp, #40]
  409320:	ldr	w1, [x0, #12]
  409324:	ldr	x0, [sp, #40]
  409328:	ldr	x0, [x0, #16]
  40932c:	ldr	w0, [x0, #12]
  409330:	mov	w2, w0
  409334:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409338:	add	x0, x0, #0xa88
  40933c:	bl	401790 <printf@plt>
  409340:	ldr	x0, [sp, #40]
  409344:	ldr	x0, [x0, #24]
  409348:	cmp	x0, #0x0
  40934c:	b.eq	4093d4 <printf@plt+0x7c44>  // b.none
  409350:	ldr	x0, [sp, #40]
  409354:	ldr	w1, [x0, #12]
  409358:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40935c:	add	x0, x0, #0xeb0
  409360:	ldr	w2, [x0]
  409364:	ldr	x0, [sp, #40]
  409368:	ldr	x0, [x0, #24]
  40936c:	ldr	w3, [x0, #12]
  409370:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409374:	add	x0, x0, #0xeb8
  409378:	ldr	w4, [x0]
  40937c:	ldr	x0, [sp, #40]
  409380:	ldr	x0, [x0, #16]
  409384:	ldr	w0, [x0, #12]
  409388:	mov	w5, w0
  40938c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409390:	add	x0, x0, #0xaa0
  409394:	bl	401790 <printf@plt>
  409398:	ldr	x0, [sp, #40]
  40939c:	ldr	w1, [x0, #12]
  4093a0:	ldr	x0, [sp, #40]
  4093a4:	ldr	w2, [x0, #12]
  4093a8:	ldr	x0, [sp, #40]
  4093ac:	ldr	x0, [x0, #24]
  4093b0:	ldr	w3, [x0, #12]
  4093b4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4093b8:	add	x0, x0, #0xebc
  4093bc:	ldr	w0, [x0]
  4093c0:	mov	w4, w0
  4093c4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4093c8:	add	x0, x0, #0xac8
  4093cc:	bl	401790 <printf@plt>
  4093d0:	b	4093f8 <printf@plt+0x7c68>
  4093d4:	ldr	x0, [sp, #40]
  4093d8:	ldr	w1, [x0, #12]
  4093dc:	ldr	x0, [sp, #40]
  4093e0:	ldr	x0, [x0, #16]
  4093e4:	ldr	w0, [x0, #12]
  4093e8:	mov	w2, w0
  4093ec:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4093f0:	add	x0, x0, #0xae8
  4093f4:	bl	401790 <printf@plt>
  4093f8:	ldr	w0, [sp, #60]
  4093fc:	ldp	x19, x20, [sp, #16]
  409400:	ldp	x29, x30, [sp], #64
  409404:	ret
  409408:	stp	x29, x30, [sp, #-32]!
  40940c:	mov	x29, sp
  409410:	str	x0, [sp, #24]
  409414:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409418:	add	x0, x0, #0xa4c
  40941c:	ldr	w0, [x0]
  409420:	cmp	w0, #0x0
  409424:	b.ne	4095fc <printf@plt+0x7e6c>  // b.any
  409428:	ldr	x0, [sp, #24]
  40942c:	ldr	w0, [x0, #12]
  409430:	mov	w1, w0
  409434:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409438:	add	x0, x0, #0xb00
  40943c:	bl	401790 <printf@plt>
  409440:	ldr	x0, [sp, #24]
  409444:	ldr	x0, [x0, #32]
  409448:	cmp	x0, #0x0
  40944c:	b.eq	4094d4 <printf@plt+0x7d44>  // b.none
  409450:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409454:	add	x0, x0, #0xb10
  409458:	bl	401790 <printf@plt>
  40945c:	ldr	x0, [sp, #24]
  409460:	ldr	w0, [x0, #12]
  409464:	mov	w1, w0
  409468:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40946c:	add	x0, x0, #0xb18
  409470:	bl	401790 <printf@plt>
  409474:	ldr	x0, [sp, #24]
  409478:	ldr	w1, [x0, #12]
  40947c:	ldr	x0, [sp, #24]
  409480:	ldr	x0, [x0, #32]
  409484:	ldr	w2, [x0, #12]
  409488:	ldr	x0, [sp, #24]
  40948c:	ldr	x0, [x0, #16]
  409490:	ldr	w0, [x0, #12]
  409494:	mov	w3, w0
  409498:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40949c:	add	x0, x0, #0xb28
  4094a0:	bl	401790 <printf@plt>
  4094a4:	ldr	x0, [sp, #24]
  4094a8:	ldr	x2, [x0, #32]
  4094ac:	ldr	x0, [sp, #24]
  4094b0:	ldr	x0, [x0, #32]
  4094b4:	ldr	x0, [x0]
  4094b8:	add	x0, x0, #0x30
  4094bc:	ldr	x1, [x0]
  4094c0:	mov	x0, x2
  4094c4:	blr	x1
  4094c8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4094cc:	add	x0, x0, #0xb58
  4094d0:	bl	401790 <printf@plt>
  4094d4:	ldr	x0, [sp, #24]
  4094d8:	ldr	x0, [x0, #24]
  4094dc:	cmp	x0, #0x0
  4094e0:	b.eq	409568 <printf@plt+0x7dd8>  // b.none
  4094e4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4094e8:	add	x0, x0, #0xb10
  4094ec:	bl	401790 <printf@plt>
  4094f0:	ldr	x0, [sp, #24]
  4094f4:	ldr	w0, [x0, #12]
  4094f8:	mov	w1, w0
  4094fc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409500:	add	x0, x0, #0xb60
  409504:	bl	401790 <printf@plt>
  409508:	ldr	x0, [sp, #24]
  40950c:	ldr	w1, [x0, #12]
  409510:	ldr	x0, [sp, #24]
  409514:	ldr	x0, [x0, #16]
  409518:	ldr	w2, [x0, #12]
  40951c:	ldr	x0, [sp, #24]
  409520:	ldr	x0, [x0, #24]
  409524:	ldr	w0, [x0, #12]
  409528:	mov	w3, w0
  40952c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409530:	add	x0, x0, #0xb70
  409534:	bl	401790 <printf@plt>
  409538:	ldr	x0, [sp, #24]
  40953c:	ldr	x2, [x0, #24]
  409540:	ldr	x0, [sp, #24]
  409544:	ldr	x0, [x0, #24]
  409548:	ldr	x0, [x0]
  40954c:	add	x0, x0, #0x30
  409550:	ldr	x1, [x0]
  409554:	mov	x0, x2
  409558:	blr	x1
  40955c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409560:	add	x0, x0, #0xb58
  409564:	bl	401790 <printf@plt>
  409568:	ldr	x0, [sp, #24]
  40956c:	ldr	w0, [x0, #12]
  409570:	mov	w1, w0
  409574:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409578:	add	x0, x0, #0xba0
  40957c:	bl	401790 <printf@plt>
  409580:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409584:	add	x0, x0, #0xb10
  409588:	bl	401790 <printf@plt>
  40958c:	ldr	x0, [sp, #24]
  409590:	ldr	w1, [x0, #12]
  409594:	ldr	x0, [sp, #24]
  409598:	ldr	x0, [x0, #16]
  40959c:	ldr	w0, [x0, #12]
  4095a0:	mov	w2, w0
  4095a4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4095a8:	add	x0, x0, #0xbb0
  4095ac:	bl	401790 <printf@plt>
  4095b0:	ldr	x0, [sp, #24]
  4095b4:	ldr	x2, [x0, #16]
  4095b8:	ldr	x0, [sp, #24]
  4095bc:	ldr	x0, [x0, #16]
  4095c0:	ldr	x0, [x0]
  4095c4:	add	x0, x0, #0x30
  4095c8:	ldr	x1, [x0]
  4095cc:	mov	x0, x2
  4095d0:	blr	x1
  4095d4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4095d8:	add	x0, x0, #0xb58
  4095dc:	bl	401790 <printf@plt>
  4095e0:	ldr	x0, [sp, #24]
  4095e4:	ldr	w0, [x0, #12]
  4095e8:	mov	w1, w0
  4095ec:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4095f0:	add	x0, x0, #0xbd0
  4095f4:	bl	401790 <printf@plt>
  4095f8:	b	40979c <printf@plt+0x800c>
  4095fc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409600:	add	x0, x0, #0xa4c
  409604:	ldr	w0, [x0]
  409608:	cmp	w0, #0x1
  40960c:	b.ne	40979c <printf@plt+0x800c>  // b.any
  409610:	ldr	x0, [sp, #24]
  409614:	ldr	x0, [x0, #24]
  409618:	cmp	x0, #0x0
  40961c:	b.eq	4096b8 <printf@plt+0x7f28>  // b.none
  409620:	ldr	x0, [sp, #24]
  409624:	ldr	x0, [x0, #32]
  409628:	cmp	x0, #0x0
  40962c:	b.eq	4096b8 <printf@plt+0x7f28>  // b.none
  409630:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409634:	add	x0, x0, #0xbe0
  409638:	bl	401790 <printf@plt>
  40963c:	ldr	x0, [sp, #24]
  409640:	ldr	x2, [x0, #16]
  409644:	ldr	x0, [sp, #24]
  409648:	ldr	x0, [x0, #16]
  40964c:	ldr	x0, [x0]
  409650:	add	x0, x0, #0x30
  409654:	ldr	x1, [x0]
  409658:	mov	x0, x2
  40965c:	blr	x1
  409660:	ldr	x0, [sp, #24]
  409664:	ldr	x2, [x0, #24]
  409668:	ldr	x0, [sp, #24]
  40966c:	ldr	x0, [x0, #24]
  409670:	ldr	x0, [x0]
  409674:	add	x0, x0, #0x30
  409678:	ldr	x1, [x0]
  40967c:	mov	x0, x2
  409680:	blr	x1
  409684:	ldr	x0, [sp, #24]
  409688:	ldr	x2, [x0, #32]
  40968c:	ldr	x0, [sp, #24]
  409690:	ldr	x0, [x0, #32]
  409694:	ldr	x0, [x0]
  409698:	add	x0, x0, #0x30
  40969c:	ldr	x1, [x0]
  4096a0:	mov	x0, x2
  4096a4:	blr	x1
  4096a8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4096ac:	add	x0, x0, #0xbf0
  4096b0:	bl	401790 <printf@plt>
  4096b4:	b	40979c <printf@plt+0x800c>
  4096b8:	ldr	x0, [sp, #24]
  4096bc:	ldr	x0, [x0, #24]
  4096c0:	cmp	x0, #0x0
  4096c4:	b.eq	40972c <printf@plt+0x7f9c>  // b.none
  4096c8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4096cc:	add	x0, x0, #0xc00
  4096d0:	bl	401790 <printf@plt>
  4096d4:	ldr	x0, [sp, #24]
  4096d8:	ldr	x2, [x0, #16]
  4096dc:	ldr	x0, [sp, #24]
  4096e0:	ldr	x0, [x0, #16]
  4096e4:	ldr	x0, [x0]
  4096e8:	add	x0, x0, #0x30
  4096ec:	ldr	x1, [x0]
  4096f0:	mov	x0, x2
  4096f4:	blr	x1
  4096f8:	ldr	x0, [sp, #24]
  4096fc:	ldr	x2, [x0, #24]
  409700:	ldr	x0, [sp, #24]
  409704:	ldr	x0, [x0, #24]
  409708:	ldr	x0, [x0]
  40970c:	add	x0, x0, #0x30
  409710:	ldr	x1, [x0]
  409714:	mov	x0, x2
  409718:	blr	x1
  40971c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409720:	add	x0, x0, #0xc10
  409724:	bl	401790 <printf@plt>
  409728:	b	40979c <printf@plt+0x800c>
  40972c:	ldr	x0, [sp, #24]
  409730:	ldr	x0, [x0, #32]
  409734:	cmp	x0, #0x0
  409738:	b.eq	40979c <printf@plt+0x800c>  // b.none
  40973c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409740:	add	x0, x0, #0xc20
  409744:	bl	401790 <printf@plt>
  409748:	ldr	x0, [sp, #24]
  40974c:	ldr	x2, [x0, #16]
  409750:	ldr	x0, [sp, #24]
  409754:	ldr	x0, [x0, #16]
  409758:	ldr	x0, [x0]
  40975c:	add	x0, x0, #0x30
  409760:	ldr	x1, [x0]
  409764:	mov	x0, x2
  409768:	blr	x1
  40976c:	ldr	x0, [sp, #24]
  409770:	ldr	x2, [x0, #32]
  409774:	ldr	x0, [sp, #24]
  409778:	ldr	x0, [x0, #32]
  40977c:	ldr	x0, [x0]
  409780:	add	x0, x0, #0x30
  409784:	ldr	x1, [x0]
  409788:	mov	x0, x2
  40978c:	blr	x1
  409790:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409794:	add	x0, x0, #0xc28
  409798:	bl	401790 <printf@plt>
  40979c:	nop
  4097a0:	ldp	x29, x30, [sp], #32
  4097a4:	ret
  4097a8:	stp	x29, x30, [sp, #-32]!
  4097ac:	mov	x29, sp
  4097b0:	str	x0, [sp, #24]
  4097b4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4097b8:	add	x0, x0, #0xa18
  4097bc:	ldr	x0, [x0]
  4097c0:	mov	x3, x0
  4097c4:	mov	x2, #0x2                   	// #2
  4097c8:	mov	x1, #0x1                   	// #1
  4097cc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4097d0:	add	x0, x0, #0xc38
  4097d4:	bl	401720 <fwrite@plt>
  4097d8:	ldr	x0, [sp, #24]
  4097dc:	ldr	x2, [x0, #16]
  4097e0:	ldr	x0, [sp, #24]
  4097e4:	ldr	x0, [x0, #16]
  4097e8:	ldr	x0, [x0]
  4097ec:	ldr	x1, [x0]
  4097f0:	mov	x0, x2
  4097f4:	blr	x1
  4097f8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4097fc:	add	x0, x0, #0xa18
  409800:	ldr	x0, [x0]
  409804:	mov	x3, x0
  409808:	mov	x2, #0x2                   	// #2
  40980c:	mov	x1, #0x1                   	// #1
  409810:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409814:	add	x0, x0, #0xc40
  409818:	bl	401720 <fwrite@plt>
  40981c:	ldr	x0, [sp, #24]
  409820:	ldr	x0, [x0, #24]
  409824:	cmp	x0, #0x0
  409828:	b.eq	409894 <printf@plt+0x8104>  // b.none
  40982c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409830:	add	x0, x0, #0xa18
  409834:	ldr	x0, [x0]
  409838:	mov	x3, x0
  40983c:	mov	x2, #0x8                   	// #8
  409840:	mov	x1, #0x1                   	// #1
  409844:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409848:	add	x0, x0, #0xc48
  40984c:	bl	401720 <fwrite@plt>
  409850:	ldr	x0, [sp, #24]
  409854:	ldr	x2, [x0, #24]
  409858:	ldr	x0, [sp, #24]
  40985c:	ldr	x0, [x0, #24]
  409860:	ldr	x0, [x0]
  409864:	ldr	x1, [x0]
  409868:	mov	x0, x2
  40986c:	blr	x1
  409870:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409874:	add	x0, x0, #0xa18
  409878:	ldr	x0, [x0]
  40987c:	mov	x3, x0
  409880:	mov	x2, #0x2                   	// #2
  409884:	mov	x1, #0x1                   	// #1
  409888:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40988c:	add	x0, x0, #0xc40
  409890:	bl	401720 <fwrite@plt>
  409894:	ldr	x0, [sp, #24]
  409898:	ldr	x0, [x0, #32]
  40989c:	cmp	x0, #0x0
  4098a0:	b.eq	40990c <printf@plt+0x817c>  // b.none
  4098a4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4098a8:	add	x0, x0, #0xa18
  4098ac:	ldr	x0, [x0]
  4098b0:	mov	x3, x0
  4098b4:	mov	x2, #0x6                   	// #6
  4098b8:	mov	x1, #0x1                   	// #1
  4098bc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  4098c0:	add	x0, x0, #0xc58
  4098c4:	bl	401720 <fwrite@plt>
  4098c8:	ldr	x0, [sp, #24]
  4098cc:	ldr	x2, [x0, #32]
  4098d0:	ldr	x0, [sp, #24]
  4098d4:	ldr	x0, [x0, #32]
  4098d8:	ldr	x0, [x0]
  4098dc:	ldr	x1, [x0]
  4098e0:	mov	x0, x2
  4098e4:	blr	x1
  4098e8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4098ec:	add	x0, x0, #0xa18
  4098f0:	ldr	x0, [x0]
  4098f4:	mov	x3, x0
  4098f8:	mov	x2, #0x2                   	// #2
  4098fc:	mov	x1, #0x1                   	// #1
  409900:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409904:	add	x0, x0, #0xc40
  409908:	bl	401720 <fwrite@plt>
  40990c:	nop
  409910:	ldp	x29, x30, [sp], #32
  409914:	ret
  409918:	stp	x29, x30, [sp, #-32]!
  40991c:	mov	x29, sp
  409920:	str	x0, [sp, #24]
  409924:	str	w1, [sp, #20]
  409928:	ldr	x0, [sp, #24]
  40992c:	ldr	x0, [x0, #32]
  409930:	cmp	x0, #0x0
  409934:	b.eq	409968 <printf@plt+0x81d8>  // b.none
  409938:	ldr	x0, [sp, #24]
  40993c:	ldr	x3, [x0, #32]
  409940:	ldr	x0, [sp, #24]
  409944:	ldr	x0, [x0, #32]
  409948:	ldr	x0, [x0]
  40994c:	add	x0, x0, #0x70
  409950:	ldr	x2, [x0]
  409954:	ldr	w0, [sp, #20]
  409958:	add	w0, w0, #0x1
  40995c:	mov	w1, w0
  409960:	mov	x0, x3
  409964:	blr	x2
  409968:	ldr	x0, [sp, #24]
  40996c:	ldr	x0, [x0, #24]
  409970:	cmp	x0, #0x0
  409974:	b.eq	4099a8 <printf@plt+0x8218>  // b.none
  409978:	ldr	x0, [sp, #24]
  40997c:	ldr	x3, [x0, #24]
  409980:	ldr	x0, [sp, #24]
  409984:	ldr	x0, [x0, #24]
  409988:	ldr	x0, [x0]
  40998c:	add	x0, x0, #0x70
  409990:	ldr	x2, [x0]
  409994:	ldr	w0, [sp, #20]
  409998:	add	w0, w0, #0x1
  40999c:	mov	w1, w0
  4099a0:	mov	x0, x3
  4099a4:	blr	x2
  4099a8:	ldr	x0, [sp, #24]
  4099ac:	ldr	x3, [x0, #16]
  4099b0:	ldr	x0, [sp, #24]
  4099b4:	ldr	x0, [x0, #16]
  4099b8:	ldr	x0, [x0]
  4099bc:	add	x0, x0, #0x70
  4099c0:	ldr	x2, [x0]
  4099c4:	ldr	w0, [sp, #20]
  4099c8:	add	w0, w0, #0x1
  4099cc:	mov	w1, w0
  4099d0:	mov	x0, x3
  4099d4:	blr	x2
  4099d8:	nop
  4099dc:	ldp	x29, x30, [sp], #32
  4099e0:	ret
  4099e4:	stp	x29, x30, [sp, #-32]!
  4099e8:	mov	x29, sp
  4099ec:	str	w0, [sp, #28]
  4099f0:	str	w1, [sp, #24]
  4099f4:	ldr	w0, [sp, #28]
  4099f8:	cmp	w0, #0x1
  4099fc:	b.ne	409a1c <printf@plt+0x828c>  // b.any
  409a00:	ldr	w1, [sp, #24]
  409a04:	mov	w0, #0xffff                	// #65535
  409a08:	cmp	w1, w0
  409a0c:	b.ne	409a1c <printf@plt+0x828c>  // b.any
  409a10:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  409a14:	add	x0, x0, #0xb08
  409a18:	bl	416604 <printf@plt+0x14e74>
  409a1c:	nop
  409a20:	ldp	x29, x30, [sp], #32
  409a24:	ret
  409a28:	stp	x29, x30, [sp, #-16]!
  409a2c:	mov	x29, sp
  409a30:	mov	w1, #0xffff                	// #65535
  409a34:	mov	w0, #0x1                   	// #1
  409a38:	bl	4099e4 <printf@plt+0x8254>
  409a3c:	ldp	x29, x30, [sp], #16
  409a40:	ret
  409a44:	sub	sp, sp, #0x10
  409a48:	str	x0, [sp, #8]
  409a4c:	mov	x0, #0x0                   	// #0
  409a50:	add	sp, sp, #0x10
  409a54:	ret
  409a58:	sub	sp, sp, #0x10
  409a5c:	str	x0, [sp, #8]
  409a60:	ldr	x0, [sp, #8]
  409a64:	add	sp, sp, #0x10
  409a68:	ret
  409a6c:	stp	x29, x30, [sp, #-48]!
  409a70:	mov	x29, sp
  409a74:	str	x0, [sp, #24]
  409a78:	str	x1, [sp, #16]
  409a7c:	ldr	x0, [sp, #16]
  409a80:	ldr	x0, [x0]
  409a84:	add	x0, x0, #0x38
  409a88:	ldr	x1, [x0]
  409a8c:	ldr	x0, [sp, #16]
  409a90:	blr	x1
  409a94:	str	x0, [sp, #32]
  409a98:	ldr	x0, [sp, #32]
  409a9c:	cmp	x0, #0x0
  409aa0:	b.ne	409ab8 <printf@plt+0x8328>  // b.any
  409aa4:	ldr	x0, [sp, #24]
  409aa8:	add	x0, x0, #0x18
  409aac:	ldr	x1, [sp, #16]
  409ab0:	bl	407ff0 <printf@plt+0x6860>
  409ab4:	b	409b48 <printf@plt+0x83b8>
  409ab8:	str	wzr, [sp, #44]
  409abc:	ldr	x0, [sp, #32]
  409ac0:	ldr	w0, [x0, #40]
  409ac4:	ldr	w1, [sp, #44]
  409ac8:	cmp	w1, w0
  409acc:	b.ge	409b24 <printf@plt+0x8394>  // b.tcont
  409ad0:	ldr	x0, [sp, #24]
  409ad4:	add	x2, x0, #0x18
  409ad8:	ldr	x0, [sp, #32]
  409adc:	ldr	x1, [x0, #32]
  409ae0:	ldrsw	x0, [sp, #44]
  409ae4:	lsl	x0, x0, #3
  409ae8:	add	x0, x1, x0
  409aec:	ldr	x0, [x0]
  409af0:	mov	x1, x0
  409af4:	mov	x0, x2
  409af8:	bl	407ff0 <printf@plt+0x6860>
  409afc:	ldr	x0, [sp, #32]
  409b00:	ldr	x1, [x0, #32]
  409b04:	ldrsw	x0, [sp, #44]
  409b08:	lsl	x0, x0, #3
  409b0c:	add	x0, x1, x0
  409b10:	str	xzr, [x0]
  409b14:	ldr	w0, [sp, #44]
  409b18:	add	w0, w0, #0x1
  409b1c:	str	w0, [sp, #44]
  409b20:	b	409abc <printf@plt+0x832c>
  409b24:	ldr	x0, [sp, #32]
  409b28:	str	wzr, [x0, #40]
  409b2c:	ldr	x0, [sp, #32]
  409b30:	cmp	x0, #0x0
  409b34:	b.eq	409b48 <printf@plt+0x83b8>  // b.none
  409b38:	ldr	x1, [x0]
  409b3c:	add	x1, x1, #0x10
  409b40:	ldr	x1, [x1]
  409b44:	blr	x1
  409b48:	nop
  409b4c:	ldp	x29, x30, [sp], #48
  409b50:	ret
  409b54:	stp	x29, x30, [sp, #-64]!
  409b58:	mov	x29, sp
  409b5c:	str	x19, [sp, #16]
  409b60:	str	x0, [sp, #40]
  409b64:	str	x1, [sp, #32]
  409b68:	ldr	x0, [sp, #40]
  409b6c:	bl	4078b4 <printf@plt+0x6124>
  409b70:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  409b74:	add	x1, x0, #0xea8
  409b78:	ldr	x0, [sp, #40]
  409b7c:	str	x1, [x0]
  409b80:	ldr	x0, [sp, #40]
  409b84:	add	x0, x0, #0x18
  409b88:	ldr	x1, [sp, #32]
  409b8c:	bl	407f60 <printf@plt+0x67d0>
  409b90:	ldr	x0, [sp, #40]
  409b94:	mov	w1, #0xffffffff            	// #-1
  409b98:	str	w1, [x0, #48]
  409b9c:	ldr	x0, [sp, #32]
  409ba0:	ldr	x0, [x0]
  409ba4:	add	x0, x0, #0x38
  409ba8:	ldr	x1, [x0]
  409bac:	ldr	x0, [sp, #32]
  409bb0:	blr	x1
  409bb4:	str	x0, [sp, #48]
  409bb8:	ldr	x0, [sp, #48]
  409bbc:	cmp	x0, #0x0
  409bc0:	b.eq	409c9c <printf@plt+0x850c>  // b.none
  409bc4:	ldr	x0, [sp, #48]
  409bc8:	ldr	x1, [x0, #32]
  409bcc:	ldr	x0, [sp, #40]
  409bd0:	ldr	x0, [x0, #32]
  409bd4:	ldr	x1, [x1]
  409bd8:	str	x1, [x0]
  409bdc:	mov	w0, #0x1                   	// #1
  409be0:	str	w0, [sp, #60]
  409be4:	ldr	x0, [sp, #48]
  409be8:	ldr	w0, [x0, #40]
  409bec:	ldr	w1, [sp, #60]
  409bf0:	cmp	w1, w0
  409bf4:	b.ge	409c4c <printf@plt+0x84bc>  // b.tcont
  409bf8:	ldr	x0, [sp, #40]
  409bfc:	add	x2, x0, #0x18
  409c00:	ldr	x0, [sp, #48]
  409c04:	ldr	x1, [x0, #32]
  409c08:	ldrsw	x0, [sp, #60]
  409c0c:	lsl	x0, x0, #3
  409c10:	add	x0, x1, x0
  409c14:	ldr	x0, [x0]
  409c18:	mov	x1, x0
  409c1c:	mov	x0, x2
  409c20:	bl	407ff0 <printf@plt+0x6860>
  409c24:	ldr	x0, [sp, #48]
  409c28:	ldr	x1, [x0, #32]
  409c2c:	ldrsw	x0, [sp, #60]
  409c30:	lsl	x0, x0, #3
  409c34:	add	x0, x1, x0
  409c38:	str	xzr, [x0]
  409c3c:	ldr	w0, [sp, #60]
  409c40:	add	w0, w0, #0x1
  409c44:	str	w0, [sp, #60]
  409c48:	b	409be4 <printf@plt+0x8454>
  409c4c:	ldr	x0, [sp, #48]
  409c50:	str	wzr, [x0, #40]
  409c54:	ldr	x0, [sp, #48]
  409c58:	cmp	x0, #0x0
  409c5c:	b.eq	409c9c <printf@plt+0x850c>  // b.none
  409c60:	ldr	x1, [x0]
  409c64:	add	x1, x1, #0x10
  409c68:	ldr	x1, [x1]
  409c6c:	blr	x1
  409c70:	b	409c9c <printf@plt+0x850c>
  409c74:	mov	x19, x0
  409c78:	ldr	x0, [sp, #40]
  409c7c:	add	x0, x0, #0x18
  409c80:	bl	4080e4 <printf@plt+0x6954>
  409c84:	b	409c8c <printf@plt+0x84fc>
  409c88:	mov	x19, x0
  409c8c:	ldr	x0, [sp, #40]
  409c90:	bl	407904 <printf@plt+0x6174>
  409c94:	mov	x0, x19
  409c98:	bl	401730 <_Unwind_Resume@plt>
  409c9c:	nop
  409ca0:	ldr	x19, [sp, #16]
  409ca4:	ldp	x29, x30, [sp], #64
  409ca8:	ret
  409cac:	sub	sp, sp, #0x10
  409cb0:	str	w0, [sp, #12]
  409cb4:	str	w1, [sp, #8]
  409cb8:	str	w2, [sp, #4]
  409cbc:	ldr	w0, [sp, #8]
  409cc0:	cmp	w0, #0x8
  409cc4:	b.eq	409cd4 <printf@plt+0x8544>  // b.none
  409cc8:	ldr	w0, [sp, #4]
  409ccc:	cmp	w0, #0x8
  409cd0:	b.ne	409cdc <printf@plt+0x854c>  // b.any
  409cd4:	mov	w0, #0x0                   	// #0
  409cd8:	b	409e60 <printf@plt+0x86d0>
  409cdc:	ldr	w0, [sp, #8]
  409ce0:	cmp	w0, #0x6
  409ce4:	b.ne	409d0c <printf@plt+0x857c>  // b.any
  409ce8:	ldr	w0, [sp, #12]
  409cec:	cmp	w0, #0x0
  409cf0:	b.ne	409d04 <printf@plt+0x8574>  // b.any
  409cf4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409cf8:	add	x0, x0, #0xe68
  409cfc:	ldr	w0, [x0]
  409d00:	b	409e60 <printf@plt+0x86d0>
  409d04:	mov	w0, #0x0                   	// #0
  409d08:	b	409e60 <printf@plt+0x86d0>
  409d0c:	ldr	w0, [sp, #8]
  409d10:	cmp	w0, #0x4
  409d14:	b.eq	409d24 <printf@plt+0x8594>  // b.none
  409d18:	ldr	w0, [sp, #4]
  409d1c:	cmp	w0, #0x5
  409d20:	b.ne	409d2c <printf@plt+0x859c>  // b.any
  409d24:	mov	w0, #0x0                   	// #0
  409d28:	b	409e60 <printf@plt+0x86d0>
  409d2c:	ldr	w0, [sp, #4]
  409d30:	cmp	w0, #0x2
  409d34:	b.eq	409d44 <printf@plt+0x85b4>  // b.none
  409d38:	ldr	w0, [sp, #8]
  409d3c:	cmp	w0, #0x2
  409d40:	b.ne	409d68 <printf@plt+0x85d8>  // b.any
  409d44:	ldr	w0, [sp, #12]
  409d48:	cmp	w0, #0x0
  409d4c:	b.ne	409d60 <printf@plt+0x85d0>  // b.any
  409d50:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409d54:	add	x0, x0, #0xe6c
  409d58:	ldr	w0, [x0]
  409d5c:	b	409e60 <printf@plt+0x86d0>
  409d60:	mov	w0, #0x0                   	// #0
  409d64:	b	409e60 <printf@plt+0x86d0>
  409d68:	ldr	w0, [sp, #4]
  409d6c:	cmp	w0, #0x3
  409d70:	b.ne	409dac <printf@plt+0x861c>  // b.any
  409d74:	ldr	w0, [sp, #8]
  409d78:	cmp	w0, #0x3
  409d7c:	b.ne	409d88 <printf@plt+0x85f8>  // b.any
  409d80:	mov	w0, #0x0                   	// #0
  409d84:	b	409e60 <printf@plt+0x86d0>
  409d88:	ldr	w0, [sp, #12]
  409d8c:	cmp	w0, #0x0
  409d90:	b.ne	409da4 <printf@plt+0x8614>  // b.any
  409d94:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409d98:	add	x0, x0, #0xe70
  409d9c:	ldr	w0, [x0]
  409da0:	b	409e60 <printf@plt+0x86d0>
  409da4:	mov	w0, #0x0                   	// #0
  409da8:	b	409e60 <printf@plt+0x86d0>
  409dac:	ldr	w0, [sp, #8]
  409db0:	cmp	w0, #0x3
  409db4:	b.ne	409ddc <printf@plt+0x864c>  // b.any
  409db8:	ldr	w0, [sp, #12]
  409dbc:	cmp	w0, #0x0
  409dc0:	b.ne	409dd4 <printf@plt+0x8644>  // b.any
  409dc4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409dc8:	add	x0, x0, #0xe70
  409dcc:	ldr	w0, [x0]
  409dd0:	b	409e60 <printf@plt+0x86d0>
  409dd4:	mov	w0, #0x0                   	// #0
  409dd8:	b	409e60 <printf@plt+0x86d0>
  409ddc:	ldr	w0, [sp, #4]
  409de0:	cmp	w0, #0x1
  409de4:	b.ne	409df8 <printf@plt+0x8668>  // b.any
  409de8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409dec:	add	x0, x0, #0xe68
  409df0:	ldr	w0, [x0]
  409df4:	b	409e60 <printf@plt+0x86d0>
  409df8:	ldr	w0, [sp, #8]
  409dfc:	cmp	w0, #0x7
  409e00:	b.eq	409e10 <printf@plt+0x8680>  // b.none
  409e04:	ldr	w0, [sp, #4]
  409e08:	cmp	w0, #0x7
  409e0c:	b.ne	409e34 <printf@plt+0x86a4>  // b.any
  409e10:	ldr	w0, [sp, #12]
  409e14:	cmp	w0, #0x0
  409e18:	b.ne	409e2c <printf@plt+0x869c>  // b.any
  409e1c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409e20:	add	x0, x0, #0xe68
  409e24:	ldr	w0, [x0]
  409e28:	b	409e60 <printf@plt+0x86d0>
  409e2c:	mov	w0, #0x0                   	// #0
  409e30:	b	409e60 <printf@plt+0x86d0>
  409e34:	ldr	w0, [sp, #8]
  409e38:	cmp	w0, #0x1
  409e3c:	b.ne	409e5c <printf@plt+0x86cc>  // b.any
  409e40:	ldr	w0, [sp, #4]
  409e44:	cmp	w0, #0x0
  409e48:	b.ne	409e5c <printf@plt+0x86cc>  // b.any
  409e4c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  409e50:	add	x0, x0, #0xe68
  409e54:	ldr	w0, [x0]
  409e58:	b	409e60 <printf@plt+0x86d0>
  409e5c:	mov	w0, #0x0                   	// #0
  409e60:	add	sp, sp, #0x10
  409e64:	ret
  409e68:	stp	x29, x30, [sp, #-64]!
  409e6c:	mov	x29, sp
  409e70:	str	x0, [sp, #24]
  409e74:	str	w1, [sp, #20]
  409e78:	ldr	x0, [sp, #24]
  409e7c:	ldr	w1, [sp, #20]
  409e80:	str	w1, [x0, #48]
  409e84:	str	wzr, [sp, #60]
  409e88:	ldr	x0, [sp, #24]
  409e8c:	ldr	w0, [x0, #40]
  409e90:	ldr	w1, [sp, #60]
  409e94:	cmp	w1, w0
  409e98:	b.ge	409ffc <printf@plt+0x886c>  // b.tcont
  409e9c:	ldr	x0, [sp, #24]
  409ea0:	ldr	x1, [x0, #32]
  409ea4:	ldrsw	x0, [sp, #60]
  409ea8:	lsl	x0, x0, #3
  409eac:	add	x0, x1, x0
  409eb0:	ldr	x0, [x0]
  409eb4:	ldr	w0, [x0, #8]
  409eb8:	str	w0, [sp, #40]
  409ebc:	ldr	w0, [sp, #40]
  409ec0:	cmp	w0, #0x2
  409ec4:	b.ne	409f74 <printf@plt+0x87e4>  // b.any
  409ec8:	ldr	w0, [sp, #60]
  409ecc:	cmp	w0, #0x0
  409ed0:	b.eq	409f40 <printf@plt+0x87b0>  // b.none
  409ed4:	ldr	x0, [sp, #24]
  409ed8:	ldr	x1, [x0, #32]
  409edc:	ldrsw	x0, [sp, #60]
  409ee0:	lsl	x0, x0, #3
  409ee4:	sub	x0, x0, #0x8
  409ee8:	add	x0, x1, x0
  409eec:	ldr	x0, [x0]
  409ef0:	ldr	w0, [x0, #8]
  409ef4:	str	w0, [sp, #36]
  409ef8:	ldr	w0, [sp, #36]
  409efc:	cmp	w0, #0x2
  409f00:	b.eq	409f40 <printf@plt+0x87b0>  // b.none
  409f04:	ldr	w0, [sp, #36]
  409f08:	cmp	w0, #0x1
  409f0c:	b.eq	409f40 <printf@plt+0x87b0>  // b.none
  409f10:	ldr	w0, [sp, #36]
  409f14:	cmp	w0, #0x3
  409f18:	b.eq	409f40 <printf@plt+0x87b0>  // b.none
  409f1c:	ldr	w0, [sp, #36]
  409f20:	cmp	w0, #0x4
  409f24:	b.eq	409f40 <printf@plt+0x87b0>  // b.none
  409f28:	ldr	w0, [sp, #36]
  409f2c:	cmp	w0, #0x8
  409f30:	b.eq	409f40 <printf@plt+0x87b0>  // b.none
  409f34:	ldr	w0, [sp, #36]
  409f38:	cmp	w0, #0x6
  409f3c:	b.ne	409f48 <printf@plt+0x87b8>  // b.any
  409f40:	mov	w0, #0x1                   	// #1
  409f44:	b	409f4c <printf@plt+0x87bc>
  409f48:	mov	w0, #0x0                   	// #0
  409f4c:	cmp	w0, #0x0
  409f50:	b.eq	409fec <printf@plt+0x885c>  // b.none
  409f54:	ldr	x0, [sp, #24]
  409f58:	ldr	x1, [x0, #32]
  409f5c:	ldrsw	x0, [sp, #60]
  409f60:	lsl	x0, x0, #3
  409f64:	add	x0, x1, x0
  409f68:	ldr	x0, [x0]
  409f6c:	str	wzr, [x0, #8]
  409f70:	b	409fec <printf@plt+0x885c>
  409f74:	ldr	w0, [sp, #40]
  409f78:	cmp	w0, #0x3
  409f7c:	b.eq	409f98 <printf@plt+0x8808>  // b.none
  409f80:	ldr	w0, [sp, #40]
  409f84:	cmp	w0, #0x5
  409f88:	b.eq	409f98 <printf@plt+0x8808>  // b.none
  409f8c:	ldr	w0, [sp, #40]
  409f90:	cmp	w0, #0x6
  409f94:	b.ne	409fec <printf@plt+0x885c>  // b.any
  409f98:	ldr	w0, [sp, #60]
  409f9c:	cmp	w0, #0x0
  409fa0:	b.le	409fec <printf@plt+0x885c>
  409fa4:	ldr	x0, [sp, #24]
  409fa8:	ldr	x1, [x0, #32]
  409fac:	ldrsw	x0, [sp, #60]
  409fb0:	lsl	x0, x0, #3
  409fb4:	sub	x0, x0, #0x8
  409fb8:	add	x0, x1, x0
  409fbc:	ldr	x0, [x0]
  409fc0:	ldr	w0, [x0, #8]
  409fc4:	cmp	w0, #0x2
  409fc8:	b.ne	409fec <printf@plt+0x885c>  // b.any
  409fcc:	ldr	x0, [sp, #24]
  409fd0:	ldr	x1, [x0, #32]
  409fd4:	ldrsw	x0, [sp, #60]
  409fd8:	lsl	x0, x0, #3
  409fdc:	sub	x0, x0, #0x8
  409fe0:	add	x0, x1, x0
  409fe4:	ldr	x0, [x0]
  409fe8:	str	wzr, [x0, #8]
  409fec:	ldr	w0, [sp, #60]
  409ff0:	add	w0, w0, #0x1
  409ff4:	str	w0, [sp, #60]
  409ff8:	b	409e88 <printf@plt+0x86f8>
  409ffc:	str	wzr, [sp, #60]
  40a000:	ldr	x0, [sp, #24]
  40a004:	ldr	w0, [x0, #40]
  40a008:	ldr	w1, [sp, #60]
  40a00c:	cmp	w1, w0
  40a010:	b.ge	40a188 <printf@plt+0x89f8>  // b.tcont
  40a014:	str	wzr, [sp, #56]
  40a018:	ldr	w0, [sp, #60]
  40a01c:	cmp	w0, #0x0
  40a020:	b.le	40a080 <printf@plt+0x88f0>
  40a024:	ldr	x0, [sp, #24]
  40a028:	ldr	x1, [x0, #32]
  40a02c:	ldrsw	x0, [sp, #60]
  40a030:	lsl	x0, x0, #3
  40a034:	sub	x0, x0, #0x8
  40a038:	add	x0, x1, x0
  40a03c:	ldr	x2, [x0]
  40a040:	ldr	x0, [sp, #24]
  40a044:	ldr	x1, [x0, #32]
  40a048:	ldrsw	x0, [sp, #60]
  40a04c:	lsl	x0, x0, #3
  40a050:	sub	x0, x0, #0x8
  40a054:	add	x0, x1, x0
  40a058:	ldr	x0, [x0]
  40a05c:	ldr	x0, [x0]
  40a060:	add	x0, x0, #0x58
  40a064:	ldr	x1, [x0]
  40a068:	mov	x0, x2
  40a06c:	blr	x1
  40a070:	cmp	w0, #0x0
  40a074:	b.eq	40a080 <printf@plt+0x88f0>  // b.none
  40a078:	mov	w0, #0x1                   	// #1
  40a07c:	b	40a084 <printf@plt+0x88f4>
  40a080:	mov	w0, #0x0                   	// #0
  40a084:	cmp	w0, #0x0
  40a088:	b.eq	40a098 <printf@plt+0x8908>  // b.none
  40a08c:	ldr	w0, [sp, #56]
  40a090:	orr	w0, w0, #0x1
  40a094:	str	w0, [sp, #56]
  40a098:	ldr	w0, [sp, #60]
  40a09c:	add	w1, w0, #0x1
  40a0a0:	ldr	x0, [sp, #24]
  40a0a4:	ldr	w0, [x0, #40]
  40a0a8:	cmp	w1, w0
  40a0ac:	b.ge	40a10c <printf@plt+0x897c>  // b.tcont
  40a0b0:	ldr	x0, [sp, #24]
  40a0b4:	ldr	x1, [x0, #32]
  40a0b8:	ldrsw	x0, [sp, #60]
  40a0bc:	add	x0, x0, #0x1
  40a0c0:	lsl	x0, x0, #3
  40a0c4:	add	x0, x1, x0
  40a0c8:	ldr	x2, [x0]
  40a0cc:	ldr	x0, [sp, #24]
  40a0d0:	ldr	x1, [x0, #32]
  40a0d4:	ldrsw	x0, [sp, #60]
  40a0d8:	add	x0, x0, #0x1
  40a0dc:	lsl	x0, x0, #3
  40a0e0:	add	x0, x1, x0
  40a0e4:	ldr	x0, [x0]
  40a0e8:	ldr	x0, [x0]
  40a0ec:	add	x0, x0, #0x50
  40a0f0:	ldr	x1, [x0]
  40a0f4:	mov	x0, x2
  40a0f8:	blr	x1
  40a0fc:	cmp	w0, #0x0
  40a100:	b.eq	40a10c <printf@plt+0x897c>  // b.none
  40a104:	mov	w0, #0x1                   	// #1
  40a108:	b	40a110 <printf@plt+0x8980>
  40a10c:	mov	w0, #0x0                   	// #0
  40a110:	cmp	w0, #0x0
  40a114:	b.eq	40a124 <printf@plt+0x8994>  // b.none
  40a118:	ldr	w0, [sp, #56]
  40a11c:	orr	w0, w0, #0x2
  40a120:	str	w0, [sp, #56]
  40a124:	ldr	w0, [sp, #56]
  40a128:	cmp	w0, #0x0
  40a12c:	b.eq	40a178 <printf@plt+0x89e8>  // b.none
  40a130:	ldr	x0, [sp, #24]
  40a134:	ldr	x1, [x0, #32]
  40a138:	ldrsw	x0, [sp, #60]
  40a13c:	lsl	x0, x0, #3
  40a140:	add	x0, x1, x0
  40a144:	ldr	x3, [x0]
  40a148:	ldr	x0, [sp, #24]
  40a14c:	ldr	x1, [x0, #32]
  40a150:	ldrsw	x0, [sp, #60]
  40a154:	lsl	x0, x0, #3
  40a158:	add	x0, x1, x0
  40a15c:	ldr	x0, [x0]
  40a160:	ldr	x0, [x0]
  40a164:	add	x0, x0, #0x68
  40a168:	ldr	x2, [x0]
  40a16c:	ldr	w1, [sp, #56]
  40a170:	mov	x0, x3
  40a174:	blr	x2
  40a178:	ldr	w0, [sp, #60]
  40a17c:	add	w0, w0, #0x1
  40a180:	str	w0, [sp, #60]
  40a184:	b	40a000 <printf@plt+0x8870>
  40a188:	ldr	w0, [sp, #20]
  40a18c:	cmp	w0, #0x1
  40a190:	cset	w0, le
  40a194:	and	w0, w0, #0xff
  40a198:	mov	w1, w0
  40a19c:	ldr	x0, [sp, #24]
  40a1a0:	str	w1, [x0, #16]
  40a1a4:	str	wzr, [sp, #52]
  40a1a8:	mov	w0, #0x1                   	// #1
  40a1ac:	str	w0, [sp, #60]
  40a1b0:	ldr	x0, [sp, #24]
  40a1b4:	ldr	w0, [x0, #40]
  40a1b8:	ldr	w1, [sp, #60]
  40a1bc:	cmp	w1, w0
  40a1c0:	b.ge	40a238 <printf@plt+0x8aa8>  // b.tcont
  40a1c4:	ldr	x0, [sp, #24]
  40a1c8:	ldr	w3, [x0, #16]
  40a1cc:	ldr	x0, [sp, #24]
  40a1d0:	ldr	x1, [x0, #32]
  40a1d4:	ldrsw	x0, [sp, #60]
  40a1d8:	lsl	x0, x0, #3
  40a1dc:	sub	x0, x0, #0x8
  40a1e0:	add	x0, x1, x0
  40a1e4:	ldr	x0, [x0]
  40a1e8:	ldr	w4, [x0, #8]
  40a1ec:	ldr	x0, [sp, #24]
  40a1f0:	ldr	x1, [x0, #32]
  40a1f4:	ldrsw	x0, [sp, #60]
  40a1f8:	lsl	x0, x0, #3
  40a1fc:	add	x0, x1, x0
  40a200:	ldr	x0, [x0]
  40a204:	ldr	w0, [x0, #8]
  40a208:	mov	w2, w0
  40a20c:	mov	w1, w4
  40a210:	mov	w0, w3
  40a214:	bl	409cac <printf@plt+0x851c>
  40a218:	mov	w1, w0
  40a21c:	ldr	w0, [sp, #52]
  40a220:	add	w0, w0, w1
  40a224:	str	w0, [sp, #52]
  40a228:	ldr	w0, [sp, #60]
  40a22c:	add	w0, w0, #0x1
  40a230:	str	w0, [sp, #60]
  40a234:	b	40a1b0 <printf@plt+0x8a20>
  40a238:	str	wzr, [sp, #48]
  40a23c:	str	wzr, [sp, #60]
  40a240:	ldr	x0, [sp, #24]
  40a244:	ldr	w0, [x0, #40]
  40a248:	ldr	w1, [sp, #60]
  40a24c:	cmp	w1, w0
  40a250:	b.ge	40a368 <printf@plt+0x8bd8>  // b.tcont
  40a254:	ldr	x0, [sp, #24]
  40a258:	ldr	x1, [x0, #32]
  40a25c:	ldrsw	x0, [sp, #60]
  40a260:	lsl	x0, x0, #3
  40a264:	add	x0, x1, x0
  40a268:	ldr	x2, [x0]
  40a26c:	ldr	x0, [sp, #24]
  40a270:	ldr	x1, [x0, #32]
  40a274:	ldrsw	x0, [sp, #60]
  40a278:	lsl	x0, x0, #3
  40a27c:	add	x0, x1, x0
  40a280:	ldr	x0, [x0]
  40a284:	ldr	x0, [x0]
  40a288:	add	x0, x0, #0x40
  40a28c:	ldr	x1, [x0]
  40a290:	mov	x0, x2
  40a294:	blr	x1
  40a298:	cmp	w0, #0x0
  40a29c:	cset	w0, eq  // eq = none
  40a2a0:	and	w0, w0, #0xff
  40a2a4:	cmp	w0, #0x0
  40a2a8:	b.eq	40a358 <printf@plt+0x8bc8>  // b.none
  40a2ac:	ldr	x0, [sp, #24]
  40a2b0:	ldr	x1, [x0, #32]
  40a2b4:	ldrsw	x0, [sp, #60]
  40a2b8:	lsl	x0, x0, #3
  40a2bc:	add	x0, x1, x0
  40a2c0:	ldr	x3, [x0]
  40a2c4:	ldr	x0, [sp, #24]
  40a2c8:	ldr	x1, [x0, #32]
  40a2cc:	ldrsw	x0, [sp, #60]
  40a2d0:	lsl	x0, x0, #3
  40a2d4:	add	x0, x1, x0
  40a2d8:	ldr	x0, [x0]
  40a2dc:	ldr	x0, [x0]
  40a2e0:	add	x0, x0, #0x18
  40a2e4:	ldr	x2, [x0]
  40a2e8:	ldr	w1, [sp, #20]
  40a2ec:	mov	x0, x3
  40a2f0:	blr	x2
  40a2f4:	str	w0, [sp, #32]
  40a2f8:	ldr	w0, [sp, #32]
  40a2fc:	cmp	w0, #0x0
  40a300:	b.eq	40a358 <printf@plt+0x8bc8>  // b.none
  40a304:	ldr	w0, [sp, #48]
  40a308:	cmp	w0, #0x0
  40a30c:	b.eq	40a338 <printf@plt+0x8ba8>  // b.none
  40a310:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40a314:	add	x3, x0, #0xea0
  40a318:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40a31c:	add	x2, x0, #0xea0
  40a320:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40a324:	add	x1, x0, #0xea0
  40a328:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a32c:	add	x0, x0, #0xd50
  40a330:	bl	417270 <printf@plt+0x15ae0>
  40a334:	b	40a358 <printf@plt+0x8bc8>
  40a338:	ldr	w1, [sp, #60]
  40a33c:	ldr	x0, [sp, #24]
  40a340:	bl	40a790 <printf@plt+0x9000>
  40a344:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a348:	add	x0, x0, #0xd70
  40a34c:	bl	401470 <puts@plt>
  40a350:	ldr	w0, [sp, #32]
  40a354:	str	w0, [sp, #48]
  40a358:	ldr	w0, [sp, #60]
  40a35c:	add	w0, w0, #0x1
  40a360:	str	w0, [sp, #60]
  40a364:	b	40a240 <printf@plt+0x8ab0>
  40a368:	ldr	x0, [sp, #24]
  40a36c:	ldr	w0, [x0, #12]
  40a370:	ldr	w2, [sp, #52]
  40a374:	mov	w1, w0
  40a378:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a37c:	add	x0, x0, #0xd88
  40a380:	bl	401790 <printf@plt>
  40a384:	str	wzr, [sp, #60]
  40a388:	ldr	x0, [sp, #24]
  40a38c:	ldr	w0, [x0, #40]
  40a390:	ldr	w1, [sp, #60]
  40a394:	cmp	w1, w0
  40a398:	b.ge	40a430 <printf@plt+0x8ca0>  // b.tcont
  40a39c:	ldr	x0, [sp, #24]
  40a3a0:	ldr	x1, [x0, #32]
  40a3a4:	ldrsw	x0, [sp, #60]
  40a3a8:	lsl	x0, x0, #3
  40a3ac:	add	x0, x1, x0
  40a3b0:	ldr	x2, [x0]
  40a3b4:	ldr	x0, [sp, #24]
  40a3b8:	ldr	x1, [x0, #32]
  40a3bc:	ldrsw	x0, [sp, #60]
  40a3c0:	lsl	x0, x0, #3
  40a3c4:	add	x0, x1, x0
  40a3c8:	ldr	x0, [x0]
  40a3cc:	ldr	x0, [x0]
  40a3d0:	add	x0, x0, #0x40
  40a3d4:	ldr	x1, [x0]
  40a3d8:	mov	x0, x2
  40a3dc:	blr	x1
  40a3e0:	cmp	w0, #0x0
  40a3e4:	cset	w0, eq  // eq = none
  40a3e8:	and	w0, w0, #0xff
  40a3ec:	cmp	w0, #0x0
  40a3f0:	b.eq	40a420 <printf@plt+0x8c90>  // b.none
  40a3f4:	ldr	x0, [sp, #24]
  40a3f8:	ldr	x1, [x0, #32]
  40a3fc:	ldrsw	x0, [sp, #60]
  40a400:	lsl	x0, x0, #3
  40a404:	add	x0, x1, x0
  40a408:	ldr	x0, [x0]
  40a40c:	ldr	w0, [x0, #12]
  40a410:	mov	w1, w0
  40a414:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a418:	add	x0, x0, #0xd98
  40a41c:	bl	401790 <printf@plt>
  40a420:	ldr	w0, [sp, #60]
  40a424:	add	w0, w0, #0x1
  40a428:	str	w0, [sp, #60]
  40a42c:	b	40a388 <printf@plt+0x8bf8>
  40a430:	mov	w0, #0xa                   	// #10
  40a434:	bl	401580 <putchar@plt>
  40a438:	ldr	x0, [sp, #24]
  40a43c:	ldr	w0, [x0, #12]
  40a440:	mov	w1, w0
  40a444:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a448:	add	x0, x0, #0xda8
  40a44c:	bl	401790 <printf@plt>
  40a450:	str	wzr, [sp, #60]
  40a454:	ldr	x0, [sp, #24]
  40a458:	ldr	w0, [x0, #40]
  40a45c:	ldr	w1, [sp, #60]
  40a460:	cmp	w1, w0
  40a464:	b.ge	40a4fc <printf@plt+0x8d6c>  // b.tcont
  40a468:	ldr	x0, [sp, #24]
  40a46c:	ldr	x1, [x0, #32]
  40a470:	ldrsw	x0, [sp, #60]
  40a474:	lsl	x0, x0, #3
  40a478:	add	x0, x1, x0
  40a47c:	ldr	x2, [x0]
  40a480:	ldr	x0, [sp, #24]
  40a484:	ldr	x1, [x0, #32]
  40a488:	ldrsw	x0, [sp, #60]
  40a48c:	lsl	x0, x0, #3
  40a490:	add	x0, x1, x0
  40a494:	ldr	x0, [x0]
  40a498:	ldr	x0, [x0]
  40a49c:	add	x0, x0, #0x40
  40a4a0:	ldr	x1, [x0]
  40a4a4:	mov	x0, x2
  40a4a8:	blr	x1
  40a4ac:	cmp	w0, #0x0
  40a4b0:	cset	w0, eq  // eq = none
  40a4b4:	and	w0, w0, #0xff
  40a4b8:	cmp	w0, #0x0
  40a4bc:	b.eq	40a4ec <printf@plt+0x8d5c>  // b.none
  40a4c0:	ldr	x0, [sp, #24]
  40a4c4:	ldr	x1, [x0, #32]
  40a4c8:	ldrsw	x0, [sp, #60]
  40a4cc:	lsl	x0, x0, #3
  40a4d0:	add	x0, x1, x0
  40a4d4:	ldr	x0, [x0]
  40a4d8:	ldr	w0, [x0, #12]
  40a4dc:	mov	w1, w0
  40a4e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a4e4:	add	x0, x0, #0xdb8
  40a4e8:	bl	401790 <printf@plt>
  40a4ec:	ldr	w0, [sp, #60]
  40a4f0:	add	w0, w0, #0x1
  40a4f4:	str	w0, [sp, #60]
  40a4f8:	b	40a454 <printf@plt+0x8cc4>
  40a4fc:	mov	w0, #0xa                   	// #10
  40a500:	bl	401580 <putchar@plt>
  40a504:	ldr	x0, [sp, #24]
  40a508:	ldr	w0, [x0, #12]
  40a50c:	mov	w1, w0
  40a510:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a514:	add	x0, x0, #0xdc8
  40a518:	bl	401790 <printf@plt>
  40a51c:	str	wzr, [sp, #60]
  40a520:	ldr	x0, [sp, #24]
  40a524:	ldr	w0, [x0, #40]
  40a528:	ldr	w1, [sp, #60]
  40a52c:	cmp	w1, w0
  40a530:	b.ge	40a5c8 <printf@plt+0x8e38>  // b.tcont
  40a534:	ldr	x0, [sp, #24]
  40a538:	ldr	x1, [x0, #32]
  40a53c:	ldrsw	x0, [sp, #60]
  40a540:	lsl	x0, x0, #3
  40a544:	add	x0, x1, x0
  40a548:	ldr	x2, [x0]
  40a54c:	ldr	x0, [sp, #24]
  40a550:	ldr	x1, [x0, #32]
  40a554:	ldrsw	x0, [sp, #60]
  40a558:	lsl	x0, x0, #3
  40a55c:	add	x0, x1, x0
  40a560:	ldr	x0, [x0]
  40a564:	ldr	x0, [x0]
  40a568:	add	x0, x0, #0x40
  40a56c:	ldr	x1, [x0]
  40a570:	mov	x0, x2
  40a574:	blr	x1
  40a578:	cmp	w0, #0x0
  40a57c:	cset	w0, eq  // eq = none
  40a580:	and	w0, w0, #0xff
  40a584:	cmp	w0, #0x0
  40a588:	b.eq	40a5b8 <printf@plt+0x8e28>  // b.none
  40a58c:	ldr	x0, [sp, #24]
  40a590:	ldr	x1, [x0, #32]
  40a594:	ldrsw	x0, [sp, #60]
  40a598:	lsl	x0, x0, #3
  40a59c:	add	x0, x1, x0
  40a5a0:	ldr	x0, [x0]
  40a5a4:	ldr	w0, [x0, #12]
  40a5a8:	mov	w1, w0
  40a5ac:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a5b0:	add	x0, x0, #0xdd8
  40a5b4:	bl	401790 <printf@plt>
  40a5b8:	ldr	w0, [sp, #60]
  40a5bc:	add	w0, w0, #0x1
  40a5c0:	str	w0, [sp, #60]
  40a5c4:	b	40a520 <printf@plt+0x8d90>
  40a5c8:	mov	w0, #0xa                   	// #10
  40a5cc:	bl	401580 <putchar@plt>
  40a5d0:	str	wzr, [sp, #44]
  40a5d4:	str	wzr, [sp, #60]
  40a5d8:	ldr	x0, [sp, #24]
  40a5dc:	ldr	w0, [x0, #40]
  40a5e0:	ldr	w1, [sp, #60]
  40a5e4:	cmp	w1, w0
  40a5e8:	b.ge	40a650 <printf@plt+0x8ec0>  // b.tcont
  40a5ec:	ldr	w0, [sp, #44]
  40a5f0:	cmp	w0, #0x0
  40a5f4:	b.ne	40a650 <printf@plt+0x8ec0>  // b.any
  40a5f8:	ldr	x0, [sp, #24]
  40a5fc:	ldr	x1, [x0, #32]
  40a600:	ldrsw	x0, [sp, #60]
  40a604:	lsl	x0, x0, #3
  40a608:	add	x0, x1, x0
  40a60c:	ldr	x2, [x0]
  40a610:	ldr	x0, [sp, #24]
  40a614:	ldr	x1, [x0, #32]
  40a618:	ldrsw	x0, [sp, #60]
  40a61c:	lsl	x0, x0, #3
  40a620:	add	x0, x1, x0
  40a624:	ldr	x0, [x0]
  40a628:	ldr	x0, [x0]
  40a62c:	add	x0, x0, #0x40
  40a630:	ldr	x1, [x0]
  40a634:	mov	x0, x2
  40a638:	blr	x1
  40a63c:	str	w0, [sp, #44]
  40a640:	ldr	w0, [sp, #60]
  40a644:	add	w0, w0, #0x1
  40a648:	str	w0, [sp, #60]
  40a64c:	b	40a5d8 <printf@plt+0x8e48>
  40a650:	ldr	w0, [sp, #44]
  40a654:	cmp	w0, #0x0
  40a658:	b.eq	40a784 <printf@plt+0x8ff4>  // b.none
  40a65c:	ldr	x0, [sp, #24]
  40a660:	ldr	w0, [x0, #12]
  40a664:	mov	w1, w0
  40a668:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a66c:	add	x0, x0, #0xde8
  40a670:	bl	401790 <printf@plt>
  40a674:	str	wzr, [sp, #60]
  40a678:	ldr	x0, [sp, #24]
  40a67c:	ldr	w0, [x0, #40]
  40a680:	ldr	w1, [sp, #60]
  40a684:	cmp	w1, w0
  40a688:	b.ge	40a738 <printf@plt+0x8fa8>  // b.tcont
  40a68c:	ldr	x0, [sp, #24]
  40a690:	ldr	x1, [x0, #32]
  40a694:	ldrsw	x0, [sp, #60]
  40a698:	lsl	x0, x0, #3
  40a69c:	add	x0, x1, x0
  40a6a0:	ldr	x2, [x0]
  40a6a4:	ldr	x0, [sp, #24]
  40a6a8:	ldr	x1, [x0, #32]
  40a6ac:	ldrsw	x0, [sp, #60]
  40a6b0:	lsl	x0, x0, #3
  40a6b4:	add	x0, x1, x0
  40a6b8:	ldr	x0, [x0]
  40a6bc:	ldr	x0, [x0]
  40a6c0:	add	x0, x0, #0x40
  40a6c4:	ldr	x1, [x0]
  40a6c8:	mov	x0, x2
  40a6cc:	blr	x1
  40a6d0:	cmp	w0, #0x0
  40a6d4:	cset	w0, ne  // ne = any
  40a6d8:	and	w0, w0, #0xff
  40a6dc:	cmp	w0, #0x0
  40a6e0:	b.eq	40a728 <printf@plt+0x8f98>  // b.none
  40a6e4:	ldr	x0, [sp, #24]
  40a6e8:	ldr	x1, [x0, #32]
  40a6ec:	ldrsw	x0, [sp, #60]
  40a6f0:	lsl	x0, x0, #3
  40a6f4:	add	x0, x1, x0
  40a6f8:	ldr	x2, [x0]
  40a6fc:	ldr	x0, [sp, #24]
  40a700:	ldr	x1, [x0, #32]
  40a704:	ldrsw	x0, [sp, #60]
  40a708:	lsl	x0, x0, #3
  40a70c:	add	x0, x1, x0
  40a710:	ldr	x0, [x0]
  40a714:	ldr	x0, [x0]
  40a718:	add	x0, x0, #0x30
  40a71c:	ldr	x1, [x0]
  40a720:	mov	x0, x2
  40a724:	blr	x1
  40a728:	ldr	w0, [sp, #60]
  40a72c:	add	w0, w0, #0x1
  40a730:	str	w0, [sp, #60]
  40a734:	b	40a678 <printf@plt+0x8ee8>
  40a738:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a73c:	add	x0, x0, #0xe00
  40a740:	bl	401470 <puts@plt>
  40a744:	ldr	x0, [sp, #24]
  40a748:	ldr	w1, [x0, #12]
  40a74c:	ldr	x0, [sp, #24]
  40a750:	ldr	w0, [x0, #12]
  40a754:	mov	w2, w0
  40a758:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a75c:	add	x0, x0, #0xe08
  40a760:	bl	401790 <printf@plt>
  40a764:	ldr	x0, [sp, #24]
  40a768:	ldr	w1, [x0, #12]
  40a76c:	ldr	x0, [sp, #24]
  40a770:	ldr	w0, [x0, #12]
  40a774:	mov	w2, w0
  40a778:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a77c:	add	x0, x0, #0xe28
  40a780:	bl	401790 <printf@plt>
  40a784:	ldr	w0, [sp, #48]
  40a788:	ldp	x29, x30, [sp], #64
  40a78c:	ret
  40a790:	stp	x29, x30, [sp, #-48]!
  40a794:	mov	x29, sp
  40a798:	str	x0, [sp, #24]
  40a79c:	str	w1, [sp, #20]
  40a7a0:	str	wzr, [sp, #44]
  40a7a4:	mov	w0, #0x1                   	// #1
  40a7a8:	str	w0, [sp, #40]
  40a7ac:	ldr	w1, [sp, #20]
  40a7b0:	ldr	w0, [sp, #40]
  40a7b4:	cmp	w1, w0
  40a7b8:	b.lt	40a844 <printf@plt+0x90b4>  // b.tstop
  40a7bc:	ldr	x0, [sp, #24]
  40a7c0:	ldr	w0, [x0, #40]
  40a7c4:	ldr	w1, [sp, #40]
  40a7c8:	cmp	w1, w0
  40a7cc:	b.ge	40a844 <printf@plt+0x90b4>  // b.tcont
  40a7d0:	ldr	x0, [sp, #24]
  40a7d4:	ldr	w3, [x0, #16]
  40a7d8:	ldr	x0, [sp, #24]
  40a7dc:	ldr	x1, [x0, #32]
  40a7e0:	ldrsw	x0, [sp, #40]
  40a7e4:	lsl	x0, x0, #3
  40a7e8:	sub	x0, x0, #0x8
  40a7ec:	add	x0, x1, x0
  40a7f0:	ldr	x0, [x0]
  40a7f4:	ldr	w4, [x0, #8]
  40a7f8:	ldr	x0, [sp, #24]
  40a7fc:	ldr	x1, [x0, #32]
  40a800:	ldrsw	x0, [sp, #40]
  40a804:	lsl	x0, x0, #3
  40a808:	add	x0, x1, x0
  40a80c:	ldr	x0, [x0]
  40a810:	ldr	w0, [x0, #8]
  40a814:	mov	w2, w0
  40a818:	mov	w1, w4
  40a81c:	mov	w0, w3
  40a820:	bl	409cac <printf@plt+0x851c>
  40a824:	mov	w1, w0
  40a828:	ldr	w0, [sp, #44]
  40a82c:	add	w0, w0, w1
  40a830:	str	w0, [sp, #44]
  40a834:	ldr	w0, [sp, #40]
  40a838:	add	w0, w0, #0x1
  40a83c:	str	w0, [sp, #40]
  40a840:	b	40a7ac <printf@plt+0x901c>
  40a844:	ldr	w1, [sp, #44]
  40a848:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a84c:	add	x0, x0, #0xe48
  40a850:	bl	401790 <printf@plt>
  40a854:	str	wzr, [sp, #40]
  40a858:	ldr	w1, [sp, #40]
  40a85c:	ldr	w0, [sp, #20]
  40a860:	cmp	w1, w0
  40a864:	b.ge	40a8fc <printf@plt+0x916c>  // b.tcont
  40a868:	ldr	x0, [sp, #24]
  40a86c:	ldr	x1, [x0, #32]
  40a870:	ldrsw	x0, [sp, #40]
  40a874:	lsl	x0, x0, #3
  40a878:	add	x0, x1, x0
  40a87c:	ldr	x2, [x0]
  40a880:	ldr	x0, [sp, #24]
  40a884:	ldr	x1, [x0, #32]
  40a888:	ldrsw	x0, [sp, #40]
  40a88c:	lsl	x0, x0, #3
  40a890:	add	x0, x1, x0
  40a894:	ldr	x0, [x0]
  40a898:	ldr	x0, [x0]
  40a89c:	add	x0, x0, #0x40
  40a8a0:	ldr	x1, [x0]
  40a8a4:	mov	x0, x2
  40a8a8:	blr	x1
  40a8ac:	cmp	w0, #0x0
  40a8b0:	cset	w0, eq  // eq = none
  40a8b4:	and	w0, w0, #0xff
  40a8b8:	cmp	w0, #0x0
  40a8bc:	b.eq	40a8ec <printf@plt+0x915c>  // b.none
  40a8c0:	ldr	x0, [sp, #24]
  40a8c4:	ldr	x1, [x0, #32]
  40a8c8:	ldrsw	x0, [sp, #40]
  40a8cc:	lsl	x0, x0, #3
  40a8d0:	add	x0, x1, x0
  40a8d4:	ldr	x0, [x0]
  40a8d8:	ldr	w0, [x0, #12]
  40a8dc:	mov	w1, w0
  40a8e0:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a8e4:	add	x0, x0, #0xd98
  40a8e8:	bl	401790 <printf@plt>
  40a8ec:	ldr	w0, [sp, #40]
  40a8f0:	add	w0, w0, #0x1
  40a8f4:	str	w0, [sp, #40]
  40a8f8:	b	40a858 <printf@plt+0x90c8>
  40a8fc:	str	wzr, [sp, #36]
  40a900:	str	wzr, [sp, #40]
  40a904:	ldr	w1, [sp, #40]
  40a908:	ldr	w0, [sp, #20]
  40a90c:	cmp	w1, w0
  40a910:	b.ge	40a978 <printf@plt+0x91e8>  // b.tcont
  40a914:	ldr	w0, [sp, #36]
  40a918:	cmp	w0, #0x0
  40a91c:	b.ne	40a978 <printf@plt+0x91e8>  // b.any
  40a920:	ldr	x0, [sp, #24]
  40a924:	ldr	x1, [x0, #32]
  40a928:	ldrsw	x0, [sp, #40]
  40a92c:	lsl	x0, x0, #3
  40a930:	add	x0, x1, x0
  40a934:	ldr	x2, [x0]
  40a938:	ldr	x0, [sp, #24]
  40a93c:	ldr	x1, [x0, #32]
  40a940:	ldrsw	x0, [sp, #40]
  40a944:	lsl	x0, x0, #3
  40a948:	add	x0, x1, x0
  40a94c:	ldr	x0, [x0]
  40a950:	ldr	x0, [x0]
  40a954:	add	x0, x0, #0x40
  40a958:	ldr	x1, [x0]
  40a95c:	mov	x0, x2
  40a960:	blr	x1
  40a964:	str	w0, [sp, #36]
  40a968:	ldr	w0, [sp, #40]
  40a96c:	add	w0, w0, #0x1
  40a970:	str	w0, [sp, #40]
  40a974:	b	40a904 <printf@plt+0x9174>
  40a978:	ldr	w0, [sp, #36]
  40a97c:	cmp	w0, #0x0
  40a980:	b.eq	40aa5c <printf@plt+0x92cc>  // b.none
  40a984:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40a988:	add	x0, x0, #0xe58
  40a98c:	bl	401790 <printf@plt>
  40a990:	str	wzr, [sp, #40]
  40a994:	ldr	w1, [sp, #40]
  40a998:	ldr	w0, [sp, #20]
  40a99c:	cmp	w1, w0
  40a9a0:	b.ge	40aa50 <printf@plt+0x92c0>  // b.tcont
  40a9a4:	ldr	x0, [sp, #24]
  40a9a8:	ldr	x1, [x0, #32]
  40a9ac:	ldrsw	x0, [sp, #40]
  40a9b0:	lsl	x0, x0, #3
  40a9b4:	add	x0, x1, x0
  40a9b8:	ldr	x2, [x0]
  40a9bc:	ldr	x0, [sp, #24]
  40a9c0:	ldr	x1, [x0, #32]
  40a9c4:	ldrsw	x0, [sp, #40]
  40a9c8:	lsl	x0, x0, #3
  40a9cc:	add	x0, x1, x0
  40a9d0:	ldr	x0, [x0]
  40a9d4:	ldr	x0, [x0]
  40a9d8:	add	x0, x0, #0x40
  40a9dc:	ldr	x1, [x0]
  40a9e0:	mov	x0, x2
  40a9e4:	blr	x1
  40a9e8:	cmp	w0, #0x0
  40a9ec:	cset	w0, ne  // ne = any
  40a9f0:	and	w0, w0, #0xff
  40a9f4:	cmp	w0, #0x0
  40a9f8:	b.eq	40aa40 <printf@plt+0x92b0>  // b.none
  40a9fc:	ldr	x0, [sp, #24]
  40aa00:	ldr	x1, [x0, #32]
  40aa04:	ldrsw	x0, [sp, #40]
  40aa08:	lsl	x0, x0, #3
  40aa0c:	add	x0, x1, x0
  40aa10:	ldr	x2, [x0]
  40aa14:	ldr	x0, [sp, #24]
  40aa18:	ldr	x1, [x0, #32]
  40aa1c:	ldrsw	x0, [sp, #40]
  40aa20:	lsl	x0, x0, #3
  40aa24:	add	x0, x1, x0
  40aa28:	ldr	x0, [x0]
  40aa2c:	ldr	x0, [x0]
  40aa30:	add	x0, x0, #0x30
  40aa34:	ldr	x1, [x0]
  40aa38:	mov	x0, x2
  40aa3c:	blr	x1
  40aa40:	ldr	w0, [sp, #40]
  40aa44:	add	w0, w0, #0x1
  40aa48:	str	w0, [sp, #40]
  40aa4c:	b	40a994 <printf@plt+0x9204>
  40aa50:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40aa54:	add	x0, x0, #0xe00
  40aa58:	bl	401790 <printf@plt>
  40aa5c:	mov	w0, #0xa                   	// #10
  40aa60:	bl	401580 <putchar@plt>
  40aa64:	nop
  40aa68:	ldp	x29, x30, [sp], #48
  40aa6c:	ret
  40aa70:	stp	x29, x30, [sp, #-32]!
  40aa74:	mov	x29, sp
  40aa78:	str	x0, [sp, #24]
  40aa7c:	ldr	x0, [sp, #24]
  40aa80:	ldr	x1, [x0, #32]
  40aa84:	ldr	x0, [sp, #24]
  40aa88:	ldr	w0, [x0, #40]
  40aa8c:	sxtw	x0, w0
  40aa90:	lsl	x0, x0, #3
  40aa94:	sub	x0, x0, #0x8
  40aa98:	add	x0, x1, x0
  40aa9c:	ldr	x2, [x0]
  40aaa0:	ldr	x0, [sp, #24]
  40aaa4:	ldr	x1, [x0, #32]
  40aaa8:	ldr	x0, [sp, #24]
  40aaac:	ldr	w0, [x0, #40]
  40aab0:	sxtw	x0, w0
  40aab4:	lsl	x0, x0, #3
  40aab8:	sub	x0, x0, #0x8
  40aabc:	add	x0, x1, x0
  40aac0:	ldr	x0, [x0]
  40aac4:	ldr	x0, [x0]
  40aac8:	add	x0, x0, #0x40
  40aacc:	ldr	x1, [x0]
  40aad0:	mov	x0, x2
  40aad4:	blr	x1
  40aad8:	cmp	w0, #0x0
  40aadc:	cset	w0, ne  // ne = any
  40aae0:	and	w0, w0, #0xff
  40aae4:	cmp	w0, #0x0
  40aae8:	b.eq	40ab54 <printf@plt+0x93c4>  // b.none
  40aaec:	ldr	x0, [sp, #24]
  40aaf0:	ldr	x1, [x0, #32]
  40aaf4:	ldr	x0, [sp, #24]
  40aaf8:	ldr	w0, [x0, #40]
  40aafc:	sxtw	x0, w0
  40ab00:	lsl	x0, x0, #3
  40ab04:	sub	x0, x0, #0x8
  40ab08:	add	x0, x1, x0
  40ab0c:	ldr	x3, [x0]
  40ab10:	ldr	x0, [sp, #24]
  40ab14:	ldr	x1, [x0, #32]
  40ab18:	ldr	x0, [sp, #24]
  40ab1c:	ldr	w0, [x0, #40]
  40ab20:	sxtw	x0, w0
  40ab24:	lsl	x0, x0, #3
  40ab28:	sub	x0, x0, #0x8
  40ab2c:	add	x0, x1, x0
  40ab30:	ldr	x0, [x0]
  40ab34:	ldr	x0, [x0]
  40ab38:	add	x0, x0, #0x18
  40ab3c:	ldr	x2, [x0]
  40ab40:	ldr	x0, [sp, #24]
  40ab44:	ldr	w0, [x0, #48]
  40ab48:	mov	w1, w0
  40ab4c:	mov	x0, x3
  40ab50:	blr	x2
  40ab54:	ldr	x0, [sp, #24]
  40ab58:	ldr	x1, [x0, #32]
  40ab5c:	ldr	x0, [sp, #24]
  40ab60:	ldr	w0, [x0, #40]
  40ab64:	sxtw	x0, w0
  40ab68:	lsl	x0, x0, #3
  40ab6c:	sub	x0, x0, #0x8
  40ab70:	add	x0, x1, x0
  40ab74:	ldr	x2, [x0]
  40ab78:	ldr	x0, [sp, #24]
  40ab7c:	ldr	x1, [x0, #32]
  40ab80:	ldr	x0, [sp, #24]
  40ab84:	ldr	w0, [x0, #40]
  40ab88:	sxtw	x0, w0
  40ab8c:	lsl	x0, x0, #3
  40ab90:	sub	x0, x0, #0x8
  40ab94:	add	x0, x1, x0
  40ab98:	ldr	x0, [x0]
  40ab9c:	ldr	x0, [x0]
  40aba0:	add	x0, x0, #0x20
  40aba4:	ldr	x1, [x0]
  40aba8:	mov	x0, x2
  40abac:	blr	x1
  40abb0:	ldr	x0, [sp, #24]
  40abb4:	ldr	w3, [x0, #12]
  40abb8:	ldr	x0, [sp, #24]
  40abbc:	ldr	x1, [x0, #32]
  40abc0:	ldr	x0, [sp, #24]
  40abc4:	ldr	w0, [x0, #40]
  40abc8:	sxtw	x0, w0
  40abcc:	lsl	x0, x0, #3
  40abd0:	sub	x0, x0, #0x8
  40abd4:	add	x0, x1, x0
  40abd8:	ldr	x0, [x0]
  40abdc:	ldr	w0, [x0, #12]
  40abe0:	mov	w2, w0
  40abe4:	mov	w1, w3
  40abe8:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40abec:	add	x0, x0, #0xe60
  40abf0:	bl	401790 <printf@plt>
  40abf4:	nop
  40abf8:	ldp	x29, x30, [sp], #32
  40abfc:	ret
  40ac00:	stp	x29, x30, [sp, #-48]!
  40ac04:	mov	x29, sp
  40ac08:	str	x0, [sp, #24]
  40ac0c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ac10:	add	x0, x0, #0xa4c
  40ac14:	ldr	w0, [x0]
  40ac18:	cmp	w0, #0x1
  40ac1c:	b.ne	40ac2c <printf@plt+0x949c>  // b.any
  40ac20:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40ac24:	add	x0, x0, #0xe78
  40ac28:	bl	401790 <printf@plt>
  40ac2c:	str	wzr, [sp, #44]
  40ac30:	ldr	x0, [sp, #24]
  40ac34:	ldr	w0, [x0, #40]
  40ac38:	ldr	w1, [sp, #44]
  40ac3c:	cmp	w1, w0
  40ac40:	b.ge	40ad2c <printf@plt+0x959c>  // b.tcont
  40ac44:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ac48:	add	x0, x0, #0xa4c
  40ac4c:	ldr	w0, [x0]
  40ac50:	cmp	w0, #0x0
  40ac54:	b.ne	40acd8 <printf@plt+0x9548>  // b.any
  40ac58:	ldr	w0, [sp, #44]
  40ac5c:	cmp	w0, #0x0
  40ac60:	b.le	40acd8 <printf@plt+0x9548>
  40ac64:	ldr	x0, [sp, #24]
  40ac68:	ldr	w3, [x0, #16]
  40ac6c:	ldr	x0, [sp, #24]
  40ac70:	ldr	x1, [x0, #32]
  40ac74:	ldrsw	x0, [sp, #44]
  40ac78:	lsl	x0, x0, #3
  40ac7c:	sub	x0, x0, #0x8
  40ac80:	add	x0, x1, x0
  40ac84:	ldr	x0, [x0]
  40ac88:	ldr	w4, [x0, #8]
  40ac8c:	ldr	x0, [sp, #24]
  40ac90:	ldr	x1, [x0, #32]
  40ac94:	ldrsw	x0, [sp, #44]
  40ac98:	lsl	x0, x0, #3
  40ac9c:	add	x0, x1, x0
  40aca0:	ldr	x0, [x0]
  40aca4:	ldr	w0, [x0, #8]
  40aca8:	mov	w2, w0
  40acac:	mov	w1, w4
  40acb0:	mov	w0, w3
  40acb4:	bl	409cac <printf@plt+0x851c>
  40acb8:	str	w0, [sp, #40]
  40acbc:	ldr	w0, [sp, #40]
  40acc0:	cmp	w0, #0x0
  40acc4:	b.le	40acd8 <printf@plt+0x9548>
  40acc8:	ldr	w1, [sp, #40]
  40accc:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40acd0:	add	x0, x0, #0xe80
  40acd4:	bl	401790 <printf@plt>
  40acd8:	ldr	x0, [sp, #24]
  40acdc:	ldr	x1, [x0, #32]
  40ace0:	ldrsw	x0, [sp, #44]
  40ace4:	lsl	x0, x0, #3
  40ace8:	add	x0, x1, x0
  40acec:	ldr	x2, [x0]
  40acf0:	ldr	x0, [sp, #24]
  40acf4:	ldr	x1, [x0, #32]
  40acf8:	ldrsw	x0, [sp, #44]
  40acfc:	lsl	x0, x0, #3
  40ad00:	add	x0, x1, x0
  40ad04:	ldr	x0, [x0]
  40ad08:	ldr	x0, [x0]
  40ad0c:	add	x0, x0, #0x30
  40ad10:	ldr	x1, [x0]
  40ad14:	mov	x0, x2
  40ad18:	blr	x1
  40ad1c:	ldr	w0, [sp, #44]
  40ad20:	add	w0, w0, #0x1
  40ad24:	str	w0, [sp, #44]
  40ad28:	b	40ac30 <printf@plt+0x94a0>
  40ad2c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad30:	add	x0, x0, #0xa4c
  40ad34:	ldr	w0, [x0]
  40ad38:	cmp	w0, #0x1
  40ad3c:	b.ne	40ad4c <printf@plt+0x95bc>  // b.any
  40ad40:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40ad44:	add	x0, x0, #0xe88
  40ad48:	bl	401790 <printf@plt>
  40ad4c:	nop
  40ad50:	ldp	x29, x30, [sp], #48
  40ad54:	ret
  40ad58:	stp	x29, x30, [sp, #-48]!
  40ad5c:	mov	x29, sp
  40ad60:	str	x0, [sp, #24]
  40ad64:	str	w1, [sp, #20]
  40ad68:	str	w2, [sp, #16]
  40ad6c:	str	wzr, [sp, #44]
  40ad70:	ldr	x0, [sp, #24]
  40ad74:	ldr	w0, [x0, #40]
  40ad78:	ldr	w1, [sp, #44]
  40ad7c:	cmp	w1, w0
  40ad80:	b.ge	40ade0 <printf@plt+0x9650>  // b.tcont
  40ad84:	ldr	x0, [sp, #24]
  40ad88:	ldr	x1, [x0, #32]
  40ad8c:	ldrsw	x0, [sp, #44]
  40ad90:	lsl	x0, x0, #3
  40ad94:	add	x0, x1, x0
  40ad98:	ldr	x4, [x0]
  40ad9c:	ldr	x0, [sp, #24]
  40ada0:	ldr	x1, [x0, #32]
  40ada4:	ldrsw	x0, [sp, #44]
  40ada8:	lsl	x0, x0, #3
  40adac:	add	x0, x1, x0
  40adb0:	ldr	x0, [x0]
  40adb4:	ldr	x0, [x0]
  40adb8:	add	x0, x0, #0x60
  40adbc:	ldr	x3, [x0]
  40adc0:	ldr	w2, [sp, #16]
  40adc4:	ldr	w1, [sp, #20]
  40adc8:	mov	x0, x4
  40adcc:	blr	x3
  40add0:	ldr	w0, [sp, #44]
  40add4:	add	w0, w0, #0x1
  40add8:	str	w0, [sp, #44]
  40addc:	b	40ad70 <printf@plt+0x95e0>
  40ade0:	nop
  40ade4:	ldp	x29, x30, [sp], #48
  40ade8:	ret
  40adec:	stp	x29, x30, [sp, #-32]!
  40adf0:	mov	x29, sp
  40adf4:	str	x0, [sp, #24]
  40adf8:	ldr	x0, [sp, #24]
  40adfc:	add	x2, x0, #0x18
  40ae00:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40ae04:	add	x1, x0, #0xe90
  40ae08:	mov	x0, x2
  40ae0c:	bl	40891c <printf@plt+0x718c>
  40ae10:	nop
  40ae14:	ldp	x29, x30, [sp], #32
  40ae18:	ret
  40ae1c:	stp	x29, x30, [sp, #-32]!
  40ae20:	mov	x29, sp
  40ae24:	str	x0, [sp, #24]
  40ae28:	str	w1, [sp, #20]
  40ae2c:	ldr	x0, [sp, #24]
  40ae30:	add	x0, x0, #0x18
  40ae34:	ldr	w1, [sp, #20]
  40ae38:	bl	408170 <printf@plt+0x69e0>
  40ae3c:	nop
  40ae40:	ldp	x29, x30, [sp], #32
  40ae44:	ret
  40ae48:	stp	x29, x30, [sp, #-32]!
  40ae4c:	mov	x29, sp
  40ae50:	str	w0, [sp, #28]
  40ae54:	str	w1, [sp, #24]
  40ae58:	ldr	w0, [sp, #28]
  40ae5c:	cmp	w0, #0x1
  40ae60:	b.ne	40ae80 <printf@plt+0x96f0>  // b.any
  40ae64:	ldr	w1, [sp, #24]
  40ae68:	mov	w0, #0xffff                	// #65535
  40ae6c:	cmp	w1, w0
  40ae70:	b.ne	40ae80 <printf@plt+0x96f0>  // b.any
  40ae74:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40ae78:	add	x0, x0, #0xb10
  40ae7c:	bl	416604 <printf@plt+0x14e74>
  40ae80:	nop
  40ae84:	ldp	x29, x30, [sp], #32
  40ae88:	ret
  40ae8c:	stp	x29, x30, [sp, #-16]!
  40ae90:	mov	x29, sp
  40ae94:	mov	w1, #0xffff                	// #65535
  40ae98:	mov	w0, #0x1                   	// #1
  40ae9c:	bl	40ae48 <printf@plt+0x96b8>
  40aea0:	ldp	x29, x30, [sp], #16
  40aea4:	ret
  40aea8:	stp	x29, x30, [sp, #-32]!
  40aeac:	mov	x29, sp
  40aeb0:	str	x0, [sp, #24]
  40aeb4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40aeb8:	add	x1, x0, #0xea8
  40aebc:	ldr	x0, [sp, #24]
  40aec0:	str	x1, [x0]
  40aec4:	ldr	x0, [sp, #24]
  40aec8:	add	x0, x0, #0x18
  40aecc:	bl	4080e4 <printf@plt+0x6954>
  40aed0:	ldr	x0, [sp, #24]
  40aed4:	bl	407904 <printf@plt+0x6174>
  40aed8:	nop
  40aedc:	ldp	x29, x30, [sp], #32
  40aee0:	ret
  40aee4:	stp	x29, x30, [sp, #-32]!
  40aee8:	mov	x29, sp
  40aeec:	str	x0, [sp, #24]
  40aef0:	ldr	x0, [sp, #24]
  40aef4:	bl	40aea8 <printf@plt+0x9718>
  40aef8:	mov	x1, #0x38                  	// #56
  40aefc:	ldr	x0, [sp, #24]
  40af00:	bl	419424 <_ZdlPvm@@Base>
  40af04:	ldp	x29, x30, [sp], #32
  40af08:	ret
  40af0c:	stp	x29, x30, [sp, #-48]!
  40af10:	mov	x29, sp
  40af14:	stp	x19, x20, [sp, #16]
  40af18:	str	x0, [sp, #40]
  40af1c:	str	x1, [sp, #32]
  40af20:	mov	x0, #0x28                  	// #40
  40af24:	bl	419368 <_Znwm@@Base>
  40af28:	mov	x19, x0
  40af2c:	ldr	x3, [sp, #32]
  40af30:	ldr	x2, [sp, #40]
  40af34:	mov	w1, #0x0                   	// #0
  40af38:	mov	x0, x19
  40af3c:	bl	40afcc <printf@plt+0x983c>
  40af40:	mov	x0, x19
  40af44:	b	40af60 <printf@plt+0x97d0>
  40af48:	mov	x20, x0
  40af4c:	mov	x1, #0x28                  	// #40
  40af50:	mov	x0, x19
  40af54:	bl	419424 <_ZdlPvm@@Base>
  40af58:	mov	x0, x20
  40af5c:	bl	401730 <_Unwind_Resume@plt>
  40af60:	ldp	x19, x20, [sp, #16]
  40af64:	ldp	x29, x30, [sp], #48
  40af68:	ret
  40af6c:	stp	x29, x30, [sp, #-48]!
  40af70:	mov	x29, sp
  40af74:	stp	x19, x20, [sp, #16]
  40af78:	str	x0, [sp, #40]
  40af7c:	str	x1, [sp, #32]
  40af80:	mov	x0, #0x28                  	// #40
  40af84:	bl	419368 <_Znwm@@Base>
  40af88:	mov	x19, x0
  40af8c:	ldr	x3, [sp, #32]
  40af90:	ldr	x2, [sp, #40]
  40af94:	mov	w1, #0x1                   	// #1
  40af98:	mov	x0, x19
  40af9c:	bl	40afcc <printf@plt+0x983c>
  40afa0:	mov	x0, x19
  40afa4:	b	40afc0 <printf@plt+0x9830>
  40afa8:	mov	x20, x0
  40afac:	mov	x1, #0x28                  	// #40
  40afb0:	mov	x0, x19
  40afb4:	bl	419424 <_ZdlPvm@@Base>
  40afb8:	mov	x0, x20
  40afbc:	bl	401730 <_Unwind_Resume@plt>
  40afc0:	ldp	x19, x20, [sp, #16]
  40afc4:	ldp	x29, x30, [sp], #48
  40afc8:	ret
  40afcc:	stp	x29, x30, [sp, #-48]!
  40afd0:	mov	x29, sp
  40afd4:	str	x0, [sp, #40]
  40afd8:	str	w1, [sp, #36]
  40afdc:	str	x2, [sp, #24]
  40afe0:	str	x3, [sp, #16]
  40afe4:	ldr	x0, [sp, #40]
  40afe8:	bl	4078b4 <printf@plt+0x6124>
  40afec:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40aff0:	add	x1, x0, #0x238
  40aff4:	ldr	x0, [sp, #40]
  40aff8:	str	x1, [x0]
  40affc:	ldr	x0, [sp, #40]
  40b000:	ldr	w1, [sp, #36]
  40b004:	str	w1, [x0, #16]
  40b008:	ldr	x0, [sp, #40]
  40b00c:	ldr	x1, [sp, #24]
  40b010:	str	x1, [x0, #24]
  40b014:	ldr	x0, [sp, #40]
  40b018:	ldr	x1, [sp, #16]
  40b01c:	str	x1, [x0, #32]
  40b020:	ldr	x0, [sp, #40]
  40b024:	mov	w1, #0x7                   	// #7
  40b028:	str	w1, [x0, #8]
  40b02c:	nop
  40b030:	ldp	x29, x30, [sp], #48
  40b034:	ret
  40b038:	stp	x29, x30, [sp, #-32]!
  40b03c:	mov	x29, sp
  40b040:	str	x0, [sp, #24]
  40b044:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b048:	add	x1, x0, #0x238
  40b04c:	ldr	x0, [sp, #24]
  40b050:	str	x1, [x0]
  40b054:	ldr	x0, [sp, #24]
  40b058:	ldr	x0, [x0, #24]
  40b05c:	cmp	x0, #0x0
  40b060:	b.eq	40b074 <printf@plt+0x98e4>  // b.none
  40b064:	ldr	x1, [x0]
  40b068:	add	x1, x1, #0x10
  40b06c:	ldr	x1, [x1]
  40b070:	blr	x1
  40b074:	ldr	x0, [sp, #24]
  40b078:	ldr	x0, [x0, #32]
  40b07c:	cmp	x0, #0x0
  40b080:	b.eq	40b094 <printf@plt+0x9904>  // b.none
  40b084:	ldr	x1, [x0]
  40b088:	add	x1, x1, #0x10
  40b08c:	ldr	x1, [x1]
  40b090:	blr	x1
  40b094:	ldr	x0, [sp, #24]
  40b098:	bl	407904 <printf@plt+0x6174>
  40b09c:	nop
  40b0a0:	ldp	x29, x30, [sp], #32
  40b0a4:	ret
  40b0a8:	stp	x29, x30, [sp, #-32]!
  40b0ac:	mov	x29, sp
  40b0b0:	str	x0, [sp, #24]
  40b0b4:	ldr	x0, [sp, #24]
  40b0b8:	bl	40b038 <printf@plt+0x98a8>
  40b0bc:	mov	x1, #0x28                  	// #40
  40b0c0:	ldr	x0, [sp, #24]
  40b0c4:	bl	419424 <_ZdlPvm@@Base>
  40b0c8:	ldp	x29, x30, [sp], #32
  40b0cc:	ret
  40b0d0:	stp	x29, x30, [sp, #-64]!
  40b0d4:	mov	x29, sp
  40b0d8:	stp	x19, x20, [sp, #16]
  40b0dc:	str	x0, [sp, #40]
  40b0e0:	str	w1, [sp, #36]
  40b0e4:	ldr	x0, [sp, #40]
  40b0e8:	ldr	w0, [x0, #16]
  40b0ec:	cmp	w0, #0x0
  40b0f0:	b.eq	40b134 <printf@plt+0x99a4>  // b.none
  40b0f4:	ldr	w0, [sp, #36]
  40b0f8:	bl	407284 <printf@plt+0x5af4>
  40b0fc:	str	w0, [sp, #36]
  40b100:	ldr	x0, [sp, #40]
  40b104:	ldr	w0, [x0, #12]
  40b108:	mov	w1, w0
  40b10c:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40b110:	add	x0, x0, #0xf88
  40b114:	bl	401790 <printf@plt>
  40b118:	bl	407824 <printf@plt+0x6094>
  40b11c:	ldr	x0, [sp, #40]
  40b120:	ldr	w0, [x0, #12]
  40b124:	mov	w1, w0
  40b128:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40b12c:	add	x0, x0, #0xfa0
  40b130:	bl	401790 <printf@plt>
  40b134:	str	wzr, [sp, #60]
  40b138:	ldr	x0, [sp, #40]
  40b13c:	ldr	x3, [x0, #24]
  40b140:	ldr	x0, [sp, #40]
  40b144:	ldr	x0, [x0, #24]
  40b148:	ldr	x0, [x0]
  40b14c:	add	x0, x0, #0x18
  40b150:	ldr	x2, [x0]
  40b154:	ldr	w1, [sp, #36]
  40b158:	mov	x0, x3
  40b15c:	blr	x2
  40b160:	str	w0, [sp, #56]
  40b164:	ldr	w0, [sp, #56]
  40b168:	cmp	w0, #0x0
  40b16c:	b.eq	40b180 <printf@plt+0x99f0>  // b.none
  40b170:	ldr	x0, [sp, #40]
  40b174:	ldr	x0, [x0, #24]
  40b178:	ldr	w0, [x0, #12]
  40b17c:	str	w0, [sp, #60]
  40b180:	ldr	x0, [sp, #40]
  40b184:	ldr	x20, [x0, #32]
  40b188:	ldr	x0, [sp, #40]
  40b18c:	ldr	x0, [x0, #32]
  40b190:	ldr	x0, [x0]
  40b194:	add	x0, x0, #0x18
  40b198:	ldr	x19, [x0]
  40b19c:	ldr	w0, [sp, #36]
  40b1a0:	bl	4072b0 <printf@plt+0x5b20>
  40b1a4:	mov	w1, w0
  40b1a8:	mov	x0, x20
  40b1ac:	blr	x19
  40b1b0:	str	w0, [sp, #52]
  40b1b4:	ldr	w0, [sp, #52]
  40b1b8:	cmp	w0, #0x0
  40b1bc:	b.eq	40b1f4 <printf@plt+0x9a64>  // b.none
  40b1c0:	ldr	w0, [sp, #56]
  40b1c4:	cmp	w0, #0x0
  40b1c8:	b.eq	40b1f4 <printf@plt+0x9a64>  // b.none
  40b1cc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40b1d0:	add	x3, x0, #0xea0
  40b1d4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40b1d8:	add	x2, x0, #0xea0
  40b1dc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40b1e0:	add	x1, x0, #0xea0
  40b1e4:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40b1e8:	add	x0, x0, #0xfb8
  40b1ec:	bl	417270 <printf@plt+0x15ae0>
  40b1f0:	b	40b20c <printf@plt+0x9a7c>
  40b1f4:	ldr	x0, [sp, #40]
  40b1f8:	ldr	x0, [x0, #32]
  40b1fc:	ldr	w0, [x0, #12]
  40b200:	str	w0, [sp, #60]
  40b204:	ldr	w0, [sp, #52]
  40b208:	str	w0, [sp, #56]
  40b20c:	ldr	x0, [sp, #40]
  40b210:	ldr	w0, [x0, #16]
  40b214:	cmp	w0, #0x0
  40b218:	b.eq	40b234 <printf@plt+0x9aa4>  // b.none
  40b21c:	ldr	x0, [sp, #40]
  40b220:	ldr	w0, [x0, #12]
  40b224:	mov	w1, w0
  40b228:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40b22c:	add	x0, x0, #0xfd8
  40b230:	bl	401790 <printf@plt>
  40b234:	ldr	x0, [sp, #40]
  40b238:	ldr	w1, [x0, #12]
  40b23c:	ldr	x0, [sp, #40]
  40b240:	ldr	x0, [x0, #24]
  40b244:	ldr	w2, [x0, #12]
  40b248:	ldr	x0, [sp, #40]
  40b24c:	ldr	x0, [x0, #32]
  40b250:	ldr	w0, [x0, #12]
  40b254:	mov	w3, w0
  40b258:	adrp	x0, 41d000 <_ZdlPvm@@Base+0x3bdc>
  40b25c:	add	x0, x0, #0xfe8
  40b260:	bl	401790 <printf@plt>
  40b264:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b268:	add	x0, x0, #0xa34
  40b26c:	ldr	w0, [x0]
  40b270:	cmp	w0, #0x0
  40b274:	b.ne	40b29c <printf@plt+0x9b0c>  // b.any
  40b278:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b27c:	add	x0, x0, #0xa10
  40b280:	ldr	x0, [x0]
  40b284:	mov	x3, x0
  40b288:	mov	x2, #0x10                  	// #16
  40b28c:	mov	x1, #0x1                   	// #1
  40b290:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b294:	add	x0, x0, #0x8
  40b298:	bl	401720 <fwrite@plt>
  40b29c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b2a0:	add	x0, x0, #0xe60
  40b2a4:	ldr	w1, [x0]
  40b2a8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40b2ac:	add	x0, x0, #0xaf4
  40b2b0:	ldr	w0, [x0]
  40b2b4:	add	w0, w1, w0
  40b2b8:	lsl	w0, w0, #1
  40b2bc:	mov	w1, w0
  40b2c0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b2c4:	add	x0, x0, #0x20
  40b2c8:	bl	401790 <printf@plt>
  40b2cc:	ldr	x0, [sp, #40]
  40b2d0:	ldr	w1, [x0, #12]
  40b2d4:	ldr	x0, [sp, #40]
  40b2d8:	ldr	w0, [x0, #16]
  40b2dc:	cmp	w0, #0x0
  40b2e0:	b.eq	40b2f4 <printf@plt+0x9b64>  // b.none
  40b2e4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b2e8:	add	x0, x0, #0xe78
  40b2ec:	ldr	w0, [x0]
  40b2f0:	b	40b300 <printf@plt+0x9b70>
  40b2f4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b2f8:	add	x0, x0, #0xe74
  40b2fc:	ldr	w0, [x0]
  40b300:	mov	w2, w0
  40b304:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b308:	add	x0, x0, #0x28
  40b30c:	bl	401790 <printf@plt>
  40b310:	ldr	x0, [sp, #40]
  40b314:	ldr	w1, [x0, #12]
  40b318:	ldr	x0, [sp, #40]
  40b31c:	ldr	w0, [x0, #16]
  40b320:	cmp	w0, #0x0
  40b324:	b.eq	40b338 <printf@plt+0x9ba8>  // b.none
  40b328:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b32c:	add	x0, x0, #0xe80
  40b330:	ldr	w0, [x0]
  40b334:	b	40b344 <printf@plt+0x9bb4>
  40b338:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b33c:	add	x0, x0, #0xe7c
  40b340:	ldr	w0, [x0]
  40b344:	mov	w2, w0
  40b348:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b34c:	add	x0, x0, #0x38
  40b350:	bl	401790 <printf@plt>
  40b354:	ldr	x0, [sp, #40]
  40b358:	ldr	w7, [x0, #12]
  40b35c:	ldr	x0, [sp, #40]
  40b360:	ldr	x0, [x0, #24]
  40b364:	ldr	w2, [x0, #12]
  40b368:	ldr	x0, [sp, #40]
  40b36c:	ldr	w3, [x0, #12]
  40b370:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b374:	add	x0, x0, #0xe84
  40b378:	ldr	w4, [x0]
  40b37c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b380:	add	x0, x0, #0xe94
  40b384:	ldr	w5, [x0]
  40b388:	ldr	x0, [sp, #40]
  40b38c:	ldr	w0, [x0, #16]
  40b390:	cmp	w0, #0x0
  40b394:	b.eq	40b3a0 <printf@plt+0x9c10>  // b.none
  40b398:	mov	w0, #0x1                   	// #1
  40b39c:	b	40b3a4 <printf@plt+0x9c14>
  40b3a0:	mov	w0, #0x3                   	// #3
  40b3a4:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40b3a8:	add	x1, x1, #0xe94
  40b3ac:	ldr	w1, [x1]
  40b3b0:	mul	w0, w0, w1
  40b3b4:	mov	w6, w0
  40b3b8:	mov	w1, w7
  40b3bc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b3c0:	add	x0, x0, #0x48
  40b3c4:	bl	401790 <printf@plt>
  40b3c8:	ldr	x0, [sp, #40]
  40b3cc:	ldr	w7, [x0, #12]
  40b3d0:	ldr	x0, [sp, #40]
  40b3d4:	ldr	x0, [x0, #32]
  40b3d8:	ldr	w2, [x0, #12]
  40b3dc:	ldr	x0, [sp, #40]
  40b3e0:	ldr	w3, [x0, #12]
  40b3e4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b3e8:	add	x0, x0, #0xe84
  40b3ec:	ldr	w4, [x0]
  40b3f0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b3f4:	add	x0, x0, #0xe94
  40b3f8:	ldr	w5, [x0]
  40b3fc:	ldr	x0, [sp, #40]
  40b400:	ldr	w0, [x0, #16]
  40b404:	cmp	w0, #0x0
  40b408:	b.eq	40b414 <printf@plt+0x9c84>  // b.none
  40b40c:	mov	w0, #0x1                   	// #1
  40b410:	b	40b418 <printf@plt+0x9c88>
  40b414:	mov	w0, #0x3                   	// #3
  40b418:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40b41c:	add	x1, x1, #0xe94
  40b420:	ldr	w1, [x1]
  40b424:	mul	w0, w0, w1
  40b428:	mov	w6, w0
  40b42c:	mov	w1, w7
  40b430:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b434:	add	x0, x0, #0x80
  40b438:	bl	401790 <printf@plt>
  40b43c:	ldr	x0, [sp, #40]
  40b440:	ldr	w1, [x0, #12]
  40b444:	ldr	x0, [sp, #40]
  40b448:	ldr	w2, [x0, #12]
  40b44c:	ldr	x0, [sp, #40]
  40b450:	ldr	x0, [x0, #24]
  40b454:	ldr	w0, [x0, #12]
  40b458:	mov	w3, w0
  40b45c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b460:	add	x0, x0, #0xb8
  40b464:	bl	401790 <printf@plt>
  40b468:	ldr	x0, [sp, #40]
  40b46c:	ldr	w1, [x0, #12]
  40b470:	ldr	x0, [sp, #40]
  40b474:	ldr	w2, [x0, #12]
  40b478:	ldr	x0, [sp, #40]
  40b47c:	ldr	x0, [x0, #32]
  40b480:	ldr	w0, [x0, #12]
  40b484:	mov	w3, w0
  40b488:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b48c:	add	x0, x0, #0xd8
  40b490:	bl	401790 <printf@plt>
  40b494:	ldr	w0, [sp, #56]
  40b498:	cmp	w0, #0x0
  40b49c:	b.eq	40b4bc <printf@plt+0x9d2c>  // b.none
  40b4a0:	ldr	x0, [sp, #40]
  40b4a4:	ldr	w0, [x0, #12]
  40b4a8:	ldr	w2, [sp, #60]
  40b4ac:	mov	w1, w0
  40b4b0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b4b4:	add	x0, x0, #0xf8
  40b4b8:	bl	401790 <printf@plt>
  40b4bc:	ldr	w0, [sp, #56]
  40b4c0:	ldp	x19, x20, [sp, #16]
  40b4c4:	ldp	x29, x30, [sp], #64
  40b4c8:	ret
  40b4cc:	stp	x29, x30, [sp, #-32]!
  40b4d0:	mov	x29, sp
  40b4d4:	str	x0, [sp, #24]
  40b4d8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b4dc:	add	x0, x0, #0xa4c
  40b4e0:	ldr	w0, [x0]
  40b4e4:	cmp	w0, #0x0
  40b4e8:	b.ne	40b738 <printf@plt+0x9fa8>  // b.any
  40b4ec:	ldr	x0, [sp, #24]
  40b4f0:	ldr	w0, [x0, #16]
  40b4f4:	cmp	w0, #0x0
  40b4f8:	b.eq	40b514 <printf@plt+0x9d84>  // b.none
  40b4fc:	ldr	x0, [sp, #24]
  40b500:	ldr	w0, [x0, #12]
  40b504:	mov	w1, w0
  40b508:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b50c:	add	x0, x0, #0x120
  40b510:	bl	401790 <printf@plt>
  40b514:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b518:	add	x0, x0, #0x130
  40b51c:	bl	401790 <printf@plt>
  40b520:	ldr	x0, [sp, #24]
  40b524:	ldr	w0, [x0, #12]
  40b528:	mov	w1, w0
  40b52c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b530:	add	x0, x0, #0x138
  40b534:	bl	401790 <printf@plt>
  40b538:	ldr	x0, [sp, #24]
  40b53c:	ldr	w1, [x0, #12]
  40b540:	ldr	x0, [sp, #24]
  40b544:	ldr	x0, [x0, #24]
  40b548:	ldr	w0, [x0, #12]
  40b54c:	mov	w2, w0
  40b550:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b554:	add	x0, x0, #0x148
  40b558:	bl	401790 <printf@plt>
  40b55c:	ldr	x0, [sp, #24]
  40b560:	ldr	x2, [x0, #24]
  40b564:	ldr	x0, [sp, #24]
  40b568:	ldr	x0, [x0, #24]
  40b56c:	ldr	x0, [x0]
  40b570:	add	x0, x0, #0x30
  40b574:	ldr	x1, [x0]
  40b578:	mov	x0, x2
  40b57c:	blr	x1
  40b580:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b584:	add	x0, x0, #0x168
  40b588:	bl	401790 <printf@plt>
  40b58c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b590:	add	x0, x0, #0x130
  40b594:	bl	401790 <printf@plt>
  40b598:	ldr	x0, [sp, #24]
  40b59c:	ldr	w0, [x0, #12]
  40b5a0:	mov	w1, w0
  40b5a4:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b5a8:	add	x0, x0, #0x170
  40b5ac:	bl	401790 <printf@plt>
  40b5b0:	ldr	x0, [sp, #24]
  40b5b4:	ldr	w1, [x0, #12]
  40b5b8:	ldr	x0, [sp, #24]
  40b5bc:	ldr	x0, [x0, #32]
  40b5c0:	ldr	w0, [x0, #12]
  40b5c4:	mov	w2, w0
  40b5c8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b5cc:	add	x0, x0, #0x148
  40b5d0:	bl	401790 <printf@plt>
  40b5d4:	ldr	x0, [sp, #24]
  40b5d8:	ldr	x2, [x0, #32]
  40b5dc:	ldr	x0, [sp, #24]
  40b5e0:	ldr	x0, [x0, #32]
  40b5e4:	ldr	x0, [x0]
  40b5e8:	add	x0, x0, #0x30
  40b5ec:	ldr	x1, [x0]
  40b5f0:	mov	x0, x2
  40b5f4:	blr	x1
  40b5f8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b5fc:	add	x0, x0, #0x168
  40b600:	bl	401790 <printf@plt>
  40b604:	ldr	x0, [sp, #24]
  40b608:	ldr	w0, [x0, #16]
  40b60c:	cmp	w0, #0x0
  40b610:	b.eq	40b62c <printf@plt+0x9e9c>  // b.none
  40b614:	ldr	x0, [sp, #24]
  40b618:	ldr	w0, [x0, #12]
  40b61c:	mov	w1, w0
  40b620:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b624:	add	x0, x0, #0x180
  40b628:	bl	401790 <printf@plt>
  40b62c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b630:	add	x0, x0, #0xe60
  40b634:	ldr	w0, [x0]
  40b638:	mov	w1, w0
  40b63c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b640:	add	x0, x0, #0x190
  40b644:	bl	401790 <printf@plt>
  40b648:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b64c:	add	x0, x0, #0xe84
  40b650:	ldr	w0, [x0]
  40b654:	mov	w1, w0
  40b658:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b65c:	add	x0, x0, #0x198
  40b660:	bl	401790 <printf@plt>
  40b664:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b668:	add	x0, x0, #0xa34
  40b66c:	ldr	w0, [x0]
  40b670:	cmp	w0, #0x0
  40b674:	b.eq	40b684 <printf@plt+0x9ef4>  // b.none
  40b678:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b67c:	add	x0, x0, #0x1a8
  40b680:	b	40b68c <printf@plt+0x9efc>
  40b684:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b688:	add	x0, x0, #0x1b0
  40b68c:	adrp	x1, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b690:	add	x1, x1, #0xa10
  40b694:	ldr	x1, [x1]
  40b698:	bl	401450 <fputs@plt>
  40b69c:	ldr	x0, [sp, #24]
  40b6a0:	ldr	w1, [x0, #12]
  40b6a4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b6a8:	add	x0, x0, #0xe60
  40b6ac:	ldr	w0, [x0]
  40b6b0:	lsl	w0, w0, #1
  40b6b4:	mov	w2, w0
  40b6b8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b6bc:	add	x0, x0, #0x1b8
  40b6c0:	bl	401790 <printf@plt>
  40b6c4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b6c8:	add	x0, x0, #0xa34
  40b6cc:	ldr	w0, [x0]
  40b6d0:	cmp	w0, #0x0
  40b6d4:	b.eq	40b6e4 <printf@plt+0x9f54>  // b.none
  40b6d8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b6dc:	add	x0, x0, #0x1c8
  40b6e0:	b	40b6ec <printf@plt+0x9f5c>
  40b6e4:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b6e8:	add	x0, x0, #0x1d0
  40b6ec:	adrp	x1, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b6f0:	add	x1, x1, #0xa10
  40b6f4:	ldr	x1, [x1]
  40b6f8:	bl	401450 <fputs@plt>
  40b6fc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b700:	add	x0, x0, #0xe84
  40b704:	ldr	w0, [x0]
  40b708:	mov	w1, w0
  40b70c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b710:	add	x0, x0, #0x1d8
  40b714:	bl	401790 <printf@plt>
  40b718:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40b71c:	add	x0, x0, #0xe60
  40b720:	ldr	w0, [x0]
  40b724:	mov	w1, w0
  40b728:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b72c:	add	x0, x0, #0x190
  40b730:	bl	401790 <printf@plt>
  40b734:	b	40b7ac <printf@plt+0xa01c>
  40b738:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b73c:	add	x0, x0, #0xa4c
  40b740:	ldr	w0, [x0]
  40b744:	cmp	w0, #0x1
  40b748:	b.ne	40b7ac <printf@plt+0xa01c>  // b.any
  40b74c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b750:	add	x0, x0, #0x1e0
  40b754:	bl	401790 <printf@plt>
  40b758:	ldr	x0, [sp, #24]
  40b75c:	ldr	x2, [x0, #24]
  40b760:	ldr	x0, [sp, #24]
  40b764:	ldr	x0, [x0, #24]
  40b768:	ldr	x0, [x0]
  40b76c:	add	x0, x0, #0x30
  40b770:	ldr	x1, [x0]
  40b774:	mov	x0, x2
  40b778:	blr	x1
  40b77c:	ldr	x0, [sp, #24]
  40b780:	ldr	x2, [x0, #32]
  40b784:	ldr	x0, [sp, #24]
  40b788:	ldr	x0, [x0, #32]
  40b78c:	ldr	x0, [x0]
  40b790:	add	x0, x0, #0x30
  40b794:	ldr	x1, [x0]
  40b798:	mov	x0, x2
  40b79c:	blr	x1
  40b7a0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b7a4:	add	x0, x0, #0x1e8
  40b7a8:	bl	401790 <printf@plt>
  40b7ac:	nop
  40b7b0:	ldp	x29, x30, [sp], #32
  40b7b4:	ret
  40b7b8:	stp	x29, x30, [sp, #-32]!
  40b7bc:	mov	x29, sp
  40b7c0:	str	x0, [sp, #24]
  40b7c4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b7c8:	add	x0, x0, #0xa18
  40b7cc:	ldr	x0, [x0]
  40b7d0:	mov	x3, x0
  40b7d4:	mov	x2, #0x2                   	// #2
  40b7d8:	mov	x1, #0x1                   	// #1
  40b7dc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b7e0:	add	x0, x0, #0x1f8
  40b7e4:	bl	401720 <fwrite@plt>
  40b7e8:	ldr	x0, [sp, #24]
  40b7ec:	ldr	x2, [x0, #24]
  40b7f0:	ldr	x0, [sp, #24]
  40b7f4:	ldr	x0, [x0, #24]
  40b7f8:	ldr	x0, [x0]
  40b7fc:	ldr	x1, [x0]
  40b800:	mov	x0, x2
  40b804:	blr	x1
  40b808:	ldr	x0, [sp, #24]
  40b80c:	ldr	w0, [x0, #16]
  40b810:	cmp	w0, #0x0
  40b814:	b.eq	40b840 <printf@plt+0xa0b0>  // b.none
  40b818:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b81c:	add	x0, x0, #0xa18
  40b820:	ldr	x0, [x0]
  40b824:	mov	x3, x0
  40b828:	mov	x2, #0xf                   	// #15
  40b82c:	mov	x1, #0x1                   	// #1
  40b830:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b834:	add	x0, x0, #0x200
  40b838:	bl	401720 <fwrite@plt>
  40b83c:	b	40b864 <printf@plt+0xa0d4>
  40b840:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b844:	add	x0, x0, #0xa18
  40b848:	ldr	x0, [x0]
  40b84c:	mov	x3, x0
  40b850:	mov	x2, #0xa                   	// #10
  40b854:	mov	x1, #0x1                   	// #1
  40b858:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b85c:	add	x0, x0, #0x210
  40b860:	bl	401720 <fwrite@plt>
  40b864:	ldr	x0, [sp, #24]
  40b868:	ldr	x2, [x0, #32]
  40b86c:	ldr	x0, [sp, #24]
  40b870:	ldr	x0, [x0, #32]
  40b874:	ldr	x0, [x0]
  40b878:	ldr	x1, [x0]
  40b87c:	mov	x0, x2
  40b880:	blr	x1
  40b884:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b888:	add	x0, x0, #0xa18
  40b88c:	ldr	x0, [x0]
  40b890:	mov	x3, x0
  40b894:	mov	x2, #0x2                   	// #2
  40b898:	mov	x1, #0x1                   	// #1
  40b89c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40b8a0:	add	x0, x0, #0x220
  40b8a4:	bl	401720 <fwrite@plt>
  40b8a8:	nop
  40b8ac:	ldp	x29, x30, [sp], #32
  40b8b0:	ret
  40b8b4:	stp	x29, x30, [sp, #-32]!
  40b8b8:	mov	x29, sp
  40b8bc:	str	x0, [sp, #24]
  40b8c0:	str	w1, [sp, #20]
  40b8c4:	ldr	x0, [sp, #24]
  40b8c8:	ldr	x3, [x0, #24]
  40b8cc:	ldr	x0, [sp, #24]
  40b8d0:	ldr	x0, [x0, #24]
  40b8d4:	ldr	x0, [x0]
  40b8d8:	add	x0, x0, #0x70
  40b8dc:	ldr	x2, [x0]
  40b8e0:	ldr	w0, [sp, #20]
  40b8e4:	add	w0, w0, #0x1
  40b8e8:	mov	w1, w0
  40b8ec:	mov	x0, x3
  40b8f0:	blr	x2
  40b8f4:	ldr	x0, [sp, #24]
  40b8f8:	ldr	x3, [x0, #32]
  40b8fc:	ldr	x0, [sp, #24]
  40b900:	ldr	x0, [x0, #32]
  40b904:	ldr	x0, [x0]
  40b908:	add	x0, x0, #0x70
  40b90c:	ldr	x2, [x0]
  40b910:	ldr	w0, [sp, #20]
  40b914:	add	w0, w0, #0x1
  40b918:	mov	w1, w0
  40b91c:	mov	x0, x3
  40b920:	blr	x2
  40b924:	nop
  40b928:	ldp	x29, x30, [sp], #32
  40b92c:	ret
  40b930:	stp	x29, x30, [sp, #-32]!
  40b934:	mov	x29, sp
  40b938:	str	w0, [sp, #28]
  40b93c:	str	w1, [sp, #24]
  40b940:	ldr	w0, [sp, #28]
  40b944:	cmp	w0, #0x1
  40b948:	b.ne	40b968 <printf@plt+0xa1d8>  // b.any
  40b94c:	ldr	w1, [sp, #24]
  40b950:	mov	w0, #0xffff                	// #65535
  40b954:	cmp	w1, w0
  40b958:	b.ne	40b968 <printf@plt+0xa1d8>  // b.any
  40b95c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40b960:	add	x0, x0, #0xb18
  40b964:	bl	416604 <printf@plt+0x14e74>
  40b968:	nop
  40b96c:	ldp	x29, x30, [sp], #32
  40b970:	ret
  40b974:	stp	x29, x30, [sp, #-16]!
  40b978:	mov	x29, sp
  40b97c:	mov	w1, #0xffff                	// #65535
  40b980:	mov	w0, #0x1                   	// #1
  40b984:	bl	40b930 <printf@plt+0xa1a0>
  40b988:	ldp	x29, x30, [sp], #16
  40b98c:	ret
  40b990:	stp	x29, x30, [sp, #-48]!
  40b994:	mov	x29, sp
  40b998:	str	x0, [sp, #24]
  40b99c:	adrp	x0, 43b000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x1290>
  40b9a0:	add	x0, x0, #0x140
  40b9a4:	str	x0, [sp, #40]
  40b9a8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b9ac:	add	x0, x0, #0x430
  40b9b0:	ldr	x1, [sp, #40]
  40b9b4:	cmp	x1, x0
  40b9b8:	b.cs	40b9f0 <printf@plt+0xa260>  // b.hs, b.nlast
  40b9bc:	ldr	x0, [sp, #40]
  40b9c0:	ldr	x0, [x0]
  40b9c4:	ldr	x1, [sp, #24]
  40b9c8:	bl	401690 <strcmp@plt>
  40b9cc:	cmp	w0, #0x0
  40b9d0:	b.ne	40b9e0 <printf@plt+0xa250>  // b.any
  40b9d4:	ldr	x0, [sp, #40]
  40b9d8:	ldr	x0, [x0, #8]
  40b9dc:	b	40b9f4 <printf@plt+0xa264>
  40b9e0:	ldr	x0, [sp, #40]
  40b9e4:	add	x0, x0, #0x10
  40b9e8:	str	x0, [sp, #40]
  40b9ec:	b	40b9a8 <printf@plt+0xa218>
  40b9f0:	mov	x0, #0x0                   	// #0
  40b9f4:	ldp	x29, x30, [sp], #48
  40b9f8:	ret
  40b9fc:	sub	sp, sp, #0x10
  40ba00:	str	x0, [sp, #8]
  40ba04:	ldr	x0, [sp, #8]
  40ba08:	str	wzr, [x0]
  40ba0c:	ldr	x0, [sp, #8]
  40ba10:	str	wzr, [x0, #4]
  40ba14:	nop
  40ba18:	add	sp, sp, #0x10
  40ba1c:	ret
  40ba20:	sub	sp, sp, #0x10
  40ba24:	str	x0, [sp, #8]
  40ba28:	ldr	x0, [sp, #8]
  40ba2c:	str	xzr, [x0]
  40ba30:	ldr	x0, [sp, #8]
  40ba34:	str	xzr, [x0, #8]
  40ba38:	nop
  40ba3c:	add	sp, sp, #0x10
  40ba40:	ret
  40ba44:	stp	x29, x30, [sp, #-64]!
  40ba48:	mov	x29, sp
  40ba4c:	stp	x19, x20, [sp, #16]
  40ba50:	str	x21, [sp, #32]
  40ba54:	str	x0, [sp, #56]
  40ba58:	ldr	x0, [sp, #56]
  40ba5c:	mov	w1, #0x11                  	// #17
  40ba60:	str	w1, [x0, #8]
  40ba64:	mov	x19, #0x11                  	// #17
  40ba68:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40ba6c:	cmp	x19, x0
  40ba70:	b.hi	40ba90 <printf@plt+0xa300>  // b.pmore
  40ba74:	lsl	x0, x19, #4
  40ba78:	bl	401440 <_Znam@plt>
  40ba7c:	mov	x21, x0
  40ba80:	mov	x20, x21
  40ba84:	sub	x0, x19, #0x1
  40ba88:	mov	x19, x0
  40ba8c:	b	40ba94 <printf@plt+0xa304>
  40ba90:	bl	401680 <__cxa_throw_bad_array_new_length@plt>
  40ba94:	cmp	x19, #0x0
  40ba98:	b.lt	40bab0 <printf@plt+0xa320>  // b.tstop
  40ba9c:	mov	x0, x20
  40baa0:	bl	40ba20 <printf@plt+0xa290>
  40baa4:	add	x20, x20, #0x10
  40baa8:	sub	x19, x19, #0x1
  40baac:	b	40ba94 <printf@plt+0xa304>
  40bab0:	ldr	x0, [sp, #56]
  40bab4:	str	x21, [x0]
  40bab8:	ldr	x0, [sp, #56]
  40babc:	str	wzr, [x0, #12]
  40bac0:	nop
  40bac4:	ldp	x19, x20, [sp, #16]
  40bac8:	ldr	x21, [sp, #32]
  40bacc:	ldp	x29, x30, [sp], #64
  40bad0:	ret
  40bad4:	stp	x29, x30, [sp, #-48]!
  40bad8:	mov	x29, sp
  40badc:	str	x0, [sp, #24]
  40bae0:	str	wzr, [sp, #44]
  40bae4:	ldr	x0, [sp, #24]
  40bae8:	ldr	w0, [x0, #8]
  40baec:	ldr	w1, [sp, #44]
  40baf0:	cmp	w1, w0
  40baf4:	b.cs	40bb24 <printf@plt+0xa394>  // b.hs, b.nlast
  40baf8:	ldr	x0, [sp, #24]
  40bafc:	ldr	x1, [x0]
  40bb00:	ldr	w0, [sp, #44]
  40bb04:	lsl	x0, x0, #4
  40bb08:	add	x0, x1, x0
  40bb0c:	ldr	x0, [x0]
  40bb10:	bl	401510 <free@plt>
  40bb14:	ldr	w0, [sp, #44]
  40bb18:	add	w0, w0, #0x1
  40bb1c:	str	w0, [sp, #44]
  40bb20:	b	40bae4 <printf@plt+0xa354>
  40bb24:	ldr	x0, [sp, #24]
  40bb28:	ldr	x0, [x0]
  40bb2c:	cmp	x0, #0x0
  40bb30:	b.eq	40bb40 <printf@plt+0xa3b0>  // b.none
  40bb34:	ldr	x0, [sp, #24]
  40bb38:	ldr	x0, [x0]
  40bb3c:	bl	401650 <_ZdaPv@plt>
  40bb40:	nop
  40bb44:	ldp	x29, x30, [sp], #48
  40bb48:	ret
  40bb4c:	stp	x29, x30, [sp, #-128]!
  40bb50:	mov	x29, sp
  40bb54:	stp	x19, x20, [sp, #16]
  40bb58:	str	x21, [sp, #32]
  40bb5c:	str	x0, [sp, #72]
  40bb60:	str	x1, [sp, #64]
  40bb64:	str	x2, [sp, #56]
  40bb68:	ldr	x0, [sp, #64]
  40bb6c:	cmp	x0, #0x0
  40bb70:	cset	w0, ne  // ne = any
  40bb74:	and	w0, w0, #0xff
  40bb78:	mov	w3, w0
  40bb7c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40bb80:	add	x2, x0, #0x850
  40bb84:	mov	w1, #0x1df                 	// #479
  40bb88:	mov	w0, w3
  40bb8c:	bl	40318c <printf@plt+0x19fc>
  40bb90:	ldr	x0, [sp, #64]
  40bb94:	bl	419454 <_ZdlPvm@@Base+0x30>
  40bb98:	str	x0, [sp, #104]
  40bb9c:	ldr	x0, [sp, #72]
  40bba0:	ldr	w0, [x0, #8]
  40bba4:	mov	w1, w0
  40bba8:	ldr	x0, [sp, #104]
  40bbac:	udiv	x2, x0, x1
  40bbb0:	mul	x1, x2, x1
  40bbb4:	sub	x0, x0, x1
  40bbb8:	str	w0, [sp, #124]
  40bbbc:	ldr	x0, [sp, #72]
  40bbc0:	ldr	x1, [x0]
  40bbc4:	ldr	w0, [sp, #124]
  40bbc8:	lsl	x0, x0, #4
  40bbcc:	add	x0, x1, x0
  40bbd0:	ldr	x0, [x0]
  40bbd4:	cmp	x0, #0x0
  40bbd8:	b.eq	40bc68 <printf@plt+0xa4d8>  // b.none
  40bbdc:	ldr	x0, [sp, #72]
  40bbe0:	ldr	x1, [x0]
  40bbe4:	ldr	w0, [sp, #124]
  40bbe8:	lsl	x0, x0, #4
  40bbec:	add	x0, x1, x0
  40bbf0:	ldr	x0, [x0]
  40bbf4:	ldr	x1, [sp, #64]
  40bbf8:	bl	401690 <strcmp@plt>
  40bbfc:	cmp	w0, #0x0
  40bc00:	b.ne	40bc3c <printf@plt+0xa4ac>  // b.any
  40bc04:	ldr	x0, [sp, #72]
  40bc08:	ldr	x1, [x0]
  40bc0c:	ldr	w0, [sp, #124]
  40bc10:	lsl	x0, x0, #4
  40bc14:	add	x0, x1, x0
  40bc18:	ldr	x1, [sp, #56]
  40bc1c:	str	x1, [x0, #8]
  40bc20:	ldr	x0, [sp, #72]
  40bc24:	ldr	x1, [x0]
  40bc28:	ldr	w0, [sp, #124]
  40bc2c:	lsl	x0, x0, #4
  40bc30:	add	x0, x1, x0
  40bc34:	ldr	x0, [x0]
  40bc38:	b	40bf68 <printf@plt+0xa7d8>
  40bc3c:	ldr	w0, [sp, #124]
  40bc40:	cmp	w0, #0x0
  40bc44:	b.ne	40bc58 <printf@plt+0xa4c8>  // b.any
  40bc48:	ldr	x0, [sp, #72]
  40bc4c:	ldr	w0, [x0, #8]
  40bc50:	sub	w0, w0, #0x1
  40bc54:	b	40bc60 <printf@plt+0xa4d0>
  40bc58:	ldr	w0, [sp, #124]
  40bc5c:	sub	w0, w0, #0x1
  40bc60:	str	w0, [sp, #124]
  40bc64:	b	40bbbc <printf@plt+0xa42c>
  40bc68:	ldr	x0, [sp, #56]
  40bc6c:	cmp	x0, #0x0
  40bc70:	b.ne	40bc7c <printf@plt+0xa4ec>  // b.any
  40bc74:	mov	x0, #0x0                   	// #0
  40bc78:	b	40bf68 <printf@plt+0xa7d8>
  40bc7c:	ldr	x0, [sp, #72]
  40bc80:	ldr	w0, [x0, #12]
  40bc84:	lsl	w1, w0, #2
  40bc88:	ldr	x0, [sp, #72]
  40bc8c:	ldr	w0, [x0, #8]
  40bc90:	cmp	w1, w0
  40bc94:	b.cc	40bef8 <printf@plt+0xa768>  // b.lo, b.ul, b.last
  40bc98:	ldr	x0, [sp, #72]
  40bc9c:	ldr	x0, [x0]
  40bca0:	str	x0, [sp, #96]
  40bca4:	ldr	x0, [sp, #72]
  40bca8:	ldr	w0, [x0, #8]
  40bcac:	str	w0, [sp, #92]
  40bcb0:	ldr	x0, [sp, #72]
  40bcb4:	ldr	w0, [x0, #8]
  40bcb8:	bl	419520 <_ZdlPvm@@Base+0xfc>
  40bcbc:	mov	w1, w0
  40bcc0:	ldr	x0, [sp, #72]
  40bcc4:	str	w1, [x0, #8]
  40bcc8:	ldr	x0, [sp, #72]
  40bccc:	ldr	w0, [x0, #8]
  40bcd0:	mov	w19, w0
  40bcd4:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40bcd8:	cmp	x19, x0
  40bcdc:	b.hi	40bcfc <printf@plt+0xa56c>  // b.pmore
  40bce0:	lsl	x0, x19, #4
  40bce4:	bl	401440 <_Znam@plt>
  40bce8:	mov	x21, x0
  40bcec:	mov	x20, x21
  40bcf0:	sub	x0, x19, #0x1
  40bcf4:	mov	x19, x0
  40bcf8:	b	40bd00 <printf@plt+0xa570>
  40bcfc:	bl	401680 <__cxa_throw_bad_array_new_length@plt>
  40bd00:	cmp	x19, #0x0
  40bd04:	b.lt	40bd1c <printf@plt+0xa58c>  // b.tstop
  40bd08:	mov	x0, x20
  40bd0c:	bl	40ba20 <printf@plt+0xa290>
  40bd10:	add	x20, x20, #0x10
  40bd14:	sub	x19, x19, #0x1
  40bd18:	b	40bd00 <printf@plt+0xa570>
  40bd1c:	ldr	x0, [sp, #72]
  40bd20:	str	x21, [x0]
  40bd24:	str	wzr, [sp, #120]
  40bd28:	ldr	w1, [sp, #120]
  40bd2c:	ldr	w0, [sp, #92]
  40bd30:	cmp	w1, w0
  40bd34:	b.cs	40be78 <printf@plt+0xa6e8>  // b.hs, b.nlast
  40bd38:	ldr	w0, [sp, #120]
  40bd3c:	lsl	x0, x0, #4
  40bd40:	ldr	x1, [sp, #96]
  40bd44:	add	x0, x1, x0
  40bd48:	ldr	x0, [x0]
  40bd4c:	cmp	x0, #0x0
  40bd50:	b.eq	40be68 <printf@plt+0xa6d8>  // b.none
  40bd54:	ldr	w0, [sp, #120]
  40bd58:	lsl	x0, x0, #4
  40bd5c:	ldr	x1, [sp, #96]
  40bd60:	add	x0, x1, x0
  40bd64:	ldr	x0, [x0, #8]
  40bd68:	cmp	x0, #0x0
  40bd6c:	b.ne	40bd8c <printf@plt+0xa5fc>  // b.any
  40bd70:	ldr	w0, [sp, #120]
  40bd74:	lsl	x0, x0, #4
  40bd78:	ldr	x1, [sp, #96]
  40bd7c:	add	x0, x1, x0
  40bd80:	ldr	x0, [x0]
  40bd84:	bl	401510 <free@plt>
  40bd88:	b	40be68 <printf@plt+0xa6d8>
  40bd8c:	ldr	w0, [sp, #120]
  40bd90:	lsl	x0, x0, #4
  40bd94:	ldr	x1, [sp, #96]
  40bd98:	add	x0, x1, x0
  40bd9c:	ldr	x0, [x0]
  40bda0:	bl	419454 <_ZdlPvm@@Base+0x30>
  40bda4:	mov	x1, x0
  40bda8:	ldr	x0, [sp, #72]
  40bdac:	ldr	w0, [x0, #8]
  40bdb0:	mov	w0, w0
  40bdb4:	udiv	x2, x1, x0
  40bdb8:	mul	x0, x2, x0
  40bdbc:	sub	x0, x1, x0
  40bdc0:	str	w0, [sp, #116]
  40bdc4:	ldr	x0, [sp, #72]
  40bdc8:	ldr	x1, [x0]
  40bdcc:	ldr	w0, [sp, #116]
  40bdd0:	lsl	x0, x0, #4
  40bdd4:	add	x0, x1, x0
  40bdd8:	ldr	x0, [x0]
  40bddc:	cmp	x0, #0x0
  40bde0:	b.eq	40be10 <printf@plt+0xa680>  // b.none
  40bde4:	ldr	w0, [sp, #116]
  40bde8:	cmp	w0, #0x0
  40bdec:	b.ne	40be00 <printf@plt+0xa670>  // b.any
  40bdf0:	ldr	x0, [sp, #72]
  40bdf4:	ldr	w0, [x0, #8]
  40bdf8:	sub	w0, w0, #0x1
  40bdfc:	b	40be08 <printf@plt+0xa678>
  40be00:	ldr	w0, [sp, #116]
  40be04:	sub	w0, w0, #0x1
  40be08:	str	w0, [sp, #116]
  40be0c:	b	40bdc4 <printf@plt+0xa634>
  40be10:	ldr	w0, [sp, #120]
  40be14:	lsl	x0, x0, #4
  40be18:	ldr	x1, [sp, #96]
  40be1c:	add	x1, x1, x0
  40be20:	ldr	x0, [sp, #72]
  40be24:	ldr	x2, [x0]
  40be28:	ldr	w0, [sp, #116]
  40be2c:	lsl	x0, x0, #4
  40be30:	add	x0, x2, x0
  40be34:	ldr	x1, [x1]
  40be38:	str	x1, [x0]
  40be3c:	ldr	w0, [sp, #120]
  40be40:	lsl	x0, x0, #4
  40be44:	ldr	x1, [sp, #96]
  40be48:	add	x1, x1, x0
  40be4c:	ldr	x0, [sp, #72]
  40be50:	ldr	x2, [x0]
  40be54:	ldr	w0, [sp, #116]
  40be58:	lsl	x0, x0, #4
  40be5c:	add	x0, x2, x0
  40be60:	ldr	x1, [x1, #8]
  40be64:	str	x1, [x0, #8]
  40be68:	ldr	w0, [sp, #120]
  40be6c:	add	w0, w0, #0x1
  40be70:	str	w0, [sp, #120]
  40be74:	b	40bd28 <printf@plt+0xa598>
  40be78:	ldr	x0, [sp, #72]
  40be7c:	ldr	w0, [x0, #8]
  40be80:	mov	w1, w0
  40be84:	ldr	x0, [sp, #104]
  40be88:	udiv	x2, x0, x1
  40be8c:	mul	x1, x2, x1
  40be90:	sub	x0, x0, x1
  40be94:	str	w0, [sp, #124]
  40be98:	ldr	x0, [sp, #72]
  40be9c:	ldr	x1, [x0]
  40bea0:	ldr	w0, [sp, #124]
  40bea4:	lsl	x0, x0, #4
  40bea8:	add	x0, x1, x0
  40beac:	ldr	x0, [x0]
  40beb0:	cmp	x0, #0x0
  40beb4:	b.eq	40bee4 <printf@plt+0xa754>  // b.none
  40beb8:	ldr	w0, [sp, #124]
  40bebc:	cmp	w0, #0x0
  40bec0:	b.ne	40bed4 <printf@plt+0xa744>  // b.any
  40bec4:	ldr	x0, [sp, #72]
  40bec8:	ldr	w0, [x0, #8]
  40becc:	sub	w0, w0, #0x1
  40bed0:	b	40bedc <printf@plt+0xa74c>
  40bed4:	ldr	w0, [sp, #124]
  40bed8:	sub	w0, w0, #0x1
  40bedc:	str	w0, [sp, #124]
  40bee0:	b	40be98 <printf@plt+0xa708>
  40bee4:	ldr	x0, [sp, #96]
  40bee8:	cmp	x0, #0x0
  40beec:	b.eq	40bef8 <printf@plt+0xa768>  // b.none
  40bef0:	ldr	x0, [sp, #96]
  40bef4:	bl	401650 <_ZdaPv@plt>
  40bef8:	ldr	x0, [sp, #64]
  40befc:	bl	401490 <strlen@plt>
  40bf00:	add	x0, x0, #0x1
  40bf04:	bl	4016b0 <malloc@plt>
  40bf08:	str	x0, [sp, #80]
  40bf0c:	ldr	x1, [sp, #64]
  40bf10:	ldr	x0, [sp, #80]
  40bf14:	bl	401550 <strcpy@plt>
  40bf18:	ldr	x0, [sp, #72]
  40bf1c:	ldr	x1, [x0]
  40bf20:	ldr	w0, [sp, #124]
  40bf24:	lsl	x0, x0, #4
  40bf28:	add	x0, x1, x0
  40bf2c:	ldr	x1, [sp, #80]
  40bf30:	str	x1, [x0]
  40bf34:	ldr	x0, [sp, #72]
  40bf38:	ldr	x1, [x0]
  40bf3c:	ldr	w0, [sp, #124]
  40bf40:	lsl	x0, x0, #4
  40bf44:	add	x0, x1, x0
  40bf48:	ldr	x1, [sp, #56]
  40bf4c:	str	x1, [x0, #8]
  40bf50:	ldr	x0, [sp, #72]
  40bf54:	ldr	w0, [x0, #12]
  40bf58:	add	w1, w0, #0x1
  40bf5c:	ldr	x0, [sp, #72]
  40bf60:	str	w1, [x0, #12]
  40bf64:	ldr	x0, [sp, #80]
  40bf68:	ldp	x19, x20, [sp, #16]
  40bf6c:	ldr	x21, [sp, #32]
  40bf70:	ldp	x29, x30, [sp], #128
  40bf74:	ret
  40bf78:	stp	x29, x30, [sp, #-48]!
  40bf7c:	mov	x29, sp
  40bf80:	str	x0, [sp, #24]
  40bf84:	str	x1, [sp, #16]
  40bf88:	ldr	x0, [sp, #16]
  40bf8c:	cmp	x0, #0x0
  40bf90:	cset	w0, ne  // ne = any
  40bf94:	and	w0, w0, #0xff
  40bf98:	mov	w3, w0
  40bf9c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40bfa0:	add	x2, x0, #0x850
  40bfa4:	mov	w1, #0x1df                 	// #479
  40bfa8:	mov	w0, w3
  40bfac:	bl	40318c <printf@plt+0x19fc>
  40bfb0:	ldr	x0, [sp, #16]
  40bfb4:	bl	419454 <_ZdlPvm@@Base+0x30>
  40bfb8:	mov	x1, x0
  40bfbc:	ldr	x0, [sp, #24]
  40bfc0:	ldr	w0, [x0, #8]
  40bfc4:	mov	w0, w0
  40bfc8:	udiv	x2, x1, x0
  40bfcc:	mul	x0, x2, x0
  40bfd0:	sub	x0, x1, x0
  40bfd4:	str	w0, [sp, #44]
  40bfd8:	ldr	x0, [sp, #24]
  40bfdc:	ldr	x1, [x0]
  40bfe0:	ldr	w0, [sp, #44]
  40bfe4:	lsl	x0, x0, #4
  40bfe8:	add	x0, x1, x0
  40bfec:	ldr	x0, [x0]
  40bff0:	cmp	x0, #0x0
  40bff4:	b.eq	40c068 <printf@plt+0xa8d8>  // b.none
  40bff8:	ldr	x0, [sp, #24]
  40bffc:	ldr	x1, [x0]
  40c000:	ldr	w0, [sp, #44]
  40c004:	lsl	x0, x0, #4
  40c008:	add	x0, x1, x0
  40c00c:	ldr	x0, [x0]
  40c010:	ldr	x1, [sp, #16]
  40c014:	bl	401690 <strcmp@plt>
  40c018:	cmp	w0, #0x0
  40c01c:	b.ne	40c03c <printf@plt+0xa8ac>  // b.any
  40c020:	ldr	x0, [sp, #24]
  40c024:	ldr	x1, [x0]
  40c028:	ldr	w0, [sp, #44]
  40c02c:	lsl	x0, x0, #4
  40c030:	add	x0, x1, x0
  40c034:	ldr	x0, [x0, #8]
  40c038:	b	40c06c <printf@plt+0xa8dc>
  40c03c:	ldr	w0, [sp, #44]
  40c040:	cmp	w0, #0x0
  40c044:	b.ne	40c058 <printf@plt+0xa8c8>  // b.any
  40c048:	ldr	x0, [sp, #24]
  40c04c:	ldr	w0, [x0, #8]
  40c050:	sub	w0, w0, #0x1
  40c054:	b	40c060 <printf@plt+0xa8d0>
  40c058:	ldr	w0, [sp, #44]
  40c05c:	sub	w0, w0, #0x1
  40c060:	str	w0, [sp, #44]
  40c064:	b	40bfd8 <printf@plt+0xa848>
  40c068:	mov	x0, #0x0                   	// #0
  40c06c:	ldp	x29, x30, [sp], #48
  40c070:	ret
  40c074:	stp	x29, x30, [sp, #-48]!
  40c078:	mov	x29, sp
  40c07c:	str	x0, [sp, #24]
  40c080:	str	x1, [sp, #16]
  40c084:	ldr	x0, [sp, #16]
  40c088:	ldr	x0, [x0]
  40c08c:	str	x0, [sp, #32]
  40c090:	ldr	x0, [sp, #32]
  40c094:	cmp	x0, #0x0
  40c098:	cset	w0, ne  // ne = any
  40c09c:	and	w0, w0, #0xff
  40c0a0:	mov	w3, w0
  40c0a4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c0a8:	add	x2, x0, #0x850
  40c0ac:	mov	w1, #0x1df                 	// #479
  40c0b0:	mov	w0, w3
  40c0b4:	bl	40318c <printf@plt+0x19fc>
  40c0b8:	ldr	x0, [sp, #32]
  40c0bc:	bl	419454 <_ZdlPvm@@Base+0x30>
  40c0c0:	mov	x1, x0
  40c0c4:	ldr	x0, [sp, #24]
  40c0c8:	ldr	w0, [x0, #8]
  40c0cc:	mov	w0, w0
  40c0d0:	udiv	x2, x1, x0
  40c0d4:	mul	x0, x2, x0
  40c0d8:	sub	x0, x1, x0
  40c0dc:	str	w0, [sp, #44]
  40c0e0:	ldr	x0, [sp, #24]
  40c0e4:	ldr	x1, [x0]
  40c0e8:	ldr	w0, [sp, #44]
  40c0ec:	lsl	x0, x0, #4
  40c0f0:	add	x0, x1, x0
  40c0f4:	ldr	x0, [x0]
  40c0f8:	cmp	x0, #0x0
  40c0fc:	b.eq	40c190 <printf@plt+0xaa00>  // b.none
  40c100:	ldr	x0, [sp, #24]
  40c104:	ldr	x1, [x0]
  40c108:	ldr	w0, [sp, #44]
  40c10c:	lsl	x0, x0, #4
  40c110:	add	x0, x1, x0
  40c114:	ldr	x0, [x0]
  40c118:	ldr	x1, [sp, #32]
  40c11c:	bl	401690 <strcmp@plt>
  40c120:	cmp	w0, #0x0
  40c124:	b.ne	40c164 <printf@plt+0xa9d4>  // b.any
  40c128:	ldr	x0, [sp, #24]
  40c12c:	ldr	x1, [x0]
  40c130:	ldr	w0, [sp, #44]
  40c134:	lsl	x0, x0, #4
  40c138:	add	x0, x1, x0
  40c13c:	ldr	x1, [x0]
  40c140:	ldr	x0, [sp, #16]
  40c144:	str	x1, [x0]
  40c148:	ldr	x0, [sp, #24]
  40c14c:	ldr	x1, [x0]
  40c150:	ldr	w0, [sp, #44]
  40c154:	lsl	x0, x0, #4
  40c158:	add	x0, x1, x0
  40c15c:	ldr	x0, [x0, #8]
  40c160:	b	40c194 <printf@plt+0xaa04>
  40c164:	ldr	w0, [sp, #44]
  40c168:	cmp	w0, #0x0
  40c16c:	b.ne	40c180 <printf@plt+0xa9f0>  // b.any
  40c170:	ldr	x0, [sp, #24]
  40c174:	ldr	w0, [x0, #8]
  40c178:	sub	w0, w0, #0x1
  40c17c:	b	40c188 <printf@plt+0xa9f8>
  40c180:	ldr	w0, [sp, #44]
  40c184:	sub	w0, w0, #0x1
  40c188:	str	w0, [sp, #44]
  40c18c:	b	40c0e0 <printf@plt+0xa950>
  40c190:	mov	x0, #0x0                   	// #0
  40c194:	ldp	x29, x30, [sp], #48
  40c198:	ret
  40c19c:	sub	sp, sp, #0x10
  40c1a0:	str	x0, [sp, #8]
  40c1a4:	str	x1, [sp]
  40c1a8:	ldr	x0, [sp, #8]
  40c1ac:	ldr	x1, [sp]
  40c1b0:	str	x1, [x0]
  40c1b4:	ldr	x0, [sp, #8]
  40c1b8:	str	wzr, [x0, #8]
  40c1bc:	nop
  40c1c0:	add	sp, sp, #0x10
  40c1c4:	ret
  40c1c8:	sub	sp, sp, #0x30
  40c1cc:	str	x0, [sp, #24]
  40c1d0:	str	x1, [sp, #16]
  40c1d4:	str	x2, [sp, #8]
  40c1d8:	ldr	x0, [sp, #24]
  40c1dc:	ldr	x0, [x0]
  40c1e0:	ldr	w0, [x0, #8]
  40c1e4:	str	w0, [sp, #44]
  40c1e8:	ldr	x0, [sp, #24]
  40c1ec:	ldr	x0, [x0]
  40c1f0:	ldr	x0, [x0]
  40c1f4:	str	x0, [sp, #32]
  40c1f8:	ldr	x0, [sp, #24]
  40c1fc:	ldr	w0, [x0, #8]
  40c200:	ldr	w1, [sp, #44]
  40c204:	cmp	w1, w0
  40c208:	b.ls	40c2ac <printf@plt+0xab1c>  // b.plast
  40c20c:	ldr	x0, [sp, #24]
  40c210:	ldr	w0, [x0, #8]
  40c214:	mov	w0, w0
  40c218:	lsl	x0, x0, #4
  40c21c:	ldr	x1, [sp, #32]
  40c220:	add	x0, x1, x0
  40c224:	ldr	x0, [x0]
  40c228:	cmp	x0, #0x0
  40c22c:	b.eq	40c294 <printf@plt+0xab04>  // b.none
  40c230:	ldr	x0, [sp, #24]
  40c234:	ldr	w0, [x0, #8]
  40c238:	mov	w0, w0
  40c23c:	lsl	x0, x0, #4
  40c240:	ldr	x1, [sp, #32]
  40c244:	add	x0, x1, x0
  40c248:	ldr	x1, [x0]
  40c24c:	ldr	x0, [sp, #16]
  40c250:	str	x1, [x0]
  40c254:	ldr	x0, [sp, #24]
  40c258:	ldr	w0, [x0, #8]
  40c25c:	mov	w0, w0
  40c260:	lsl	x0, x0, #4
  40c264:	ldr	x1, [sp, #32]
  40c268:	add	x0, x1, x0
  40c26c:	ldr	x1, [x0, #8]
  40c270:	ldr	x0, [sp, #8]
  40c274:	str	x1, [x0]
  40c278:	ldr	x0, [sp, #24]
  40c27c:	ldr	w0, [x0, #8]
  40c280:	add	w1, w0, #0x1
  40c284:	ldr	x0, [sp, #24]
  40c288:	str	w1, [x0, #8]
  40c28c:	mov	w0, #0x1                   	// #1
  40c290:	b	40c2b0 <printf@plt+0xab20>
  40c294:	ldr	x0, [sp, #24]
  40c298:	ldr	w0, [x0, #8]
  40c29c:	add	w1, w0, #0x1
  40c2a0:	ldr	x0, [sp, #24]
  40c2a4:	str	w1, [x0, #8]
  40c2a8:	b	40c1f8 <printf@plt+0xaa68>
  40c2ac:	mov	w0, #0x0                   	// #0
  40c2b0:	add	sp, sp, #0x30
  40c2b4:	ret
  40c2b8:	stp	x29, x30, [sp, #-48]!
  40c2bc:	mov	x29, sp
  40c2c0:	str	x0, [sp, #24]
  40c2c4:	ldr	x1, [sp, #24]
  40c2c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c2cc:	add	x0, x0, #0xb20
  40c2d0:	bl	40bf78 <printf@plt+0xa7e8>
  40c2d4:	str	x0, [sp, #40]
  40c2d8:	ldr	x0, [sp, #40]
  40c2dc:	cmp	x0, #0x0
  40c2e0:	b.eq	40c2f0 <printf@plt+0xab60>  // b.none
  40c2e4:	ldr	x0, [sp, #40]
  40c2e8:	ldr	w0, [x0]
  40c2ec:	b	40c2f4 <printf@plt+0xab64>
  40c2f0:	mov	w0, #0x0                   	// #0
  40c2f4:	ldp	x29, x30, [sp], #48
  40c2f8:	ret
  40c2fc:	stp	x29, x30, [sp, #-48]!
  40c300:	mov	x29, sp
  40c304:	str	x0, [sp, #24]
  40c308:	ldr	x1, [sp, #24]
  40c30c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c310:	add	x0, x0, #0xb20
  40c314:	bl	40bf78 <printf@plt+0xa7e8>
  40c318:	str	x0, [sp, #40]
  40c31c:	ldr	x0, [sp, #40]
  40c320:	cmp	x0, #0x0
  40c324:	b.eq	40c338 <printf@plt+0xaba8>  // b.none
  40c328:	ldr	x0, [sp, #40]
  40c32c:	add	x0, x0, #0x4
  40c330:	ldr	w0, [x0]
  40c334:	b	40c33c <printf@plt+0xabac>
  40c338:	mov	w0, #0x0                   	// #0
  40c33c:	ldp	x29, x30, [sp], #48
  40c340:	ret
  40c344:	stp	x29, x30, [sp, #-80]!
  40c348:	mov	x29, sp
  40c34c:	stp	x19, x20, [sp, #16]
  40c350:	str	x21, [sp, #32]
  40c354:	str	x0, [sp, #56]
  40c358:	str	w1, [sp, #52]
  40c35c:	str	w2, [sp, #48]
  40c360:	ldr	x1, [sp, #56]
  40c364:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c368:	add	x0, x0, #0xb20
  40c36c:	bl	40bf78 <printf@plt+0xa7e8>
  40c370:	str	x0, [sp, #72]
  40c374:	ldr	x0, [sp, #72]
  40c378:	cmp	x0, #0x0
  40c37c:	b.ne	40c3c8 <printf@plt+0xac38>  // b.any
  40c380:	mov	x0, #0x8                   	// #8
  40c384:	bl	401440 <_Znam@plt>
  40c388:	mov	x21, x0
  40c38c:	mov	x20, x21
  40c390:	mov	x19, #0x0                   	// #0
  40c394:	cmp	x19, #0x0
  40c398:	b.lt	40c3b0 <printf@plt+0xac20>  // b.tstop
  40c39c:	mov	x0, x20
  40c3a0:	bl	40b9fc <printf@plt+0xa26c>
  40c3a4:	add	x20, x20, #0x8
  40c3a8:	sub	x19, x19, #0x1
  40c3ac:	b	40c394 <printf@plt+0xac04>
  40c3b0:	str	x21, [sp, #72]
  40c3b4:	ldr	x2, [sp, #72]
  40c3b8:	ldr	x1, [sp, #56]
  40c3bc:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c3c0:	add	x0, x0, #0xb20
  40c3c4:	bl	40bb4c <printf@plt+0xa3bc>
  40c3c8:	ldr	w0, [sp, #52]
  40c3cc:	cmp	w0, #0x0
  40c3d0:	b.lt	40c3e0 <printf@plt+0xac50>  // b.tstop
  40c3d4:	ldr	x0, [sp, #72]
  40c3d8:	ldr	w1, [sp, #52]
  40c3dc:	str	w1, [x0]
  40c3e0:	ldr	w0, [sp, #48]
  40c3e4:	cmp	w0, #0x0
  40c3e8:	b.lt	40c3f8 <printf@plt+0xac68>  // b.tstop
  40c3ec:	ldr	x0, [sp, #72]
  40c3f0:	ldr	w1, [sp, #48]
  40c3f4:	str	w1, [x0, #4]
  40c3f8:	nop
  40c3fc:	ldp	x19, x20, [sp, #16]
  40c400:	ldr	x21, [sp, #32]
  40c404:	ldp	x29, x30, [sp], #80
  40c408:	ret
  40c40c:	stp	x29, x30, [sp, #-32]!
  40c410:	mov	x29, sp
  40c414:	mov	w2, #0xffffffff            	// #-1
  40c418:	mov	w1, #0x2                   	// #2
  40c41c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40c420:	add	x0, x0, #0x9a0
  40c424:	bl	40c344 <printf@plt+0xabb4>
  40c428:	mov	w2, #0xffffffff            	// #-1
  40c42c:	mov	w1, #0x2                   	// #2
  40c430:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40c434:	add	x0, x0, #0x958
  40c438:	bl	40c344 <printf@plt+0xabb4>
  40c43c:	mov	w2, #0xffffffff            	// #-1
  40c440:	mov	w1, #0x3                   	// #3
  40c444:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40c448:	add	x0, x0, #0x868
  40c44c:	bl	40c344 <printf@plt+0xabb4>
  40c450:	mov	w2, #0xffffffff            	// #-1
  40c454:	mov	w1, #0x3                   	// #3
  40c458:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c45c:	add	x0, x0, #0x608
  40c460:	bl	40c344 <printf@plt+0xabb4>
  40c464:	mov	w2, #0xffffffff            	// #-1
  40c468:	mov	w1, #0x3                   	// #3
  40c46c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c470:	add	x0, x0, #0x610
  40c474:	bl	40c344 <printf@plt+0xabb4>
  40c478:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c47c:	add	x0, x0, #0xb38
  40c480:	mov	w1, #0x5                   	// #5
  40c484:	str	w1, [x0, #1000]
  40c488:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c48c:	add	x0, x0, #0xb38
  40c490:	mov	w1, #0x5                   	// #5
  40c494:	str	w1, [x0, #328]
  40c498:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c49c:	add	x0, x0, #0xb38
  40c4a0:	mov	w1, #0x5                   	// #5
  40c4a4:	str	w1, [x0, #744]
  40c4a8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c4ac:	add	x0, x0, #0xb38
  40c4b0:	mov	w1, #0x4                   	// #4
  40c4b4:	str	w1, [x0, #984]
  40c4b8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c4bc:	add	x0, x0, #0xb38
  40c4c0:	mov	w1, #0x4                   	// #4
  40c4c4:	str	w1, [x0, #320]
  40c4c8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c4cc:	add	x0, x0, #0xb38
  40c4d0:	mov	w1, #0x4                   	// #4
  40c4d4:	str	w1, [x0, #728]
  40c4d8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c4dc:	add	x0, x0, #0xb38
  40c4e0:	mov	w1, #0x6                   	// #6
  40c4e4:	str	w1, [x0, #352]
  40c4e8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c4ec:	add	x0, x0, #0xb38
  40c4f0:	mov	w1, #0x6                   	// #6
  40c4f4:	str	w1, [x0, #472]
  40c4f8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c4fc:	add	x0, x0, #0xb38
  40c500:	mov	w1, #0x6                   	// #6
  40c504:	str	w1, [x0, #464]
  40c508:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c50c:	add	x0, x0, #0xb38
  40c510:	mov	w1, #0x6                   	// #6
  40c514:	str	w1, [x0, #368]
  40c518:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c51c:	add	x0, x0, #0xb38
  40c520:	mov	w1, #0x3                   	// #3
  40c524:	str	w1, [x0, #496]
  40c528:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c52c:	add	x0, x0, #0xb38
  40c530:	mov	w1, #0x3                   	// #3
  40c534:	str	w1, [x0, #480]
  40c538:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c53c:	add	x0, x0, #0xb38
  40c540:	mov	w1, #0x2                   	// #2
  40c544:	str	w1, [x0, #336]
  40c548:	str	wzr, [sp, #28]
  40c54c:	ldr	w0, [sp, #28]
  40c550:	cmp	w0, #0xff
  40c554:	b.gt	40c5b0 <printf@plt+0xae20>
  40c558:	ldr	w0, [sp, #28]
  40c55c:	and	w0, w0, #0xff
  40c560:	mov	w1, w0
  40c564:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40c568:	add	x0, x0, #0x388
  40c56c:	bl	40dea0 <printf@plt+0xc710>
  40c570:	cmp	w0, #0x0
  40c574:	cset	w0, ne  // ne = any
  40c578:	and	w0, w0, #0xff
  40c57c:	cmp	w0, #0x0
  40c580:	b.eq	40c5a0 <printf@plt+0xae10>  // b.none
  40c584:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c588:	add	x1, x0, #0xb38
  40c58c:	ldrsw	x0, [sp, #28]
  40c590:	lsl	x0, x0, #3
  40c594:	add	x0, x1, x0
  40c598:	mov	w1, #0x1                   	// #1
  40c59c:	str	w1, [x0, #4]
  40c5a0:	ldr	w0, [sp, #28]
  40c5a4:	add	w0, w0, #0x1
  40c5a8:	str	w0, [sp, #28]
  40c5ac:	b	40c54c <printf@plt+0xadbc>
  40c5b0:	nop
  40c5b4:	ldp	x29, x30, [sp], #32
  40c5b8:	ret
  40c5bc:	stp	x29, x30, [sp, #-48]!
  40c5c0:	mov	x29, sp
  40c5c4:	str	x0, [sp, #24]
  40c5c8:	str	wzr, [sp, #44]
  40c5cc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c5d0:	add	x0, x0, #0x430
  40c5d4:	ldrsw	x1, [sp, #44]
  40c5d8:	ldr	x0, [x0, x1, lsl #3]
  40c5dc:	cmp	x0, #0x0
  40c5e0:	b.eq	40c61c <printf@plt+0xae8c>  // b.none
  40c5e4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c5e8:	add	x0, x0, #0x430
  40c5ec:	ldrsw	x1, [sp, #44]
  40c5f0:	ldr	x0, [x0, x1, lsl #3]
  40c5f4:	ldr	x1, [sp, #24]
  40c5f8:	bl	401690 <strcmp@plt>
  40c5fc:	cmp	w0, #0x0
  40c600:	b.ne	40c60c <printf@plt+0xae7c>  // b.any
  40c604:	ldr	w0, [sp, #44]
  40c608:	b	40c620 <printf@plt+0xae90>
  40c60c:	ldr	w0, [sp, #44]
  40c610:	add	w0, w0, #0x1
  40c614:	str	w0, [sp, #44]
  40c618:	b	40c5cc <printf@plt+0xae3c>
  40c61c:	mov	w0, #0xffffffff            	// #-1
  40c620:	ldp	x29, x30, [sp], #48
  40c624:	ret
  40c628:	stp	x29, x30, [sp, #-48]!
  40c62c:	mov	x29, sp
  40c630:	str	x0, [sp, #24]
  40c634:	str	wzr, [sp, #44]
  40c638:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c63c:	add	x0, x0, #0x480
  40c640:	ldrsw	x1, [sp, #44]
  40c644:	ldr	x0, [x0, x1, lsl #3]
  40c648:	cmp	x0, #0x0
  40c64c:	b.eq	40c688 <printf@plt+0xaef8>  // b.none
  40c650:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c654:	add	x0, x0, #0x480
  40c658:	ldrsw	x1, [sp, #44]
  40c65c:	ldr	x0, [x0, x1, lsl #3]
  40c660:	ldr	x1, [sp, #24]
  40c664:	bl	401690 <strcmp@plt>
  40c668:	cmp	w0, #0x0
  40c66c:	b.ne	40c678 <printf@plt+0xaee8>  // b.any
  40c670:	ldr	w0, [sp, #44]
  40c674:	b	40c68c <printf@plt+0xaefc>
  40c678:	ldr	w0, [sp, #44]
  40c67c:	add	w0, w0, #0x1
  40c680:	str	w0, [sp, #44]
  40c684:	b	40c638 <printf@plt+0xaea8>
  40c688:	mov	w0, #0xffffffff            	// #-1
  40c68c:	ldp	x29, x30, [sp], #48
  40c690:	ret
  40c694:	stp	x29, x30, [sp, #-64]!
  40c698:	mov	x29, sp
  40c69c:	str	x0, [sp, #24]
  40c6a0:	str	x1, [sp, #16]
  40c6a4:	ldr	x0, [sp, #16]
  40c6a8:	bl	40c5bc <printf@plt+0xae2c>
  40c6ac:	str	w0, [sp, #60]
  40c6b0:	ldr	w0, [sp, #60]
  40c6b4:	cmp	w0, #0x0
  40c6b8:	b.ge	40c6ec <printf@plt+0xaf5c>  // b.tcont
  40c6bc:	add	x0, sp, #0x28
  40c6c0:	ldr	x1, [sp, #16]
  40c6c4:	bl	416ae0 <printf@plt+0x15350>
  40c6c8:	add	x1, sp, #0x28
  40c6cc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40c6d0:	add	x3, x0, #0xea0
  40c6d4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40c6d8:	add	x2, x0, #0xea0
  40c6dc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c6e0:	add	x0, x0, #0x870
  40c6e4:	bl	417270 <printf@plt+0x15ae0>
  40c6e8:	b	40c6f8 <printf@plt+0xaf68>
  40c6ec:	ldr	x0, [sp, #24]
  40c6f0:	ldr	w1, [sp, #60]
  40c6f4:	str	w1, [x0, #8]
  40c6f8:	ldr	x0, [sp, #16]
  40c6fc:	bl	401510 <free@plt>
  40c700:	nop
  40c704:	ldp	x29, x30, [sp], #64
  40c708:	ret
  40c70c:	stp	x29, x30, [sp, #-32]!
  40c710:	mov	x29, sp
  40c714:	str	x0, [sp, #24]
  40c718:	strb	w1, [sp, #23]
  40c71c:	ldr	x0, [sp, #24]
  40c720:	bl	408b3c <printf@plt+0x73ac>
  40c724:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c728:	add	x1, x0, #0xb38
  40c72c:	ldr	x0, [sp, #24]
  40c730:	str	x1, [x0]
  40c734:	ldr	x0, [sp, #24]
  40c738:	ldrb	w1, [sp, #23]
  40c73c:	strb	w1, [x0, #16]
  40c740:	ldr	x0, [sp, #24]
  40c744:	strb	wzr, [x0, #17]
  40c748:	ldr	x0, [sp, #24]
  40c74c:	strb	wzr, [x0, #18]
  40c750:	ldr	x0, [sp, #24]
  40c754:	ldrb	w0, [x0, #16]
  40c758:	mov	w2, w0
  40c75c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c760:	add	x1, x0, #0xb38
  40c764:	sxtw	x0, w2
  40c768:	lsl	x0, x0, #3
  40c76c:	add	x0, x1, x0
  40c770:	ldr	w1, [x0]
  40c774:	ldr	x0, [sp, #24]
  40c778:	str	w1, [x0, #8]
  40c77c:	nop
  40c780:	ldp	x29, x30, [sp], #32
  40c784:	ret
  40c788:	sub	sp, sp, #0x10
  40c78c:	str	x0, [sp, #8]
  40c790:	str	w1, [sp, #4]
  40c794:	ldr	w0, [sp, #4]
  40c798:	and	w0, w0, #0x1
  40c79c:	cmp	w0, #0x0
  40c7a0:	b.eq	40c7b0 <printf@plt+0xb020>  // b.none
  40c7a4:	ldr	x0, [sp, #8]
  40c7a8:	mov	w1, #0x1                   	// #1
  40c7ac:	strb	w1, [x0, #18]
  40c7b0:	ldr	w0, [sp, #4]
  40c7b4:	and	w0, w0, #0x2
  40c7b8:	cmp	w0, #0x0
  40c7bc:	b.eq	40c7cc <printf@plt+0xb03c>  // b.none
  40c7c0:	ldr	x0, [sp, #8]
  40c7c4:	mov	w1, #0x1                   	// #1
  40c7c8:	strb	w1, [x0, #17]
  40c7cc:	nop
  40c7d0:	add	sp, sp, #0x10
  40c7d4:	ret
  40c7d8:	stp	x29, x30, [sp, #-48]!
  40c7dc:	mov	x29, sp
  40c7e0:	str	x0, [sp, #24]
  40c7e4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c7e8:	add	x0, x0, #0xa4c
  40c7ec:	ldr	w0, [x0]
  40c7f0:	cmp	w0, #0x0
  40c7f4:	b.ne	40c950 <printf@plt+0xb1c0>  // b.any
  40c7f8:	ldr	x0, [sp, #24]
  40c7fc:	ldrb	w0, [x0, #16]
  40c800:	mov	w2, w0
  40c804:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c808:	add	x1, x0, #0xb38
  40c80c:	sxtw	x0, w2
  40c810:	lsl	x0, x0, #3
  40c814:	add	x0, x1, x0
  40c818:	ldr	w0, [x0, #4]
  40c81c:	str	w0, [sp, #44]
  40c820:	ldr	w0, [sp, #44]
  40c824:	cmp	w0, #0x1
  40c828:	b.eq	40c848 <printf@plt+0xb0b8>  // b.none
  40c82c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c830:	add	x0, x0, #0xad0
  40c834:	ldr	x0, [x0]
  40c838:	mov	x1, x0
  40c83c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c840:	add	x0, x0, #0x888
  40c844:	bl	401790 <printf@plt>
  40c848:	ldr	x0, [sp, #24]
  40c84c:	ldrb	w0, [x0, #18]
  40c850:	cmp	w0, #0x0
  40c854:	b.ne	40c87c <printf@plt+0xb0ec>  // b.any
  40c858:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c85c:	add	x0, x0, #0xa10
  40c860:	ldr	x0, [x0]
  40c864:	mov	x3, x0
  40c868:	mov	x2, #0x2                   	// #2
  40c86c:	mov	x1, #0x1                   	// #1
  40c870:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c874:	add	x0, x0, #0x890
  40c878:	bl	401720 <fwrite@plt>
  40c87c:	ldr	x0, [sp, #24]
  40c880:	ldrb	w0, [x0, #16]
  40c884:	cmp	w0, #0x5c
  40c888:	b.ne	40c8b4 <printf@plt+0xb124>  // b.any
  40c88c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c890:	add	x0, x0, #0xa10
  40c894:	ldr	x0, [x0]
  40c898:	mov	x3, x0
  40c89c:	mov	x2, #0x2                   	// #2
  40c8a0:	mov	x1, #0x1                   	// #1
  40c8a4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c8a8:	add	x0, x0, #0x898
  40c8ac:	bl	401720 <fwrite@plt>
  40c8b0:	b	40c8c0 <printf@plt+0xb130>
  40c8b4:	ldr	x0, [sp, #24]
  40c8b8:	ldrb	w0, [x0, #16]
  40c8bc:	bl	401580 <putchar@plt>
  40c8c0:	ldr	x0, [sp, #24]
  40c8c4:	ldrb	w0, [x0, #17]
  40c8c8:	cmp	w0, #0x0
  40c8cc:	b.ne	40c8f8 <printf@plt+0xb168>  // b.any
  40c8d0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c8d4:	add	x0, x0, #0xa10
  40c8d8:	ldr	x0, [x0]
  40c8dc:	mov	x3, x0
  40c8e0:	mov	x2, #0x2                   	// #2
  40c8e4:	mov	x1, #0x1                   	// #1
  40c8e8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c8ec:	add	x0, x0, #0x8a0
  40c8f0:	bl	401720 <fwrite@plt>
  40c8f4:	b	40c91c <printf@plt+0xb18c>
  40c8f8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c8fc:	add	x0, x0, #0xa10
  40c900:	ldr	x0, [x0]
  40c904:	mov	x3, x0
  40c908:	mov	x2, #0x2                   	// #2
  40c90c:	mov	x1, #0x1                   	// #1
  40c910:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c914:	add	x0, x0, #0x8a8
  40c918:	bl	401720 <fwrite@plt>
  40c91c:	ldr	w0, [sp, #44]
  40c920:	cmp	w0, #0x1
  40c924:	b.eq	40cac0 <printf@plt+0xb330>  // b.none
  40c928:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c92c:	add	x0, x0, #0xa10
  40c930:	ldr	x0, [x0]
  40c934:	mov	x3, x0
  40c938:	mov	x2, #0x3                   	// #3
  40c93c:	mov	x1, #0x1                   	// #1
  40c940:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c944:	add	x0, x0, #0x8b0
  40c948:	bl	401720 <fwrite@plt>
  40c94c:	b	40cac0 <printf@plt+0xb330>
  40c950:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c954:	add	x0, x0, #0xa4c
  40c958:	ldr	w0, [x0]
  40c95c:	cmp	w0, #0x1
  40c960:	b.ne	40cac0 <printf@plt+0xb330>  // b.any
  40c964:	ldr	x0, [sp, #24]
  40c968:	ldrb	w0, [x0, #16]
  40c96c:	sub	w0, w0, #0x30
  40c970:	cmp	w0, #0x9
  40c974:	cset	w0, ls  // ls = plast
  40c978:	and	w0, w0, #0xff
  40c97c:	cmp	w0, #0x0
  40c980:	b.eq	40c994 <printf@plt+0xb204>  // b.none
  40c984:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c988:	add	x0, x0, #0x8b8
  40c98c:	bl	401790 <printf@plt>
  40c990:	b	40c9dc <printf@plt+0xb24c>
  40c994:	ldr	x0, [sp, #24]
  40c998:	ldrb	w0, [x0, #16]
  40c99c:	mov	w2, w0
  40c9a0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40c9a4:	add	x1, x0, #0xb38
  40c9a8:	sxtw	x0, w2
  40c9ac:	lsl	x0, x0, #3
  40c9b0:	add	x0, x1, x0
  40c9b4:	ldr	w0, [x0]
  40c9b8:	cmp	w0, #0x0
  40c9bc:	b.eq	40c9d0 <printf@plt+0xb240>  // b.none
  40c9c0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c9c4:	add	x0, x0, #0x8c0
  40c9c8:	bl	401790 <printf@plt>
  40c9cc:	b	40c9dc <printf@plt+0xb24c>
  40c9d0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c9d4:	add	x0, x0, #0x8c8
  40c9d8:	bl	401790 <printf@plt>
  40c9dc:	ldr	x0, [sp, #24]
  40c9e0:	ldrb	w0, [x0, #16]
  40c9e4:	cmp	w0, #0x3c
  40c9e8:	b.ne	40c9fc <printf@plt+0xb26c>  // b.any
  40c9ec:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40c9f0:	add	x0, x0, #0x8d0
  40c9f4:	bl	401790 <printf@plt>
  40c9f8:	b	40ca48 <printf@plt+0xb2b8>
  40c9fc:	ldr	x0, [sp, #24]
  40ca00:	ldrb	w0, [x0, #16]
  40ca04:	cmp	w0, #0x3e
  40ca08:	b.ne	40ca1c <printf@plt+0xb28c>  // b.any
  40ca0c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40ca10:	add	x0, x0, #0x8d8
  40ca14:	bl	401790 <printf@plt>
  40ca18:	b	40ca48 <printf@plt+0xb2b8>
  40ca1c:	ldr	x0, [sp, #24]
  40ca20:	ldrb	w0, [x0, #16]
  40ca24:	cmp	w0, #0x26
  40ca28:	b.ne	40ca3c <printf@plt+0xb2ac>  // b.any
  40ca2c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40ca30:	add	x0, x0, #0x8e0
  40ca34:	bl	401790 <printf@plt>
  40ca38:	b	40ca48 <printf@plt+0xb2b8>
  40ca3c:	ldr	x0, [sp, #24]
  40ca40:	ldrb	w0, [x0, #16]
  40ca44:	bl	401580 <putchar@plt>
  40ca48:	ldr	x0, [sp, #24]
  40ca4c:	ldrb	w0, [x0, #16]
  40ca50:	sub	w0, w0, #0x30
  40ca54:	cmp	w0, #0x9
  40ca58:	cset	w0, ls  // ls = plast
  40ca5c:	and	w0, w0, #0xff
  40ca60:	cmp	w0, #0x0
  40ca64:	b.eq	40ca78 <printf@plt+0xb2e8>  // b.none
  40ca68:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40ca6c:	add	x0, x0, #0x8e8
  40ca70:	bl	401790 <printf@plt>
  40ca74:	b	40cac0 <printf@plt+0xb330>
  40ca78:	ldr	x0, [sp, #24]
  40ca7c:	ldrb	w0, [x0, #16]
  40ca80:	mov	w2, w0
  40ca84:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40ca88:	add	x1, x0, #0xb38
  40ca8c:	sxtw	x0, w2
  40ca90:	lsl	x0, x0, #3
  40ca94:	add	x0, x1, x0
  40ca98:	ldr	w0, [x0]
  40ca9c:	cmp	w0, #0x0
  40caa0:	b.eq	40cab4 <printf@plt+0xb324>  // b.none
  40caa4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40caa8:	add	x0, x0, #0x8f0
  40caac:	bl	401790 <printf@plt>
  40cab0:	b	40cac0 <printf@plt+0xb330>
  40cab4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cab8:	add	x0, x0, #0x8f8
  40cabc:	bl	401790 <printf@plt>
  40cac0:	nop
  40cac4:	ldp	x29, x30, [sp], #48
  40cac8:	ret
  40cacc:	sub	sp, sp, #0x20
  40cad0:	str	x0, [sp, #8]
  40cad4:	ldr	x0, [sp, #8]
  40cad8:	ldrb	w0, [x0, #16]
  40cadc:	mov	w2, w0
  40cae0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40cae4:	add	x1, x0, #0xb38
  40cae8:	sxtw	x0, w2
  40caec:	lsl	x0, x0, #3
  40caf0:	add	x0, x1, x0
  40caf4:	ldr	w0, [x0, #4]
  40caf8:	str	w0, [sp, #28]
  40cafc:	ldr	w0, [sp, #28]
  40cb00:	cmp	w0, #0x1
  40cb04:	cset	w0, eq  // eq = none
  40cb08:	and	w0, w0, #0xff
  40cb0c:	add	sp, sp, #0x20
  40cb10:	ret
  40cb14:	sub	sp, sp, #0x20
  40cb18:	str	x0, [sp, #8]
  40cb1c:	ldr	x0, [sp, #8]
  40cb20:	ldrb	w0, [x0, #16]
  40cb24:	mov	w2, w0
  40cb28:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40cb2c:	add	x1, x0, #0xb38
  40cb30:	sxtw	x0, w2
  40cb34:	lsl	x0, x0, #3
  40cb38:	add	x0, x1, x0
  40cb3c:	ldr	w0, [x0, #4]
  40cb40:	str	w0, [sp, #28]
  40cb44:	ldr	w0, [sp, #28]
  40cb48:	cmp	w0, #0x1
  40cb4c:	cset	w0, eq  // eq = none
  40cb50:	and	w0, w0, #0xff
  40cb54:	add	sp, sp, #0x20
  40cb58:	ret
  40cb5c:	sub	sp, sp, #0x10
  40cb60:	str	x0, [sp, #8]
  40cb64:	mov	w0, #0x1                   	// #1
  40cb68:	add	sp, sp, #0x10
  40cb6c:	ret
  40cb70:	stp	x29, x30, [sp, #-32]!
  40cb74:	mov	x29, sp
  40cb78:	str	x0, [sp, #24]
  40cb7c:	ldr	x0, [sp, #24]
  40cb80:	ldrb	w0, [x0, #16]
  40cb84:	cmp	w0, #0x5c
  40cb88:	b.ne	40cbc0 <printf@plt+0xb430>  // b.any
  40cb8c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb90:	add	x0, x0, #0xa18
  40cb94:	ldr	x0, [x0]
  40cb98:	mov	x1, x0
  40cb9c:	mov	w0, #0x5c                  	// #92
  40cba0:	bl	4014b0 <putc@plt>
  40cba4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cba8:	add	x0, x0, #0xa18
  40cbac:	ldr	x0, [x0]
  40cbb0:	mov	x1, x0
  40cbb4:	mov	w0, #0x5c                  	// #92
  40cbb8:	bl	4014b0 <putc@plt>
  40cbbc:	b	40cbe4 <printf@plt+0xb454>
  40cbc0:	ldr	x0, [sp, #24]
  40cbc4:	ldrb	w0, [x0, #16]
  40cbc8:	mov	w2, w0
  40cbcc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cbd0:	add	x0, x0, #0xa18
  40cbd4:	ldr	x0, [x0]
  40cbd8:	mov	x1, x0
  40cbdc:	mov	w0, w2
  40cbe0:	bl	4014b0 <putc@plt>
  40cbe4:	nop
  40cbe8:	ldp	x29, x30, [sp], #32
  40cbec:	ret
  40cbf0:	stp	x29, x30, [sp, #-48]!
  40cbf4:	mov	x29, sp
  40cbf8:	str	x19, [sp, #16]
  40cbfc:	str	x0, [sp, #40]
  40cc00:	str	x1, [sp, #32]
  40cc04:	ldr	x0, [sp, #40]
  40cc08:	bl	408b3c <printf@plt+0x73ac>
  40cc0c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cc10:	add	x1, x0, #0xab0
  40cc14:	ldr	x0, [sp, #40]
  40cc18:	str	x1, [x0]
  40cc1c:	ldr	x0, [sp, #32]
  40cc20:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  40cc24:	mov	x1, x0
  40cc28:	ldr	x0, [sp, #40]
  40cc2c:	str	x1, [x0, #16]
  40cc30:	ldr	x0, [sp, #40]
  40cc34:	ldr	x0, [x0, #16]
  40cc38:	bl	40c2b8 <printf@plt+0xab28>
  40cc3c:	mov	w1, w0
  40cc40:	ldr	x0, [sp, #40]
  40cc44:	str	w1, [x0, #8]
  40cc48:	b	40cc60 <printf@plt+0xb4d0>
  40cc4c:	mov	x19, x0
  40cc50:	ldr	x0, [sp, #40]
  40cc54:	bl	408b6c <printf@plt+0x73dc>
  40cc58:	mov	x0, x19
  40cc5c:	bl	401730 <_Unwind_Resume@plt>
  40cc60:	ldr	x19, [sp, #16]
  40cc64:	ldp	x29, x30, [sp], #48
  40cc68:	ret
  40cc6c:	stp	x29, x30, [sp, #-32]!
  40cc70:	mov	x29, sp
  40cc74:	str	x0, [sp, #24]
  40cc78:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cc7c:	add	x1, x0, #0xab0
  40cc80:	ldr	x0, [sp, #24]
  40cc84:	str	x1, [x0]
  40cc88:	ldr	x0, [sp, #24]
  40cc8c:	ldr	x0, [x0, #16]
  40cc90:	bl	401510 <free@plt>
  40cc94:	ldr	x0, [sp, #24]
  40cc98:	bl	408b6c <printf@plt+0x73dc>
  40cc9c:	nop
  40cca0:	ldp	x29, x30, [sp], #32
  40cca4:	ret
  40cca8:	stp	x29, x30, [sp, #-32]!
  40ccac:	mov	x29, sp
  40ccb0:	str	x0, [sp, #24]
  40ccb4:	ldr	x0, [sp, #24]
  40ccb8:	bl	40cc6c <printf@plt+0xb4dc>
  40ccbc:	mov	x1, #0x18                  	// #24
  40ccc0:	ldr	x0, [sp, #24]
  40ccc4:	bl	419424 <_ZdlPvm@@Base>
  40ccc8:	ldp	x29, x30, [sp], #32
  40cccc:	ret
  40ccd0:	stp	x29, x30, [sp, #-48]!
  40ccd4:	mov	x29, sp
  40ccd8:	str	x0, [sp, #24]
  40ccdc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cce0:	add	x0, x0, #0xa4c
  40cce4:	ldr	w0, [x0]
  40cce8:	cmp	w0, #0x0
  40ccec:	b.ne	40cd5c <printf@plt+0xb5cc>  // b.any
  40ccf0:	ldr	x0, [sp, #24]
  40ccf4:	ldr	x0, [x0, #16]
  40ccf8:	bl	40c2fc <printf@plt+0xab6c>
  40ccfc:	str	w0, [sp, #36]
  40cd00:	ldr	w0, [sp, #36]
  40cd04:	cmp	w0, #0x1
  40cd08:	b.eq	40cd28 <printf@plt+0xb598>  // b.none
  40cd0c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40cd10:	add	x0, x0, #0xad0
  40cd14:	ldr	x0, [x0]
  40cd18:	mov	x1, x0
  40cd1c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cd20:	add	x0, x0, #0x888
  40cd24:	bl	401790 <printf@plt>
  40cd28:	ldr	x0, [sp, #24]
  40cd2c:	ldr	x0, [x0, #16]
  40cd30:	mov	x1, x0
  40cd34:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cd38:	add	x0, x0, #0x900
  40cd3c:	bl	401790 <printf@plt>
  40cd40:	ldr	w0, [sp, #36]
  40cd44:	cmp	w0, #0x1
  40cd48:	b.eq	40cdb8 <printf@plt+0xb628>  // b.none
  40cd4c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cd50:	add	x0, x0, #0x8b0
  40cd54:	bl	401790 <printf@plt>
  40cd58:	b	40cdb8 <printf@plt+0xb628>
  40cd5c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cd60:	add	x0, x0, #0xa4c
  40cd64:	ldr	w0, [x0]
  40cd68:	cmp	w0, #0x1
  40cd6c:	b.ne	40cdb8 <printf@plt+0xb628>  // b.any
  40cd70:	ldr	x0, [sp, #24]
  40cd74:	ldr	x0, [x0, #16]
  40cd78:	bl	40b990 <printf@plt+0xa200>
  40cd7c:	str	x0, [sp, #40]
  40cd80:	ldr	x0, [sp, #40]
  40cd84:	cmp	x0, #0x0
  40cd88:	b.eq	40cda0 <printf@plt+0xb610>  // b.none
  40cd8c:	ldr	x1, [sp, #40]
  40cd90:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cd94:	add	x0, x0, #0x910
  40cd98:	bl	401790 <printf@plt>
  40cd9c:	b	40cdb8 <printf@plt+0xb628>
  40cda0:	ldr	x0, [sp, #24]
  40cda4:	ldr	x0, [x0, #16]
  40cda8:	mov	x1, x0
  40cdac:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cdb0:	add	x0, x0, #0x920
  40cdb4:	bl	401790 <printf@plt>
  40cdb8:	nop
  40cdbc:	ldp	x29, x30, [sp], #48
  40cdc0:	ret
  40cdc4:	sub	sp, sp, #0x10
  40cdc8:	str	x0, [sp, #8]
  40cdcc:	mov	w0, #0x1                   	// #1
  40cdd0:	add	sp, sp, #0x10
  40cdd4:	ret
  40cdd8:	stp	x29, x30, [sp, #-32]!
  40cddc:	mov	x29, sp
  40cde0:	str	x0, [sp, #24]
  40cde4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cde8:	add	x0, x0, #0xa18
  40cdec:	ldr	x3, [x0]
  40cdf0:	ldr	x0, [sp, #24]
  40cdf4:	ldr	x0, [x0, #16]
  40cdf8:	mov	x2, x0
  40cdfc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40ce00:	add	x1, x0, #0x958
  40ce04:	mov	x0, x3
  40ce08:	bl	4014a0 <fprintf@plt>
  40ce0c:	nop
  40ce10:	ldp	x29, x30, [sp], #32
  40ce14:	ret
  40ce18:	sub	sp, sp, #0x10
  40ce1c:	str	x0, [sp, #8]
  40ce20:	str	w1, [sp, #4]
  40ce24:	str	w2, [sp]
  40ce28:	ldr	w0, [sp, #4]
  40ce2c:	cmp	w0, #0x0
  40ce30:	b.lt	40ce5c <printf@plt+0xb6cc>  // b.tstop
  40ce34:	ldr	x0, [sp, #8]
  40ce38:	ldrb	w0, [x0, #16]
  40ce3c:	mov	w2, w0
  40ce40:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40ce44:	add	x1, x0, #0xb38
  40ce48:	sxtw	x0, w2
  40ce4c:	lsl	x0, x0, #3
  40ce50:	add	x0, x1, x0
  40ce54:	ldr	w1, [sp, #4]
  40ce58:	str	w1, [x0]
  40ce5c:	ldr	w0, [sp]
  40ce60:	cmp	w0, #0x0
  40ce64:	b.lt	40ce90 <printf@plt+0xb700>  // b.tstop
  40ce68:	ldr	x0, [sp, #8]
  40ce6c:	ldrb	w0, [x0, #16]
  40ce70:	mov	w2, w0
  40ce74:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40ce78:	add	x1, x0, #0xb38
  40ce7c:	sxtw	x0, w2
  40ce80:	lsl	x0, x0, #3
  40ce84:	add	x0, x1, x0
  40ce88:	ldr	w1, [sp]
  40ce8c:	str	w1, [x0, #4]
  40ce90:	nop
  40ce94:	add	sp, sp, #0x10
  40ce98:	ret
  40ce9c:	stp	x29, x30, [sp, #-32]!
  40cea0:	mov	x29, sp
  40cea4:	str	x0, [sp, #24]
  40cea8:	str	w1, [sp, #20]
  40ceac:	str	w2, [sp, #16]
  40ceb0:	ldr	x0, [sp, #24]
  40ceb4:	ldr	x0, [x0, #16]
  40ceb8:	ldr	w2, [sp, #16]
  40cebc:	ldr	w1, [sp, #20]
  40cec0:	bl	40c344 <printf@plt+0xabb4>
  40cec4:	nop
  40cec8:	ldp	x29, x30, [sp], #32
  40cecc:	ret
  40ced0:	stp	x29, x30, [sp, #-64]!
  40ced4:	mov	x29, sp
  40ced8:	str	x0, [sp, #24]
  40cedc:	str	x1, [sp, #16]
  40cee0:	ldr	x0, [sp, #16]
  40cee4:	cmp	x0, #0x0
  40cee8:	cset	w0, ne  // ne = any
  40ceec:	and	w0, w0, #0xff
  40cef0:	mov	w3, w0
  40cef4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cef8:	add	x2, x0, #0x850
  40cefc:	mov	w1, #0x2bb                 	// #699
  40cf00:	mov	w0, w3
  40cf04:	bl	40318c <printf@plt+0x19fc>
  40cf08:	ldr	x0, [sp, #24]
  40cf0c:	bl	40c5bc <printf@plt+0xae2c>
  40cf10:	str	w0, [sp, #60]
  40cf14:	ldr	x0, [sp, #24]
  40cf18:	bl	40c628 <printf@plt+0xae98>
  40cf1c:	str	w0, [sp, #56]
  40cf20:	ldr	w0, [sp, #60]
  40cf24:	cmp	w0, #0x0
  40cf28:	b.ge	40cf7c <printf@plt+0xb7ec>  // b.tcont
  40cf2c:	ldr	w0, [sp, #56]
  40cf30:	cmp	w0, #0x0
  40cf34:	b.ge	40cf7c <printf@plt+0xb7ec>  // b.tcont
  40cf38:	add	x0, sp, #0x20
  40cf3c:	ldr	x1, [sp, #24]
  40cf40:	bl	416ae0 <printf@plt+0x15350>
  40cf44:	add	x1, sp, #0x20
  40cf48:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40cf4c:	add	x3, x0, #0xea0
  40cf50:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40cf54:	add	x2, x0, #0xea0
  40cf58:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40cf5c:	add	x0, x0, #0x960
  40cf60:	bl	417270 <printf@plt+0x15ae0>
  40cf64:	ldr	x0, [sp, #16]
  40cf68:	cmp	x0, #0x0
  40cf6c:	b.eq	40cfc8 <printf@plt+0xb838>  // b.none
  40cf70:	ldr	x0, [sp, #16]
  40cf74:	bl	401650 <_ZdaPv@plt>
  40cf78:	b	40cfc8 <printf@plt+0xb838>
  40cf7c:	ldr	x0, [sp, #16]
  40cf80:	bl	40d3c4 <printf@plt+0xbc34>
  40cf84:	str	x0, [sp, #48]
  40cf88:	ldr	x0, [sp, #48]
  40cf8c:	ldr	x0, [x0]
  40cf90:	add	x0, x0, #0x60
  40cf94:	ldr	x3, [x0]
  40cf98:	ldr	w2, [sp, #56]
  40cf9c:	ldr	w1, [sp, #60]
  40cfa0:	ldr	x0, [sp, #48]
  40cfa4:	blr	x3
  40cfa8:	ldr	x0, [sp, #48]
  40cfac:	cmp	x0, #0x0
  40cfb0:	b.eq	40cfcc <printf@plt+0xb83c>  // b.none
  40cfb4:	ldr	x1, [x0]
  40cfb8:	add	x1, x1, #0x10
  40cfbc:	ldr	x1, [x1]
  40cfc0:	blr	x1
  40cfc4:	b	40cfcc <printf@plt+0xb83c>
  40cfc8:	nop
  40cfcc:	ldp	x29, x30, [sp], #64
  40cfd0:	ret
  40cfd4:	stp	x29, x30, [sp, #-48]!
  40cfd8:	mov	x29, sp
  40cfdc:	stp	x19, x20, [sp, #16]
  40cfe0:	str	x0, [sp, #40]
  40cfe4:	mov	x0, #0x20                  	// #32
  40cfe8:	bl	419368 <_Znwm@@Base>
  40cfec:	mov	x19, x0
  40cff0:	ldr	x1, [sp, #40]
  40cff4:	mov	x0, x19
  40cff8:	bl	40d028 <printf@plt+0xb898>
  40cffc:	mov	x0, x19
  40d000:	b	40d01c <printf@plt+0xb88c>
  40d004:	mov	x20, x0
  40d008:	mov	x1, #0x20                  	// #32
  40d00c:	mov	x0, x19
  40d010:	bl	419424 <_ZdlPvm@@Base>
  40d014:	mov	x0, x20
  40d018:	bl	401730 <_Unwind_Resume@plt>
  40d01c:	ldp	x19, x20, [sp, #16]
  40d020:	ldp	x29, x30, [sp], #48
  40d024:	ret
  40d028:	stp	x29, x30, [sp, #-48]!
  40d02c:	mov	x29, sp
  40d030:	stp	x19, x20, [sp, #16]
  40d034:	str	x0, [sp, #40]
  40d038:	str	x1, [sp, #32]
  40d03c:	ldr	x0, [sp, #40]
  40d040:	ldr	x1, [sp, #32]
  40d044:	bl	4081fc <printf@plt+0x6a6c>
  40d048:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d04c:	add	x1, x0, #0xa28
  40d050:	ldr	x0, [sp, #40]
  40d054:	str	x1, [x0]
  40d058:	mov	x0, #0x18                  	// #24
  40d05c:	bl	419368 <_Znwm@@Base>
  40d060:	mov	x19, x0
  40d064:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40d068:	add	x1, x0, #0x8c0
  40d06c:	mov	x0, x19
  40d070:	bl	40cbf0 <printf@plt+0xb460>
  40d074:	ldr	x0, [sp, #40]
  40d078:	str	x19, [x0, #24]
  40d07c:	b	40d0ac <printf@plt+0xb91c>
  40d080:	mov	x20, x0
  40d084:	mov	x1, #0x18                  	// #24
  40d088:	mov	x0, x19
  40d08c:	bl	419424 <_ZdlPvm@@Base>
  40d090:	mov	x19, x20
  40d094:	b	40d09c <printf@plt+0xb90c>
  40d098:	mov	x19, x0
  40d09c:	ldr	x0, [sp, #40]
  40d0a0:	bl	408250 <printf@plt+0x6ac0>
  40d0a4:	mov	x0, x19
  40d0a8:	bl	401730 <_Unwind_Resume@plt>
  40d0ac:	ldp	x19, x20, [sp, #16]
  40d0b0:	ldp	x29, x30, [sp], #48
  40d0b4:	ret
  40d0b8:	stp	x29, x30, [sp, #-32]!
  40d0bc:	mov	x29, sp
  40d0c0:	str	x0, [sp, #24]
  40d0c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d0c8:	add	x1, x0, #0xa28
  40d0cc:	ldr	x0, [sp, #24]
  40d0d0:	str	x1, [x0]
  40d0d4:	ldr	x0, [sp, #24]
  40d0d8:	ldr	x0, [x0, #24]
  40d0dc:	cmp	x0, #0x0
  40d0e0:	b.eq	40d0f4 <printf@plt+0xb964>  // b.none
  40d0e4:	ldr	x1, [x0]
  40d0e8:	add	x1, x1, #0x10
  40d0ec:	ldr	x1, [x1]
  40d0f0:	blr	x1
  40d0f4:	ldr	x0, [sp, #24]
  40d0f8:	bl	408250 <printf@plt+0x6ac0>
  40d0fc:	nop
  40d100:	ldp	x29, x30, [sp], #32
  40d104:	ret
  40d108:	stp	x29, x30, [sp, #-32]!
  40d10c:	mov	x29, sp
  40d110:	str	x0, [sp, #24]
  40d114:	ldr	x0, [sp, #24]
  40d118:	bl	40d0b8 <printf@plt+0xb928>
  40d11c:	mov	x1, #0x20                  	// #32
  40d120:	ldr	x0, [sp, #24]
  40d124:	bl	419424 <_ZdlPvm@@Base>
  40d128:	ldp	x29, x30, [sp], #32
  40d12c:	ret
  40d130:	stp	x29, x30, [sp, #-48]!
  40d134:	mov	x29, sp
  40d138:	str	x0, [sp, #24]
  40d13c:	str	w1, [sp, #20]
  40d140:	ldr	x0, [sp, #24]
  40d144:	ldr	x3, [x0, #16]
  40d148:	ldr	x0, [sp, #24]
  40d14c:	ldr	x0, [x0, #16]
  40d150:	ldr	x0, [x0]
  40d154:	add	x0, x0, #0x18
  40d158:	ldr	x2, [x0]
  40d15c:	ldr	w1, [sp, #20]
  40d160:	mov	x0, x3
  40d164:	blr	x2
  40d168:	str	w0, [sp, #44]
  40d16c:	ldr	x0, [sp, #24]
  40d170:	ldr	x3, [x0, #24]
  40d174:	ldr	x0, [sp, #24]
  40d178:	ldr	x0, [x0, #24]
  40d17c:	ldr	x0, [x0]
  40d180:	add	x0, x0, #0x18
  40d184:	ldr	x2, [x0]
  40d188:	ldr	w1, [sp, #20]
  40d18c:	mov	x0, x3
  40d190:	blr	x2
  40d194:	ldr	x0, [sp, #24]
  40d198:	ldr	w1, [x0, #12]
  40d19c:	ldr	x0, [sp, #24]
  40d1a0:	ldr	x0, [x0, #16]
  40d1a4:	ldr	w2, [x0, #12]
  40d1a8:	ldr	x0, [sp, #24]
  40d1ac:	ldr	x0, [x0, #24]
  40d1b0:	ldr	w0, [x0, #12]
  40d1b4:	mov	w3, w0
  40d1b8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d1bc:	add	x0, x0, #0x978
  40d1c0:	bl	401790 <printf@plt>
  40d1c4:	ldr	x0, [sp, #24]
  40d1c8:	ldr	w1, [x0, #12]
  40d1cc:	ldr	x0, [sp, #24]
  40d1d0:	ldr	x0, [x0, #16]
  40d1d4:	ldr	w2, [x0, #12]
  40d1d8:	ldr	x0, [sp, #24]
  40d1dc:	ldr	x0, [x0, #24]
  40d1e0:	ldr	w0, [x0, #12]
  40d1e4:	mov	w3, w0
  40d1e8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d1ec:	add	x0, x0, #0x998
  40d1f0:	bl	401790 <printf@plt>
  40d1f4:	ldr	x0, [sp, #24]
  40d1f8:	ldr	w1, [x0, #12]
  40d1fc:	ldr	x0, [sp, #24]
  40d200:	ldr	x0, [x0, #16]
  40d204:	ldr	w2, [x0, #12]
  40d208:	ldr	x0, [sp, #24]
  40d20c:	ldr	x0, [x0, #24]
  40d210:	ldr	w0, [x0, #12]
  40d214:	mov	w3, w0
  40d218:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d21c:	add	x0, x0, #0x9b8
  40d220:	bl	401790 <printf@plt>
  40d224:	ldr	w0, [sp, #44]
  40d228:	ldp	x29, x30, [sp], #48
  40d22c:	ret
  40d230:	stp	x29, x30, [sp, #-32]!
  40d234:	mov	x29, sp
  40d238:	str	x0, [sp, #24]
  40d23c:	ldr	x0, [sp, #24]
  40d240:	ldr	x2, [x0, #16]
  40d244:	ldr	x0, [sp, #24]
  40d248:	ldr	x0, [x0, #16]
  40d24c:	ldr	x0, [x0]
  40d250:	add	x0, x0, #0x20
  40d254:	ldr	x1, [x0]
  40d258:	mov	x0, x2
  40d25c:	blr	x1
  40d260:	ldr	x0, [sp, #24]
  40d264:	ldr	w1, [x0, #12]
  40d268:	ldr	x0, [sp, #24]
  40d26c:	ldr	x0, [x0, #24]
  40d270:	ldr	w2, [x0, #12]
  40d274:	ldr	x0, [sp, #24]
  40d278:	ldr	x0, [x0, #16]
  40d27c:	ldr	w0, [x0, #12]
  40d280:	mov	w3, w0
  40d284:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d288:	add	x0, x0, #0x9d8
  40d28c:	bl	401790 <printf@plt>
  40d290:	nop
  40d294:	ldp	x29, x30, [sp], #32
  40d298:	ret
  40d29c:	stp	x29, x30, [sp, #-32]!
  40d2a0:	mov	x29, sp
  40d2a4:	str	x0, [sp, #24]
  40d2a8:	ldr	x0, [sp, #24]
  40d2ac:	ldr	x2, [x0, #16]
  40d2b0:	ldr	x0, [sp, #24]
  40d2b4:	ldr	x0, [x0, #16]
  40d2b8:	ldr	x0, [x0]
  40d2bc:	add	x0, x0, #0x30
  40d2c0:	ldr	x1, [x0]
  40d2c4:	mov	x0, x2
  40d2c8:	blr	x1
  40d2cc:	ldr	x0, [sp, #24]
  40d2d0:	ldr	x2, [x0, #24]
  40d2d4:	ldr	x0, [sp, #24]
  40d2d8:	ldr	x0, [x0, #24]
  40d2dc:	ldr	x0, [x0]
  40d2e0:	add	x0, x0, #0x30
  40d2e4:	ldr	x1, [x0]
  40d2e8:	mov	x0, x2
  40d2ec:	blr	x1
  40d2f0:	nop
  40d2f4:	ldp	x29, x30, [sp], #32
  40d2f8:	ret
  40d2fc:	stp	x29, x30, [sp, #-32]!
  40d300:	mov	x29, sp
  40d304:	str	x0, [sp, #24]
  40d308:	str	w1, [sp, #20]
  40d30c:	str	w2, [sp, #16]
  40d310:	ldr	x0, [sp, #24]
  40d314:	ldr	x4, [x0, #16]
  40d318:	ldr	x0, [sp, #24]
  40d31c:	ldr	x0, [x0, #16]
  40d320:	ldr	x0, [x0]
  40d324:	add	x0, x0, #0x60
  40d328:	ldr	x3, [x0]
  40d32c:	ldr	w2, [sp, #16]
  40d330:	ldr	w1, [sp, #20]
  40d334:	mov	x0, x4
  40d338:	blr	x3
  40d33c:	ldr	x0, [sp, #24]
  40d340:	ldr	x4, [x0, #24]
  40d344:	ldr	x0, [sp, #24]
  40d348:	ldr	x0, [x0, #24]
  40d34c:	ldr	x0, [x0]
  40d350:	add	x0, x0, #0x60
  40d354:	ldr	x3, [x0]
  40d358:	ldr	w2, [sp, #16]
  40d35c:	ldr	w1, [sp, #20]
  40d360:	mov	x0, x4
  40d364:	blr	x3
  40d368:	nop
  40d36c:	ldp	x29, x30, [sp], #32
  40d370:	ret
  40d374:	stp	x29, x30, [sp, #-32]!
  40d378:	mov	x29, sp
  40d37c:	str	x0, [sp, #24]
  40d380:	ldr	x0, [sp, #24]
  40d384:	ldr	x2, [x0, #16]
  40d388:	ldr	x0, [sp, #24]
  40d38c:	ldr	x0, [x0, #16]
  40d390:	ldr	x0, [x0]
  40d394:	ldr	x1, [x0]
  40d398:	mov	x0, x2
  40d39c:	blr	x1
  40d3a0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d3a4:	add	x0, x0, #0xa18
  40d3a8:	ldr	x0, [x0]
  40d3ac:	mov	x1, x0
  40d3b0:	mov	w0, #0x27                  	// #39
  40d3b4:	bl	4014b0 <putc@plt>
  40d3b8:	nop
  40d3bc:	ldp	x29, x30, [sp], #32
  40d3c0:	ret
  40d3c4:	stp	x29, x30, [sp, #-144]!
  40d3c8:	mov	x29, sp
  40d3cc:	stp	x19, x20, [sp, #16]
  40d3d0:	str	x0, [sp, #40]
  40d3d4:	str	xzr, [sp, #136]
  40d3d8:	str	xzr, [sp, #128]
  40d3dc:	ldr	x0, [sp, #40]
  40d3e0:	str	x0, [sp, #120]
  40d3e4:	ldr	x0, [sp, #120]
  40d3e8:	ldrb	w0, [x0]
  40d3ec:	cmp	w0, #0x0
  40d3f0:	b.eq	40dba8 <printf@plt+0xc418>  // b.none
  40d3f4:	ldr	x0, [sp, #120]
  40d3f8:	add	x1, x0, #0x1
  40d3fc:	str	x1, [sp, #120]
  40d400:	ldrb	w0, [x0]
  40d404:	strb	w0, [sp, #111]
  40d408:	str	xzr, [sp, #112]
  40d40c:	ldrb	w0, [sp, #111]
  40d410:	cmp	w0, #0x5c
  40d414:	b.eq	40d580 <printf@plt+0xbdf0>  // b.none
  40d418:	cmp	w0, #0x5c
  40d41c:	b.gt	40dab8 <printf@plt+0xc328>
  40d420:	cmp	w0, #0x3e
  40d424:	b.eq	40d540 <printf@plt+0xbdb0>  // b.none
  40d428:	cmp	w0, #0x3e
  40d42c:	b.gt	40dab8 <printf@plt+0xc328>
  40d430:	cmp	w0, #0x3d
  40d434:	b.eq	40d4b8 <printf@plt+0xbd28>  // b.none
  40d438:	cmp	w0, #0x3d
  40d43c:	b.gt	40dab8 <printf@plt+0xc328>
  40d440:	cmp	w0, #0x3c
  40d444:	b.eq	40d500 <printf@plt+0xbd70>  // b.none
  40d448:	cmp	w0, #0x3c
  40d44c:	b.gt	40dab8 <printf@plt+0xc328>
  40d450:	cmp	w0, #0x2d
  40d454:	b.eq	40d494 <printf@plt+0xbd04>  // b.none
  40d458:	cmp	w0, #0x2d
  40d45c:	b.gt	40dab8 <printf@plt+0xc328>
  40d460:	cmp	w0, #0x27
  40d464:	b.eq	40d4dc <printf@plt+0xbd4c>  // b.none
  40d468:	cmp	w0, #0x2b
  40d46c:	b.ne	40dab8 <printf@plt+0xc328>  // b.any
  40d470:	mov	x0, #0x18                  	// #24
  40d474:	bl	419368 <_Znwm@@Base>
  40d478:	mov	x19, x0
  40d47c:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40d480:	add	x1, x0, #0x9a0
  40d484:	mov	x0, x19
  40d488:	bl	40cbf0 <printf@plt+0xb460>
  40d48c:	str	x19, [sp, #112]
  40d490:	b	40dad8 <printf@plt+0xc348>
  40d494:	mov	x0, #0x18                  	// #24
  40d498:	bl	419368 <_Znwm@@Base>
  40d49c:	mov	x19, x0
  40d4a0:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40d4a4:	add	x1, x0, #0x958
  40d4a8:	mov	x0, x19
  40d4ac:	bl	40cbf0 <printf@plt+0xb460>
  40d4b0:	str	x19, [sp, #112]
  40d4b4:	b	40dad8 <printf@plt+0xc348>
  40d4b8:	mov	x0, #0x18                  	// #24
  40d4bc:	bl	419368 <_Znwm@@Base>
  40d4c0:	mov	x19, x0
  40d4c4:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40d4c8:	add	x1, x0, #0x868
  40d4cc:	mov	x0, x19
  40d4d0:	bl	40cbf0 <printf@plt+0xb460>
  40d4d4:	str	x19, [sp, #112]
  40d4d8:	b	40dad8 <printf@plt+0xc348>
  40d4dc:	mov	x0, #0x18                  	// #24
  40d4e0:	bl	419368 <_Znwm@@Base>
  40d4e4:	mov	x19, x0
  40d4e8:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40d4ec:	add	x1, x0, #0x8c0
  40d4f0:	mov	x0, x19
  40d4f4:	bl	40cbf0 <printf@plt+0xb460>
  40d4f8:	str	x19, [sp, #112]
  40d4fc:	b	40dad8 <printf@plt+0xc348>
  40d500:	ldr	x0, [sp, #120]
  40d504:	ldrb	w0, [x0]
  40d508:	cmp	w0, #0x3d
  40d50c:	b.ne	40daac <printf@plt+0xc31c>  // b.any
  40d510:	mov	x0, #0x18                  	// #24
  40d514:	bl	419368 <_Znwm@@Base>
  40d518:	mov	x19, x0
  40d51c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d520:	add	x1, x0, #0x608
  40d524:	mov	x0, x19
  40d528:	bl	40cbf0 <printf@plt+0xb460>
  40d52c:	str	x19, [sp, #112]
  40d530:	ldr	x0, [sp, #120]
  40d534:	add	x0, x0, #0x1
  40d538:	str	x0, [sp, #120]
  40d53c:	b	40dad8 <printf@plt+0xc348>
  40d540:	ldr	x0, [sp, #120]
  40d544:	ldrb	w0, [x0]
  40d548:	cmp	w0, #0x3d
  40d54c:	b.ne	40dab4 <printf@plt+0xc324>  // b.any
  40d550:	mov	x0, #0x18                  	// #24
  40d554:	bl	419368 <_Znwm@@Base>
  40d558:	mov	x19, x0
  40d55c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d560:	add	x1, x0, #0x610
  40d564:	mov	x0, x19
  40d568:	bl	40cbf0 <printf@plt+0xb460>
  40d56c:	str	x19, [sp, #112]
  40d570:	ldr	x0, [sp, #120]
  40d574:	add	x0, x0, #0x1
  40d578:	str	x0, [sp, #120]
  40d57c:	b	40dad8 <printf@plt+0xc348>
  40d580:	ldr	x0, [sp, #120]
  40d584:	ldrb	w0, [x0]
  40d588:	cmp	w0, #0x0
  40d58c:	b.ne	40d5b8 <printf@plt+0xbe28>  // b.any
  40d590:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d594:	add	x3, x0, #0xea0
  40d598:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d59c:	add	x2, x0, #0xea0
  40d5a0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d5a4:	add	x1, x0, #0xea0
  40d5a8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d5ac:	add	x0, x0, #0x9f8
  40d5b0:	bl	406e24 <printf@plt+0x5694>
  40d5b4:	b	40dad8 <printf@plt+0xc348>
  40d5b8:	ldr	x0, [sp, #120]
  40d5bc:	add	x1, x0, #0x1
  40d5c0:	str	x1, [sp, #120]
  40d5c4:	ldrb	w0, [x0]
  40d5c8:	strb	w0, [sp, #111]
  40d5cc:	ldrb	w0, [sp, #111]
  40d5d0:	cmp	w0, #0x7c
  40d5d4:	b.eq	40da04 <printf@plt+0xc274>  // b.none
  40d5d8:	cmp	w0, #0x7c
  40d5dc:	b.gt	40da44 <printf@plt+0xc2b4>
  40d5e0:	cmp	w0, #0x6e
  40d5e4:	b.eq	40d810 <printf@plt+0xc080>  // b.none
  40d5e8:	cmp	w0, #0x6e
  40d5ec:	b.gt	40da44 <printf@plt+0xc2b4>
  40d5f0:	cmp	w0, #0x6b
  40d5f4:	b.eq	40d810 <printf@plt+0xc080>  // b.none
  40d5f8:	cmp	w0, #0x6b
  40d5fc:	b.gt	40da44 <printf@plt+0xc2b4>
  40d600:	cmp	w0, #0x67
  40d604:	b.gt	40da44 <printf@plt+0xc2b4>
  40d608:	cmp	w0, #0x66
  40d60c:	b.ge	40d810 <printf@plt+0xc080>  // b.tcont
  40d610:	cmp	w0, #0x65
  40d614:	b.eq	40d9e4 <printf@plt+0xc254>  // b.none
  40d618:	cmp	w0, #0x65
  40d61c:	b.gt	40da44 <printf@plt+0xc2b4>
  40d620:	cmp	w0, #0x60
  40d624:	b.eq	40d99c <printf@plt+0xc20c>  // b.none
  40d628:	cmp	w0, #0x60
  40d62c:	b.gt	40da44 <printf@plt+0xc2b4>
  40d630:	cmp	w0, #0x5f
  40d634:	b.eq	40d96c <printf@plt+0xc1dc>  // b.none
  40d638:	cmp	w0, #0x5f
  40d63c:	b.gt	40da44 <printf@plt+0xc2b4>
  40d640:	cmp	w0, #0x5e
  40d644:	b.eq	40da04 <printf@plt+0xc274>  // b.none
  40d648:	cmp	w0, #0x5e
  40d64c:	b.gt	40da44 <printf@plt+0xc2b4>
  40d650:	cmp	w0, #0x5c
  40d654:	b.eq	40d9e4 <printf@plt+0xc254>  // b.none
  40d658:	cmp	w0, #0x5c
  40d65c:	b.gt	40da44 <printf@plt+0xc2b4>
  40d660:	cmp	w0, #0x5b
  40d664:	b.eq	40d770 <printf@plt+0xbfe0>  // b.none
  40d668:	cmp	w0, #0x5b
  40d66c:	b.gt	40da44 <printf@plt+0xc2b4>
  40d670:	cmp	w0, #0x30
  40d674:	b.eq	40da04 <printf@plt+0xc274>  // b.none
  40d678:	cmp	w0, #0x30
  40d67c:	b.gt	40da44 <printf@plt+0xc2b4>
  40d680:	cmp	w0, #0x2d
  40d684:	b.eq	40d96c <printf@plt+0xc1dc>  // b.none
  40d688:	cmp	w0, #0x2d
  40d68c:	b.gt	40da44 <printf@plt+0xc2b4>
  40d690:	cmp	w0, #0x2a
  40d694:	b.eq	40d810 <printf@plt+0xc080>  // b.none
  40d698:	cmp	w0, #0x2a
  40d69c:	b.gt	40da44 <printf@plt+0xc2b4>
  40d6a0:	cmp	w0, #0x27
  40d6a4:	b.eq	40d9c0 <printf@plt+0xc230>  // b.none
  40d6a8:	cmp	w0, #0x28
  40d6ac:	b.ne	40da44 <printf@plt+0xc2b4>  // b.any
  40d6b0:	ldr	x0, [sp, #120]
  40d6b4:	ldrb	w0, [x0]
  40d6b8:	cmp	w0, #0x0
  40d6bc:	b.eq	40d748 <printf@plt+0xbfb8>  // b.none
  40d6c0:	ldr	x0, [sp, #120]
  40d6c4:	add	x1, x0, #0x1
  40d6c8:	str	x1, [sp, #120]
  40d6cc:	ldrb	w0, [x0]
  40d6d0:	strb	w0, [sp, #72]
  40d6d4:	ldr	x0, [sp, #120]
  40d6d8:	ldrb	w0, [x0]
  40d6dc:	cmp	w0, #0x0
  40d6e0:	b.eq	40d720 <printf@plt+0xbf90>  // b.none
  40d6e4:	ldr	x0, [sp, #120]
  40d6e8:	add	x1, x0, #0x1
  40d6ec:	str	x1, [sp, #120]
  40d6f0:	ldrb	w0, [x0]
  40d6f4:	strb	w0, [sp, #73]
  40d6f8:	strb	wzr, [sp, #74]
  40d6fc:	mov	x0, #0x18                  	// #24
  40d700:	bl	419368 <_Znwm@@Base>
  40d704:	mov	x19, x0
  40d708:	add	x0, sp, #0x48
  40d70c:	mov	x1, x0
  40d710:	mov	x0, x19
  40d714:	bl	40cbf0 <printf@plt+0xb460>
  40d718:	str	x19, [sp, #112]
  40d71c:	b	40daa8 <printf@plt+0xc318>
  40d720:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d724:	add	x3, x0, #0xea0
  40d728:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d72c:	add	x2, x0, #0xea0
  40d730:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d734:	add	x1, x0, #0xea0
  40d738:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d73c:	add	x0, x0, #0x9f8
  40d740:	bl	406e24 <printf@plt+0x5694>
  40d744:	b	40daa8 <printf@plt+0xc318>
  40d748:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d74c:	add	x3, x0, #0xea0
  40d750:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d754:	add	x2, x0, #0xea0
  40d758:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d75c:	add	x1, x0, #0xea0
  40d760:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d764:	add	x0, x0, #0x9f8
  40d768:	bl	406e24 <printf@plt+0x5694>
  40d76c:	b	40daa8 <printf@plt+0xc318>
  40d770:	ldr	x0, [sp, #120]
  40d774:	str	x0, [sp, #96]
  40d778:	ldr	x0, [sp, #120]
  40d77c:	ldrb	w0, [x0]
  40d780:	cmp	w0, #0x5d
  40d784:	b.eq	40d7a8 <printf@plt+0xc018>  // b.none
  40d788:	ldr	x0, [sp, #120]
  40d78c:	ldrb	w0, [x0]
  40d790:	cmp	w0, #0x0
  40d794:	b.eq	40d7a8 <printf@plt+0xc018>  // b.none
  40d798:	ldr	x0, [sp, #120]
  40d79c:	add	x0, x0, #0x1
  40d7a0:	str	x0, [sp, #120]
  40d7a4:	b	40d778 <printf@plt+0xbfe8>
  40d7a8:	ldr	x0, [sp, #120]
  40d7ac:	ldrb	w0, [x0]
  40d7b0:	cmp	w0, #0x0
  40d7b4:	b.ne	40d7e0 <printf@plt+0xc050>  // b.any
  40d7b8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d7bc:	add	x3, x0, #0xea0
  40d7c0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d7c4:	add	x2, x0, #0xea0
  40d7c8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d7cc:	add	x1, x0, #0xea0
  40d7d0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d7d4:	add	x0, x0, #0x9f8
  40d7d8:	bl	406e24 <printf@plt+0x5694>
  40d7dc:	b	40daa8 <printf@plt+0xc318>
  40d7e0:	ldr	x0, [sp, #120]
  40d7e4:	add	x1, x0, #0x1
  40d7e8:	str	x1, [sp, #120]
  40d7ec:	strb	wzr, [x0]
  40d7f0:	mov	x0, #0x18                  	// #24
  40d7f4:	bl	419368 <_Znwm@@Base>
  40d7f8:	mov	x19, x0
  40d7fc:	ldr	x1, [sp, #96]
  40d800:	mov	x0, x19
  40d804:	bl	40cbf0 <printf@plt+0xb460>
  40d808:	str	x19, [sp, #112]
  40d80c:	b	40daa8 <printf@plt+0xc318>
  40d810:	ldr	x0, [sp, #120]
  40d814:	sub	x0, x0, #0x2
  40d818:	str	x0, [sp, #88]
  40d81c:	ldr	x0, [sp, #120]
  40d820:	ldrb	w0, [x0]
  40d824:	cmp	w0, #0x28
  40d828:	b.eq	40d838 <printf@plt+0xc0a8>  // b.none
  40d82c:	cmp	w0, #0x5b
  40d830:	b.eq	40d870 <printf@plt+0xc0e0>  // b.none
  40d834:	b	40d8b8 <printf@plt+0xc128>
  40d838:	ldr	x0, [sp, #120]
  40d83c:	add	x0, x0, #0x1
  40d840:	str	x0, [sp, #120]
  40d844:	ldr	x0, [sp, #120]
  40d848:	ldrb	w0, [x0]
  40d84c:	cmp	w0, #0x0
  40d850:	cset	w0, ne  // ne = any
  40d854:	and	w0, w0, #0xff
  40d858:	cmp	w0, #0x0
  40d85c:	b.eq	40d8ac <printf@plt+0xc11c>  // b.none
  40d860:	ldr	x0, [sp, #120]
  40d864:	add	x0, x0, #0x1
  40d868:	str	x0, [sp, #120]
  40d86c:	b	40d8ac <printf@plt+0xc11c>
  40d870:	ldr	x0, [sp, #120]
  40d874:	add	x0, x0, #0x1
  40d878:	str	x0, [sp, #120]
  40d87c:	ldr	x0, [sp, #120]
  40d880:	ldrb	w0, [x0]
  40d884:	cmp	w0, #0x0
  40d888:	b.eq	40d8b4 <printf@plt+0xc124>  // b.none
  40d88c:	ldr	x0, [sp, #120]
  40d890:	ldrb	w0, [x0]
  40d894:	cmp	w0, #0x5d
  40d898:	b.eq	40d8b4 <printf@plt+0xc124>  // b.none
  40d89c:	ldr	x0, [sp, #120]
  40d8a0:	add	x0, x0, #0x1
  40d8a4:	str	x0, [sp, #120]
  40d8a8:	b	40d87c <printf@plt+0xc0ec>
  40d8ac:	nop
  40d8b0:	b	40d8b8 <printf@plt+0xc128>
  40d8b4:	nop
  40d8b8:	ldr	x0, [sp, #120]
  40d8bc:	ldrb	w0, [x0]
  40d8c0:	cmp	w0, #0x0
  40d8c4:	b.ne	40d8f0 <printf@plt+0xc160>  // b.any
  40d8c8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d8cc:	add	x3, x0, #0xea0
  40d8d0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d8d4:	add	x2, x0, #0xea0
  40d8d8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40d8dc:	add	x1, x0, #0xea0
  40d8e0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d8e4:	add	x0, x0, #0x9f8
  40d8e8:	bl	406e24 <printf@plt+0x5694>
  40d8ec:	b	40daa8 <printf@plt+0xc318>
  40d8f0:	ldr	x0, [sp, #120]
  40d8f4:	add	x0, x0, #0x1
  40d8f8:	str	x0, [sp, #120]
  40d8fc:	ldr	x1, [sp, #120]
  40d900:	ldr	x0, [sp, #88]
  40d904:	sub	x0, x1, x0
  40d908:	add	x0, x0, #0x1
  40d90c:	bl	401440 <_Znam@plt>
  40d910:	str	x0, [sp, #80]
  40d914:	ldr	x1, [sp, #120]
  40d918:	ldr	x0, [sp, #88]
  40d91c:	sub	x0, x1, x0
  40d920:	mov	x2, x0
  40d924:	ldr	x1, [sp, #88]
  40d928:	ldr	x0, [sp, #80]
  40d92c:	bl	401460 <memcpy@plt>
  40d930:	ldr	x1, [sp, #120]
  40d934:	ldr	x0, [sp, #88]
  40d938:	sub	x0, x1, x0
  40d93c:	mov	x1, x0
  40d940:	ldr	x0, [sp, #80]
  40d944:	add	x0, x0, x1
  40d948:	strb	wzr, [x0]
  40d94c:	mov	x0, #0x18                  	// #24
  40d950:	bl	419368 <_Znwm@@Base>
  40d954:	mov	x19, x0
  40d958:	ldr	x1, [sp, #80]
  40d95c:	mov	x0, x19
  40d960:	bl	408588 <printf@plt+0x6df8>
  40d964:	str	x19, [sp, #112]
  40d968:	b	40daa8 <printf@plt+0xc318>
  40d96c:	ldrb	w0, [sp, #111]
  40d970:	strb	w0, [sp, #64]
  40d974:	strb	wzr, [sp, #65]
  40d978:	mov	x0, #0x18                  	// #24
  40d97c:	bl	419368 <_Znwm@@Base>
  40d980:	mov	x19, x0
  40d984:	add	x0, sp, #0x40
  40d988:	mov	x1, x0
  40d98c:	mov	x0, x19
  40d990:	bl	40cbf0 <printf@plt+0xb460>
  40d994:	str	x19, [sp, #112]
  40d998:	b	40daa8 <printf@plt+0xc318>
  40d99c:	mov	x0, #0x18                  	// #24
  40d9a0:	bl	419368 <_Znwm@@Base>
  40d9a4:	mov	x19, x0
  40d9a8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40d9ac:	add	x1, x0, #0xf8
  40d9b0:	mov	x0, x19
  40d9b4:	bl	40cbf0 <printf@plt+0xb460>
  40d9b8:	str	x19, [sp, #112]
  40d9bc:	b	40daa8 <printf@plt+0xc318>
  40d9c0:	mov	x0, #0x18                  	// #24
  40d9c4:	bl	419368 <_Znwm@@Base>
  40d9c8:	mov	x19, x0
  40d9cc:	adrp	x0, 41e000 <_ZdlPvm@@Base+0x4bdc>
  40d9d0:	add	x1, x0, #0x728
  40d9d4:	mov	x0, x19
  40d9d8:	bl	40cbf0 <printf@plt+0xb460>
  40d9dc:	str	x19, [sp, #112]
  40d9e0:	b	40daa8 <printf@plt+0xc318>
  40d9e4:	mov	x0, #0x18                  	// #24
  40d9e8:	bl	419368 <_Znwm@@Base>
  40d9ec:	mov	x19, x0
  40d9f0:	mov	w1, #0x5c                  	// #92
  40d9f4:	mov	x0, x19
  40d9f8:	bl	40c70c <printf@plt+0xaf7c>
  40d9fc:	str	x19, [sp, #112]
  40da00:	b	40daa8 <printf@plt+0xc318>
  40da04:	mov	w0, #0x5c                  	// #92
  40da08:	strb	w0, [sp, #56]
  40da0c:	ldrb	w0, [sp, #111]
  40da10:	strb	w0, [sp, #57]
  40da14:	strb	wzr, [sp, #58]
  40da18:	add	x0, sp, #0x38
  40da1c:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  40da20:	mov	x20, x0
  40da24:	mov	x0, #0x18                  	// #24
  40da28:	bl	419368 <_Znwm@@Base>
  40da2c:	mov	x19, x0
  40da30:	mov	x1, x20
  40da34:	mov	x0, x19
  40da38:	bl	408588 <printf@plt+0x6df8>
  40da3c:	str	x19, [sp, #112]
  40da40:	b	40daa8 <printf@plt+0xc318>
  40da44:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40da48:	add	x3, x0, #0xea0
  40da4c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40da50:	add	x2, x0, #0xea0
  40da54:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40da58:	add	x1, x0, #0xea0
  40da5c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40da60:	add	x0, x0, #0xa08
  40da64:	bl	406e24 <printf@plt+0x5694>
  40da68:	ldr	x0, [sp, #120]
  40da6c:	sub	x0, x0, #0x2
  40da70:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  40da74:	mov	x20, x0
  40da78:	mov	x0, #0x18                  	// #24
  40da7c:	bl	419368 <_Znwm@@Base>
  40da80:	mov	x19, x0
  40da84:	mov	x1, x20
  40da88:	mov	x0, x19
  40da8c:	bl	408588 <printf@plt+0x6df8>
  40da90:	str	x19, [sp, #112]
  40da94:	mov	w1, #0x0                   	// #0
  40da98:	ldr	x0, [sp, #120]
  40da9c:	bl	401520 <strchr@plt>
  40daa0:	str	x0, [sp, #120]
  40daa4:	nop
  40daa8:	b	40dad8 <printf@plt+0xc348>
  40daac:	nop
  40dab0:	b	40dab8 <printf@plt+0xc328>
  40dab4:	nop
  40dab8:	mov	x0, #0x18                  	// #24
  40dabc:	bl	419368 <_Znwm@@Base>
  40dac0:	mov	x19, x0
  40dac4:	ldrb	w1, [sp, #111]
  40dac8:	mov	x0, x19
  40dacc:	bl	40c70c <printf@plt+0xaf7c>
  40dad0:	str	x19, [sp, #112]
  40dad4:	nop
  40dad8:	ldr	x0, [sp, #120]
  40dadc:	ldrb	w0, [x0]
  40dae0:	cmp	w0, #0x27
  40dae4:	b.ne	40db3c <printf@plt+0xc3ac>  // b.any
  40dae8:	ldr	x0, [sp, #112]
  40daec:	cmp	x0, #0x0
  40daf0:	b.ne	40db10 <printf@plt+0xc380>  // b.any
  40daf4:	mov	x0, #0x18                  	// #24
  40daf8:	bl	419368 <_Znwm@@Base>
  40dafc:	mov	x19, x0
  40db00:	mov	x1, #0x0                   	// #0
  40db04:	mov	x0, x19
  40db08:	bl	408588 <printf@plt+0x6df8>
  40db0c:	str	x19, [sp, #112]
  40db10:	mov	x0, #0x20                  	// #32
  40db14:	bl	419368 <_Znwm@@Base>
  40db18:	mov	x19, x0
  40db1c:	ldr	x1, [sp, #112]
  40db20:	mov	x0, x19
  40db24:	bl	40d028 <printf@plt+0xb898>
  40db28:	str	x19, [sp, #112]
  40db2c:	ldr	x0, [sp, #120]
  40db30:	add	x0, x0, #0x1
  40db34:	str	x0, [sp, #120]
  40db38:	b	40dad8 <printf@plt+0xc348>
  40db3c:	ldr	x0, [sp, #112]
  40db40:	cmp	x0, #0x0
  40db44:	b.eq	40d3e4 <printf@plt+0xbc54>  // b.none
  40db48:	ldr	x0, [sp, #136]
  40db4c:	cmp	x0, #0x0
  40db50:	b.eq	40db64 <printf@plt+0xc3d4>  // b.none
  40db54:	ldr	x1, [sp, #112]
  40db58:	ldr	x0, [sp, #136]
  40db5c:	bl	409a6c <printf@plt+0x82dc>
  40db60:	b	40d3e4 <printf@plt+0xbc54>
  40db64:	ldr	x0, [sp, #128]
  40db68:	cmp	x0, #0x0
  40db6c:	b.eq	40db9c <printf@plt+0xc40c>  // b.none
  40db70:	mov	x0, #0x38                  	// #56
  40db74:	bl	419368 <_Znwm@@Base>
  40db78:	mov	x19, x0
  40db7c:	ldr	x1, [sp, #128]
  40db80:	mov	x0, x19
  40db84:	bl	409b54 <printf@plt+0x83c4>
  40db88:	str	x19, [sp, #136]
  40db8c:	ldr	x1, [sp, #112]
  40db90:	ldr	x0, [sp, #136]
  40db94:	bl	409a6c <printf@plt+0x82dc>
  40db98:	b	40d3e4 <printf@plt+0xbc54>
  40db9c:	ldr	x0, [sp, #112]
  40dba0:	str	x0, [sp, #128]
  40dba4:	b	40d3e4 <printf@plt+0xbc54>
  40dba8:	ldr	x0, [sp, #40]
  40dbac:	bl	401510 <free@plt>
  40dbb0:	ldr	x0, [sp, #136]
  40dbb4:	cmp	x0, #0x0
  40dbb8:	b.eq	40dbc4 <printf@plt+0xc434>  // b.none
  40dbbc:	ldr	x19, [sp, #136]
  40dbc0:	b	40dbf0 <printf@plt+0xc460>
  40dbc4:	ldr	x0, [sp, #128]
  40dbc8:	cmp	x0, #0x0
  40dbcc:	b.eq	40dbd8 <printf@plt+0xc448>  // b.none
  40dbd0:	ldr	x19, [sp, #128]
  40dbd4:	b	40dbf0 <printf@plt+0xc460>
  40dbd8:	mov	x0, #0x18                  	// #24
  40dbdc:	bl	419368 <_Znwm@@Base>
  40dbe0:	mov	x19, x0
  40dbe4:	mov	x1, #0x0                   	// #0
  40dbe8:	mov	x0, x19
  40dbec:	bl	408588 <printf@plt+0x6df8>
  40dbf0:	mov	x0, x19
  40dbf4:	b	40ddd8 <printf@plt+0xc648>
  40dbf8:	mov	x20, x0
  40dbfc:	mov	x1, #0x18                  	// #24
  40dc00:	mov	x0, x19
  40dc04:	bl	419424 <_ZdlPvm@@Base>
  40dc08:	mov	x0, x20
  40dc0c:	bl	401730 <_Unwind_Resume@plt>
  40dc10:	mov	x20, x0
  40dc14:	mov	x1, #0x18                  	// #24
  40dc18:	mov	x0, x19
  40dc1c:	bl	419424 <_ZdlPvm@@Base>
  40dc20:	mov	x0, x20
  40dc24:	bl	401730 <_Unwind_Resume@plt>
  40dc28:	mov	x20, x0
  40dc2c:	mov	x1, #0x18                  	// #24
  40dc30:	mov	x0, x19
  40dc34:	bl	419424 <_ZdlPvm@@Base>
  40dc38:	mov	x0, x20
  40dc3c:	bl	401730 <_Unwind_Resume@plt>
  40dc40:	mov	x20, x0
  40dc44:	mov	x1, #0x18                  	// #24
  40dc48:	mov	x0, x19
  40dc4c:	bl	419424 <_ZdlPvm@@Base>
  40dc50:	mov	x0, x20
  40dc54:	bl	401730 <_Unwind_Resume@plt>
  40dc58:	mov	x20, x0
  40dc5c:	mov	x1, #0x18                  	// #24
  40dc60:	mov	x0, x19
  40dc64:	bl	419424 <_ZdlPvm@@Base>
  40dc68:	mov	x0, x20
  40dc6c:	bl	401730 <_Unwind_Resume@plt>
  40dc70:	mov	x20, x0
  40dc74:	mov	x1, #0x18                  	// #24
  40dc78:	mov	x0, x19
  40dc7c:	bl	419424 <_ZdlPvm@@Base>
  40dc80:	mov	x0, x20
  40dc84:	bl	401730 <_Unwind_Resume@plt>
  40dc88:	mov	x20, x0
  40dc8c:	mov	x1, #0x18                  	// #24
  40dc90:	mov	x0, x19
  40dc94:	bl	419424 <_ZdlPvm@@Base>
  40dc98:	mov	x0, x20
  40dc9c:	bl	401730 <_Unwind_Resume@plt>
  40dca0:	mov	x20, x0
  40dca4:	mov	x1, #0x18                  	// #24
  40dca8:	mov	x0, x19
  40dcac:	bl	419424 <_ZdlPvm@@Base>
  40dcb0:	mov	x0, x20
  40dcb4:	bl	401730 <_Unwind_Resume@plt>
  40dcb8:	mov	x20, x0
  40dcbc:	mov	x1, #0x18                  	// #24
  40dcc0:	mov	x0, x19
  40dcc4:	bl	419424 <_ZdlPvm@@Base>
  40dcc8:	mov	x0, x20
  40dccc:	bl	401730 <_Unwind_Resume@plt>
  40dcd0:	mov	x20, x0
  40dcd4:	mov	x1, #0x18                  	// #24
  40dcd8:	mov	x0, x19
  40dcdc:	bl	419424 <_ZdlPvm@@Base>
  40dce0:	mov	x0, x20
  40dce4:	bl	401730 <_Unwind_Resume@plt>
  40dce8:	mov	x20, x0
  40dcec:	mov	x1, #0x18                  	// #24
  40dcf0:	mov	x0, x19
  40dcf4:	bl	419424 <_ZdlPvm@@Base>
  40dcf8:	mov	x0, x20
  40dcfc:	bl	401730 <_Unwind_Resume@plt>
  40dd00:	mov	x20, x0
  40dd04:	mov	x1, #0x18                  	// #24
  40dd08:	mov	x0, x19
  40dd0c:	bl	419424 <_ZdlPvm@@Base>
  40dd10:	mov	x0, x20
  40dd14:	bl	401730 <_Unwind_Resume@plt>
  40dd18:	mov	x20, x0
  40dd1c:	mov	x1, #0x18                  	// #24
  40dd20:	mov	x0, x19
  40dd24:	bl	419424 <_ZdlPvm@@Base>
  40dd28:	mov	x0, x20
  40dd2c:	bl	401730 <_Unwind_Resume@plt>
  40dd30:	mov	x20, x0
  40dd34:	mov	x1, #0x18                  	// #24
  40dd38:	mov	x0, x19
  40dd3c:	bl	419424 <_ZdlPvm@@Base>
  40dd40:	mov	x0, x20
  40dd44:	bl	401730 <_Unwind_Resume@plt>
  40dd48:	mov	x20, x0
  40dd4c:	mov	x1, #0x18                  	// #24
  40dd50:	mov	x0, x19
  40dd54:	bl	419424 <_ZdlPvm@@Base>
  40dd58:	mov	x0, x20
  40dd5c:	bl	401730 <_Unwind_Resume@plt>
  40dd60:	mov	x20, x0
  40dd64:	mov	x1, #0x18                  	// #24
  40dd68:	mov	x0, x19
  40dd6c:	bl	419424 <_ZdlPvm@@Base>
  40dd70:	mov	x0, x20
  40dd74:	bl	401730 <_Unwind_Resume@plt>
  40dd78:	mov	x20, x0
  40dd7c:	mov	x1, #0x18                  	// #24
  40dd80:	mov	x0, x19
  40dd84:	bl	419424 <_ZdlPvm@@Base>
  40dd88:	mov	x0, x20
  40dd8c:	bl	401730 <_Unwind_Resume@plt>
  40dd90:	mov	x20, x0
  40dd94:	mov	x1, #0x20                  	// #32
  40dd98:	mov	x0, x19
  40dd9c:	bl	419424 <_ZdlPvm@@Base>
  40dda0:	mov	x0, x20
  40dda4:	bl	401730 <_Unwind_Resume@plt>
  40dda8:	mov	x20, x0
  40ddac:	mov	x1, #0x38                  	// #56
  40ddb0:	mov	x0, x19
  40ddb4:	bl	419424 <_ZdlPvm@@Base>
  40ddb8:	mov	x0, x20
  40ddbc:	bl	401730 <_Unwind_Resume@plt>
  40ddc0:	mov	x20, x0
  40ddc4:	mov	x1, #0x18                  	// #24
  40ddc8:	mov	x0, x19
  40ddcc:	bl	419424 <_ZdlPvm@@Base>
  40ddd0:	mov	x0, x20
  40ddd4:	bl	401730 <_Unwind_Resume@plt>
  40ddd8:	ldp	x19, x20, [sp, #16]
  40dddc:	ldp	x29, x30, [sp], #144
  40dde0:	ret
  40dde4:	stp	x29, x30, [sp, #-48]!
  40dde8:	mov	x29, sp
  40ddec:	stp	x19, x20, [sp, #16]
  40ddf0:	str	w0, [sp, #44]
  40ddf4:	str	w1, [sp, #40]
  40ddf8:	ldr	w0, [sp, #44]
  40ddfc:	cmp	w0, #0x1
  40de00:	b.ne	40de74 <printf@plt+0xc6e4>  // b.any
  40de04:	ldr	w1, [sp, #40]
  40de08:	mov	w0, #0xffff                	// #65535
  40de0c:	cmp	w1, w0
  40de10:	b.ne	40de74 <printf@plt+0xc6e4>  // b.any
  40de14:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40de18:	add	x0, x0, #0xb30
  40de1c:	bl	416604 <printf@plt+0x14e74>
  40de20:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40de24:	add	x0, x0, #0xb38
  40de28:	mov	x19, #0xff                  	// #255
  40de2c:	mov	x20, x0
  40de30:	cmp	x19, #0x0
  40de34:	b.lt	40de4c <printf@plt+0xc6bc>  // b.tstop
  40de38:	mov	x0, x20
  40de3c:	bl	40b9fc <printf@plt+0xa26c>
  40de40:	add	x20, x20, #0x8
  40de44:	sub	x19, x19, #0x1
  40de48:	b	40de30 <printf@plt+0xc6a0>
  40de4c:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40de50:	add	x0, x0, #0xb20
  40de54:	bl	40ba44 <printf@plt+0xa2b4>
  40de58:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40de5c:	add	x2, x0, #0x1b8
  40de60:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  40de64:	add	x1, x0, #0xb20
  40de68:	adrp	x0, 40b000 <printf@plt+0x9870>
  40de6c:	add	x0, x0, #0xad4
  40de70:	bl	401620 <__cxa_atexit@plt>
  40de74:	nop
  40de78:	ldp	x19, x20, [sp, #16]
  40de7c:	ldp	x29, x30, [sp], #48
  40de80:	ret
  40de84:	stp	x29, x30, [sp, #-16]!
  40de88:	mov	x29, sp
  40de8c:	mov	w1, #0xffff                	// #65535
  40de90:	mov	w0, #0x1                   	// #1
  40de94:	bl	40dde4 <printf@plt+0xc654>
  40de98:	ldp	x29, x30, [sp], #16
  40de9c:	ret
  40dea0:	sub	sp, sp, #0x10
  40dea4:	str	x0, [sp, #8]
  40dea8:	strb	w1, [sp, #7]
  40deac:	ldrb	w0, [sp, #7]
  40deb0:	ldr	x1, [sp, #8]
  40deb4:	sxtw	x0, w0
  40deb8:	ldrb	w0, [x1, x0]
  40debc:	add	sp, sp, #0x10
  40dec0:	ret
  40dec4:	stp	x29, x30, [sp, #-32]!
  40dec8:	mov	x29, sp
  40decc:	str	x0, [sp, #24]
  40ded0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40ded4:	add	x1, x0, #0xb38
  40ded8:	ldr	x0, [sp, #24]
  40dedc:	str	x1, [x0]
  40dee0:	ldr	x0, [sp, #24]
  40dee4:	bl	408b6c <printf@plt+0x73dc>
  40dee8:	nop
  40deec:	ldp	x29, x30, [sp], #32
  40def0:	ret
  40def4:	stp	x29, x30, [sp, #-32]!
  40def8:	mov	x29, sp
  40defc:	str	x0, [sp, #24]
  40df00:	ldr	x0, [sp, #24]
  40df04:	bl	40dec4 <printf@plt+0xc734>
  40df08:	mov	x1, #0x18                  	// #24
  40df0c:	ldr	x0, [sp, #24]
  40df10:	bl	419424 <_ZdlPvm@@Base>
  40df14:	ldp	x29, x30, [sp], #32
  40df18:	ret
  40df1c:	stp	x29, x30, [sp, #-80]!
  40df20:	mov	x29, sp
  40df24:	stp	x19, x20, [sp, #16]
  40df28:	str	x0, [sp, #56]
  40df2c:	str	x1, [sp, #48]
  40df30:	str	x2, [sp, #40]
  40df34:	ldr	x0, [sp, #56]
  40df38:	ldr	x0, [x0]
  40df3c:	add	x0, x0, #0x38
  40df40:	ldr	x1, [x0]
  40df44:	ldr	x0, [sp, #56]
  40df48:	blr	x1
  40df4c:	str	x0, [sp, #72]
  40df50:	ldr	x0, [sp, #72]
  40df54:	cmp	x0, #0x0
  40df58:	b.eq	40dfbc <printf@plt+0xc82c>  // b.none
  40df5c:	ldr	x0, [sp, #72]
  40df60:	ldr	x1, [x0, #32]
  40df64:	ldr	x0, [sp, #72]
  40df68:	ldr	w0, [x0, #40]
  40df6c:	sxtw	x0, w0
  40df70:	lsl	x0, x0, #3
  40df74:	sub	x0, x0, #0x8
  40df78:	add	x0, x1, x0
  40df7c:	ldr	x3, [x0]
  40df80:	ldr	x0, [sp, #72]
  40df84:	ldr	x1, [x0, #32]
  40df88:	ldr	x0, [sp, #72]
  40df8c:	ldr	w0, [x0, #40]
  40df90:	sxtw	x0, w0
  40df94:	lsl	x0, x0, #3
  40df98:	sub	x0, x0, #0x8
  40df9c:	add	x19, x1, x0
  40dfa0:	ldr	x2, [sp, #40]
  40dfa4:	ldr	x1, [sp, #48]
  40dfa8:	mov	x0, x3
  40dfac:	bl	40df1c <printf@plt+0xc78c>
  40dfb0:	str	x0, [x19]
  40dfb4:	ldr	x19, [sp, #72]
  40dfb8:	b	40dfdc <printf@plt+0xc84c>
  40dfbc:	mov	x0, #0x28                  	// #40
  40dfc0:	bl	419368 <_Znwm@@Base>
  40dfc4:	mov	x19, x0
  40dfc8:	ldr	x3, [sp, #40]
  40dfcc:	ldr	x2, [sp, #48]
  40dfd0:	ldr	x1, [sp, #56]
  40dfd4:	mov	x0, x19
  40dfd8:	bl	40e008 <printf@plt+0xc878>
  40dfdc:	mov	x0, x19
  40dfe0:	b	40dffc <printf@plt+0xc86c>
  40dfe4:	mov	x20, x0
  40dfe8:	mov	x1, #0x28                  	// #40
  40dfec:	mov	x0, x19
  40dff0:	bl	419424 <_ZdlPvm@@Base>
  40dff4:	mov	x0, x20
  40dff8:	bl	401730 <_Unwind_Resume@plt>
  40dffc:	ldp	x19, x20, [sp, #16]
  40e000:	ldp	x29, x30, [sp], #80
  40e004:	ret
  40e008:	stp	x29, x30, [sp, #-48]!
  40e00c:	mov	x29, sp
  40e010:	str	x0, [sp, #40]
  40e014:	str	x1, [sp, #32]
  40e018:	str	x2, [sp, #24]
  40e01c:	str	x3, [sp, #16]
  40e020:	ldr	x0, [sp, #40]
  40e024:	ldr	x1, [sp, #32]
  40e028:	bl	4081fc <printf@plt+0x6a6c>
  40e02c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40e030:	add	x1, x0, #0x68
  40e034:	ldr	x0, [sp, #40]
  40e038:	str	x1, [x0]
  40e03c:	ldr	x0, [sp, #40]
  40e040:	ldr	x1, [sp, #24]
  40e044:	str	x1, [x0, #24]
  40e048:	ldr	x0, [sp, #40]
  40e04c:	ldr	x1, [sp, #16]
  40e050:	str	x1, [x0, #32]
  40e054:	nop
  40e058:	ldp	x29, x30, [sp], #48
  40e05c:	ret
  40e060:	stp	x29, x30, [sp, #-32]!
  40e064:	mov	x29, sp
  40e068:	str	x0, [sp, #24]
  40e06c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40e070:	add	x1, x0, #0x68
  40e074:	ldr	x0, [sp, #24]
  40e078:	str	x1, [x0]
  40e07c:	ldr	x0, [sp, #24]
  40e080:	ldr	x0, [x0, #24]
  40e084:	cmp	x0, #0x0
  40e088:	b.eq	40e09c <printf@plt+0xc90c>  // b.none
  40e08c:	ldr	x1, [x0]
  40e090:	add	x1, x1, #0x10
  40e094:	ldr	x1, [x1]
  40e098:	blr	x1
  40e09c:	ldr	x0, [sp, #24]
  40e0a0:	ldr	x0, [x0, #32]
  40e0a4:	cmp	x0, #0x0
  40e0a8:	b.eq	40e0bc <printf@plt+0xc92c>  // b.none
  40e0ac:	ldr	x1, [x0]
  40e0b0:	add	x1, x1, #0x10
  40e0b4:	ldr	x1, [x1]
  40e0b8:	blr	x1
  40e0bc:	ldr	x0, [sp, #24]
  40e0c0:	bl	408250 <printf@plt+0x6ac0>
  40e0c4:	nop
  40e0c8:	ldp	x29, x30, [sp], #32
  40e0cc:	ret
  40e0d0:	stp	x29, x30, [sp, #-32]!
  40e0d4:	mov	x29, sp
  40e0d8:	str	x0, [sp, #24]
  40e0dc:	ldr	x0, [sp, #24]
  40e0e0:	bl	40e060 <printf@plt+0xc8d0>
  40e0e4:	mov	x1, #0x28                  	// #40
  40e0e8:	ldr	x0, [sp, #24]
  40e0ec:	bl	419424 <_ZdlPvm@@Base>
  40e0f0:	ldp	x29, x30, [sp], #32
  40e0f4:	ret
  40e0f8:	stp	x29, x30, [sp, #-32]!
  40e0fc:	mov	x29, sp
  40e100:	str	x0, [sp, #24]
  40e104:	ldr	x0, [sp, #24]
  40e108:	ldr	x2, [x0, #16]
  40e10c:	ldr	x0, [sp, #24]
  40e110:	ldr	x0, [x0, #16]
  40e114:	ldr	x0, [x0]
  40e118:	add	x0, x0, #0x50
  40e11c:	ldr	x1, [x0]
  40e120:	mov	x0, x2
  40e124:	blr	x1
  40e128:	ldp	x29, x30, [sp], #32
  40e12c:	ret
  40e130:	stp	x29, x30, [sp, #-64]!
  40e134:	mov	x29, sp
  40e138:	stp	x19, x20, [sp, #16]
  40e13c:	str	x0, [sp, #40]
  40e140:	str	w1, [sp, #36]
  40e144:	ldr	x0, [sp, #40]
  40e148:	ldr	x3, [x0, #16]
  40e14c:	ldr	x0, [sp, #40]
  40e150:	ldr	x0, [x0, #16]
  40e154:	ldr	x0, [x0]
  40e158:	add	x0, x0, #0x18
  40e15c:	ldr	x2, [x0]
  40e160:	ldr	w1, [sp, #36]
  40e164:	mov	x0, x3
  40e168:	blr	x2
  40e16c:	str	w0, [sp, #56]
  40e170:	ldr	x0, [sp, #40]
  40e174:	ldr	x2, [x0, #16]
  40e178:	ldr	x0, [sp, #40]
  40e17c:	ldr	x0, [x0, #16]
  40e180:	ldr	x0, [x0]
  40e184:	add	x0, x0, #0x20
  40e188:	ldr	x1, [x0]
  40e18c:	mov	x0, x2
  40e190:	blr	x1
  40e194:	ldr	x0, [sp, #40]
  40e198:	ldr	w0, [x0, #12]
  40e19c:	mov	w1, w0
  40e1a0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e1a4:	add	x0, x0, #0xc70
  40e1a8:	bl	401790 <printf@plt>
  40e1ac:	ldr	w0, [sp, #36]
  40e1b0:	cmp	w0, #0x1
  40e1b4:	b.gt	40e1cc <printf@plt+0xca3c>
  40e1b8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e1bc:	add	x0, x0, #0xa38
  40e1c0:	ldr	w0, [x0]
  40e1c4:	cmp	w0, #0x0
  40e1c8:	b.ne	40e1d0 <printf@plt+0xca40>  // b.any
  40e1cc:	bl	407824 <printf@plt+0x6094>
  40e1d0:	ldr	x0, [sp, #40]
  40e1d4:	ldr	w0, [x0, #12]
  40e1d8:	mov	w1, w0
  40e1dc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e1e0:	add	x0, x0, #0xc88
  40e1e4:	bl	401790 <printf@plt>
  40e1e8:	ldr	x0, [sp, #40]
  40e1ec:	ldr	x0, [x0, #24]
  40e1f0:	cmp	x0, #0x0
  40e1f4:	b.eq	40e22c <printf@plt+0xca9c>  // b.none
  40e1f8:	ldr	x0, [sp, #40]
  40e1fc:	ldr	x20, [x0, #24]
  40e200:	ldr	x0, [sp, #40]
  40e204:	ldr	x0, [x0, #24]
  40e208:	ldr	x0, [x0]
  40e20c:	add	x0, x0, #0x18
  40e210:	ldr	x19, [x0]
  40e214:	ldr	w0, [sp, #36]
  40e218:	bl	407284 <printf@plt+0x5af4>
  40e21c:	bl	4072b0 <printf@plt+0x5b20>
  40e220:	mov	w1, w0
  40e224:	mov	x0, x20
  40e228:	blr	x19
  40e22c:	ldr	x0, [sp, #40]
  40e230:	ldr	x0, [x0, #32]
  40e234:	cmp	x0, #0x0
  40e238:	b.eq	40e26c <printf@plt+0xcadc>  // b.none
  40e23c:	ldr	x0, [sp, #40]
  40e240:	ldr	x20, [x0, #32]
  40e244:	ldr	x0, [sp, #40]
  40e248:	ldr	x0, [x0, #32]
  40e24c:	ldr	x0, [x0]
  40e250:	add	x0, x0, #0x18
  40e254:	ldr	x19, [x0]
  40e258:	ldr	w0, [sp, #36]
  40e25c:	bl	407284 <printf@plt+0x5af4>
  40e260:	mov	w1, w0
  40e264:	mov	x0, x20
  40e268:	blr	x19
  40e26c:	ldr	x0, [sp, #40]
  40e270:	ldr	x2, [x0, #16]
  40e274:	ldr	x0, [sp, #40]
  40e278:	ldr	x0, [x0, #16]
  40e27c:	ldr	x0, [x0]
  40e280:	add	x0, x0, #0x48
  40e284:	ldr	x1, [x0]
  40e288:	mov	x0, x2
  40e28c:	blr	x1
  40e290:	cmp	w0, #0x0
  40e294:	cset	w0, ne  // ne = any
  40e298:	and	w0, w0, #0xff
  40e29c:	cmp	w0, #0x0
  40e2a0:	b.eq	40e2d8 <printf@plt+0xcb48>  // b.none
  40e2a4:	ldr	x0, [sp, #40]
  40e2a8:	ldr	w0, [x0, #12]
  40e2ac:	mov	w1, w0
  40e2b0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e2b4:	add	x0, x0, #0xca0
  40e2b8:	bl	401790 <printf@plt>
  40e2bc:	ldr	x0, [sp, #40]
  40e2c0:	ldr	w0, [x0, #12]
  40e2c4:	mov	w1, w0
  40e2c8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e2cc:	add	x0, x0, #0xcb0
  40e2d0:	bl	401790 <printf@plt>
  40e2d4:	b	40e338 <printf@plt+0xcba8>
  40e2d8:	ldr	x0, [sp, #40]
  40e2dc:	ldr	w1, [x0, #12]
  40e2e0:	ldr	x0, [sp, #40]
  40e2e4:	ldr	x0, [x0, #16]
  40e2e8:	ldr	w2, [x0, #12]
  40e2ec:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e2f0:	add	x0, x0, #0xea0
  40e2f4:	ldr	w0, [x0]
  40e2f8:	mov	w3, w0
  40e2fc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e300:	add	x0, x0, #0xcc0
  40e304:	bl	401790 <printf@plt>
  40e308:	ldr	x0, [sp, #40]
  40e30c:	ldr	w1, [x0, #12]
  40e310:	ldr	x0, [sp, #40]
  40e314:	ldr	x0, [x0, #16]
  40e318:	ldr	w2, [x0, #12]
  40e31c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e320:	add	x0, x0, #0xea4
  40e324:	ldr	w0, [x0]
  40e328:	mov	w3, w0
  40e32c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e330:	add	x0, x0, #0xce0
  40e334:	bl	401790 <printf@plt>
  40e338:	ldr	x0, [sp, #40]
  40e33c:	ldr	w0, [x0, #12]
  40e340:	mov	w1, w0
  40e344:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e348:	add	x0, x0, #0xcf8
  40e34c:	bl	401790 <printf@plt>
  40e350:	ldr	x0, [sp, #40]
  40e354:	ldr	x0, [x0, #32]
  40e358:	cmp	x0, #0x0
  40e35c:	b.ne	40e3d4 <printf@plt+0xcc44>  // b.any
  40e360:	ldr	x0, [sp, #40]
  40e364:	ldr	x0, [x0, #24]
  40e368:	cmp	x0, #0x0
  40e36c:	cset	w0, ne  // ne = any
  40e370:	and	w0, w0, #0xff
  40e374:	mov	w3, w0
  40e378:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e37c:	add	x2, x0, #0xd08
  40e380:	mov	w1, #0x60                  	// #96
  40e384:	mov	w0, w3
  40e388:	bl	40318c <printf@plt+0x19fc>
  40e38c:	ldr	x0, [sp, #40]
  40e390:	ldr	w1, [x0, #12]
  40e394:	ldr	x0, [sp, #40]
  40e398:	ldr	w2, [x0, #12]
  40e39c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e3a0:	add	x0, x0, #0xe98
  40e3a4:	ldr	w3, [x0]
  40e3a8:	ldr	x0, [sp, #40]
  40e3ac:	ldr	x0, [x0, #24]
  40e3b0:	ldr	w4, [x0, #12]
  40e3b4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e3b8:	add	x0, x0, #0xea8
  40e3bc:	ldr	w0, [x0]
  40e3c0:	mov	w5, w0
  40e3c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e3c8:	add	x0, x0, #0xd28
  40e3cc:	bl	401790 <printf@plt>
  40e3d0:	b	40e578 <printf@plt+0xcde8>
  40e3d4:	ldr	w0, [sp, #36]
  40e3d8:	cmp	w0, #0x3
  40e3dc:	b.ne	40e3f4 <printf@plt+0xcc64>  // b.any
  40e3e0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e3e4:	add	x0, x0, #0xe88
  40e3e8:	ldr	w0, [x0]
  40e3ec:	str	w0, [sp, #60]
  40e3f0:	b	40e428 <printf@plt+0xcc98>
  40e3f4:	ldr	w0, [sp, #36]
  40e3f8:	and	w0, w0, #0x1
  40e3fc:	cmp	w0, #0x0
  40e400:	b.eq	40e418 <printf@plt+0xcc88>  // b.none
  40e404:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e408:	add	x0, x0, #0xe8c
  40e40c:	ldr	w0, [x0]
  40e410:	str	w0, [sp, #60]
  40e414:	b	40e428 <printf@plt+0xcc98>
  40e418:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e41c:	add	x0, x0, #0xe90
  40e420:	ldr	w0, [x0]
  40e424:	str	w0, [sp, #60]
  40e428:	ldr	x0, [sp, #40]
  40e42c:	ldr	w1, [x0, #12]
  40e430:	ldr	x0, [sp, #40]
  40e434:	ldr	w2, [x0, #12]
  40e438:	ldr	x0, [sp, #40]
  40e43c:	ldr	x0, [x0, #32]
  40e440:	ldr	w3, [x0, #12]
  40e444:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e448:	add	x0, x0, #0xea8
  40e44c:	ldr	w0, [x0]
  40e450:	mov	w5, w0
  40e454:	mov	w4, w3
  40e458:	ldr	w3, [sp, #60]
  40e45c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e460:	add	x0, x0, #0xd58
  40e464:	bl	401790 <printf@plt>
  40e468:	ldr	x0, [sp, #40]
  40e46c:	ldr	x0, [x0, #24]
  40e470:	cmp	x0, #0x0
  40e474:	b.eq	40e578 <printf@plt+0xcde8>  // b.none
  40e478:	ldr	x0, [sp, #40]
  40e47c:	ldr	w1, [x0, #12]
  40e480:	ldr	x0, [sp, #40]
  40e484:	ldr	w2, [x0, #12]
  40e488:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e48c:	add	x0, x0, #0xe9c
  40e490:	ldr	w0, [x0]
  40e494:	mov	w3, w0
  40e498:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e49c:	add	x0, x0, #0xd88
  40e4a0:	bl	401790 <printf@plt>
  40e4a4:	ldr	x0, [sp, #40]
  40e4a8:	ldr	x0, [x0, #32]
  40e4ac:	ldr	w1, [x0, #12]
  40e4b0:	ldr	x0, [sp, #40]
  40e4b4:	ldr	w2, [x0, #12]
  40e4b8:	ldr	x0, [sp, #40]
  40e4bc:	ldr	x0, [x0, #24]
  40e4c0:	ldr	w3, [x0, #12]
  40e4c4:	ldr	x0, [sp, #40]
  40e4c8:	ldr	w4, [x0, #12]
  40e4cc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e4d0:	add	x0, x0, #0xe94
  40e4d4:	ldr	w0, [x0]
  40e4d8:	mov	w5, w0
  40e4dc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e4e0:	add	x0, x0, #0xda0
  40e4e4:	bl	401790 <printf@plt>
  40e4e8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e4ec:	add	x0, x0, #0xdd8
  40e4f0:	bl	401790 <printf@plt>
  40e4f4:	ldr	x0, [sp, #40]
  40e4f8:	ldr	w0, [x0, #12]
  40e4fc:	mov	w1, w0
  40e500:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e504:	add	x0, x0, #0xdf0
  40e508:	bl	401790 <printf@plt>
  40e50c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e510:	add	x0, x0, #0xea8
  40e514:	ldr	w1, [x0]
  40e518:	ldr	x0, [sp, #40]
  40e51c:	ldr	w2, [x0, #12]
  40e520:	ldr	x0, [sp, #40]
  40e524:	ldr	x0, [x0, #32]
  40e528:	ldr	w0, [x0, #12]
  40e52c:	mov	w3, w0
  40e530:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e534:	add	x0, x0, #0xe08
  40e538:	bl	401790 <printf@plt>
  40e53c:	ldr	x0, [sp, #40]
  40e540:	ldr	w0, [x0, #12]
  40e544:	mov	w1, w0
  40e548:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e54c:	add	x0, x0, #0xe38
  40e550:	bl	401790 <printf@plt>
  40e554:	ldr	x0, [sp, #40]
  40e558:	ldr	w0, [x0, #12]
  40e55c:	mov	w1, w0
  40e560:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e564:	add	x0, x0, #0xe50
  40e568:	bl	401790 <printf@plt>
  40e56c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e570:	add	x0, x0, #0xe68
  40e574:	bl	401470 <puts@plt>
  40e578:	ldr	x0, [sp, #40]
  40e57c:	ldr	w1, [x0, #12]
  40e580:	ldr	x0, [sp, #40]
  40e584:	ldr	x0, [x0, #16]
  40e588:	ldr	w0, [x0, #12]
  40e58c:	mov	w2, w0
  40e590:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e594:	add	x0, x0, #0xe70
  40e598:	bl	401790 <printf@plt>
  40e59c:	ldr	x0, [sp, #40]
  40e5a0:	ldr	x0, [x0, #24]
  40e5a4:	cmp	x0, #0x0
  40e5a8:	b.eq	40e600 <printf@plt+0xce70>  // b.none
  40e5ac:	ldr	x0, [sp, #40]
  40e5b0:	ldr	x0, [x0, #32]
  40e5b4:	cmp	x0, #0x0
  40e5b8:	b.eq	40e600 <printf@plt+0xce70>  // b.none
  40e5bc:	ldr	x0, [sp, #40]
  40e5c0:	ldr	x0, [x0, #24]
  40e5c4:	ldr	w1, [x0, #12]
  40e5c8:	ldr	x0, [sp, #40]
  40e5cc:	ldr	x0, [x0, #16]
  40e5d0:	ldr	w2, [x0, #12]
  40e5d4:	ldr	x0, [sp, #40]
  40e5d8:	ldr	x0, [x0, #32]
  40e5dc:	ldr	w3, [x0, #12]
  40e5e0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e5e4:	add	x0, x0, #0xe64
  40e5e8:	ldr	w0, [x0]
  40e5ec:	mov	w4, w0
  40e5f0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e5f4:	add	x0, x0, #0xe88
  40e5f8:	bl	401790 <printf@plt>
  40e5fc:	b	40e68c <printf@plt+0xcefc>
  40e600:	ldr	x0, [sp, #40]
  40e604:	ldr	x0, [x0, #24]
  40e608:	cmp	x0, #0x0
  40e60c:	b.eq	40e648 <printf@plt+0xceb8>  // b.none
  40e610:	ldr	x0, [sp, #40]
  40e614:	ldr	x0, [x0, #24]
  40e618:	ldr	w1, [x0, #12]
  40e61c:	ldr	x0, [sp, #40]
  40e620:	ldr	x0, [x0, #16]
  40e624:	ldr	w2, [x0, #12]
  40e628:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e62c:	add	x0, x0, #0xe64
  40e630:	ldr	w0, [x0]
  40e634:	mov	w3, w0
  40e638:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e63c:	add	x0, x0, #0xeb8
  40e640:	bl	401790 <printf@plt>
  40e644:	b	40e68c <printf@plt+0xcefc>
  40e648:	ldr	x0, [sp, #40]
  40e64c:	ldr	x0, [x0, #32]
  40e650:	cmp	x0, #0x0
  40e654:	b.eq	40e684 <printf@plt+0xcef4>  // b.none
  40e658:	ldr	x0, [sp, #40]
  40e65c:	ldr	x0, [x0, #32]
  40e660:	ldr	w1, [x0, #12]
  40e664:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40e668:	add	x0, x0, #0xe64
  40e66c:	ldr	w0, [x0]
  40e670:	mov	w2, w0
  40e674:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e678:	add	x0, x0, #0xed8
  40e67c:	bl	401790 <printf@plt>
  40e680:	b	40e68c <printf@plt+0xcefc>
  40e684:	mov	w0, #0xa                   	// #10
  40e688:	bl	401580 <putchar@plt>
  40e68c:	ldr	x0, [sp, #40]
  40e690:	ldr	w1, [x0, #12]
  40e694:	ldr	x0, [sp, #40]
  40e698:	ldr	x0, [x0, #16]
  40e69c:	ldr	w0, [x0, #12]
  40e6a0:	mov	w2, w0
  40e6a4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e6a8:	add	x0, x0, #0xef0
  40e6ac:	bl	401790 <printf@plt>
  40e6b0:	ldr	x0, [sp, #40]
  40e6b4:	ldr	x0, [x0, #32]
  40e6b8:	cmp	x0, #0x0
  40e6bc:	b.eq	40e6e4 <printf@plt+0xcf54>  // b.none
  40e6c0:	ldr	x0, [sp, #40]
  40e6c4:	ldr	w1, [x0, #12]
  40e6c8:	ldr	x0, [sp, #40]
  40e6cc:	ldr	x0, [x0, #32]
  40e6d0:	ldr	w0, [x0, #12]
  40e6d4:	mov	w2, w0
  40e6d8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e6dc:	add	x0, x0, #0xf08
  40e6e0:	bl	401790 <printf@plt>
  40e6e4:	ldr	x0, [sp, #40]
  40e6e8:	ldr	x0, [x0, #24]
  40e6ec:	cmp	x0, #0x0
  40e6f0:	b.eq	40e718 <printf@plt+0xcf88>  // b.none
  40e6f4:	ldr	x0, [sp, #40]
  40e6f8:	ldr	w1, [x0, #12]
  40e6fc:	ldr	x0, [sp, #40]
  40e700:	ldr	x0, [x0, #24]
  40e704:	ldr	w0, [x0, #12]
  40e708:	mov	w2, w0
  40e70c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e710:	add	x0, x0, #0xf20
  40e714:	bl	401790 <printf@plt>
  40e718:	mov	w0, #0xa                   	// #10
  40e71c:	bl	401580 <putchar@plt>
  40e720:	ldr	x0, [sp, #40]
  40e724:	ldr	w1, [x0, #12]
  40e728:	ldr	x0, [sp, #40]
  40e72c:	ldr	x0, [x0, #16]
  40e730:	ldr	w0, [x0, #12]
  40e734:	mov	w2, w0
  40e738:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e73c:	add	x0, x0, #0xf38
  40e740:	bl	401790 <printf@plt>
  40e744:	ldr	x0, [sp, #40]
  40e748:	ldr	x0, [x0, #24]
  40e74c:	cmp	x0, #0x0
  40e750:	b.eq	40e778 <printf@plt+0xcfe8>  // b.none
  40e754:	ldr	x0, [sp, #40]
  40e758:	ldr	w1, [x0, #12]
  40e75c:	ldr	x0, [sp, #40]
  40e760:	ldr	x0, [x0, #24]
  40e764:	ldr	w0, [x0, #12]
  40e768:	mov	w2, w0
  40e76c:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e770:	add	x0, x0, #0xf50
  40e774:	bl	401790 <printf@plt>
  40e778:	ldr	x0, [sp, #40]
  40e77c:	ldr	x0, [x0, #32]
  40e780:	cmp	x0, #0x0
  40e784:	b.eq	40e7ac <printf@plt+0xd01c>  // b.none
  40e788:	ldr	x0, [sp, #40]
  40e78c:	ldr	w1, [x0, #12]
  40e790:	ldr	x0, [sp, #40]
  40e794:	ldr	x0, [x0, #32]
  40e798:	ldr	w0, [x0, #12]
  40e79c:	mov	w2, w0
  40e7a0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e7a4:	add	x0, x0, #0xf68
  40e7a8:	bl	401790 <printf@plt>
  40e7ac:	mov	w0, #0xa                   	// #10
  40e7b0:	bl	401580 <putchar@plt>
  40e7b4:	ldr	w0, [sp, #56]
  40e7b8:	ldp	x19, x20, [sp, #16]
  40e7bc:	ldp	x29, x30, [sp], #64
  40e7c0:	ret
  40e7c4:	stp	x29, x30, [sp, #-32]!
  40e7c8:	mov	x29, sp
  40e7cc:	str	x0, [sp, #24]
  40e7d0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e7d4:	add	x0, x0, #0xa4c
  40e7d8:	ldr	w0, [x0]
  40e7dc:	cmp	w0, #0x0
  40e7e0:	b.ne	40e974 <printf@plt+0xd1e4>  // b.any
  40e7e4:	ldr	x0, [sp, #24]
  40e7e8:	ldr	x2, [x0, #16]
  40e7ec:	ldr	x0, [sp, #24]
  40e7f0:	ldr	x0, [x0, #16]
  40e7f4:	ldr	x0, [x0]
  40e7f8:	add	x0, x0, #0x30
  40e7fc:	ldr	x1, [x0]
  40e800:	mov	x0, x2
  40e804:	blr	x1
  40e808:	ldr	x0, [sp, #24]
  40e80c:	ldr	x0, [x0, #32]
  40e810:	cmp	x0, #0x0
  40e814:	b.eq	40e89c <printf@plt+0xd10c>  // b.none
  40e818:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e81c:	add	x0, x0, #0xf80
  40e820:	bl	401790 <printf@plt>
  40e824:	ldr	x0, [sp, #24]
  40e828:	ldr	w0, [x0, #12]
  40e82c:	mov	w1, w0
  40e830:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e834:	add	x0, x0, #0xf88
  40e838:	bl	401790 <printf@plt>
  40e83c:	ldr	x0, [sp, #24]
  40e840:	ldr	w0, [x0, #12]
  40e844:	mov	w1, w0
  40e848:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e84c:	add	x0, x0, #0xf98
  40e850:	bl	401790 <printf@plt>
  40e854:	ldr	x0, [sp, #24]
  40e858:	ldr	x2, [x0, #32]
  40e85c:	ldr	x0, [sp, #24]
  40e860:	ldr	x0, [x0, #32]
  40e864:	ldr	x0, [x0]
  40e868:	add	x0, x0, #0x30
  40e86c:	ldr	x1, [x0]
  40e870:	mov	x0, x2
  40e874:	blr	x1
  40e878:	ldr	x0, [sp, #24]
  40e87c:	ldr	w0, [x0, #12]
  40e880:	mov	w1, w0
  40e884:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e888:	add	x0, x0, #0xfa8
  40e88c:	bl	401790 <printf@plt>
  40e890:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e894:	add	x0, x0, #0xfb8
  40e898:	bl	401790 <printf@plt>
  40e89c:	ldr	x0, [sp, #24]
  40e8a0:	ldr	x0, [x0, #24]
  40e8a4:	cmp	x0, #0x0
  40e8a8:	b.eq	40e94c <printf@plt+0xd1bc>  // b.none
  40e8ac:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e8b0:	add	x0, x0, #0xf80
  40e8b4:	bl	401790 <printf@plt>
  40e8b8:	ldr	x0, [sp, #24]
  40e8bc:	ldr	w0, [x0, #12]
  40e8c0:	mov	w1, w0
  40e8c4:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e8c8:	add	x0, x0, #0xfc0
  40e8cc:	bl	401790 <printf@plt>
  40e8d0:	ldr	x0, [sp, #24]
  40e8d4:	ldr	w0, [x0, #12]
  40e8d8:	mov	w1, w0
  40e8dc:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e8e0:	add	x0, x0, #0xf98
  40e8e4:	bl	401790 <printf@plt>
  40e8e8:	ldr	x0, [sp, #24]
  40e8ec:	ldr	x0, [x0, #16]
  40e8f0:	ldr	w0, [x0, #12]
  40e8f4:	mov	w1, w0
  40e8f8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e8fc:	add	x0, x0, #0xfd0
  40e900:	bl	401790 <printf@plt>
  40e904:	ldr	x0, [sp, #24]
  40e908:	ldr	x2, [x0, #24]
  40e90c:	ldr	x0, [sp, #24]
  40e910:	ldr	x0, [x0, #24]
  40e914:	ldr	x0, [x0]
  40e918:	add	x0, x0, #0x30
  40e91c:	ldr	x1, [x0]
  40e920:	mov	x0, x2
  40e924:	blr	x1
  40e928:	ldr	x0, [sp, #24]
  40e92c:	ldr	w0, [x0, #12]
  40e930:	mov	w1, w0
  40e934:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e938:	add	x0, x0, #0xfa8
  40e93c:	bl	401790 <printf@plt>
  40e940:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e944:	add	x0, x0, #0xfb8
  40e948:	bl	401790 <printf@plt>
  40e94c:	ldr	x0, [sp, #24]
  40e950:	ldr	w1, [x0, #12]
  40e954:	ldr	x0, [sp, #24]
  40e958:	ldr	x0, [x0, #16]
  40e95c:	ldr	w0, [x0, #12]
  40e960:	mov	w2, w0
  40e964:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e968:	add	x0, x0, #0xfe0
  40e96c:	bl	401790 <printf@plt>
  40e970:	b	40eb14 <printf@plt+0xd384>
  40e974:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e978:	add	x0, x0, #0xa4c
  40e97c:	ldr	w0, [x0]
  40e980:	cmp	w0, #0x1
  40e984:	b.ne	40eb14 <printf@plt+0xd384>  // b.any
  40e988:	ldr	x0, [sp, #24]
  40e98c:	ldr	x0, [x0, #32]
  40e990:	cmp	x0, #0x0
  40e994:	b.eq	40ea30 <printf@plt+0xd2a0>  // b.none
  40e998:	ldr	x0, [sp, #24]
  40e99c:	ldr	x0, [x0, #24]
  40e9a0:	cmp	x0, #0x0
  40e9a4:	b.eq	40ea30 <printf@plt+0xd2a0>  // b.none
  40e9a8:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x5bdc>
  40e9ac:	add	x0, x0, #0xff8
  40e9b0:	bl	401790 <printf@plt>
  40e9b4:	ldr	x0, [sp, #24]
  40e9b8:	ldr	x2, [x0, #16]
  40e9bc:	ldr	x0, [sp, #24]
  40e9c0:	ldr	x0, [x0, #16]
  40e9c4:	ldr	x0, [x0]
  40e9c8:	add	x0, x0, #0x30
  40e9cc:	ldr	x1, [x0]
  40e9d0:	mov	x0, x2
  40e9d4:	blr	x1
  40e9d8:	ldr	x0, [sp, #24]
  40e9dc:	ldr	x2, [x0, #24]
  40e9e0:	ldr	x0, [sp, #24]
  40e9e4:	ldr	x0, [x0, #24]
  40e9e8:	ldr	x0, [x0]
  40e9ec:	add	x0, x0, #0x30
  40e9f0:	ldr	x1, [x0]
  40e9f4:	mov	x0, x2
  40e9f8:	blr	x1
  40e9fc:	ldr	x0, [sp, #24]
  40ea00:	ldr	x2, [x0, #32]
  40ea04:	ldr	x0, [sp, #24]
  40ea08:	ldr	x0, [x0, #32]
  40ea0c:	ldr	x0, [x0]
  40ea10:	add	x0, x0, #0x30
  40ea14:	ldr	x1, [x0]
  40ea18:	mov	x0, x2
  40ea1c:	blr	x1
  40ea20:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ea24:	add	x0, x0, #0x8
  40ea28:	bl	401790 <printf@plt>
  40ea2c:	b	40eb14 <printf@plt+0xd384>
  40ea30:	ldr	x0, [sp, #24]
  40ea34:	ldr	x0, [x0, #32]
  40ea38:	cmp	x0, #0x0
  40ea3c:	b.eq	40eaa4 <printf@plt+0xd314>  // b.none
  40ea40:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ea44:	add	x0, x0, #0x18
  40ea48:	bl	401790 <printf@plt>
  40ea4c:	ldr	x0, [sp, #24]
  40ea50:	ldr	x2, [x0, #16]
  40ea54:	ldr	x0, [sp, #24]
  40ea58:	ldr	x0, [x0, #16]
  40ea5c:	ldr	x0, [x0]
  40ea60:	add	x0, x0, #0x30
  40ea64:	ldr	x1, [x0]
  40ea68:	mov	x0, x2
  40ea6c:	blr	x1
  40ea70:	ldr	x0, [sp, #24]
  40ea74:	ldr	x2, [x0, #32]
  40ea78:	ldr	x0, [sp, #24]
  40ea7c:	ldr	x0, [x0, #32]
  40ea80:	ldr	x0, [x0]
  40ea84:	add	x0, x0, #0x30
  40ea88:	ldr	x1, [x0]
  40ea8c:	mov	x0, x2
  40ea90:	blr	x1
  40ea94:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ea98:	add	x0, x0, #0x20
  40ea9c:	bl	401790 <printf@plt>
  40eaa0:	b	40eb14 <printf@plt+0xd384>
  40eaa4:	ldr	x0, [sp, #24]
  40eaa8:	ldr	x0, [x0, #24]
  40eaac:	cmp	x0, #0x0
  40eab0:	b.eq	40eb14 <printf@plt+0xd384>  // b.none
  40eab4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40eab8:	add	x0, x0, #0x28
  40eabc:	bl	401790 <printf@plt>
  40eac0:	ldr	x0, [sp, #24]
  40eac4:	ldr	x2, [x0, #16]
  40eac8:	ldr	x0, [sp, #24]
  40eacc:	ldr	x0, [x0, #16]
  40ead0:	ldr	x0, [x0]
  40ead4:	add	x0, x0, #0x30
  40ead8:	ldr	x1, [x0]
  40eadc:	mov	x0, x2
  40eae0:	blr	x1
  40eae4:	ldr	x0, [sp, #24]
  40eae8:	ldr	x2, [x0, #24]
  40eaec:	ldr	x0, [sp, #24]
  40eaf0:	ldr	x0, [x0, #24]
  40eaf4:	ldr	x0, [x0]
  40eaf8:	add	x0, x0, #0x30
  40eafc:	ldr	x1, [x0]
  40eb00:	mov	x0, x2
  40eb04:	blr	x1
  40eb08:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40eb0c:	add	x0, x0, #0x30
  40eb10:	bl	401790 <printf@plt>
  40eb14:	nop
  40eb18:	ldp	x29, x30, [sp], #32
  40eb1c:	ret
  40eb20:	stp	x29, x30, [sp, #-32]!
  40eb24:	mov	x29, sp
  40eb28:	str	x0, [sp, #24]
  40eb2c:	str	w1, [sp, #20]
  40eb30:	ldr	x0, [sp, #24]
  40eb34:	ldr	x3, [x0, #16]
  40eb38:	ldr	x0, [sp, #24]
  40eb3c:	ldr	x0, [x0, #16]
  40eb40:	ldr	x0, [x0]
  40eb44:	add	x0, x0, #0x68
  40eb48:	ldr	x2, [x0]
  40eb4c:	ldr	w0, [sp, #20]
  40eb50:	and	w0, w0, #0xfffffffd
  40eb54:	mov	w1, w0
  40eb58:	mov	x0, x3
  40eb5c:	blr	x2
  40eb60:	nop
  40eb64:	ldp	x29, x30, [sp], #32
  40eb68:	ret
  40eb6c:	stp	x29, x30, [sp, #-32]!
  40eb70:	mov	x29, sp
  40eb74:	str	x0, [sp, #24]
  40eb78:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40eb7c:	add	x0, x0, #0xa18
  40eb80:	ldr	x0, [x0]
  40eb84:	mov	x3, x0
  40eb88:	mov	x2, #0x2                   	// #2
  40eb8c:	mov	x1, #0x1                   	// #1
  40eb90:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40eb94:	add	x0, x0, #0x38
  40eb98:	bl	401720 <fwrite@plt>
  40eb9c:	ldr	x0, [sp, #24]
  40eba0:	ldr	x2, [x0, #16]
  40eba4:	ldr	x0, [sp, #24]
  40eba8:	ldr	x0, [x0, #16]
  40ebac:	ldr	x0, [x0]
  40ebb0:	ldr	x1, [x0]
  40ebb4:	mov	x0, x2
  40ebb8:	blr	x1
  40ebbc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ebc0:	add	x0, x0, #0xa18
  40ebc4:	ldr	x0, [x0]
  40ebc8:	mov	x3, x0
  40ebcc:	mov	x2, #0x2                   	// #2
  40ebd0:	mov	x1, #0x1                   	// #1
  40ebd4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ebd8:	add	x0, x0, #0x40
  40ebdc:	bl	401720 <fwrite@plt>
  40ebe0:	ldr	x0, [sp, #24]
  40ebe4:	ldr	x0, [x0, #24]
  40ebe8:	cmp	x0, #0x0
  40ebec:	b.eq	40ec58 <printf@plt+0xd4c8>  // b.none
  40ebf0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ebf4:	add	x0, x0, #0xa18
  40ebf8:	ldr	x0, [x0]
  40ebfc:	mov	x3, x0
  40ec00:	mov	x2, #0x7                   	// #7
  40ec04:	mov	x1, #0x1                   	// #1
  40ec08:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ec0c:	add	x0, x0, #0x48
  40ec10:	bl	401720 <fwrite@plt>
  40ec14:	ldr	x0, [sp, #24]
  40ec18:	ldr	x2, [x0, #24]
  40ec1c:	ldr	x0, [sp, #24]
  40ec20:	ldr	x0, [x0, #24]
  40ec24:	ldr	x0, [x0]
  40ec28:	ldr	x1, [x0]
  40ec2c:	mov	x0, x2
  40ec30:	blr	x1
  40ec34:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ec38:	add	x0, x0, #0xa18
  40ec3c:	ldr	x0, [x0]
  40ec40:	mov	x3, x0
  40ec44:	mov	x2, #0x2                   	// #2
  40ec48:	mov	x1, #0x1                   	// #1
  40ec4c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ec50:	add	x0, x0, #0x40
  40ec54:	bl	401720 <fwrite@plt>
  40ec58:	ldr	x0, [sp, #24]
  40ec5c:	ldr	x0, [x0, #32]
  40ec60:	cmp	x0, #0x0
  40ec64:	b.eq	40ecd0 <printf@plt+0xd540>  // b.none
  40ec68:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ec6c:	add	x0, x0, #0xa18
  40ec70:	ldr	x0, [x0]
  40ec74:	mov	x3, x0
  40ec78:	mov	x2, #0x7                   	// #7
  40ec7c:	mov	x1, #0x1                   	// #1
  40ec80:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ec84:	add	x0, x0, #0x50
  40ec88:	bl	401720 <fwrite@plt>
  40ec8c:	ldr	x0, [sp, #24]
  40ec90:	ldr	x2, [x0, #32]
  40ec94:	ldr	x0, [sp, #24]
  40ec98:	ldr	x0, [x0, #32]
  40ec9c:	ldr	x0, [x0]
  40eca0:	ldr	x1, [x0]
  40eca4:	mov	x0, x2
  40eca8:	blr	x1
  40ecac:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ecb0:	add	x0, x0, #0xa18
  40ecb4:	ldr	x0, [x0]
  40ecb8:	mov	x3, x0
  40ecbc:	mov	x2, #0x2                   	// #2
  40ecc0:	mov	x1, #0x1                   	// #1
  40ecc4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ecc8:	add	x0, x0, #0x40
  40eccc:	bl	401720 <fwrite@plt>
  40ecd0:	nop
  40ecd4:	ldp	x29, x30, [sp], #32
  40ecd8:	ret
  40ecdc:	stp	x29, x30, [sp, #-32]!
  40ece0:	mov	x29, sp
  40ece4:	str	x0, [sp, #24]
  40ece8:	str	w1, [sp, #20]
  40ecec:	ldr	x0, [sp, #24]
  40ecf0:	ldr	x0, [x0, #32]
  40ecf4:	cmp	x0, #0x0
  40ecf8:	b.eq	40ed2c <printf@plt+0xd59c>  // b.none
  40ecfc:	ldr	x0, [sp, #24]
  40ed00:	ldr	x3, [x0, #32]
  40ed04:	ldr	x0, [sp, #24]
  40ed08:	ldr	x0, [x0, #32]
  40ed0c:	ldr	x0, [x0]
  40ed10:	add	x0, x0, #0x70
  40ed14:	ldr	x2, [x0]
  40ed18:	ldr	w0, [sp, #20]
  40ed1c:	add	w0, w0, #0x1
  40ed20:	mov	w1, w0
  40ed24:	mov	x0, x3
  40ed28:	blr	x2
  40ed2c:	ldr	x0, [sp, #24]
  40ed30:	ldr	x0, [x0, #24]
  40ed34:	cmp	x0, #0x0
  40ed38:	b.eq	40ed6c <printf@plt+0xd5dc>  // b.none
  40ed3c:	ldr	x0, [sp, #24]
  40ed40:	ldr	x3, [x0, #24]
  40ed44:	ldr	x0, [sp, #24]
  40ed48:	ldr	x0, [x0, #24]
  40ed4c:	ldr	x0, [x0]
  40ed50:	add	x0, x0, #0x70
  40ed54:	ldr	x2, [x0]
  40ed58:	ldr	w0, [sp, #20]
  40ed5c:	add	w0, w0, #0x1
  40ed60:	mov	w1, w0
  40ed64:	mov	x0, x3
  40ed68:	blr	x2
  40ed6c:	ldr	x0, [sp, #24]
  40ed70:	ldr	x3, [x0, #16]
  40ed74:	ldr	x0, [sp, #24]
  40ed78:	ldr	x0, [x0, #16]
  40ed7c:	ldr	x0, [x0]
  40ed80:	add	x0, x0, #0x70
  40ed84:	ldr	x2, [x0]
  40ed88:	ldr	w1, [sp, #20]
  40ed8c:	mov	x0, x3
  40ed90:	blr	x2
  40ed94:	nop
  40ed98:	ldp	x29, x30, [sp], #32
  40ed9c:	ret
  40eda0:	stp	x29, x30, [sp, #-32]!
  40eda4:	mov	x29, sp
  40eda8:	str	w0, [sp, #28]
  40edac:	str	w1, [sp, #24]
  40edb0:	ldr	w0, [sp, #28]
  40edb4:	cmp	w0, #0x1
  40edb8:	b.ne	40edd8 <printf@plt+0xd648>  // b.any
  40edbc:	ldr	w1, [sp, #24]
  40edc0:	mov	w0, #0xffff                	// #65535
  40edc4:	cmp	w1, w0
  40edc8:	b.ne	40edd8 <printf@plt+0xd648>  // b.any
  40edcc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40edd0:	add	x0, x0, #0x338
  40edd4:	bl	416604 <printf@plt+0x14e74>
  40edd8:	nop
  40eddc:	ldp	x29, x30, [sp], #32
  40ede0:	ret
  40ede4:	stp	x29, x30, [sp, #-16]!
  40ede8:	mov	x29, sp
  40edec:	mov	w1, #0xffff                	// #65535
  40edf0:	mov	w0, #0x1                   	// #1
  40edf4:	bl	40eda0 <printf@plt+0xd610>
  40edf8:	ldp	x29, x30, [sp], #16
  40edfc:	ret
  40ee00:	stp	x29, x30, [sp, #-64]!
  40ee04:	mov	x29, sp
  40ee08:	stp	x19, x20, [sp, #16]
  40ee0c:	str	x0, [sp, #40]
  40ee10:	ldr	x0, [sp, #40]
  40ee14:	ldr	x0, [x0]
  40ee18:	add	x0, x0, #0x38
  40ee1c:	ldr	x1, [x0]
  40ee20:	ldr	x0, [sp, #40]
  40ee24:	blr	x1
  40ee28:	str	x0, [sp, #56]
  40ee2c:	ldr	x0, [sp, #56]
  40ee30:	cmp	x0, #0x0
  40ee34:	b.eq	40ee60 <printf@plt+0xd6d0>  // b.none
  40ee38:	ldr	x0, [sp, #56]
  40ee3c:	ldr	x0, [x0, #32]
  40ee40:	ldr	x1, [x0]
  40ee44:	ldr	x0, [sp, #56]
  40ee48:	ldr	x19, [x0, #32]
  40ee4c:	mov	x0, x1
  40ee50:	bl	40ee00 <printf@plt+0xd670>
  40ee54:	str	x0, [x19]
  40ee58:	ldr	x19, [sp, #56]
  40ee5c:	b	40ee78 <printf@plt+0xd6e8>
  40ee60:	mov	x0, #0x18                  	// #24
  40ee64:	bl	419368 <_Znwm@@Base>
  40ee68:	mov	x19, x0
  40ee6c:	ldr	x1, [sp, #40]
  40ee70:	mov	x0, x19
  40ee74:	bl	40eea4 <printf@plt+0xd714>
  40ee78:	mov	x0, x19
  40ee7c:	b	40ee98 <printf@plt+0xd708>
  40ee80:	mov	x20, x0
  40ee84:	mov	x1, #0x18                  	// #24
  40ee88:	mov	x0, x19
  40ee8c:	bl	419424 <_ZdlPvm@@Base>
  40ee90:	mov	x0, x20
  40ee94:	bl	401730 <_Unwind_Resume@plt>
  40ee98:	ldp	x19, x20, [sp, #16]
  40ee9c:	ldp	x29, x30, [sp], #64
  40eea0:	ret
  40eea4:	stp	x29, x30, [sp, #-32]!
  40eea8:	mov	x29, sp
  40eeac:	str	x0, [sp, #24]
  40eeb0:	str	x1, [sp, #16]
  40eeb4:	ldr	x0, [sp, #24]
  40eeb8:	ldr	x1, [sp, #16]
  40eebc:	bl	4081fc <printf@plt+0x6a6c>
  40eec0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40eec4:	add	x1, x0, #0x278
  40eec8:	ldr	x0, [sp, #24]
  40eecc:	str	x1, [x0]
  40eed0:	nop
  40eed4:	ldp	x29, x30, [sp], #32
  40eed8:	ret
  40eedc:	stp	x29, x30, [sp, #-32]!
  40eee0:	mov	x29, sp
  40eee4:	str	x0, [sp, #24]
  40eee8:	ldr	x0, [sp, #24]
  40eeec:	ldr	x2, [x0, #16]
  40eef0:	ldr	x0, [sp, #24]
  40eef4:	ldr	x0, [x0, #16]
  40eef8:	ldr	x0, [x0]
  40eefc:	add	x0, x0, #0x30
  40ef00:	ldr	x1, [x0]
  40ef04:	mov	x0, x2
  40ef08:	blr	x1
  40ef0c:	nop
  40ef10:	ldp	x29, x30, [sp], #32
  40ef14:	ret
  40ef18:	stp	x29, x30, [sp, #-48]!
  40ef1c:	mov	x29, sp
  40ef20:	str	x0, [sp, #24]
  40ef24:	str	w1, [sp, #20]
  40ef28:	ldr	x0, [sp, #24]
  40ef2c:	ldr	x3, [x0, #16]
  40ef30:	ldr	x0, [sp, #24]
  40ef34:	ldr	x0, [x0, #16]
  40ef38:	ldr	x0, [x0]
  40ef3c:	add	x0, x0, #0x18
  40ef40:	ldr	x2, [x0]
  40ef44:	ldr	w1, [sp, #20]
  40ef48:	mov	x0, x3
  40ef4c:	blr	x2
  40ef50:	str	w0, [sp, #44]
  40ef54:	ldr	w0, [sp, #44]
  40ef58:	cmp	w0, #0x0
  40ef5c:	b.eq	40ef84 <printf@plt+0xd7f4>  // b.none
  40ef60:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40ef64:	add	x3, x0, #0xea0
  40ef68:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40ef6c:	add	x2, x0, #0xea0
  40ef70:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40ef74:	add	x1, x0, #0xea0
  40ef78:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ef7c:	add	x0, x0, #0x148
  40ef80:	bl	417270 <printf@plt+0x15ae0>
  40ef84:	ldr	x0, [sp, #24]
  40ef88:	ldr	w1, [x0, #12]
  40ef8c:	ldr	x0, [sp, #24]
  40ef90:	ldr	x0, [x0, #16]
  40ef94:	ldr	w0, [x0, #12]
  40ef98:	mov	w2, w0
  40ef9c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40efa0:	add	x0, x0, #0x168
  40efa4:	bl	401790 <printf@plt>
  40efa8:	ldr	x0, [sp, #24]
  40efac:	ldr	w1, [x0, #12]
  40efb0:	ldr	x0, [sp, #24]
  40efb4:	ldr	x0, [x0, #16]
  40efb8:	ldr	w0, [x0, #12]
  40efbc:	mov	w2, w0
  40efc0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40efc4:	add	x0, x0, #0x180
  40efc8:	bl	401790 <printf@plt>
  40efcc:	ldr	x0, [sp, #24]
  40efd0:	ldr	w1, [x0, #12]
  40efd4:	ldr	x0, [sp, #24]
  40efd8:	ldr	x0, [x0, #16]
  40efdc:	ldr	w0, [x0, #12]
  40efe0:	mov	w2, w0
  40efe4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40efe8:	add	x0, x0, #0x198
  40efec:	bl	401790 <printf@plt>
  40eff0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40eff4:	add	x0, x0, #0x1b0
  40eff8:	bl	401470 <puts@plt>
  40effc:	mov	w0, #0x1                   	// #1
  40f000:	ldp	x29, x30, [sp], #48
  40f004:	ret
  40f008:	stp	x29, x30, [sp, #-32]!
  40f00c:	mov	x29, sp
  40f010:	str	x0, [sp, #24]
  40f014:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f018:	add	x0, x0, #0xa18
  40f01c:	ldr	x0, [x0]
  40f020:	mov	x3, x0
  40f024:	mov	x2, #0x7                   	// #7
  40f028:	mov	x1, #0x1                   	// #1
  40f02c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f030:	add	x0, x0, #0x1c0
  40f034:	bl	401720 <fwrite@plt>
  40f038:	ldr	x0, [sp, #24]
  40f03c:	ldr	x2, [x0, #16]
  40f040:	ldr	x0, [sp, #24]
  40f044:	ldr	x0, [x0, #16]
  40f048:	ldr	x0, [x0]
  40f04c:	ldr	x1, [x0]
  40f050:	mov	x0, x2
  40f054:	blr	x1
  40f058:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f05c:	add	x0, x0, #0xa18
  40f060:	ldr	x0, [x0]
  40f064:	mov	x3, x0
  40f068:	mov	x2, #0x2                   	// #2
  40f06c:	mov	x1, #0x1                   	// #1
  40f070:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f074:	add	x0, x0, #0x1c8
  40f078:	bl	401720 <fwrite@plt>
  40f07c:	nop
  40f080:	ldp	x29, x30, [sp], #32
  40f084:	ret
  40f088:	stp	x29, x30, [sp, #-64]!
  40f08c:	mov	x29, sp
  40f090:	stp	x19, x20, [sp, #16]
  40f094:	str	x0, [sp, #40]
  40f098:	ldr	x0, [sp, #40]
  40f09c:	ldr	x0, [x0]
  40f0a0:	add	x0, x0, #0x38
  40f0a4:	ldr	x1, [x0]
  40f0a8:	ldr	x0, [sp, #40]
  40f0ac:	blr	x1
  40f0b0:	str	x0, [sp, #56]
  40f0b4:	ldr	x0, [sp, #56]
  40f0b8:	cmp	x0, #0x0
  40f0bc:	b.eq	40f0e8 <printf@plt+0xd958>  // b.none
  40f0c0:	ldr	x0, [sp, #56]
  40f0c4:	ldr	x0, [x0, #32]
  40f0c8:	ldr	x1, [x0]
  40f0cc:	ldr	x0, [sp, #56]
  40f0d0:	ldr	x19, [x0, #32]
  40f0d4:	mov	x0, x1
  40f0d8:	bl	40f088 <printf@plt+0xd8f8>
  40f0dc:	str	x0, [x19]
  40f0e0:	ldr	x19, [sp, #56]
  40f0e4:	b	40f100 <printf@plt+0xd970>
  40f0e8:	mov	x0, #0x18                  	// #24
  40f0ec:	bl	419368 <_Znwm@@Base>
  40f0f0:	mov	x19, x0
  40f0f4:	ldr	x1, [sp, #40]
  40f0f8:	mov	x0, x19
  40f0fc:	bl	40f12c <printf@plt+0xd99c>
  40f100:	mov	x0, x19
  40f104:	b	40f120 <printf@plt+0xd990>
  40f108:	mov	x20, x0
  40f10c:	mov	x1, #0x18                  	// #24
  40f110:	mov	x0, x19
  40f114:	bl	419424 <_ZdlPvm@@Base>
  40f118:	mov	x0, x20
  40f11c:	bl	401730 <_Unwind_Resume@plt>
  40f120:	ldp	x19, x20, [sp, #16]
  40f124:	ldp	x29, x30, [sp], #64
  40f128:	ret
  40f12c:	stp	x29, x30, [sp, #-32]!
  40f130:	mov	x29, sp
  40f134:	str	x0, [sp, #24]
  40f138:	str	x1, [sp, #16]
  40f13c:	ldr	x0, [sp, #24]
  40f140:	ldr	x1, [sp, #16]
  40f144:	bl	4081fc <printf@plt+0x6a6c>
  40f148:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f14c:	add	x1, x0, #0x1f0
  40f150:	ldr	x0, [sp, #24]
  40f154:	str	x1, [x0]
  40f158:	nop
  40f15c:	ldp	x29, x30, [sp], #32
  40f160:	ret
  40f164:	stp	x29, x30, [sp, #-32]!
  40f168:	mov	x29, sp
  40f16c:	str	x0, [sp, #24]
  40f170:	ldr	x0, [sp, #24]
  40f174:	ldr	x2, [x0, #16]
  40f178:	ldr	x0, [sp, #24]
  40f17c:	ldr	x0, [x0, #16]
  40f180:	ldr	x0, [x0]
  40f184:	add	x0, x0, #0x30
  40f188:	ldr	x1, [x0]
  40f18c:	mov	x0, x2
  40f190:	blr	x1
  40f194:	nop
  40f198:	ldp	x29, x30, [sp], #32
  40f19c:	ret
  40f1a0:	stp	x29, x30, [sp, #-48]!
  40f1a4:	mov	x29, sp
  40f1a8:	str	x0, [sp, #24]
  40f1ac:	str	w1, [sp, #20]
  40f1b0:	ldr	x0, [sp, #24]
  40f1b4:	ldr	x3, [x0, #16]
  40f1b8:	ldr	x0, [sp, #24]
  40f1bc:	ldr	x0, [x0, #16]
  40f1c0:	ldr	x0, [x0]
  40f1c4:	add	x0, x0, #0x18
  40f1c8:	ldr	x2, [x0]
  40f1cc:	ldr	w1, [sp, #20]
  40f1d0:	mov	x0, x3
  40f1d4:	blr	x2
  40f1d8:	str	w0, [sp, #44]
  40f1dc:	ldr	w0, [sp, #44]
  40f1e0:	cmp	w0, #0x0
  40f1e4:	b.eq	40f20c <printf@plt+0xda7c>  // b.none
  40f1e8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40f1ec:	add	x3, x0, #0xea0
  40f1f0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40f1f4:	add	x2, x0, #0xea0
  40f1f8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40f1fc:	add	x1, x0, #0xea0
  40f200:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f204:	add	x0, x0, #0x148
  40f208:	bl	417270 <printf@plt+0x15ae0>
  40f20c:	ldr	x0, [sp, #24]
  40f210:	ldr	w1, [x0, #12]
  40f214:	ldr	x0, [sp, #24]
  40f218:	ldr	x0, [x0, #16]
  40f21c:	ldr	w0, [x0, #12]
  40f220:	mov	w2, w0
  40f224:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f228:	add	x0, x0, #0x168
  40f22c:	bl	401790 <printf@plt>
  40f230:	ldr	x0, [sp, #24]
  40f234:	ldr	w1, [x0, #12]
  40f238:	ldr	x0, [sp, #24]
  40f23c:	ldr	x0, [x0, #16]
  40f240:	ldr	w0, [x0, #12]
  40f244:	mov	w2, w0
  40f248:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f24c:	add	x0, x0, #0x180
  40f250:	bl	401790 <printf@plt>
  40f254:	ldr	x0, [sp, #24]
  40f258:	ldr	w1, [x0, #12]
  40f25c:	ldr	x0, [sp, #24]
  40f260:	ldr	x0, [x0, #16]
  40f264:	ldr	w0, [x0, #12]
  40f268:	mov	w2, w0
  40f26c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f270:	add	x0, x0, #0x198
  40f274:	bl	401790 <printf@plt>
  40f278:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f27c:	add	x0, x0, #0x1b0
  40f280:	bl	401470 <puts@plt>
  40f284:	mov	w0, #0x2                   	// #2
  40f288:	ldp	x29, x30, [sp], #48
  40f28c:	ret
  40f290:	stp	x29, x30, [sp, #-32]!
  40f294:	mov	x29, sp
  40f298:	str	x0, [sp, #24]
  40f29c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f2a0:	add	x0, x0, #0xa18
  40f2a4:	ldr	x0, [x0]
  40f2a8:	mov	x3, x0
  40f2ac:	mov	x2, #0x9                   	// #9
  40f2b0:	mov	x1, #0x1                   	// #1
  40f2b4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f2b8:	add	x0, x0, #0x1d0
  40f2bc:	bl	401720 <fwrite@plt>
  40f2c0:	ldr	x0, [sp, #24]
  40f2c4:	ldr	x2, [x0, #16]
  40f2c8:	ldr	x0, [sp, #24]
  40f2cc:	ldr	x0, [x0, #16]
  40f2d0:	ldr	x0, [x0]
  40f2d4:	ldr	x1, [x0]
  40f2d8:	mov	x0, x2
  40f2dc:	blr	x1
  40f2e0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f2e4:	add	x0, x0, #0xa18
  40f2e8:	ldr	x0, [x0]
  40f2ec:	mov	x3, x0
  40f2f0:	mov	x2, #0x2                   	// #2
  40f2f4:	mov	x1, #0x1                   	// #1
  40f2f8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f2fc:	add	x0, x0, #0x1c8
  40f300:	bl	401720 <fwrite@plt>
  40f304:	nop
  40f308:	ldp	x29, x30, [sp], #32
  40f30c:	ret
  40f310:	stp	x29, x30, [sp, #-32]!
  40f314:	mov	x29, sp
  40f318:	str	w0, [sp, #28]
  40f31c:	str	w1, [sp, #24]
  40f320:	ldr	w0, [sp, #28]
  40f324:	cmp	w0, #0x1
  40f328:	b.ne	40f348 <printf@plt+0xdbb8>  // b.any
  40f32c:	ldr	w1, [sp, #24]
  40f330:	mov	w0, #0xffff                	// #65535
  40f334:	cmp	w1, w0
  40f338:	b.ne	40f348 <printf@plt+0xdbb8>  // b.any
  40f33c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  40f340:	add	x0, x0, #0x340
  40f344:	bl	416604 <printf@plt+0x14e74>
  40f348:	nop
  40f34c:	ldp	x29, x30, [sp], #32
  40f350:	ret
  40f354:	stp	x29, x30, [sp, #-16]!
  40f358:	mov	x29, sp
  40f35c:	mov	w1, #0xffff                	// #65535
  40f360:	mov	w0, #0x1                   	// #1
  40f364:	bl	40f310 <printf@plt+0xdb80>
  40f368:	ldp	x29, x30, [sp], #16
  40f36c:	ret
  40f370:	stp	x29, x30, [sp, #-32]!
  40f374:	mov	x29, sp
  40f378:	str	x0, [sp, #24]
  40f37c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f380:	add	x1, x0, #0x1f0
  40f384:	ldr	x0, [sp, #24]
  40f388:	str	x1, [x0]
  40f38c:	ldr	x0, [sp, #24]
  40f390:	bl	408250 <printf@plt+0x6ac0>
  40f394:	nop
  40f398:	ldp	x29, x30, [sp], #32
  40f39c:	ret
  40f3a0:	stp	x29, x30, [sp, #-32]!
  40f3a4:	mov	x29, sp
  40f3a8:	str	x0, [sp, #24]
  40f3ac:	ldr	x0, [sp, #24]
  40f3b0:	bl	40f370 <printf@plt+0xdbe0>
  40f3b4:	mov	x1, #0x18                  	// #24
  40f3b8:	ldr	x0, [sp, #24]
  40f3bc:	bl	419424 <_ZdlPvm@@Base>
  40f3c0:	ldp	x29, x30, [sp], #32
  40f3c4:	ret
  40f3c8:	stp	x29, x30, [sp, #-32]!
  40f3cc:	mov	x29, sp
  40f3d0:	str	x0, [sp, #24]
  40f3d4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f3d8:	add	x1, x0, #0x278
  40f3dc:	ldr	x0, [sp, #24]
  40f3e0:	str	x1, [x0]
  40f3e4:	ldr	x0, [sp, #24]
  40f3e8:	bl	408250 <printf@plt+0x6ac0>
  40f3ec:	nop
  40f3f0:	ldp	x29, x30, [sp], #32
  40f3f4:	ret
  40f3f8:	stp	x29, x30, [sp, #-32]!
  40f3fc:	mov	x29, sp
  40f400:	str	x0, [sp, #24]
  40f404:	ldr	x0, [sp, #24]
  40f408:	bl	40f3c8 <printf@plt+0xdc38>
  40f40c:	mov	x1, #0x18                  	// #24
  40f410:	ldr	x0, [sp, #24]
  40f414:	bl	419424 <_ZdlPvm@@Base>
  40f418:	ldp	x29, x30, [sp], #32
  40f41c:	ret
  40f420:	stp	x29, x30, [sp, #-48]!
  40f424:	mov	x29, sp
  40f428:	stp	x19, x20, [sp, #16]
  40f42c:	str	x0, [sp, #40]
  40f430:	str	x1, [sp, #32]
  40f434:	mov	x0, #0x20                  	// #32
  40f438:	bl	419368 <_Znwm@@Base>
  40f43c:	mov	x19, x0
  40f440:	ldr	x2, [sp, #32]
  40f444:	ldr	x1, [sp, #40]
  40f448:	mov	x0, x19
  40f44c:	bl	40f47c <printf@plt+0xdcec>
  40f450:	mov	x0, x19
  40f454:	b	40f470 <printf@plt+0xdce0>
  40f458:	mov	x20, x0
  40f45c:	mov	x1, #0x20                  	// #32
  40f460:	mov	x0, x19
  40f464:	bl	419424 <_ZdlPvm@@Base>
  40f468:	mov	x0, x20
  40f46c:	bl	401730 <_Unwind_Resume@plt>
  40f470:	ldp	x19, x20, [sp, #16]
  40f474:	ldp	x29, x30, [sp], #48
  40f478:	ret
  40f47c:	stp	x29, x30, [sp, #-48]!
  40f480:	mov	x29, sp
  40f484:	str	x0, [sp, #40]
  40f488:	str	x1, [sp, #32]
  40f48c:	str	x2, [sp, #24]
  40f490:	ldr	x0, [sp, #40]
  40f494:	ldr	x1, [sp, #32]
  40f498:	bl	4081fc <printf@plt+0x6a6c>
  40f49c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  40f4a0:	add	x1, x0, #0xe0
  40f4a4:	ldr	x0, [sp, #40]
  40f4a8:	str	x1, [x0]
  40f4ac:	ldr	x0, [sp, #40]
  40f4b0:	ldr	x1, [sp, #24]
  40f4b4:	str	x1, [x0, #24]
  40f4b8:	nop
  40f4bc:	ldp	x29, x30, [sp], #48
  40f4c0:	ret
  40f4c4:	stp	x29, x30, [sp, #-32]!
  40f4c8:	mov	x29, sp
  40f4cc:	str	x0, [sp, #24]
  40f4d0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  40f4d4:	add	x1, x0, #0xe0
  40f4d8:	ldr	x0, [sp, #24]
  40f4dc:	str	x1, [x0]
  40f4e0:	ldr	x0, [sp, #24]
  40f4e4:	ldr	x0, [x0, #24]
  40f4e8:	cmp	x0, #0x0
  40f4ec:	b.eq	40f500 <printf@plt+0xdd70>  // b.none
  40f4f0:	ldr	x1, [x0]
  40f4f4:	add	x1, x1, #0x10
  40f4f8:	ldr	x1, [x1]
  40f4fc:	blr	x1
  40f500:	ldr	x0, [sp, #24]
  40f504:	bl	408250 <printf@plt+0x6ac0>
  40f508:	nop
  40f50c:	ldp	x29, x30, [sp], #32
  40f510:	ret
  40f514:	stp	x29, x30, [sp, #-32]!
  40f518:	mov	x29, sp
  40f51c:	str	x0, [sp, #24]
  40f520:	ldr	x0, [sp, #24]
  40f524:	bl	40f4c4 <printf@plt+0xdd34>
  40f528:	mov	x1, #0x20                  	// #32
  40f52c:	ldr	x0, [sp, #24]
  40f530:	bl	419424 <_ZdlPvm@@Base>
  40f534:	ldp	x29, x30, [sp], #32
  40f538:	ret
  40f53c:	stp	x29, x30, [sp, #-48]!
  40f540:	mov	x29, sp
  40f544:	str	x0, [sp, #24]
  40f548:	str	w1, [sp, #20]
  40f54c:	ldr	x0, [sp, #24]
  40f550:	ldr	x3, [x0, #16]
  40f554:	ldr	x0, [sp, #24]
  40f558:	ldr	x0, [x0, #16]
  40f55c:	ldr	x0, [x0]
  40f560:	add	x0, x0, #0x18
  40f564:	ldr	x2, [x0]
  40f568:	ldr	w1, [sp, #20]
  40f56c:	mov	x0, x3
  40f570:	blr	x2
  40f574:	str	w0, [sp, #44]
  40f578:	ldr	x0, [sp, #24]
  40f57c:	ldr	x2, [x0, #16]
  40f580:	ldr	x0, [sp, #24]
  40f584:	ldr	x0, [x0, #16]
  40f588:	ldr	x0, [x0]
  40f58c:	add	x0, x0, #0x28
  40f590:	ldr	x1, [x0]
  40f594:	mov	x0, x2
  40f598:	blr	x1
  40f59c:	ldr	x0, [sp, #24]
  40f5a0:	ldr	x3, [x0, #24]
  40f5a4:	ldr	x0, [sp, #24]
  40f5a8:	ldr	x0, [x0, #24]
  40f5ac:	ldr	x0, [x0]
  40f5b0:	add	x0, x0, #0x18
  40f5b4:	ldr	x2, [x0]
  40f5b8:	ldr	w1, [sp, #20]
  40f5bc:	mov	x0, x3
  40f5c0:	blr	x2
  40f5c4:	ldr	x0, [sp, #24]
  40f5c8:	ldr	w1, [x0, #12]
  40f5cc:	ldr	x0, [sp, #24]
  40f5d0:	ldr	x0, [x0, #16]
  40f5d4:	ldr	w2, [x0, #12]
  40f5d8:	ldr	x0, [sp, #24]
  40f5dc:	ldr	x0, [x0, #24]
  40f5e0:	ldr	w3, [x0, #12]
  40f5e4:	ldr	x0, [sp, #24]
  40f5e8:	ldr	x0, [x0, #16]
  40f5ec:	ldr	w0, [x0, #12]
  40f5f0:	mov	w4, w0
  40f5f4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f5f8:	add	x0, x0, #0x380
  40f5fc:	bl	401790 <printf@plt>
  40f600:	ldr	x0, [sp, #24]
  40f604:	ldr	w1, [x0, #12]
  40f608:	ldr	x0, [sp, #24]
  40f60c:	ldr	x0, [x0, #16]
  40f610:	ldr	w2, [x0, #12]
  40f614:	ldr	x0, [sp, #24]
  40f618:	ldr	x0, [x0, #24]
  40f61c:	ldr	w3, [x0, #12]
  40f620:	ldr	x0, [sp, #24]
  40f624:	ldr	x0, [x0, #16]
  40f628:	ldr	w4, [x0, #12]
  40f62c:	ldr	x0, [sp, #24]
  40f630:	ldr	w0, [x0, #12]
  40f634:	mov	w5, w0
  40f638:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f63c:	add	x0, x0, #0x3b0
  40f640:	bl	401790 <printf@plt>
  40f644:	ldr	x0, [sp, #24]
  40f648:	ldr	w1, [x0, #12]
  40f64c:	ldr	x0, [sp, #24]
  40f650:	ldr	x0, [x0, #16]
  40f654:	ldr	w0, [x0, #12]
  40f658:	mov	w2, w0
  40f65c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f660:	add	x0, x0, #0x3e8
  40f664:	bl	401790 <printf@plt>
  40f668:	ldr	x0, [sp, #24]
  40f66c:	ldr	w1, [x0, #12]
  40f670:	ldr	x0, [sp, #24]
  40f674:	ldr	x0, [x0, #16]
  40f678:	ldr	w2, [x0, #12]
  40f67c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40f680:	add	x0, x0, #0xea8
  40f684:	ldr	w0, [x0]
  40f688:	mov	w3, w0
  40f68c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f690:	add	x0, x0, #0x400
  40f694:	bl	401790 <printf@plt>
  40f698:	ldr	x0, [sp, #24]
  40f69c:	ldr	w1, [x0, #12]
  40f6a0:	ldr	x0, [sp, #24]
  40f6a4:	ldr	x0, [x0, #24]
  40f6a8:	ldr	w2, [x0, #12]
  40f6ac:	ldr	x0, [sp, #24]
  40f6b0:	ldr	w0, [x0, #12]
  40f6b4:	mov	w3, w0
  40f6b8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f6bc:	add	x0, x0, #0x420
  40f6c0:	bl	401790 <printf@plt>
  40f6c4:	ldr	w0, [sp, #44]
  40f6c8:	cmp	w0, #0x0
  40f6cc:	b.eq	40f6f4 <printf@plt+0xdf64>  // b.none
  40f6d0:	ldr	x0, [sp, #24]
  40f6d4:	ldr	w1, [x0, #12]
  40f6d8:	ldr	x0, [sp, #24]
  40f6dc:	ldr	x0, [x0, #16]
  40f6e0:	ldr	w0, [x0, #12]
  40f6e4:	mov	w2, w0
  40f6e8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f6ec:	add	x0, x0, #0x440
  40f6f0:	bl	401790 <printf@plt>
  40f6f4:	ldr	w0, [sp, #44]
  40f6f8:	ldp	x29, x30, [sp], #48
  40f6fc:	ret
  40f700:	stp	x29, x30, [sp, #-32]!
  40f704:	mov	x29, sp
  40f708:	str	x0, [sp, #24]
  40f70c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f710:	add	x0, x0, #0xa4c
  40f714:	ldr	w0, [x0]
  40f718:	cmp	w0, #0x0
  40f71c:	b.ne	40f820 <printf@plt+0xe090>  // b.any
  40f720:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f724:	add	x0, x0, #0x468
  40f728:	bl	401790 <printf@plt>
  40f72c:	ldr	x0, [sp, #24]
  40f730:	ldr	w1, [x0, #12]
  40f734:	ldr	x0, [sp, #24]
  40f738:	ldr	x0, [x0, #16]
  40f73c:	ldr	w2, [x0, #12]
  40f740:	ldr	x0, [sp, #24]
  40f744:	ldr	x0, [x0, #24]
  40f748:	ldr	w0, [x0, #12]
  40f74c:	mov	w3, w0
  40f750:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f754:	add	x0, x0, #0x470
  40f758:	bl	401790 <printf@plt>
  40f75c:	ldr	x0, [sp, #24]
  40f760:	ldr	w0, [x0, #12]
  40f764:	mov	w1, w0
  40f768:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f76c:	add	x0, x0, #0x498
  40f770:	bl	401790 <printf@plt>
  40f774:	ldr	x0, [sp, #24]
  40f778:	ldr	x2, [x0, #24]
  40f77c:	ldr	x0, [sp, #24]
  40f780:	ldr	x0, [x0, #24]
  40f784:	ldr	x0, [x0]
  40f788:	add	x0, x0, #0x30
  40f78c:	ldr	x1, [x0]
  40f790:	mov	x0, x2
  40f794:	blr	x1
  40f798:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f79c:	add	x0, x0, #0x4a8
  40f7a0:	bl	401790 <printf@plt>
  40f7a4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f7a8:	add	x0, x0, #0x468
  40f7ac:	bl	401790 <printf@plt>
  40f7b0:	ldr	x0, [sp, #24]
  40f7b4:	ldr	w1, [x0, #12]
  40f7b8:	ldr	x0, [sp, #24]
  40f7bc:	ldr	x0, [x0, #16]
  40f7c0:	ldr	w0, [x0, #12]
  40f7c4:	mov	w2, w0
  40f7c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f7cc:	add	x0, x0, #0x4b0
  40f7d0:	bl	401790 <printf@plt>
  40f7d4:	ldr	x0, [sp, #24]
  40f7d8:	ldr	x2, [x0, #16]
  40f7dc:	ldr	x0, [sp, #24]
  40f7e0:	ldr	x0, [x0, #16]
  40f7e4:	ldr	x0, [x0]
  40f7e8:	add	x0, x0, #0x30
  40f7ec:	ldr	x1, [x0]
  40f7f0:	mov	x0, x2
  40f7f4:	blr	x1
  40f7f8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f7fc:	add	x0, x0, #0x4a8
  40f800:	bl	401790 <printf@plt>
  40f804:	ldr	x0, [sp, #24]
  40f808:	ldr	w0, [x0, #12]
  40f80c:	mov	w1, w0
  40f810:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f814:	add	x0, x0, #0x4d0
  40f818:	bl	401790 <printf@plt>
  40f81c:	b	40f894 <printf@plt+0xe104>
  40f820:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f824:	add	x0, x0, #0xa4c
  40f828:	ldr	w0, [x0]
  40f82c:	cmp	w0, #0x1
  40f830:	b.ne	40f894 <printf@plt+0xe104>  // b.any
  40f834:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f838:	add	x0, x0, #0x4e0
  40f83c:	bl	401790 <printf@plt>
  40f840:	ldr	x0, [sp, #24]
  40f844:	ldr	x2, [x0, #16]
  40f848:	ldr	x0, [sp, #24]
  40f84c:	ldr	x0, [x0, #16]
  40f850:	ldr	x0, [x0]
  40f854:	add	x0, x0, #0x30
  40f858:	ldr	x1, [x0]
  40f85c:	mov	x0, x2
  40f860:	blr	x1
  40f864:	ldr	x0, [sp, #24]
  40f868:	ldr	x2, [x0, #24]
  40f86c:	ldr	x0, [sp, #24]
  40f870:	ldr	x0, [x0, #24]
  40f874:	ldr	x0, [x0]
  40f878:	add	x0, x0, #0x30
  40f87c:	ldr	x1, [x0]
  40f880:	mov	x0, x2
  40f884:	blr	x1
  40f888:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f88c:	add	x0, x0, #0x4f8
  40f890:	bl	401790 <printf@plt>
  40f894:	nop
  40f898:	ldp	x29, x30, [sp], #32
  40f89c:	ret
  40f8a0:	stp	x29, x30, [sp, #-32]!
  40f8a4:	mov	x29, sp
  40f8a8:	str	x0, [sp, #24]
  40f8ac:	str	w1, [sp, #20]
  40f8b0:	ldr	x0, [sp, #24]
  40f8b4:	ldr	x3, [x0, #24]
  40f8b8:	ldr	x0, [sp, #24]
  40f8bc:	ldr	x0, [x0, #24]
  40f8c0:	ldr	x0, [x0]
  40f8c4:	add	x0, x0, #0x70
  40f8c8:	ldr	x2, [x0]
  40f8cc:	ldr	w0, [sp, #20]
  40f8d0:	add	w0, w0, #0x1
  40f8d4:	mov	w1, w0
  40f8d8:	mov	x0, x3
  40f8dc:	blr	x2
  40f8e0:	ldr	x0, [sp, #24]
  40f8e4:	ldr	x3, [x0, #16]
  40f8e8:	ldr	x0, [sp, #24]
  40f8ec:	ldr	x0, [x0, #16]
  40f8f0:	ldr	x0, [x0]
  40f8f4:	add	x0, x0, #0x70
  40f8f8:	ldr	x2, [x0]
  40f8fc:	ldr	w0, [sp, #20]
  40f900:	add	w0, w0, #0x1
  40f904:	mov	w1, w0
  40f908:	mov	x0, x3
  40f90c:	blr	x2
  40f910:	nop
  40f914:	ldp	x29, x30, [sp], #32
  40f918:	ret
  40f91c:	stp	x29, x30, [sp, #-32]!
  40f920:	mov	x29, sp
  40f924:	str	x0, [sp, #24]
  40f928:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f92c:	add	x0, x0, #0xa18
  40f930:	ldr	x0, [x0]
  40f934:	mov	x3, x0
  40f938:	mov	x2, #0x2                   	// #2
  40f93c:	mov	x1, #0x1                   	// #1
  40f940:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f944:	add	x0, x0, #0x508
  40f948:	bl	401720 <fwrite@plt>
  40f94c:	ldr	x0, [sp, #24]
  40f950:	ldr	x2, [x0, #16]
  40f954:	ldr	x0, [sp, #24]
  40f958:	ldr	x0, [x0, #16]
  40f95c:	ldr	x0, [x0]
  40f960:	ldr	x1, [x0]
  40f964:	mov	x0, x2
  40f968:	blr	x1
  40f96c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f970:	add	x0, x0, #0xa18
  40f974:	ldr	x0, [x0]
  40f978:	mov	x3, x0
  40f97c:	mov	x2, #0xc                   	// #12
  40f980:	mov	x1, #0x1                   	// #1
  40f984:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f988:	add	x0, x0, #0x510
  40f98c:	bl	401720 <fwrite@plt>
  40f990:	ldr	x0, [sp, #24]
  40f994:	ldr	x2, [x0, #24]
  40f998:	ldr	x0, [sp, #24]
  40f99c:	ldr	x0, [x0, #24]
  40f9a0:	ldr	x0, [x0]
  40f9a4:	ldr	x1, [x0]
  40f9a8:	mov	x0, x2
  40f9ac:	blr	x1
  40f9b0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f9b4:	add	x0, x0, #0xa18
  40f9b8:	ldr	x0, [x0]
  40f9bc:	mov	x3, x0
  40f9c0:	mov	x2, #0x2                   	// #2
  40f9c4:	mov	x1, #0x1                   	// #1
  40f9c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40f9cc:	add	x0, x0, #0x520
  40f9d0:	bl	401720 <fwrite@plt>
  40f9d4:	nop
  40f9d8:	ldp	x29, x30, [sp], #32
  40f9dc:	ret
  40f9e0:	stp	x29, x30, [sp, #-32]!
  40f9e4:	mov	x29, sp
  40f9e8:	str	x0, [sp, #24]
  40f9ec:	ldr	x0, [sp, #24]
  40f9f0:	bl	408b3c <printf@plt+0x73ac>
  40f9f4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  40f9f8:	add	x1, x0, #0x58
  40f9fc:	ldr	x0, [sp, #24]
  40fa00:	str	x1, [x0]
  40fa04:	nop
  40fa08:	ldp	x29, x30, [sp], #32
  40fa0c:	ret
  40fa10:	stp	x29, x30, [sp, #-32]!
  40fa14:	mov	x29, sp
  40fa18:	str	x0, [sp, #24]
  40fa1c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fa20:	add	x0, x0, #0xa4c
  40fa24:	ldr	w0, [x0]
  40fa28:	cmp	w0, #0x0
  40fa2c:	b.ne	40fad4 <printf@plt+0xe344>  // b.any
  40fa30:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40fa34:	add	x0, x0, #0xe94
  40fa38:	ldr	w1, [x0]
  40fa3c:	mov	w0, w1
  40fa40:	lsl	w0, w0, #3
  40fa44:	sub	w1, w0, w1
  40fa48:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40fa4c:	add	x0, x0, #0xea8
  40fa50:	ldr	w0, [x0]
  40fa54:	mov	w2, w0
  40fa58:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fa5c:	add	x0, x0, #0x528
  40fa60:	bl	401790 <printf@plt>
  40fa64:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fa68:	add	x0, x0, #0xa34
  40fa6c:	ldr	w0, [x0]
  40fa70:	cmp	w0, #0x0
  40fa74:	b.eq	40fa84 <printf@plt+0xe2f4>  // b.none
  40fa78:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fa7c:	add	x0, x0, #0x538
  40fa80:	b	40fa8c <printf@plt+0xe2fc>
  40fa84:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fa88:	add	x0, x0, #0x548
  40fa8c:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  40fa90:	add	x1, x1, #0xe54
  40fa94:	ldr	w1, [x1]
  40fa98:	bl	401790 <printf@plt>
  40fa9c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40faa0:	add	x0, x0, #0xe94
  40faa4:	ldr	w1, [x0]
  40faa8:	mov	w0, w1
  40faac:	lsl	w0, w0, #3
  40fab0:	sub	w1, w0, w1
  40fab4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40fab8:	add	x0, x0, #0xea8
  40fabc:	ldr	w0, [x0]
  40fac0:	mov	w2, w0
  40fac4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fac8:	add	x0, x0, #0x558
  40facc:	bl	401790 <printf@plt>
  40fad0:	b	40faf4 <printf@plt+0xe364>
  40fad4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fad8:	add	x0, x0, #0xa4c
  40fadc:	ldr	w0, [x0]
  40fae0:	cmp	w0, #0x1
  40fae4:	b.ne	40faf4 <printf@plt+0xe364>  // b.any
  40fae8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40faec:	add	x0, x0, #0x568
  40faf0:	bl	401790 <printf@plt>
  40faf4:	nop
  40faf8:	ldp	x29, x30, [sp], #32
  40fafc:	ret
  40fb00:	stp	x29, x30, [sp, #-32]!
  40fb04:	mov	x29, sp
  40fb08:	str	x0, [sp, #24]
  40fb0c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fb10:	add	x0, x0, #0xa18
  40fb14:	ldr	x0, [x0]
  40fb18:	mov	x3, x0
  40fb1c:	mov	x2, #0xf                   	// #15
  40fb20:	mov	x1, #0x1                   	// #1
  40fb24:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fb28:	add	x0, x0, #0x578
  40fb2c:	bl	401720 <fwrite@plt>
  40fb30:	nop
  40fb34:	ldp	x29, x30, [sp], #32
  40fb38:	ret
  40fb3c:	stp	x29, x30, [sp, #-48]!
  40fb40:	mov	x29, sp
  40fb44:	stp	x19, x20, [sp, #16]
  40fb48:	str	x0, [sp, #40]
  40fb4c:	ldr	x0, [sp, #40]
  40fb50:	ldr	x0, [x0]
  40fb54:	add	x0, x0, #0x48
  40fb58:	ldr	x1, [x0]
  40fb5c:	ldr	x0, [sp, #40]
  40fb60:	blr	x1
  40fb64:	cmp	w0, #0x0
  40fb68:	cset	w0, ne  // ne = any
  40fb6c:	and	w0, w0, #0xff
  40fb70:	cmp	w0, #0x0
  40fb74:	b.eq	40fbac <printf@plt+0xe41c>  // b.none
  40fb78:	mov	x0, #0x10                  	// #16
  40fb7c:	bl	419368 <_Znwm@@Base>
  40fb80:	mov	x20, x0
  40fb84:	mov	x0, x20
  40fb88:	bl	40f9e0 <printf@plt+0xe250>
  40fb8c:	mov	x0, #0x20                  	// #32
  40fb90:	bl	419368 <_Znwm@@Base>
  40fb94:	mov	x19, x0
  40fb98:	mov	x2, x20
  40fb9c:	ldr	x1, [sp, #40]
  40fba0:	mov	x0, x19
  40fba4:	bl	40f47c <printf@plt+0xdcec>
  40fba8:	b	40fbc4 <printf@plt+0xe434>
  40fbac:	mov	x0, #0x18                  	// #24
  40fbb0:	bl	419368 <_Znwm@@Base>
  40fbb4:	mov	x19, x0
  40fbb8:	ldr	x1, [sp, #40]
  40fbbc:	mov	x0, x19
  40fbc0:	bl	40fc20 <printf@plt+0xe490>
  40fbc4:	mov	x0, x19
  40fbc8:	b	40fc14 <printf@plt+0xe484>
  40fbcc:	mov	x19, x0
  40fbd0:	mov	x1, #0x10                  	// #16
  40fbd4:	mov	x0, x20
  40fbd8:	bl	419424 <_ZdlPvm@@Base>
  40fbdc:	mov	x0, x19
  40fbe0:	bl	401730 <_Unwind_Resume@plt>
  40fbe4:	mov	x20, x0
  40fbe8:	mov	x1, #0x20                  	// #32
  40fbec:	mov	x0, x19
  40fbf0:	bl	419424 <_ZdlPvm@@Base>
  40fbf4:	mov	x0, x20
  40fbf8:	bl	401730 <_Unwind_Resume@plt>
  40fbfc:	mov	x20, x0
  40fc00:	mov	x1, #0x18                  	// #24
  40fc04:	mov	x0, x19
  40fc08:	bl	419424 <_ZdlPvm@@Base>
  40fc0c:	mov	x0, x20
  40fc10:	bl	401730 <_Unwind_Resume@plt>
  40fc14:	ldp	x19, x20, [sp, #16]
  40fc18:	ldp	x29, x30, [sp], #48
  40fc1c:	ret
  40fc20:	stp	x29, x30, [sp, #-32]!
  40fc24:	mov	x29, sp
  40fc28:	str	x0, [sp, #24]
  40fc2c:	str	x1, [sp, #16]
  40fc30:	ldr	x0, [sp, #24]
  40fc34:	ldr	x1, [sp, #16]
  40fc38:	bl	4081fc <printf@plt+0x6a6c>
  40fc3c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fc40:	add	x1, x0, #0xfd0
  40fc44:	ldr	x0, [sp, #24]
  40fc48:	str	x1, [x0]
  40fc4c:	nop
  40fc50:	ldp	x29, x30, [sp], #32
  40fc54:	ret
  40fc58:	stp	x29, x30, [sp, #-64]!
  40fc5c:	mov	x29, sp
  40fc60:	stp	x19, x20, [sp, #16]
  40fc64:	str	x0, [sp, #40]
  40fc68:	str	w1, [sp, #36]
  40fc6c:	ldr	x0, [sp, #40]
  40fc70:	ldr	x20, [x0, #16]
  40fc74:	ldr	x0, [sp, #40]
  40fc78:	ldr	x0, [x0, #16]
  40fc7c:	ldr	x0, [x0]
  40fc80:	add	x0, x0, #0x18
  40fc84:	ldr	x19, [x0]
  40fc88:	ldr	w0, [sp, #36]
  40fc8c:	bl	4072b0 <printf@plt+0x5b20>
  40fc90:	mov	w1, w0
  40fc94:	mov	x0, x20
  40fc98:	blr	x19
  40fc9c:	str	w0, [sp, #60]
  40fca0:	ldr	x0, [sp, #40]
  40fca4:	ldr	w4, [x0, #12]
  40fca8:	ldr	x0, [sp, #40]
  40fcac:	ldr	x0, [x0, #16]
  40fcb0:	ldr	w2, [x0, #12]
  40fcb4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40fcb8:	add	x0, x0, #0xe94
  40fcbc:	ldr	w1, [x0]
  40fcc0:	mov	w0, w1
  40fcc4:	lsl	w0, w0, #2
  40fcc8:	add	w0, w0, w1
  40fccc:	mov	w3, w0
  40fcd0:	mov	w1, w4
  40fcd4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fcd8:	add	x0, x0, #0x588
  40fcdc:	bl	401790 <printf@plt>
  40fce0:	ldr	x0, [sp, #40]
  40fce4:	ldr	w1, [x0, #12]
  40fce8:	ldr	x0, [sp, #40]
  40fcec:	ldr	x0, [x0, #16]
  40fcf0:	ldr	w0, [x0, #12]
  40fcf4:	mov	w2, w0
  40fcf8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fcfc:	add	x0, x0, #0x5a0
  40fd00:	bl	401790 <printf@plt>
  40fd04:	ldr	x0, [sp, #40]
  40fd08:	ldr	w1, [x0, #12]
  40fd0c:	ldr	x0, [sp, #40]
  40fd10:	ldr	x0, [x0, #16]
  40fd14:	ldr	w0, [x0, #12]
  40fd18:	mov	w2, w0
  40fd1c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fd20:	add	x0, x0, #0x3e8
  40fd24:	bl	401790 <printf@plt>
  40fd28:	ldr	w0, [sp, #60]
  40fd2c:	ldp	x19, x20, [sp, #16]
  40fd30:	ldp	x29, x30, [sp], #64
  40fd34:	ret
  40fd38:	stp	x29, x30, [sp, #-32]!
  40fd3c:	mov	x29, sp
  40fd40:	str	x0, [sp, #24]
  40fd44:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fd48:	add	x0, x0, #0xa4c
  40fd4c:	ldr	w0, [x0]
  40fd50:	cmp	w0, #0x0
  40fd54:	b.ne	40fe20 <printf@plt+0xe690>  // b.any
  40fd58:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fd5c:	add	x0, x0, #0x468
  40fd60:	bl	401790 <printf@plt>
  40fd64:	ldr	x0, [sp, #24]
  40fd68:	ldr	x0, [x0, #16]
  40fd6c:	ldr	w3, [x0, #12]
  40fd70:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  40fd74:	add	x0, x0, #0xe94
  40fd78:	ldr	w1, [x0]
  40fd7c:	mov	w0, w1
  40fd80:	lsl	w0, w0, #3
  40fd84:	sub	w0, w0, w1
  40fd88:	mov	w2, w0
  40fd8c:	mov	w1, w3
  40fd90:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fd94:	add	x0, x0, #0x5b8
  40fd98:	bl	401790 <printf@plt>
  40fd9c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fda0:	add	x0, x0, #0xa34
  40fda4:	ldr	w0, [x0]
  40fda8:	cmp	w0, #0x0
  40fdac:	b.eq	40fdd0 <printf@plt+0xe640>  // b.none
  40fdb0:	ldr	x0, [sp, #24]
  40fdb4:	ldr	x0, [x0, #16]
  40fdb8:	ldr	w0, [x0, #12]
  40fdbc:	mov	w1, w0
  40fdc0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fdc4:	add	x0, x0, #0x5d0
  40fdc8:	bl	401790 <printf@plt>
  40fdcc:	b	40fdec <printf@plt+0xe65c>
  40fdd0:	ldr	x0, [sp, #24]
  40fdd4:	ldr	x0, [x0, #16]
  40fdd8:	ldr	w0, [x0, #12]
  40fddc:	mov	w1, w0
  40fde0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fde4:	add	x0, x0, #0x5e8
  40fde8:	bl	401790 <printf@plt>
  40fdec:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fdf0:	add	x0, x0, #0x4a8
  40fdf4:	bl	401790 <printf@plt>
  40fdf8:	ldr	x0, [sp, #24]
  40fdfc:	ldr	x2, [x0, #16]
  40fe00:	ldr	x0, [sp, #24]
  40fe04:	ldr	x0, [x0, #16]
  40fe08:	ldr	x0, [x0]
  40fe0c:	add	x0, x0, #0x30
  40fe10:	ldr	x1, [x0]
  40fe14:	mov	x0, x2
  40fe18:	blr	x1
  40fe1c:	b	40fe70 <printf@plt+0xe6e0>
  40fe20:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fe24:	add	x0, x0, #0xa4c
  40fe28:	ldr	w0, [x0]
  40fe2c:	cmp	w0, #0x1
  40fe30:	b.ne	40fe70 <printf@plt+0xe6e0>  // b.any
  40fe34:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fe38:	add	x0, x0, #0x600
  40fe3c:	bl	401790 <printf@plt>
  40fe40:	ldr	x0, [sp, #24]
  40fe44:	ldr	x2, [x0, #16]
  40fe48:	ldr	x0, [sp, #24]
  40fe4c:	ldr	x0, [x0, #16]
  40fe50:	ldr	x0, [x0]
  40fe54:	add	x0, x0, #0x30
  40fe58:	ldr	x1, [x0]
  40fe5c:	mov	x0, x2
  40fe60:	blr	x1
  40fe64:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fe68:	add	x0, x0, #0x618
  40fe6c:	bl	401790 <printf@plt>
  40fe70:	nop
  40fe74:	ldp	x29, x30, [sp], #32
  40fe78:	ret
  40fe7c:	stp	x29, x30, [sp, #-32]!
  40fe80:	mov	x29, sp
  40fe84:	str	x0, [sp, #24]
  40fe88:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fe8c:	add	x0, x0, #0xa18
  40fe90:	ldr	x0, [x0]
  40fe94:	mov	x3, x0
  40fe98:	mov	x2, #0x2                   	// #2
  40fe9c:	mov	x1, #0x1                   	// #1
  40fea0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fea4:	add	x0, x0, #0x508
  40fea8:	bl	401720 <fwrite@plt>
  40feac:	ldr	x0, [sp, #24]
  40feb0:	ldr	x2, [x0, #16]
  40feb4:	ldr	x0, [sp, #24]
  40feb8:	ldr	x0, [x0, #16]
  40febc:	ldr	x0, [x0]
  40fec0:	ldr	x1, [x0]
  40fec4:	mov	x0, x2
  40fec8:	blr	x1
  40fecc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fed0:	add	x0, x0, #0xa18
  40fed4:	ldr	x0, [x0]
  40fed8:	mov	x3, x0
  40fedc:	mov	x2, #0x6                   	// #6
  40fee0:	mov	x1, #0x1                   	// #1
  40fee4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40fee8:	add	x0, x0, #0x630
  40feec:	bl	401720 <fwrite@plt>
  40fef0:	nop
  40fef4:	ldp	x29, x30, [sp], #32
  40fef8:	ret
  40fefc:	stp	x29, x30, [sp, #-48]!
  40ff00:	mov	x29, sp
  40ff04:	stp	x19, x20, [sp, #16]
  40ff08:	str	x0, [sp, #40]
  40ff0c:	str	x1, [sp, #32]
  40ff10:	mov	x0, #0x20                  	// #32
  40ff14:	bl	419368 <_Znwm@@Base>
  40ff18:	mov	x19, x0
  40ff1c:	ldr	x2, [sp, #32]
  40ff20:	ldr	x1, [sp, #40]
  40ff24:	mov	x0, x19
  40ff28:	bl	40ff58 <printf@plt+0xe7c8>
  40ff2c:	mov	x0, x19
  40ff30:	b	40ff4c <printf@plt+0xe7bc>
  40ff34:	mov	x20, x0
  40ff38:	mov	x1, #0x20                  	// #32
  40ff3c:	mov	x0, x19
  40ff40:	bl	419424 <_ZdlPvm@@Base>
  40ff44:	mov	x0, x20
  40ff48:	bl	401730 <_Unwind_Resume@plt>
  40ff4c:	ldp	x19, x20, [sp, #16]
  40ff50:	ldp	x29, x30, [sp], #48
  40ff54:	ret
  40ff58:	stp	x29, x30, [sp, #-48]!
  40ff5c:	mov	x29, sp
  40ff60:	str	x0, [sp, #40]
  40ff64:	str	x1, [sp, #32]
  40ff68:	str	x2, [sp, #24]
  40ff6c:	ldr	x0, [sp, #40]
  40ff70:	ldr	x1, [sp, #32]
  40ff74:	bl	4081fc <printf@plt+0x6a6c>
  40ff78:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ff7c:	add	x1, x0, #0xf48
  40ff80:	ldr	x0, [sp, #40]
  40ff84:	str	x1, [x0]
  40ff88:	ldr	x0, [sp, #40]
  40ff8c:	ldr	x1, [sp, #24]
  40ff90:	str	x1, [x0, #24]
  40ff94:	nop
  40ff98:	ldp	x29, x30, [sp], #48
  40ff9c:	ret
  40ffa0:	stp	x29, x30, [sp, #-32]!
  40ffa4:	mov	x29, sp
  40ffa8:	str	x0, [sp, #24]
  40ffac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  40ffb0:	add	x1, x0, #0xf48
  40ffb4:	ldr	x0, [sp, #24]
  40ffb8:	str	x1, [x0]
  40ffbc:	ldr	x0, [sp, #24]
  40ffc0:	ldr	x0, [x0, #24]
  40ffc4:	cmp	x0, #0x0
  40ffc8:	b.eq	40ffdc <printf@plt+0xe84c>  // b.none
  40ffcc:	ldr	x1, [x0]
  40ffd0:	add	x1, x1, #0x10
  40ffd4:	ldr	x1, [x1]
  40ffd8:	blr	x1
  40ffdc:	ldr	x0, [sp, #24]
  40ffe0:	bl	408250 <printf@plt+0x6ac0>
  40ffe4:	nop
  40ffe8:	ldp	x29, x30, [sp], #32
  40ffec:	ret
  40fff0:	stp	x29, x30, [sp, #-32]!
  40fff4:	mov	x29, sp
  40fff8:	str	x0, [sp, #24]
  40fffc:	ldr	x0, [sp, #24]
  410000:	bl	40ffa0 <printf@plt+0xe810>
  410004:	mov	x1, #0x20                  	// #32
  410008:	ldr	x0, [sp, #24]
  41000c:	bl	419424 <_ZdlPvm@@Base>
  410010:	ldp	x29, x30, [sp], #32
  410014:	ret
  410018:	stp	x29, x30, [sp, #-48]!
  41001c:	mov	x29, sp
  410020:	str	x0, [sp, #24]
  410024:	str	w1, [sp, #20]
  410028:	ldr	x0, [sp, #24]
  41002c:	ldr	x3, [x0, #16]
  410030:	ldr	x0, [sp, #24]
  410034:	ldr	x0, [x0, #16]
  410038:	ldr	x0, [x0]
  41003c:	add	x0, x0, #0x18
  410040:	ldr	x2, [x0]
  410044:	ldr	w1, [sp, #20]
  410048:	mov	x0, x3
  41004c:	blr	x2
  410050:	str	w0, [sp, #44]
  410054:	ldr	x0, [sp, #24]
  410058:	ldr	x3, [x0, #24]
  41005c:	ldr	x0, [sp, #24]
  410060:	ldr	x0, [x0, #24]
  410064:	ldr	x0, [x0]
  410068:	add	x0, x0, #0x18
  41006c:	ldr	x2, [x0]
  410070:	ldr	w1, [sp, #20]
  410074:	mov	x0, x3
  410078:	blr	x2
  41007c:	ldr	x0, [sp, #24]
  410080:	ldr	w1, [x0, #12]
  410084:	ldr	x0, [sp, #24]
  410088:	ldr	x0, [x0, #16]
  41008c:	ldr	w2, [x0, #12]
  410090:	ldr	x0, [sp, #24]
  410094:	ldr	x0, [x0, #24]
  410098:	ldr	w0, [x0, #12]
  41009c:	mov	w3, w0
  4100a0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4100a4:	add	x0, x0, #0x638
  4100a8:	bl	401790 <printf@plt>
  4100ac:	ldr	x0, [sp, #24]
  4100b0:	ldr	w1, [x0, #12]
  4100b4:	ldr	x0, [sp, #24]
  4100b8:	ldr	x0, [x0, #16]
  4100bc:	ldr	w2, [x0, #12]
  4100c0:	ldr	x0, [sp, #24]
  4100c4:	ldr	x0, [x0, #24]
  4100c8:	ldr	w3, [x0, #12]
  4100cc:	ldr	x0, [sp, #24]
  4100d0:	ldr	w0, [x0, #12]
  4100d4:	mov	w4, w0
  4100d8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4100dc:	add	x0, x0, #0x660
  4100e0:	bl	401790 <printf@plt>
  4100e4:	ldr	x0, [sp, #24]
  4100e8:	ldr	w1, [x0, #12]
  4100ec:	ldr	x0, [sp, #24]
  4100f0:	ldr	x0, [x0, #16]
  4100f4:	ldr	w0, [x0, #12]
  4100f8:	mov	w2, w0
  4100fc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410100:	add	x0, x0, #0x690
  410104:	bl	401790 <printf@plt>
  410108:	ldr	x0, [sp, #24]
  41010c:	ldr	w1, [x0, #12]
  410110:	ldr	x0, [sp, #24]
  410114:	ldr	x0, [x0, #16]
  410118:	ldr	w2, [x0, #12]
  41011c:	ldr	x0, [sp, #24]
  410120:	ldr	x0, [x0, #24]
  410124:	ldr	w0, [x0, #12]
  410128:	mov	w3, w0
  41012c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410130:	add	x0, x0, #0x6a8
  410134:	bl	401790 <printf@plt>
  410138:	ldr	w0, [sp, #44]
  41013c:	cmp	w0, #0x0
  410140:	b.eq	410168 <printf@plt+0xe9d8>  // b.none
  410144:	ldr	x0, [sp, #24]
  410148:	ldr	w1, [x0, #12]
  41014c:	ldr	x0, [sp, #24]
  410150:	ldr	x0, [x0, #16]
  410154:	ldr	w0, [x0, #12]
  410158:	mov	w2, w0
  41015c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410160:	add	x0, x0, #0x440
  410164:	bl	401790 <printf@plt>
  410168:	ldr	w0, [sp, #44]
  41016c:	ldp	x29, x30, [sp], #48
  410170:	ret
  410174:	stp	x29, x30, [sp, #-32]!
  410178:	mov	x29, sp
  41017c:	str	x0, [sp, #24]
  410180:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410184:	add	x0, x0, #0xa4c
  410188:	ldr	w0, [x0]
  41018c:	cmp	w0, #0x0
  410190:	b.ne	41028c <printf@plt+0xeafc>  // b.any
  410194:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410198:	add	x0, x0, #0x468
  41019c:	bl	401790 <printf@plt>
  4101a0:	ldr	x0, [sp, #24]
  4101a4:	ldr	w1, [x0, #12]
  4101a8:	ldr	x0, [sp, #24]
  4101ac:	ldr	x0, [x0, #24]
  4101b0:	ldr	w0, [x0, #12]
  4101b4:	mov	w2, w0
  4101b8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4101bc:	add	x0, x0, #0x4b0
  4101c0:	bl	401790 <printf@plt>
  4101c4:	ldr	x0, [sp, #24]
  4101c8:	ldr	x0, [x0, #16]
  4101cc:	ldr	w0, [x0, #12]
  4101d0:	mov	w1, w0
  4101d4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4101d8:	add	x0, x0, #0x6c8
  4101dc:	bl	401790 <printf@plt>
  4101e0:	ldr	x0, [sp, #24]
  4101e4:	ldr	x2, [x0, #24]
  4101e8:	ldr	x0, [sp, #24]
  4101ec:	ldr	x0, [x0, #24]
  4101f0:	ldr	x0, [x0]
  4101f4:	add	x0, x0, #0x30
  4101f8:	ldr	x1, [x0]
  4101fc:	mov	x0, x2
  410200:	blr	x1
  410204:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410208:	add	x0, x0, #0x4a8
  41020c:	bl	401790 <printf@plt>
  410210:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410214:	add	x0, x0, #0x468
  410218:	bl	401790 <printf@plt>
  41021c:	ldr	x0, [sp, #24]
  410220:	ldr	w1, [x0, #12]
  410224:	ldr	x0, [sp, #24]
  410228:	ldr	x0, [x0, #16]
  41022c:	ldr	w0, [x0, #12]
  410230:	mov	w2, w0
  410234:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410238:	add	x0, x0, #0x4b0
  41023c:	bl	401790 <printf@plt>
  410240:	ldr	x0, [sp, #24]
  410244:	ldr	x2, [x0, #16]
  410248:	ldr	x0, [sp, #24]
  41024c:	ldr	x0, [x0, #16]
  410250:	ldr	x0, [x0]
  410254:	add	x0, x0, #0x30
  410258:	ldr	x1, [x0]
  41025c:	mov	x0, x2
  410260:	blr	x1
  410264:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410268:	add	x0, x0, #0x4a8
  41026c:	bl	401790 <printf@plt>
  410270:	ldr	x0, [sp, #24]
  410274:	ldr	w0, [x0, #12]
  410278:	mov	w1, w0
  41027c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410280:	add	x0, x0, #0x4d0
  410284:	bl	401790 <printf@plt>
  410288:	b	410300 <printf@plt+0xeb70>
  41028c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410290:	add	x0, x0, #0xa4c
  410294:	ldr	w0, [x0]
  410298:	cmp	w0, #0x1
  41029c:	b.ne	410300 <printf@plt+0xeb70>  // b.any
  4102a0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4102a4:	add	x0, x0, #0x6d8
  4102a8:	bl	401790 <printf@plt>
  4102ac:	ldr	x0, [sp, #24]
  4102b0:	ldr	x2, [x0, #16]
  4102b4:	ldr	x0, [sp, #24]
  4102b8:	ldr	x0, [x0, #16]
  4102bc:	ldr	x0, [x0]
  4102c0:	add	x0, x0, #0x30
  4102c4:	ldr	x1, [x0]
  4102c8:	mov	x0, x2
  4102cc:	blr	x1
  4102d0:	ldr	x0, [sp, #24]
  4102d4:	ldr	x2, [x0, #24]
  4102d8:	ldr	x0, [sp, #24]
  4102dc:	ldr	x0, [x0, #24]
  4102e0:	ldr	x0, [x0]
  4102e4:	add	x0, x0, #0x30
  4102e8:	ldr	x1, [x0]
  4102ec:	mov	x0, x2
  4102f0:	blr	x1
  4102f4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4102f8:	add	x0, x0, #0x6f0
  4102fc:	bl	401790 <printf@plt>
  410300:	nop
  410304:	ldp	x29, x30, [sp], #32
  410308:	ret
  41030c:	stp	x29, x30, [sp, #-32]!
  410310:	mov	x29, sp
  410314:	str	x0, [sp, #24]
  410318:	str	w1, [sp, #20]
  41031c:	ldr	x0, [sp, #24]
  410320:	ldr	x3, [x0, #24]
  410324:	ldr	x0, [sp, #24]
  410328:	ldr	x0, [x0, #24]
  41032c:	ldr	x0, [x0]
  410330:	add	x0, x0, #0x70
  410334:	ldr	x2, [x0]
  410338:	ldr	w0, [sp, #20]
  41033c:	add	w0, w0, #0x1
  410340:	mov	w1, w0
  410344:	mov	x0, x3
  410348:	blr	x2
  41034c:	ldr	x0, [sp, #24]
  410350:	ldr	x3, [x0, #16]
  410354:	ldr	x0, [sp, #24]
  410358:	ldr	x0, [x0, #16]
  41035c:	ldr	x0, [x0]
  410360:	add	x0, x0, #0x70
  410364:	ldr	x2, [x0]
  410368:	ldr	w0, [sp, #20]
  41036c:	add	w0, w0, #0x1
  410370:	mov	w1, w0
  410374:	mov	x0, x3
  410378:	blr	x2
  41037c:	nop
  410380:	ldp	x29, x30, [sp], #32
  410384:	ret
  410388:	stp	x29, x30, [sp, #-32]!
  41038c:	mov	x29, sp
  410390:	str	x0, [sp, #24]
  410394:	ldr	x0, [sp, #24]
  410398:	bl	407e64 <printf@plt+0x66d4>
  41039c:	nop
  4103a0:	ldp	x29, x30, [sp], #32
  4103a4:	ret
  4103a8:	stp	x29, x30, [sp, #-32]!
  4103ac:	mov	x29, sp
  4103b0:	str	x0, [sp, #24]
  4103b4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4103b8:	add	x0, x0, #0xa18
  4103bc:	ldr	x0, [x0]
  4103c0:	mov	x3, x0
  4103c4:	mov	x2, #0x2                   	// #2
  4103c8:	mov	x1, #0x1                   	// #1
  4103cc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4103d0:	add	x0, x0, #0x508
  4103d4:	bl	401720 <fwrite@plt>
  4103d8:	ldr	x0, [sp, #24]
  4103dc:	ldr	x2, [x0, #16]
  4103e0:	ldr	x0, [sp, #24]
  4103e4:	ldr	x0, [x0, #16]
  4103e8:	ldr	x0, [x0]
  4103ec:	ldr	x1, [x0]
  4103f0:	mov	x0, x2
  4103f4:	blr	x1
  4103f8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4103fc:	add	x0, x0, #0xa18
  410400:	ldr	x0, [x0]
  410404:	mov	x3, x0
  410408:	mov	x2, #0xd                   	// #13
  41040c:	mov	x1, #0x1                   	// #1
  410410:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410414:	add	x0, x0, #0x700
  410418:	bl	401720 <fwrite@plt>
  41041c:	ldr	x0, [sp, #24]
  410420:	ldr	x2, [x0, #24]
  410424:	ldr	x0, [sp, #24]
  410428:	ldr	x0, [x0, #24]
  41042c:	ldr	x0, [x0]
  410430:	ldr	x1, [x0]
  410434:	mov	x0, x2
  410438:	blr	x1
  41043c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410440:	add	x0, x0, #0xa18
  410444:	ldr	x0, [x0]
  410448:	mov	x3, x0
  41044c:	mov	x2, #0x2                   	// #2
  410450:	mov	x1, #0x1                   	// #1
  410454:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410458:	add	x0, x0, #0x520
  41045c:	bl	401720 <fwrite@plt>
  410460:	nop
  410464:	ldp	x29, x30, [sp], #32
  410468:	ret
  41046c:	stp	x29, x30, [sp, #-32]!
  410470:	mov	x29, sp
  410474:	str	x0, [sp, #24]
  410478:	ldr	x0, [sp, #24]
  41047c:	bl	408b3c <printf@plt+0x73ac>
  410480:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410484:	add	x1, x0, #0xec0
  410488:	ldr	x0, [sp, #24]
  41048c:	str	x1, [x0]
  410490:	nop
  410494:	ldp	x29, x30, [sp], #32
  410498:	ret
  41049c:	stp	x29, x30, [sp, #-32]!
  4104a0:	mov	x29, sp
  4104a4:	str	x0, [sp, #24]
  4104a8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4104ac:	add	x0, x0, #0xa4c
  4104b0:	ldr	w0, [x0]
  4104b4:	cmp	w0, #0x0
  4104b8:	b.ne	410548 <printf@plt+0xedb8>  // b.any
  4104bc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4104c0:	add	x0, x0, #0xe94
  4104c4:	ldr	w1, [x0]
  4104c8:	mov	w0, w1
  4104cc:	lsl	w0, w0, #3
  4104d0:	sub	w0, w0, w1
  4104d4:	mov	w1, w0
  4104d8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4104dc:	add	x0, x0, #0x710
  4104e0:	bl	401790 <printf@plt>
  4104e4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4104e8:	add	x0, x0, #0xa34
  4104ec:	ldr	w0, [x0]
  4104f0:	cmp	w0, #0x0
  4104f4:	b.eq	410504 <printf@plt+0xed74>  // b.none
  4104f8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4104fc:	add	x0, x0, #0x538
  410500:	b	41050c <printf@plt+0xed7c>
  410504:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410508:	add	x0, x0, #0x548
  41050c:	adrp	x1, 43a000 <_Znam@GLIBCXX_3.4>
  410510:	add	x1, x1, #0xe54
  410514:	ldr	w1, [x1]
  410518:	bl	401790 <printf@plt>
  41051c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  410520:	add	x0, x0, #0xe94
  410524:	ldr	w1, [x0]
  410528:	mov	w0, w1
  41052c:	lsl	w0, w0, #3
  410530:	sub	w0, w0, w1
  410534:	mov	w1, w0
  410538:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41053c:	add	x0, x0, #0x720
  410540:	bl	401790 <printf@plt>
  410544:	b	410568 <printf@plt+0xedd8>
  410548:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41054c:	add	x0, x0, #0xa4c
  410550:	ldr	w0, [x0]
  410554:	cmp	w0, #0x1
  410558:	b.ne	410568 <printf@plt+0xedd8>  // b.any
  41055c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410560:	add	x0, x0, #0x730
  410564:	bl	401790 <printf@plt>
  410568:	nop
  41056c:	ldp	x29, x30, [sp], #32
  410570:	ret
  410574:	stp	x29, x30, [sp, #-32]!
  410578:	mov	x29, sp
  41057c:	str	x0, [sp, #24]
  410580:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410584:	add	x0, x0, #0xa18
  410588:	ldr	x0, [x0]
  41058c:	mov	x3, x0
  410590:	mov	x2, #0x10                  	// #16
  410594:	mov	x1, #0x1                   	// #1
  410598:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41059c:	add	x0, x0, #0x748
  4105a0:	bl	401720 <fwrite@plt>
  4105a4:	nop
  4105a8:	ldp	x29, x30, [sp], #32
  4105ac:	ret
  4105b0:	stp	x29, x30, [sp, #-48]!
  4105b4:	mov	x29, sp
  4105b8:	stp	x19, x20, [sp, #16]
  4105bc:	str	x0, [sp, #40]
  4105c0:	ldr	x0, [sp, #40]
  4105c4:	ldr	x0, [x0]
  4105c8:	add	x0, x0, #0x48
  4105cc:	ldr	x1, [x0]
  4105d0:	ldr	x0, [sp, #40]
  4105d4:	blr	x1
  4105d8:	cmp	w0, #0x0
  4105dc:	cset	w0, ne  // ne = any
  4105e0:	and	w0, w0, #0xff
  4105e4:	cmp	w0, #0x0
  4105e8:	b.eq	410620 <printf@plt+0xee90>  // b.none
  4105ec:	mov	x0, #0x10                  	// #16
  4105f0:	bl	419368 <_Znwm@@Base>
  4105f4:	mov	x20, x0
  4105f8:	mov	x0, x20
  4105fc:	bl	41046c <printf@plt+0xecdc>
  410600:	mov	x0, #0x20                  	// #32
  410604:	bl	419368 <_Znwm@@Base>
  410608:	mov	x19, x0
  41060c:	mov	x2, x20
  410610:	ldr	x1, [sp, #40]
  410614:	mov	x0, x19
  410618:	bl	40ff58 <printf@plt+0xe7c8>
  41061c:	b	410638 <printf@plt+0xeea8>
  410620:	mov	x0, #0x18                  	// #24
  410624:	bl	419368 <_Znwm@@Base>
  410628:	mov	x19, x0
  41062c:	ldr	x1, [sp, #40]
  410630:	mov	x0, x19
  410634:	bl	410694 <printf@plt+0xef04>
  410638:	mov	x0, x19
  41063c:	b	410688 <printf@plt+0xeef8>
  410640:	mov	x19, x0
  410644:	mov	x1, #0x10                  	// #16
  410648:	mov	x0, x20
  41064c:	bl	419424 <_ZdlPvm@@Base>
  410650:	mov	x0, x19
  410654:	bl	401730 <_Unwind_Resume@plt>
  410658:	mov	x20, x0
  41065c:	mov	x1, #0x20                  	// #32
  410660:	mov	x0, x19
  410664:	bl	419424 <_ZdlPvm@@Base>
  410668:	mov	x0, x20
  41066c:	bl	401730 <_Unwind_Resume@plt>
  410670:	mov	x20, x0
  410674:	mov	x1, #0x18                  	// #24
  410678:	mov	x0, x19
  41067c:	bl	419424 <_ZdlPvm@@Base>
  410680:	mov	x0, x20
  410684:	bl	401730 <_Unwind_Resume@plt>
  410688:	ldp	x19, x20, [sp, #16]
  41068c:	ldp	x29, x30, [sp], #48
  410690:	ret
  410694:	stp	x29, x30, [sp, #-32]!
  410698:	mov	x29, sp
  41069c:	str	x0, [sp, #24]
  4106a0:	str	x1, [sp, #16]
  4106a4:	ldr	x0, [sp, #24]
  4106a8:	ldr	x1, [sp, #16]
  4106ac:	bl	4081fc <printf@plt+0x6a6c>
  4106b0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4106b4:	add	x1, x0, #0xe38
  4106b8:	ldr	x0, [sp, #24]
  4106bc:	str	x1, [x0]
  4106c0:	nop
  4106c4:	ldp	x29, x30, [sp], #32
  4106c8:	ret
  4106cc:	stp	x29, x30, [sp, #-48]!
  4106d0:	mov	x29, sp
  4106d4:	str	x0, [sp, #24]
  4106d8:	str	w1, [sp, #20]
  4106dc:	ldr	x0, [sp, #24]
  4106e0:	ldr	x3, [x0, #16]
  4106e4:	ldr	x0, [sp, #24]
  4106e8:	ldr	x0, [x0, #16]
  4106ec:	ldr	x0, [x0]
  4106f0:	add	x0, x0, #0x18
  4106f4:	ldr	x2, [x0]
  4106f8:	ldr	w1, [sp, #20]
  4106fc:	mov	x0, x3
  410700:	blr	x2
  410704:	str	w0, [sp, #44]
  410708:	ldr	x0, [sp, #24]
  41070c:	ldr	w4, [x0, #12]
  410710:	ldr	x0, [sp, #24]
  410714:	ldr	x0, [x0, #16]
  410718:	ldr	w2, [x0, #12]
  41071c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  410720:	add	x0, x0, #0xe94
  410724:	ldr	w1, [x0]
  410728:	mov	w0, w1
  41072c:	lsl	w0, w0, #2
  410730:	add	w0, w0, w1
  410734:	mov	w3, w0
  410738:	mov	w1, w4
  41073c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410740:	add	x0, x0, #0x760
  410744:	bl	401790 <printf@plt>
  410748:	ldr	x0, [sp, #24]
  41074c:	ldr	w1, [x0, #12]
  410750:	ldr	x0, [sp, #24]
  410754:	ldr	x0, [x0, #16]
  410758:	ldr	w0, [x0, #12]
  41075c:	mov	w2, w0
  410760:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410764:	add	x0, x0, #0x5a0
  410768:	bl	401790 <printf@plt>
  41076c:	ldr	x0, [sp, #24]
  410770:	ldr	w1, [x0, #12]
  410774:	ldr	x0, [sp, #24]
  410778:	ldr	x0, [x0, #16]
  41077c:	ldr	w0, [x0, #12]
  410780:	mov	w2, w0
  410784:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410788:	add	x0, x0, #0x690
  41078c:	bl	401790 <printf@plt>
  410790:	ldr	w0, [sp, #44]
  410794:	ldp	x29, x30, [sp], #48
  410798:	ret
  41079c:	stp	x29, x30, [sp, #-32]!
  4107a0:	mov	x29, sp
  4107a4:	str	x0, [sp, #24]
  4107a8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4107ac:	add	x0, x0, #0xa4c
  4107b0:	ldr	w0, [x0]
  4107b4:	cmp	w0, #0x0
  4107b8:	b.ne	410884 <printf@plt+0xf0f4>  // b.any
  4107bc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4107c0:	add	x0, x0, #0x468
  4107c4:	bl	401790 <printf@plt>
  4107c8:	ldr	x0, [sp, #24]
  4107cc:	ldr	x0, [x0, #16]
  4107d0:	ldr	w3, [x0, #12]
  4107d4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4107d8:	add	x0, x0, #0xe94
  4107dc:	ldr	w1, [x0]
  4107e0:	mov	w0, w1
  4107e4:	lsl	w0, w0, #3
  4107e8:	sub	w0, w0, w1
  4107ec:	mov	w2, w0
  4107f0:	mov	w1, w3
  4107f4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4107f8:	add	x0, x0, #0x778
  4107fc:	bl	401790 <printf@plt>
  410800:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410804:	add	x0, x0, #0xa34
  410808:	ldr	w0, [x0]
  41080c:	cmp	w0, #0x0
  410810:	b.eq	410834 <printf@plt+0xf0a4>  // b.none
  410814:	ldr	x0, [sp, #24]
  410818:	ldr	x0, [x0, #16]
  41081c:	ldr	w0, [x0, #12]
  410820:	mov	w1, w0
  410824:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410828:	add	x0, x0, #0x5d0
  41082c:	bl	401790 <printf@plt>
  410830:	b	410850 <printf@plt+0xf0c0>
  410834:	ldr	x0, [sp, #24]
  410838:	ldr	x0, [x0, #16]
  41083c:	ldr	w0, [x0, #12]
  410840:	mov	w1, w0
  410844:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410848:	add	x0, x0, #0x5e8
  41084c:	bl	401790 <printf@plt>
  410850:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410854:	add	x0, x0, #0x4a8
  410858:	bl	401790 <printf@plt>
  41085c:	ldr	x0, [sp, #24]
  410860:	ldr	x2, [x0, #16]
  410864:	ldr	x0, [sp, #24]
  410868:	ldr	x0, [x0, #16]
  41086c:	ldr	x0, [x0]
  410870:	add	x0, x0, #0x30
  410874:	ldr	x1, [x0]
  410878:	mov	x0, x2
  41087c:	blr	x1
  410880:	b	4108d4 <printf@plt+0xf144>
  410884:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410888:	add	x0, x0, #0xa4c
  41088c:	ldr	w0, [x0]
  410890:	cmp	w0, #0x1
  410894:	b.ne	4108d4 <printf@plt+0xf144>  // b.any
  410898:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41089c:	add	x0, x0, #0x6d8
  4108a0:	bl	401790 <printf@plt>
  4108a4:	ldr	x0, [sp, #24]
  4108a8:	ldr	x2, [x0, #16]
  4108ac:	ldr	x0, [sp, #24]
  4108b0:	ldr	x0, [x0, #16]
  4108b4:	ldr	x0, [x0]
  4108b8:	add	x0, x0, #0x30
  4108bc:	ldr	x1, [x0]
  4108c0:	mov	x0, x2
  4108c4:	blr	x1
  4108c8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4108cc:	add	x0, x0, #0x790
  4108d0:	bl	401790 <printf@plt>
  4108d4:	nop
  4108d8:	ldp	x29, x30, [sp], #32
  4108dc:	ret
  4108e0:	stp	x29, x30, [sp, #-32]!
  4108e4:	mov	x29, sp
  4108e8:	str	x0, [sp, #24]
  4108ec:	ldr	x0, [sp, #24]
  4108f0:	bl	407e64 <printf@plt+0x66d4>
  4108f4:	nop
  4108f8:	ldp	x29, x30, [sp], #32
  4108fc:	ret
  410900:	stp	x29, x30, [sp, #-32]!
  410904:	mov	x29, sp
  410908:	str	x0, [sp, #24]
  41090c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410910:	add	x0, x0, #0xa18
  410914:	ldr	x0, [x0]
  410918:	mov	x3, x0
  41091c:	mov	x2, #0x2                   	// #2
  410920:	mov	x1, #0x1                   	// #1
  410924:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410928:	add	x0, x0, #0x508
  41092c:	bl	401720 <fwrite@plt>
  410930:	ldr	x0, [sp, #24]
  410934:	ldr	x2, [x0, #16]
  410938:	ldr	x0, [sp, #24]
  41093c:	ldr	x0, [x0, #16]
  410940:	ldr	x0, [x0]
  410944:	ldr	x1, [x0]
  410948:	mov	x0, x2
  41094c:	blr	x1
  410950:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410954:	add	x0, x0, #0xa18
  410958:	ldr	x0, [x0]
  41095c:	mov	x3, x0
  410960:	mov	x2, #0x8                   	// #8
  410964:	mov	x1, #0x1                   	// #1
  410968:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41096c:	add	x0, x0, #0x7b0
  410970:	bl	401720 <fwrite@plt>
  410974:	nop
  410978:	ldp	x29, x30, [sp], #32
  41097c:	ret
  410980:	stp	x29, x30, [sp, #-48]!
  410984:	mov	x29, sp
  410988:	str	x0, [sp, #40]
  41098c:	str	x1, [sp, #32]
  410990:	str	x2, [sp, #24]
  410994:	ldr	x0, [sp, #40]
  410998:	ldr	x1, [sp, #24]
  41099c:	bl	4081fc <printf@plt+0x6a6c>
  4109a0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4109a4:	add	x1, x0, #0xdb0
  4109a8:	ldr	x0, [sp, #40]
  4109ac:	str	x1, [x0]
  4109b0:	ldr	x0, [sp, #40]
  4109b4:	ldr	x1, [sp, #32]
  4109b8:	str	x1, [x0, #24]
  4109bc:	nop
  4109c0:	ldp	x29, x30, [sp], #48
  4109c4:	ret
  4109c8:	stp	x29, x30, [sp, #-48]!
  4109cc:	mov	x29, sp
  4109d0:	str	x0, [sp, #24]
  4109d4:	str	w1, [sp, #20]
  4109d8:	ldr	x0, [sp, #24]
  4109dc:	ldr	w0, [x0, #12]
  4109e0:	mov	w1, w0
  4109e4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4109e8:	add	x0, x0, #0x7c0
  4109ec:	bl	401790 <printf@plt>
  4109f0:	ldr	x0, [sp, #24]
  4109f4:	ldr	x0, [x0, #24]
  4109f8:	mov	x1, x0
  4109fc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410a00:	add	x0, x0, #0x7d8
  410a04:	bl	401790 <printf@plt>
  410a08:	ldr	x0, [sp, #24]
  410a0c:	ldr	w0, [x0, #12]
  410a10:	mov	w1, w0
  410a14:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410a18:	add	x0, x0, #0x7e0
  410a1c:	bl	401790 <printf@plt>
  410a20:	ldr	x0, [sp, #24]
  410a24:	ldr	x3, [x0, #16]
  410a28:	ldr	x0, [sp, #24]
  410a2c:	ldr	x0, [x0, #16]
  410a30:	ldr	x0, [x0]
  410a34:	add	x0, x0, #0x18
  410a38:	ldr	x2, [x0]
  410a3c:	ldr	w1, [sp, #20]
  410a40:	mov	x0, x3
  410a44:	blr	x2
  410a48:	str	w0, [sp, #44]
  410a4c:	ldr	x0, [sp, #24]
  410a50:	ldr	w0, [x0, #12]
  410a54:	mov	w1, w0
  410a58:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410a5c:	add	x0, x0, #0x7f8
  410a60:	bl	401790 <printf@plt>
  410a64:	ldr	x0, [sp, #24]
  410a68:	ldr	w1, [x0, #12]
  410a6c:	ldr	x0, [sp, #24]
  410a70:	ldr	x0, [x0, #16]
  410a74:	ldr	w0, [x0, #12]
  410a78:	mov	w2, w0
  410a7c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410a80:	add	x0, x0, #0x5a0
  410a84:	bl	401790 <printf@plt>
  410a88:	ldr	x0, [sp, #24]
  410a8c:	ldr	w1, [x0, #12]
  410a90:	ldr	x0, [sp, #24]
  410a94:	ldr	x0, [x0, #16]
  410a98:	ldr	w0, [x0, #12]
  410a9c:	mov	w2, w0
  410aa0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410aa4:	add	x0, x0, #0x690
  410aa8:	bl	401790 <printf@plt>
  410aac:	ldr	x0, [sp, #24]
  410ab0:	ldr	w1, [x0, #12]
  410ab4:	ldr	x0, [sp, #24]
  410ab8:	ldr	x0, [x0, #16]
  410abc:	ldr	w0, [x0, #12]
  410ac0:	mov	w2, w0
  410ac4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410ac8:	add	x0, x0, #0x3e8
  410acc:	bl	401790 <printf@plt>
  410ad0:	ldr	w0, [sp, #44]
  410ad4:	ldp	x29, x30, [sp], #48
  410ad8:	ret
  410adc:	stp	x29, x30, [sp, #-32]!
  410ae0:	mov	x29, sp
  410ae4:	str	x0, [sp, #24]
  410ae8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410aec:	add	x0, x0, #0xa4c
  410af0:	ldr	w0, [x0]
  410af4:	cmp	w0, #0x0
  410af8:	b.ne	410b54 <printf@plt+0xf3c4>  // b.any
  410afc:	ldr	x0, [sp, #24]
  410b00:	ldr	w0, [x0, #12]
  410b04:	mov	w1, w0
  410b08:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410b0c:	add	x0, x0, #0x808
  410b10:	bl	401790 <printf@plt>
  410b14:	ldr	x0, [sp, #24]
  410b18:	ldr	x2, [x0, #16]
  410b1c:	ldr	x0, [sp, #24]
  410b20:	ldr	x0, [x0, #16]
  410b24:	ldr	x0, [x0]
  410b28:	add	x0, x0, #0x30
  410b2c:	ldr	x1, [x0]
  410b30:	mov	x0, x2
  410b34:	blr	x1
  410b38:	ldr	x0, [sp, #24]
  410b3c:	ldr	w0, [x0, #12]
  410b40:	mov	w1, w0
  410b44:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410b48:	add	x0, x0, #0x818
  410b4c:	bl	401790 <printf@plt>
  410b50:	b	410bb0 <printf@plt+0xf420>
  410b54:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410b58:	add	x0, x0, #0xa4c
  410b5c:	ldr	w0, [x0]
  410b60:	cmp	w0, #0x1
  410b64:	b.ne	410bb0 <printf@plt+0xf420>  // b.any
  410b68:	ldr	x0, [sp, #24]
  410b6c:	ldr	x0, [x0, #24]
  410b70:	mov	x1, x0
  410b74:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410b78:	add	x0, x0, #0x828
  410b7c:	bl	401790 <printf@plt>
  410b80:	ldr	x0, [sp, #24]
  410b84:	ldr	x2, [x0, #16]
  410b88:	ldr	x0, [sp, #24]
  410b8c:	ldr	x0, [x0, #16]
  410b90:	ldr	x0, [x0]
  410b94:	add	x0, x0, #0x30
  410b98:	ldr	x1, [x0]
  410b9c:	mov	x0, x2
  410ba0:	blr	x1
  410ba4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410ba8:	add	x0, x0, #0x840
  410bac:	bl	401790 <printf@plt>
  410bb0:	nop
  410bb4:	ldp	x29, x30, [sp], #32
  410bb8:	ret
  410bbc:	stp	x29, x30, [sp, #-32]!
  410bc0:	mov	x29, sp
  410bc4:	str	x0, [sp, #24]
  410bc8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410bcc:	add	x1, x0, #0xdb0
  410bd0:	ldr	x0, [sp, #24]
  410bd4:	str	x1, [x0]
  410bd8:	ldr	x0, [sp, #24]
  410bdc:	ldr	x0, [x0, #24]
  410be0:	bl	401510 <free@plt>
  410be4:	ldr	x0, [sp, #24]
  410be8:	bl	408250 <printf@plt+0x6ac0>
  410bec:	nop
  410bf0:	ldp	x29, x30, [sp], #32
  410bf4:	ret
  410bf8:	stp	x29, x30, [sp, #-32]!
  410bfc:	mov	x29, sp
  410c00:	str	x0, [sp, #24]
  410c04:	ldr	x0, [sp, #24]
  410c08:	bl	410bbc <printf@plt+0xf42c>
  410c0c:	mov	x1, #0x20                  	// #32
  410c10:	ldr	x0, [sp, #24]
  410c14:	bl	419424 <_ZdlPvm@@Base>
  410c18:	ldp	x29, x30, [sp], #32
  410c1c:	ret
  410c20:	stp	x29, x30, [sp, #-32]!
  410c24:	mov	x29, sp
  410c28:	str	x0, [sp, #24]
  410c2c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410c30:	add	x0, x0, #0xa18
  410c34:	ldr	x3, [x0]
  410c38:	ldr	x0, [sp, #24]
  410c3c:	ldr	x0, [x0, #24]
  410c40:	mov	x2, x0
  410c44:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410c48:	add	x1, x0, #0x850
  410c4c:	mov	x0, x3
  410c50:	bl	4014a0 <fprintf@plt>
  410c54:	ldr	x0, [sp, #24]
  410c58:	ldr	x2, [x0, #16]
  410c5c:	ldr	x0, [sp, #24]
  410c60:	ldr	x0, [x0, #16]
  410c64:	ldr	x0, [x0]
  410c68:	ldr	x1, [x0]
  410c6c:	mov	x0, x2
  410c70:	blr	x1
  410c74:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410c78:	add	x0, x0, #0xa18
  410c7c:	ldr	x0, [x0]
  410c80:	mov	x3, x0
  410c84:	mov	x2, #0x2                   	// #2
  410c88:	mov	x1, #0x1                   	// #1
  410c8c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410c90:	add	x0, x0, #0x520
  410c94:	bl	401720 <fwrite@plt>
  410c98:	nop
  410c9c:	ldp	x29, x30, [sp], #32
  410ca0:	ret
  410ca4:	stp	x29, x30, [sp, #-48]!
  410ca8:	mov	x29, sp
  410cac:	str	x0, [sp, #40]
  410cb0:	str	x1, [sp, #32]
  410cb4:	str	x2, [sp, #24]
  410cb8:	ldr	x0, [sp, #40]
  410cbc:	ldr	x1, [sp, #24]
  410cc0:	bl	4081fc <printf@plt+0x6a6c>
  410cc4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410cc8:	add	x1, x0, #0xd28
  410ccc:	ldr	x0, [sp, #40]
  410cd0:	str	x1, [x0]
  410cd4:	ldr	x0, [sp, #40]
  410cd8:	ldr	x1, [sp, #32]
  410cdc:	str	x1, [x0, #24]
  410ce0:	nop
  410ce4:	ldp	x29, x30, [sp], #48
  410ce8:	ret
  410cec:	stp	x29, x30, [sp, #-32]!
  410cf0:	mov	x29, sp
  410cf4:	str	x0, [sp, #24]
  410cf8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410cfc:	add	x1, x0, #0xd28
  410d00:	ldr	x0, [sp, #24]
  410d04:	str	x1, [x0]
  410d08:	ldr	x0, [sp, #24]
  410d0c:	ldr	x0, [x0, #24]
  410d10:	bl	401510 <free@plt>
  410d14:	ldr	x0, [sp, #24]
  410d18:	bl	408250 <printf@plt+0x6ac0>
  410d1c:	nop
  410d20:	ldp	x29, x30, [sp], #32
  410d24:	ret
  410d28:	stp	x29, x30, [sp, #-32]!
  410d2c:	mov	x29, sp
  410d30:	str	x0, [sp, #24]
  410d34:	ldr	x0, [sp, #24]
  410d38:	bl	410cec <printf@plt+0xf55c>
  410d3c:	mov	x1, #0x20                  	// #32
  410d40:	ldr	x0, [sp, #24]
  410d44:	bl	419424 <_ZdlPvm@@Base>
  410d48:	ldp	x29, x30, [sp], #32
  410d4c:	ret
  410d50:	stp	x29, x30, [sp, #-48]!
  410d54:	mov	x29, sp
  410d58:	str	x0, [sp, #24]
  410d5c:	str	w1, [sp, #20]
  410d60:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  410d64:	add	x0, x0, #0xad0
  410d68:	ldr	x0, [x0]
  410d6c:	str	x0, [sp, #40]
  410d70:	ldr	x0, [sp, #24]
  410d74:	ldr	x1, [x0, #24]
  410d78:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  410d7c:	add	x0, x0, #0xad0
  410d80:	str	x1, [x0]
  410d84:	ldr	x0, [sp, #24]
  410d88:	ldr	w0, [x0, #12]
  410d8c:	mov	w1, w0
  410d90:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410d94:	add	x0, x0, #0x860
  410d98:	bl	401790 <printf@plt>
  410d9c:	ldr	x0, [sp, #24]
  410da0:	ldr	x0, [x0, #24]
  410da4:	mov	x1, x0
  410da8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410dac:	add	x0, x0, #0x878
  410db0:	bl	401790 <printf@plt>
  410db4:	ldr	x0, [sp, #24]
  410db8:	ldr	x3, [x0, #16]
  410dbc:	ldr	x0, [sp, #24]
  410dc0:	ldr	x0, [x0, #16]
  410dc4:	ldr	x0, [x0]
  410dc8:	add	x0, x0, #0x18
  410dcc:	ldr	x2, [x0]
  410dd0:	ldr	w1, [sp, #20]
  410dd4:	mov	x0, x3
  410dd8:	blr	x2
  410ddc:	str	w0, [sp, #36]
  410de0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  410de4:	add	x0, x0, #0xad0
  410de8:	ldr	x1, [sp, #40]
  410dec:	str	x1, [x0]
  410df0:	ldr	x0, [sp, #24]
  410df4:	ldr	w0, [x0, #12]
  410df8:	mov	w1, w0
  410dfc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410e00:	add	x0, x0, #0x880
  410e04:	bl	401790 <printf@plt>
  410e08:	ldr	x0, [sp, #24]
  410e0c:	ldr	w1, [x0, #12]
  410e10:	ldr	x0, [sp, #24]
  410e14:	ldr	x0, [x0, #16]
  410e18:	ldr	w0, [x0, #12]
  410e1c:	mov	w2, w0
  410e20:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410e24:	add	x0, x0, #0x5a0
  410e28:	bl	401790 <printf@plt>
  410e2c:	ldr	x0, [sp, #24]
  410e30:	ldr	w1, [x0, #12]
  410e34:	ldr	x0, [sp, #24]
  410e38:	ldr	x0, [x0, #16]
  410e3c:	ldr	w0, [x0, #12]
  410e40:	mov	w2, w0
  410e44:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410e48:	add	x0, x0, #0x690
  410e4c:	bl	401790 <printf@plt>
  410e50:	ldr	x0, [sp, #24]
  410e54:	ldr	w1, [x0, #12]
  410e58:	ldr	x0, [sp, #24]
  410e5c:	ldr	x0, [x0, #16]
  410e60:	ldr	w0, [x0, #12]
  410e64:	mov	w2, w0
  410e68:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410e6c:	add	x0, x0, #0x3e8
  410e70:	bl	401790 <printf@plt>
  410e74:	ldr	w0, [sp, #36]
  410e78:	ldp	x29, x30, [sp], #48
  410e7c:	ret
  410e80:	stp	x29, x30, [sp, #-48]!
  410e84:	mov	x29, sp
  410e88:	str	x0, [sp, #24]
  410e8c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410e90:	add	x0, x0, #0xa4c
  410e94:	ldr	w0, [x0]
  410e98:	cmp	w0, #0x0
  410e9c:	b.ne	410f2c <printf@plt+0xf79c>  // b.any
  410ea0:	ldr	x0, [sp, #24]
  410ea4:	ldr	x0, [x0, #24]
  410ea8:	mov	x1, x0
  410eac:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410eb0:	add	x0, x0, #0x890
  410eb4:	bl	401790 <printf@plt>
  410eb8:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  410ebc:	add	x0, x0, #0xad0
  410ec0:	ldr	x0, [x0]
  410ec4:	str	x0, [sp, #32]
  410ec8:	ldr	x0, [sp, #24]
  410ecc:	ldr	x1, [x0, #24]
  410ed0:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  410ed4:	add	x0, x0, #0xad0
  410ed8:	str	x1, [x0]
  410edc:	ldr	x0, [sp, #24]
  410ee0:	ldr	x2, [x0, #16]
  410ee4:	ldr	x0, [sp, #24]
  410ee8:	ldr	x0, [x0, #16]
  410eec:	ldr	x0, [x0]
  410ef0:	add	x0, x0, #0x30
  410ef4:	ldr	x1, [x0]
  410ef8:	mov	x0, x2
  410efc:	blr	x1
  410f00:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  410f04:	add	x0, x0, #0xad0
  410f08:	ldr	x1, [sp, #32]
  410f0c:	str	x1, [x0]
  410f10:	ldr	x0, [sp, #24]
  410f14:	ldr	w0, [x0, #12]
  410f18:	mov	w1, w0
  410f1c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410f20:	add	x0, x0, #0x898
  410f24:	bl	401790 <printf@plt>
  410f28:	b	410ff8 <printf@plt+0xf868>
  410f2c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410f30:	add	x0, x0, #0xa4c
  410f34:	ldr	w0, [x0]
  410f38:	cmp	w0, #0x1
  410f3c:	b.ne	410ff8 <printf@plt+0xf868>  // b.any
  410f40:	ldr	x0, [sp, #24]
  410f44:	ldr	x0, [x0, #24]
  410f48:	str	x0, [sp, #40]
  410f4c:	ldr	x0, [sp, #24]
  410f50:	ldr	x0, [x0, #24]
  410f54:	ldrb	w0, [x0]
  410f58:	cmp	w0, #0x69
  410f5c:	b.eq	410f88 <printf@plt+0xf7f8>  // b.none
  410f60:	cmp	w0, #0x69
  410f64:	b.gt	410fa8 <printf@plt+0xf818>
  410f68:	cmp	w0, #0x62
  410f6c:	b.eq	410f98 <printf@plt+0xf808>  // b.none
  410f70:	cmp	w0, #0x62
  410f74:	b.gt	410fa8 <printf@plt+0xf818>
  410f78:	cmp	w0, #0x42
  410f7c:	b.eq	410f98 <printf@plt+0xf808>  // b.none
  410f80:	cmp	w0, #0x49
  410f84:	b.ne	410fa8 <printf@plt+0xf818>  // b.any
  410f88:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410f8c:	add	x0, x0, #0x8a8
  410f90:	str	x0, [sp, #40]
  410f94:	b	410fb8 <printf@plt+0xf828>
  410f98:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410f9c:	add	x0, x0, #0x8b0
  410fa0:	str	x0, [sp, #40]
  410fa4:	b	410fb8 <printf@plt+0xf828>
  410fa8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410fac:	add	x0, x0, #0x8b8
  410fb0:	str	x0, [sp, #40]
  410fb4:	nop
  410fb8:	ldr	x1, [sp, #40]
  410fbc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410fc0:	add	x0, x0, #0x8c0
  410fc4:	bl	401790 <printf@plt>
  410fc8:	ldr	x0, [sp, #24]
  410fcc:	ldr	x2, [x0, #16]
  410fd0:	ldr	x0, [sp, #24]
  410fd4:	ldr	x0, [x0, #16]
  410fd8:	ldr	x0, [x0]
  410fdc:	add	x0, x0, #0x30
  410fe0:	ldr	x1, [x0]
  410fe4:	mov	x0, x2
  410fe8:	blr	x1
  410fec:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  410ff0:	add	x0, x0, #0x840
  410ff4:	bl	401790 <printf@plt>
  410ff8:	nop
  410ffc:	ldp	x29, x30, [sp], #48
  411000:	ret
  411004:	stp	x29, x30, [sp, #-32]!
  411008:	mov	x29, sp
  41100c:	str	x0, [sp, #24]
  411010:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411014:	add	x0, x0, #0xa18
  411018:	ldr	x3, [x0]
  41101c:	ldr	x0, [sp, #24]
  411020:	ldr	x0, [x0, #24]
  411024:	mov	x2, x0
  411028:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41102c:	add	x1, x0, #0x8e0
  411030:	mov	x0, x3
  411034:	bl	4014a0 <fprintf@plt>
  411038:	ldr	x0, [sp, #24]
  41103c:	ldr	x2, [x0, #16]
  411040:	ldr	x0, [sp, #24]
  411044:	ldr	x0, [x0, #16]
  411048:	ldr	x0, [x0]
  41104c:	ldr	x1, [x0]
  411050:	mov	x0, x2
  411054:	blr	x1
  411058:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41105c:	add	x0, x0, #0xa18
  411060:	ldr	x0, [x0]
  411064:	mov	x3, x0
  411068:	mov	x2, #0x2                   	// #2
  41106c:	mov	x1, #0x1                   	// #1
  411070:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411074:	add	x0, x0, #0x520
  411078:	bl	401720 <fwrite@plt>
  41107c:	nop
  411080:	ldp	x29, x30, [sp], #32
  411084:	ret
  411088:	stp	x29, x30, [sp, #-32]!
  41108c:	mov	x29, sp
  411090:	str	x0, [sp, #24]
  411094:	str	x1, [sp, #16]
  411098:	ldr	x0, [sp, #24]
  41109c:	ldr	x1, [sp, #16]
  4110a0:	bl	4081fc <printf@plt+0x6a6c>
  4110a4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4110a8:	add	x1, x0, #0xca0
  4110ac:	ldr	x0, [sp, #24]
  4110b0:	str	x1, [x0]
  4110b4:	nop
  4110b8:	ldp	x29, x30, [sp], #32
  4110bc:	ret
  4110c0:	stp	x29, x30, [sp, #-48]!
  4110c4:	mov	x29, sp
  4110c8:	str	x0, [sp, #24]
  4110cc:	str	w1, [sp, #20]
  4110d0:	ldr	x0, [sp, #24]
  4110d4:	ldr	x3, [x0, #16]
  4110d8:	ldr	x0, [sp, #24]
  4110dc:	ldr	x0, [x0, #16]
  4110e0:	ldr	x0, [x0]
  4110e4:	add	x0, x0, #0x18
  4110e8:	ldr	x2, [x0]
  4110ec:	ldr	w1, [sp, #20]
  4110f0:	mov	x0, x3
  4110f4:	blr	x2
  4110f8:	str	w0, [sp, #44]
  4110fc:	ldr	x0, [sp, #24]
  411100:	ldr	w1, [x0, #12]
  411104:	ldr	x0, [sp, #24]
  411108:	ldr	x0, [x0, #16]
  41110c:	ldr	w2, [x0, #12]
  411110:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  411114:	add	x0, x0, #0xe48
  411118:	ldr	w0, [x0]
  41111c:	mov	w3, w0
  411120:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411124:	add	x0, x0, #0x8f0
  411128:	bl	401790 <printf@plt>
  41112c:	ldr	x0, [sp, #24]
  411130:	ldr	w1, [x0, #12]
  411134:	ldr	x0, [sp, #24]
  411138:	ldr	x0, [x0, #16]
  41113c:	ldr	w0, [x0, #12]
  411140:	mov	w2, w0
  411144:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411148:	add	x0, x0, #0x690
  41114c:	bl	401790 <printf@plt>
  411150:	ldr	x0, [sp, #24]
  411154:	ldr	w1, [x0, #12]
  411158:	ldr	x0, [sp, #24]
  41115c:	ldr	x0, [x0, #16]
  411160:	ldr	w0, [x0, #12]
  411164:	mov	w2, w0
  411168:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41116c:	add	x0, x0, #0x3e8
  411170:	bl	401790 <printf@plt>
  411174:	ldr	w0, [sp, #44]
  411178:	ldp	x29, x30, [sp], #48
  41117c:	ret
  411180:	stp	x29, x30, [sp, #-32]!
  411184:	mov	x29, sp
  411188:	str	x0, [sp, #24]
  41118c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411190:	add	x0, x0, #0xa4c
  411194:	ldr	w0, [x0]
  411198:	cmp	w0, #0x0
  41119c:	b.ne	411224 <printf@plt+0xfa94>  // b.any
  4111a0:	ldr	x0, [sp, #24]
  4111a4:	ldr	x2, [x0, #16]
  4111a8:	ldr	x0, [sp, #24]
  4111ac:	ldr	x0, [x0, #16]
  4111b0:	ldr	x0, [x0]
  4111b4:	add	x0, x0, #0x30
  4111b8:	ldr	x1, [x0]
  4111bc:	mov	x0, x2
  4111c0:	blr	x1
  4111c4:	ldr	x0, [sp, #24]
  4111c8:	ldr	x0, [x0, #16]
  4111cc:	ldr	w0, [x0, #12]
  4111d0:	mov	w1, w0
  4111d4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4111d8:	add	x0, x0, #0x908
  4111dc:	bl	401790 <printf@plt>
  4111e0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4111e4:	add	x0, x0, #0xe48
  4111e8:	ldr	w0, [x0]
  4111ec:	mov	w1, w0
  4111f0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4111f4:	add	x0, x0, #0x918
  4111f8:	bl	401790 <printf@plt>
  4111fc:	ldr	x0, [sp, #24]
  411200:	ldr	x2, [x0, #16]
  411204:	ldr	x0, [sp, #24]
  411208:	ldr	x0, [x0, #16]
  41120c:	ldr	x0, [x0]
  411210:	add	x0, x0, #0x30
  411214:	ldr	x1, [x0]
  411218:	mov	x0, x2
  41121c:	blr	x1
  411220:	b	411274 <printf@plt+0xfae4>
  411224:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411228:	add	x0, x0, #0xa4c
  41122c:	ldr	w0, [x0]
  411230:	cmp	w0, #0x1
  411234:	b.ne	411274 <printf@plt+0xfae4>  // b.any
  411238:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41123c:	add	x0, x0, #0x920
  411240:	bl	401790 <printf@plt>
  411244:	ldr	x0, [sp, #24]
  411248:	ldr	x2, [x0, #16]
  41124c:	ldr	x0, [sp, #24]
  411250:	ldr	x0, [x0, #16]
  411254:	ldr	x0, [x0]
  411258:	add	x0, x0, #0x30
  41125c:	ldr	x1, [x0]
  411260:	mov	x0, x2
  411264:	blr	x1
  411268:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41126c:	add	x0, x0, #0x840
  411270:	bl	401790 <printf@plt>
  411274:	nop
  411278:	ldp	x29, x30, [sp], #32
  41127c:	ret
  411280:	stp	x29, x30, [sp, #-32]!
  411284:	mov	x29, sp
  411288:	str	x0, [sp, #24]
  41128c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411290:	add	x0, x0, #0xa18
  411294:	ldr	x0, [x0]
  411298:	mov	x3, x0
  41129c:	mov	x2, #0x6                   	// #6
  4112a0:	mov	x1, #0x1                   	// #1
  4112a4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4112a8:	add	x0, x0, #0x948
  4112ac:	bl	401720 <fwrite@plt>
  4112b0:	ldr	x0, [sp, #24]
  4112b4:	ldr	x2, [x0, #16]
  4112b8:	ldr	x0, [sp, #24]
  4112bc:	ldr	x0, [x0, #16]
  4112c0:	ldr	x0, [x0]
  4112c4:	ldr	x1, [x0]
  4112c8:	mov	x0, x2
  4112cc:	blr	x1
  4112d0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4112d4:	add	x0, x0, #0xa18
  4112d8:	ldr	x0, [x0]
  4112dc:	mov	x3, x0
  4112e0:	mov	x2, #0x2                   	// #2
  4112e4:	mov	x1, #0x1                   	// #1
  4112e8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4112ec:	add	x0, x0, #0x520
  4112f0:	bl	401720 <fwrite@plt>
  4112f4:	nop
  4112f8:	ldp	x29, x30, [sp], #32
  4112fc:	ret
  411300:	stp	x29, x30, [sp, #-48]!
  411304:	mov	x29, sp
  411308:	str	x0, [sp, #40]
  41130c:	str	w1, [sp, #36]
  411310:	str	x2, [sp, #24]
  411314:	ldr	x0, [sp, #40]
  411318:	ldr	x1, [sp, #24]
  41131c:	bl	4081fc <printf@plt+0x6a6c>
  411320:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411324:	add	x1, x0, #0xc18
  411328:	ldr	x0, [sp, #40]
  41132c:	str	x1, [x0]
  411330:	ldr	x0, [sp, #40]
  411334:	ldr	w1, [sp, #36]
  411338:	str	w1, [x0, #24]
  41133c:	nop
  411340:	ldp	x29, x30, [sp], #48
  411344:	ret
  411348:	stp	x29, x30, [sp, #-48]!
  41134c:	mov	x29, sp
  411350:	str	x0, [sp, #24]
  411354:	str	w1, [sp, #20]
  411358:	ldr	x0, [sp, #24]
  41135c:	ldr	x3, [x0, #16]
  411360:	ldr	x0, [sp, #24]
  411364:	ldr	x0, [x0, #16]
  411368:	ldr	x0, [x0]
  41136c:	add	x0, x0, #0x18
  411370:	ldr	x2, [x0]
  411374:	ldr	w1, [sp, #20]
  411378:	mov	x0, x3
  41137c:	blr	x2
  411380:	str	w0, [sp, #44]
  411384:	ldr	x0, [sp, #24]
  411388:	ldr	w1, [x0, #12]
  41138c:	ldr	x0, [sp, #24]
  411390:	ldr	x0, [x0, #16]
  411394:	ldr	w0, [x0, #12]
  411398:	mov	w2, w0
  41139c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4113a0:	add	x0, x0, #0x5a0
  4113a4:	bl	401790 <printf@plt>
  4113a8:	ldr	x0, [sp, #24]
  4113ac:	ldr	w0, [x0, #24]
  4113b0:	cmp	w0, #0x0
  4113b4:	b.le	41140c <printf@plt+0xfc7c>
  4113b8:	ldr	x0, [sp, #24]
  4113bc:	ldr	w1, [x0, #12]
  4113c0:	ldr	x0, [sp, #24]
  4113c4:	ldr	w2, [x0, #24]
  4113c8:	ldr	x0, [sp, #24]
  4113cc:	ldr	x0, [x0, #16]
  4113d0:	ldr	w0, [x0, #12]
  4113d4:	mov	w3, w0
  4113d8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4113dc:	add	x0, x0, #0x950
  4113e0:	bl	401790 <printf@plt>
  4113e4:	ldr	x0, [sp, #24]
  4113e8:	ldr	w1, [x0, #12]
  4113ec:	ldr	x0, [sp, #24]
  4113f0:	ldr	x0, [x0, #16]
  4113f4:	ldr	w0, [x0, #12]
  4113f8:	mov	w2, w0
  4113fc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411400:	add	x0, x0, #0x3e8
  411404:	bl	401790 <printf@plt>
  411408:	b	411460 <printf@plt+0xfcd0>
  41140c:	ldr	x0, [sp, #24]
  411410:	ldr	w1, [x0, #12]
  411414:	ldr	x0, [sp, #24]
  411418:	ldr	w0, [x0, #24]
  41141c:	neg	w2, w0
  411420:	ldr	x0, [sp, #24]
  411424:	ldr	x0, [x0, #16]
  411428:	ldr	w0, [x0, #12]
  41142c:	mov	w3, w0
  411430:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411434:	add	x0, x0, #0x968
  411438:	bl	401790 <printf@plt>
  41143c:	ldr	x0, [sp, #24]
  411440:	ldr	w1, [x0, #12]
  411444:	ldr	x0, [sp, #24]
  411448:	ldr	x0, [x0, #16]
  41144c:	ldr	w0, [x0, #12]
  411450:	mov	w2, w0
  411454:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411458:	add	x0, x0, #0x690
  41145c:	bl	401790 <printf@plt>
  411460:	ldr	w0, [sp, #44]
  411464:	ldp	x29, x30, [sp], #48
  411468:	ret
  41146c:	stp	x29, x30, [sp, #-32]!
  411470:	mov	x29, sp
  411474:	str	x0, [sp, #24]
  411478:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41147c:	add	x0, x0, #0xa4c
  411480:	ldr	w0, [x0]
  411484:	cmp	w0, #0x0
  411488:	b.ne	4114e8 <printf@plt+0xfd58>  // b.any
  41148c:	ldr	x0, [sp, #24]
  411490:	ldr	w0, [x0, #24]
  411494:	neg	w0, w0
  411498:	mov	w1, w0
  41149c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4114a0:	add	x0, x0, #0x988
  4114a4:	bl	401790 <printf@plt>
  4114a8:	ldr	x0, [sp, #24]
  4114ac:	ldr	x2, [x0, #16]
  4114b0:	ldr	x0, [sp, #24]
  4114b4:	ldr	x0, [x0, #16]
  4114b8:	ldr	x0, [x0]
  4114bc:	add	x0, x0, #0x30
  4114c0:	ldr	x1, [x0]
  4114c4:	mov	x0, x2
  4114c8:	blr	x1
  4114cc:	ldr	x0, [sp, #24]
  4114d0:	ldr	w0, [x0, #24]
  4114d4:	mov	w1, w0
  4114d8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4114dc:	add	x0, x0, #0x988
  4114e0:	bl	401790 <printf@plt>
  4114e4:	b	41152c <printf@plt+0xfd9c>
  4114e8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4114ec:	add	x0, x0, #0xa4c
  4114f0:	ldr	w0, [x0]
  4114f4:	cmp	w0, #0x1
  4114f8:	b.ne	41152c <printf@plt+0xfd9c>  // b.any
  4114fc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411500:	add	x0, x0, #0x990
  411504:	bl	401790 <printf@plt>
  411508:	ldr	x0, [sp, #24]
  41150c:	ldr	x2, [x0, #16]
  411510:	ldr	x0, [sp, #24]
  411514:	ldr	x0, [x0, #16]
  411518:	ldr	x0, [x0]
  41151c:	add	x0, x0, #0x30
  411520:	ldr	x1, [x0]
  411524:	mov	x0, x2
  411528:	blr	x1
  41152c:	nop
  411530:	ldp	x29, x30, [sp], #32
  411534:	ret
  411538:	stp	x29, x30, [sp, #-32]!
  41153c:	mov	x29, sp
  411540:	str	x0, [sp, #24]
  411544:	ldr	x0, [sp, #24]
  411548:	ldr	w0, [x0, #24]
  41154c:	cmp	w0, #0x0
  411550:	b.lt	411580 <printf@plt+0xfdf0>  // b.tstop
  411554:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411558:	add	x0, x0, #0xa18
  41155c:	ldr	x3, [x0]
  411560:	ldr	x0, [sp, #24]
  411564:	ldr	w0, [x0, #24]
  411568:	mov	w2, w0
  41156c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411570:	add	x1, x0, #0x9d8
  411574:	mov	x0, x3
  411578:	bl	4014a0 <fprintf@plt>
  41157c:	b	4115ac <printf@plt+0xfe1c>
  411580:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411584:	add	x0, x0, #0xa18
  411588:	ldr	x3, [x0]
  41158c:	ldr	x0, [sp, #24]
  411590:	ldr	w0, [x0, #24]
  411594:	neg	w0, w0
  411598:	mov	w2, w0
  41159c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4115a0:	add	x1, x0, #0x9e8
  4115a4:	mov	x0, x3
  4115a8:	bl	4014a0 <fprintf@plt>
  4115ac:	ldr	x0, [sp, #24]
  4115b0:	ldr	x2, [x0, #16]
  4115b4:	ldr	x0, [sp, #24]
  4115b8:	ldr	x0, [x0, #16]
  4115bc:	ldr	x0, [x0]
  4115c0:	ldr	x1, [x0]
  4115c4:	mov	x0, x2
  4115c8:	blr	x1
  4115cc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4115d0:	add	x0, x0, #0xa18
  4115d4:	ldr	x0, [x0]
  4115d8:	mov	x3, x0
  4115dc:	mov	x2, #0x2                   	// #2
  4115e0:	mov	x1, #0x1                   	// #1
  4115e4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4115e8:	add	x0, x0, #0x520
  4115ec:	bl	401720 <fwrite@plt>
  4115f0:	nop
  4115f4:	ldp	x29, x30, [sp], #32
  4115f8:	ret
  4115fc:	stp	x29, x30, [sp, #-48]!
  411600:	mov	x29, sp
  411604:	str	x0, [sp, #40]
  411608:	str	w1, [sp, #36]
  41160c:	str	x2, [sp, #24]
  411610:	ldr	x0, [sp, #40]
  411614:	ldr	x1, [sp, #24]
  411618:	bl	4081fc <printf@plt+0x6a6c>
  41161c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411620:	add	x1, x0, #0xb90
  411624:	ldr	x0, [sp, #40]
  411628:	str	x1, [x0]
  41162c:	ldr	x0, [sp, #40]
  411630:	ldr	w1, [sp, #36]
  411634:	str	w1, [x0, #24]
  411638:	nop
  41163c:	ldp	x29, x30, [sp], #48
  411640:	ret
  411644:	stp	x29, x30, [sp, #-48]!
  411648:	mov	x29, sp
  41164c:	str	x0, [sp, #24]
  411650:	str	w1, [sp, #20]
  411654:	ldr	x0, [sp, #24]
  411658:	ldr	x3, [x0, #16]
  41165c:	ldr	x0, [sp, #24]
  411660:	ldr	x0, [x0, #16]
  411664:	ldr	x0, [x0]
  411668:	add	x0, x0, #0x18
  41166c:	ldr	x2, [x0]
  411670:	ldr	w1, [sp, #20]
  411674:	mov	x0, x3
  411678:	blr	x2
  41167c:	str	w0, [sp, #44]
  411680:	ldr	x0, [sp, #24]
  411684:	ldr	w1, [x0, #12]
  411688:	ldr	x0, [sp, #24]
  41168c:	ldr	x0, [x0, #16]
  411690:	ldr	w2, [x0, #12]
  411694:	ldr	x0, [sp, #24]
  411698:	ldr	w0, [x0, #24]
  41169c:	mov	w3, w0
  4116a0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4116a4:	add	x0, x0, #0x8f0
  4116a8:	bl	401790 <printf@plt>
  4116ac:	ldr	x0, [sp, #24]
  4116b0:	ldr	w1, [x0, #12]
  4116b4:	ldr	x0, [sp, #24]
  4116b8:	ldr	x0, [x0, #16]
  4116bc:	ldr	w0, [x0, #12]
  4116c0:	mov	w2, w0
  4116c4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4116c8:	add	x0, x0, #0x690
  4116cc:	bl	401790 <printf@plt>
  4116d0:	ldr	x0, [sp, #24]
  4116d4:	ldr	w1, [x0, #12]
  4116d8:	ldr	x0, [sp, #24]
  4116dc:	ldr	x0, [x0, #16]
  4116e0:	ldr	w0, [x0, #12]
  4116e4:	mov	w2, w0
  4116e8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4116ec:	add	x0, x0, #0x3e8
  4116f0:	bl	401790 <printf@plt>
  4116f4:	ldr	w0, [sp, #44]
  4116f8:	cmp	w0, #0x0
  4116fc:	b.eq	411718 <printf@plt+0xff88>  // b.none
  411700:	ldr	x0, [sp, #24]
  411704:	ldr	w0, [x0, #24]
  411708:	mov	w1, w0
  41170c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411710:	add	x0, x0, #0x9f8
  411714:	bl	401790 <printf@plt>
  411718:	ldr	w0, [sp, #44]
  41171c:	ldp	x29, x30, [sp], #48
  411720:	ret
  411724:	stp	x29, x30, [sp, #-32]!
  411728:	mov	x29, sp
  41172c:	str	x0, [sp, #24]
  411730:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411734:	add	x0, x0, #0xa4c
  411738:	ldr	w0, [x0]
  41173c:	cmp	w0, #0x0
  411740:	b.ne	411784 <printf@plt+0xfff4>  // b.any
  411744:	ldr	x0, [sp, #24]
  411748:	ldr	w0, [x0, #24]
  41174c:	mov	w1, w0
  411750:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411754:	add	x0, x0, #0x918
  411758:	bl	401790 <printf@plt>
  41175c:	ldr	x0, [sp, #24]
  411760:	ldr	x2, [x0, #16]
  411764:	ldr	x0, [sp, #24]
  411768:	ldr	x0, [x0, #16]
  41176c:	ldr	x0, [x0]
  411770:	add	x0, x0, #0x30
  411774:	ldr	x1, [x0]
  411778:	mov	x0, x2
  41177c:	blr	x1
  411780:	b	4117c8 <printf@plt+0x10038>
  411784:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411788:	add	x0, x0, #0xa4c
  41178c:	ldr	w0, [x0]
  411790:	cmp	w0, #0x1
  411794:	b.ne	4117c8 <printf@plt+0x10038>  // b.any
  411798:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41179c:	add	x0, x0, #0xa08
  4117a0:	bl	401790 <printf@plt>
  4117a4:	ldr	x0, [sp, #24]
  4117a8:	ldr	x2, [x0, #16]
  4117ac:	ldr	x0, [sp, #24]
  4117b0:	ldr	x0, [x0, #16]
  4117b4:	ldr	x0, [x0]
  4117b8:	add	x0, x0, #0x30
  4117bc:	ldr	x1, [x0]
  4117c0:	mov	x0, x2
  4117c4:	blr	x1
  4117c8:	nop
  4117cc:	ldp	x29, x30, [sp], #32
  4117d0:	ret
  4117d4:	stp	x29, x30, [sp, #-32]!
  4117d8:	mov	x29, sp
  4117dc:	str	x0, [sp, #24]
  4117e0:	ldr	x0, [sp, #24]
  4117e4:	ldr	w0, [x0, #24]
  4117e8:	cmp	w0, #0x0
  4117ec:	b.lt	41181c <printf@plt+0x1008c>  // b.tstop
  4117f0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4117f4:	add	x0, x0, #0xa18
  4117f8:	ldr	x3, [x0]
  4117fc:	ldr	x0, [sp, #24]
  411800:	ldr	w0, [x0, #24]
  411804:	mov	w2, w0
  411808:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41180c:	add	x1, x0, #0xa50
  411810:	mov	x0, x3
  411814:	bl	4014a0 <fprintf@plt>
  411818:	b	411848 <printf@plt+0x100b8>
  41181c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411820:	add	x0, x0, #0xa18
  411824:	ldr	x3, [x0]
  411828:	ldr	x0, [sp, #24]
  41182c:	ldr	w0, [x0, #24]
  411830:	neg	w0, w0
  411834:	mov	w2, w0
  411838:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  41183c:	add	x1, x0, #0xa60
  411840:	mov	x0, x3
  411844:	bl	4014a0 <fprintf@plt>
  411848:	ldr	x0, [sp, #24]
  41184c:	ldr	x2, [x0, #16]
  411850:	ldr	x0, [sp, #24]
  411854:	ldr	x0, [x0, #16]
  411858:	ldr	x0, [x0]
  41185c:	ldr	x1, [x0]
  411860:	mov	x0, x2
  411864:	blr	x1
  411868:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41186c:	add	x0, x0, #0xa18
  411870:	ldr	x0, [x0]
  411874:	mov	x3, x0
  411878:	mov	x2, #0x2                   	// #2
  41187c:	mov	x1, #0x1                   	// #1
  411880:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411884:	add	x0, x0, #0x520
  411888:	bl	401720 <fwrite@plt>
  41188c:	nop
  411890:	ldp	x29, x30, [sp], #32
  411894:	ret
  411898:	stp	x29, x30, [sp, #-32]!
  41189c:	mov	x29, sp
  4118a0:	str	x0, [sp, #24]
  4118a4:	str	x1, [sp, #16]
  4118a8:	ldr	x0, [sp, #24]
  4118ac:	ldr	x1, [sp, #16]
  4118b0:	bl	4081fc <printf@plt+0x6a6c>
  4118b4:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4118b8:	add	x1, x0, #0xb08
  4118bc:	ldr	x0, [sp, #24]
  4118c0:	str	x1, [x0]
  4118c4:	nop
  4118c8:	ldp	x29, x30, [sp], #32
  4118cc:	ret
  4118d0:	stp	x29, x30, [sp, #-48]!
  4118d4:	mov	x29, sp
  4118d8:	str	x0, [sp, #24]
  4118dc:	str	w1, [sp, #20]
  4118e0:	ldr	x0, [sp, #24]
  4118e4:	ldr	x3, [x0, #16]
  4118e8:	ldr	x0, [sp, #24]
  4118ec:	ldr	x0, [x0, #16]
  4118f0:	ldr	x0, [x0]
  4118f4:	add	x0, x0, #0x18
  4118f8:	ldr	x2, [x0]
  4118fc:	ldr	w1, [sp, #20]
  411900:	mov	x0, x3
  411904:	blr	x2
  411908:	str	w0, [sp, #44]
  41190c:	ldr	x0, [sp, #24]
  411910:	ldr	w1, [x0, #12]
  411914:	ldr	x0, [sp, #24]
  411918:	ldr	x0, [x0, #16]
  41191c:	ldr	w0, [x0, #12]
  411920:	mov	w2, w0
  411924:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411928:	add	x0, x0, #0x5a0
  41192c:	bl	401790 <printf@plt>
  411930:	ldr	x0, [sp, #24]
  411934:	ldr	w1, [x0, #12]
  411938:	ldr	x0, [sp, #24]
  41193c:	ldr	x0, [x0, #16]
  411940:	ldr	w2, [x0, #12]
  411944:	ldr	x0, [sp, #24]
  411948:	ldr	x0, [x0, #16]
  41194c:	ldr	w3, [x0, #12]
  411950:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  411954:	add	x0, x0, #0xe84
  411958:	ldr	w0, [x0]
  41195c:	mov	w4, w0
  411960:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411964:	add	x0, x0, #0xa70
  411968:	bl	401790 <printf@plt>
  41196c:	ldr	x0, [sp, #24]
  411970:	ldr	w1, [x0, #12]
  411974:	ldr	x0, [sp, #24]
  411978:	ldr	x0, [x0, #16]
  41197c:	ldr	w2, [x0, #12]
  411980:	ldr	x0, [sp, #24]
  411984:	ldr	w0, [x0, #12]
  411988:	mov	w3, w0
  41198c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411990:	add	x0, x0, #0xa98
  411994:	bl	401790 <printf@plt>
  411998:	ldr	x0, [sp, #24]
  41199c:	ldr	w1, [x0, #12]
  4119a0:	ldr	x0, [sp, #24]
  4119a4:	ldr	x0, [x0, #16]
  4119a8:	ldr	w2, [x0, #12]
  4119ac:	ldr	x0, [sp, #24]
  4119b0:	ldr	w0, [x0, #12]
  4119b4:	mov	w3, w0
  4119b8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  4119bc:	add	x0, x0, #0xab8
  4119c0:	bl	401790 <printf@plt>
  4119c4:	ldr	w0, [sp, #44]
  4119c8:	ldp	x29, x30, [sp], #48
  4119cc:	ret
  4119d0:	stp	x29, x30, [sp, #-32]!
  4119d4:	mov	x29, sp
  4119d8:	str	x0, [sp, #24]
  4119dc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4119e0:	add	x0, x0, #0xa4c
  4119e4:	ldr	w0, [x0]
  4119e8:	cmp	w0, #0x0
  4119ec:	b.ne	411a08 <printf@plt+0x10278>  // b.any
  4119f0:	ldr	x0, [sp, #24]
  4119f4:	ldr	w0, [x0, #12]
  4119f8:	mov	w1, w0
  4119fc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411a00:	add	x0, x0, #0x498
  411a04:	bl	401790 <printf@plt>
  411a08:	ldr	x0, [sp, #24]
  411a0c:	ldr	x2, [x0, #16]
  411a10:	ldr	x0, [sp, #24]
  411a14:	ldr	x0, [x0, #16]
  411a18:	ldr	x0, [x0]
  411a1c:	add	x0, x0, #0x30
  411a20:	ldr	x1, [x0]
  411a24:	mov	x0, x2
  411a28:	blr	x1
  411a2c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411a30:	add	x0, x0, #0xa4c
  411a34:	ldr	w0, [x0]
  411a38:	cmp	w0, #0x0
  411a3c:	b.ne	411a58 <printf@plt+0x102c8>  // b.any
  411a40:	ldr	x0, [sp, #24]
  411a44:	ldr	w0, [x0, #12]
  411a48:	mov	w1, w0
  411a4c:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411a50:	add	x0, x0, #0xad8
  411a54:	bl	401790 <printf@plt>
  411a58:	nop
  411a5c:	ldp	x29, x30, [sp], #32
  411a60:	ret
  411a64:	stp	x29, x30, [sp, #-32]!
  411a68:	mov	x29, sp
  411a6c:	str	x0, [sp, #24]
  411a70:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411a74:	add	x0, x0, #0xa18
  411a78:	ldr	x0, [x0]
  411a7c:	mov	x3, x0
  411a80:	mov	x2, #0xa                   	// #10
  411a84:	mov	x1, #0x1                   	// #1
  411a88:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411a8c:	add	x0, x0, #0xae8
  411a90:	bl	401720 <fwrite@plt>
  411a94:	ldr	x0, [sp, #24]
  411a98:	ldr	x2, [x0, #16]
  411a9c:	ldr	x0, [sp, #24]
  411aa0:	ldr	x0, [x0, #16]
  411aa4:	ldr	x0, [x0]
  411aa8:	ldr	x1, [x0]
  411aac:	mov	x0, x2
  411ab0:	blr	x1
  411ab4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  411ab8:	add	x0, x0, #0xa18
  411abc:	ldr	x0, [x0]
  411ac0:	mov	x3, x0
  411ac4:	mov	x2, #0x2                   	// #2
  411ac8:	mov	x1, #0x1                   	// #1
  411acc:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411ad0:	add	x0, x0, #0x520
  411ad4:	bl	401720 <fwrite@plt>
  411ad8:	nop
  411adc:	ldp	x29, x30, [sp], #32
  411ae0:	ret
  411ae4:	stp	x29, x30, [sp, #-32]!
  411ae8:	mov	x29, sp
  411aec:	str	w0, [sp, #28]
  411af0:	str	w1, [sp, #24]
  411af4:	ldr	w0, [sp, #28]
  411af8:	cmp	w0, #0x1
  411afc:	b.ne	411b1c <printf@plt+0x1038c>  // b.any
  411b00:	ldr	w1, [sp, #24]
  411b04:	mov	w0, #0xffff                	// #65535
  411b08:	cmp	w1, w0
  411b0c:	b.ne	411b1c <printf@plt+0x1038c>  // b.any
  411b10:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  411b14:	add	x0, x0, #0x348
  411b18:	bl	416604 <printf@plt+0x14e74>
  411b1c:	nop
  411b20:	ldp	x29, x30, [sp], #32
  411b24:	ret
  411b28:	stp	x29, x30, [sp, #-16]!
  411b2c:	mov	x29, sp
  411b30:	mov	w1, #0xffff                	// #65535
  411b34:	mov	w0, #0x1                   	// #1
  411b38:	bl	411ae4 <printf@plt+0x10354>
  411b3c:	ldp	x29, x30, [sp], #16
  411b40:	ret
  411b44:	stp	x29, x30, [sp, #-32]!
  411b48:	mov	x29, sp
  411b4c:	str	x0, [sp, #24]
  411b50:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411b54:	add	x1, x0, #0xb08
  411b58:	ldr	x0, [sp, #24]
  411b5c:	str	x1, [x0]
  411b60:	ldr	x0, [sp, #24]
  411b64:	bl	408250 <printf@plt+0x6ac0>
  411b68:	nop
  411b6c:	ldp	x29, x30, [sp], #32
  411b70:	ret
  411b74:	stp	x29, x30, [sp, #-32]!
  411b78:	mov	x29, sp
  411b7c:	str	x0, [sp, #24]
  411b80:	ldr	x0, [sp, #24]
  411b84:	bl	411b44 <printf@plt+0x103b4>
  411b88:	mov	x1, #0x18                  	// #24
  411b8c:	ldr	x0, [sp, #24]
  411b90:	bl	419424 <_ZdlPvm@@Base>
  411b94:	ldp	x29, x30, [sp], #32
  411b98:	ret
  411b9c:	stp	x29, x30, [sp, #-32]!
  411ba0:	mov	x29, sp
  411ba4:	str	x0, [sp, #24]
  411ba8:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411bac:	add	x1, x0, #0xb90
  411bb0:	ldr	x0, [sp, #24]
  411bb4:	str	x1, [x0]
  411bb8:	ldr	x0, [sp, #24]
  411bbc:	bl	408250 <printf@plt+0x6ac0>
  411bc0:	nop
  411bc4:	ldp	x29, x30, [sp], #32
  411bc8:	ret
  411bcc:	stp	x29, x30, [sp, #-32]!
  411bd0:	mov	x29, sp
  411bd4:	str	x0, [sp, #24]
  411bd8:	ldr	x0, [sp, #24]
  411bdc:	bl	411b9c <printf@plt+0x1040c>
  411be0:	mov	x1, #0x20                  	// #32
  411be4:	ldr	x0, [sp, #24]
  411be8:	bl	419424 <_ZdlPvm@@Base>
  411bec:	ldp	x29, x30, [sp], #32
  411bf0:	ret
  411bf4:	stp	x29, x30, [sp, #-32]!
  411bf8:	mov	x29, sp
  411bfc:	str	x0, [sp, #24]
  411c00:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411c04:	add	x1, x0, #0xc18
  411c08:	ldr	x0, [sp, #24]
  411c0c:	str	x1, [x0]
  411c10:	ldr	x0, [sp, #24]
  411c14:	bl	408250 <printf@plt+0x6ac0>
  411c18:	nop
  411c1c:	ldp	x29, x30, [sp], #32
  411c20:	ret
  411c24:	stp	x29, x30, [sp, #-32]!
  411c28:	mov	x29, sp
  411c2c:	str	x0, [sp, #24]
  411c30:	ldr	x0, [sp, #24]
  411c34:	bl	411bf4 <printf@plt+0x10464>
  411c38:	mov	x1, #0x20                  	// #32
  411c3c:	ldr	x0, [sp, #24]
  411c40:	bl	419424 <_ZdlPvm@@Base>
  411c44:	ldp	x29, x30, [sp], #32
  411c48:	ret
  411c4c:	stp	x29, x30, [sp, #-32]!
  411c50:	mov	x29, sp
  411c54:	str	x0, [sp, #24]
  411c58:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411c5c:	add	x1, x0, #0xca0
  411c60:	ldr	x0, [sp, #24]
  411c64:	str	x1, [x0]
  411c68:	ldr	x0, [sp, #24]
  411c6c:	bl	408250 <printf@plt+0x6ac0>
  411c70:	nop
  411c74:	ldp	x29, x30, [sp], #32
  411c78:	ret
  411c7c:	stp	x29, x30, [sp, #-32]!
  411c80:	mov	x29, sp
  411c84:	str	x0, [sp, #24]
  411c88:	ldr	x0, [sp, #24]
  411c8c:	bl	411c4c <printf@plt+0x104bc>
  411c90:	mov	x1, #0x18                  	// #24
  411c94:	ldr	x0, [sp, #24]
  411c98:	bl	419424 <_ZdlPvm@@Base>
  411c9c:	ldp	x29, x30, [sp], #32
  411ca0:	ret
  411ca4:	stp	x29, x30, [sp, #-32]!
  411ca8:	mov	x29, sp
  411cac:	str	x0, [sp, #24]
  411cb0:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411cb4:	add	x1, x0, #0xe38
  411cb8:	ldr	x0, [sp, #24]
  411cbc:	str	x1, [x0]
  411cc0:	ldr	x0, [sp, #24]
  411cc4:	bl	408250 <printf@plt+0x6ac0>
  411cc8:	nop
  411ccc:	ldp	x29, x30, [sp], #32
  411cd0:	ret
  411cd4:	stp	x29, x30, [sp, #-32]!
  411cd8:	mov	x29, sp
  411cdc:	str	x0, [sp, #24]
  411ce0:	ldr	x0, [sp, #24]
  411ce4:	bl	411ca4 <printf@plt+0x10514>
  411ce8:	mov	x1, #0x18                  	// #24
  411cec:	ldr	x0, [sp, #24]
  411cf0:	bl	419424 <_ZdlPvm@@Base>
  411cf4:	ldp	x29, x30, [sp], #32
  411cf8:	ret
  411cfc:	stp	x29, x30, [sp, #-32]!
  411d00:	mov	x29, sp
  411d04:	str	x0, [sp, #24]
  411d08:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411d0c:	add	x1, x0, #0xec0
  411d10:	ldr	x0, [sp, #24]
  411d14:	str	x1, [x0]
  411d18:	ldr	x0, [sp, #24]
  411d1c:	bl	408b6c <printf@plt+0x73dc>
  411d20:	nop
  411d24:	ldp	x29, x30, [sp], #32
  411d28:	ret
  411d2c:	stp	x29, x30, [sp, #-32]!
  411d30:	mov	x29, sp
  411d34:	str	x0, [sp, #24]
  411d38:	ldr	x0, [sp, #24]
  411d3c:	bl	411cfc <printf@plt+0x1056c>
  411d40:	mov	x1, #0x10                  	// #16
  411d44:	ldr	x0, [sp, #24]
  411d48:	bl	419424 <_ZdlPvm@@Base>
  411d4c:	ldp	x29, x30, [sp], #32
  411d50:	ret
  411d54:	stp	x29, x30, [sp, #-32]!
  411d58:	mov	x29, sp
  411d5c:	str	x0, [sp, #24]
  411d60:	adrp	x0, 420000 <_ZdlPvm@@Base+0x6bdc>
  411d64:	add	x1, x0, #0xfd0
  411d68:	ldr	x0, [sp, #24]
  411d6c:	str	x1, [x0]
  411d70:	ldr	x0, [sp, #24]
  411d74:	bl	408250 <printf@plt+0x6ac0>
  411d78:	nop
  411d7c:	ldp	x29, x30, [sp], #32
  411d80:	ret
  411d84:	stp	x29, x30, [sp, #-32]!
  411d88:	mov	x29, sp
  411d8c:	str	x0, [sp, #24]
  411d90:	ldr	x0, [sp, #24]
  411d94:	bl	411d54 <printf@plt+0x105c4>
  411d98:	mov	x1, #0x18                  	// #24
  411d9c:	ldr	x0, [sp, #24]
  411da0:	bl	419424 <_ZdlPvm@@Base>
  411da4:	ldp	x29, x30, [sp], #32
  411da8:	ret
  411dac:	stp	x29, x30, [sp, #-32]!
  411db0:	mov	x29, sp
  411db4:	str	x0, [sp, #24]
  411db8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  411dbc:	add	x1, x0, #0x58
  411dc0:	ldr	x0, [sp, #24]
  411dc4:	str	x1, [x0]
  411dc8:	ldr	x0, [sp, #24]
  411dcc:	bl	408b6c <printf@plt+0x73dc>
  411dd0:	nop
  411dd4:	ldp	x29, x30, [sp], #32
  411dd8:	ret
  411ddc:	stp	x29, x30, [sp, #-32]!
  411de0:	mov	x29, sp
  411de4:	str	x0, [sp, #24]
  411de8:	ldr	x0, [sp, #24]
  411dec:	bl	411dac <printf@plt+0x1061c>
  411df0:	mov	x1, #0x10                  	// #16
  411df4:	ldr	x0, [sp, #24]
  411df8:	bl	419424 <_ZdlPvm@@Base>
  411dfc:	ldp	x29, x30, [sp], #32
  411e00:	ret
  411e04:	stp	x29, x30, [sp, #-64]!
  411e08:	mov	x29, sp
  411e0c:	stp	x19, x20, [sp, #16]
  411e10:	str	x0, [sp, #56]
  411e14:	str	x1, [sp, #48]
  411e18:	str	x2, [sp, #40]
  411e1c:	ldr	x0, [sp, #56]
  411e20:	cmp	x0, #0x0
  411e24:	b.eq	411e50 <printf@plt+0x106c0>  // b.none
  411e28:	ldr	x0, [sp, #56]
  411e2c:	ldrb	w0, [x0]
  411e30:	cmp	w0, #0x0
  411e34:	b.ne	411e50 <printf@plt+0x106c0>  // b.any
  411e38:	ldr	x0, [sp, #56]
  411e3c:	cmp	x0, #0x0
  411e40:	b.eq	411e4c <printf@plt+0x106bc>  // b.none
  411e44:	ldr	x0, [sp, #56]
  411e48:	bl	401650 <_ZdaPv@plt>
  411e4c:	str	xzr, [sp, #56]
  411e50:	ldr	x0, [sp, #40]
  411e54:	cmp	x0, #0x0
  411e58:	b.eq	411e84 <printf@plt+0x106f4>  // b.none
  411e5c:	ldr	x0, [sp, #40]
  411e60:	ldrb	w0, [x0]
  411e64:	cmp	w0, #0x0
  411e68:	b.ne	411e84 <printf@plt+0x106f4>  // b.any
  411e6c:	ldr	x0, [sp, #40]
  411e70:	cmp	x0, #0x0
  411e74:	b.eq	411e80 <printf@plt+0x106f0>  // b.none
  411e78:	ldr	x0, [sp, #40]
  411e7c:	bl	401650 <_ZdaPv@plt>
  411e80:	str	xzr, [sp, #40]
  411e84:	mov	x0, #0x28                  	// #40
  411e88:	bl	419368 <_Znwm@@Base>
  411e8c:	mov	x19, x0
  411e90:	ldr	x3, [sp, #40]
  411e94:	ldr	x2, [sp, #48]
  411e98:	ldr	x1, [sp, #56]
  411e9c:	mov	x0, x19
  411ea0:	bl	411ed0 <printf@plt+0x10740>
  411ea4:	mov	x0, x19
  411ea8:	b	411ec4 <printf@plt+0x10734>
  411eac:	mov	x20, x0
  411eb0:	mov	x1, #0x28                  	// #40
  411eb4:	mov	x0, x19
  411eb8:	bl	419424 <_ZdlPvm@@Base>
  411ebc:	mov	x0, x20
  411ec0:	bl	401730 <_Unwind_Resume@plt>
  411ec4:	ldp	x19, x20, [sp, #16]
  411ec8:	ldp	x29, x30, [sp], #64
  411ecc:	ret
  411ed0:	stp	x29, x30, [sp, #-48]!
  411ed4:	mov	x29, sp
  411ed8:	str	x0, [sp, #40]
  411edc:	str	x1, [sp, #32]
  411ee0:	str	x2, [sp, #24]
  411ee4:	str	x3, [sp, #16]
  411ee8:	ldr	x0, [sp, #40]
  411eec:	bl	4078b4 <printf@plt+0x6124>
  411ef0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  411ef4:	add	x1, x0, #0xeb8
  411ef8:	ldr	x0, [sp, #40]
  411efc:	str	x1, [x0]
  411f00:	ldr	x0, [sp, #40]
  411f04:	ldr	x1, [sp, #32]
  411f08:	str	x1, [x0, #16]
  411f0c:	ldr	x0, [sp, #40]
  411f10:	ldr	x1, [sp, #16]
  411f14:	str	x1, [x0, #24]
  411f18:	ldr	x0, [sp, #40]
  411f1c:	ldr	x1, [sp, #24]
  411f20:	str	x1, [x0, #32]
  411f24:	nop
  411f28:	ldp	x29, x30, [sp], #48
  411f2c:	ret
  411f30:	stp	x29, x30, [sp, #-32]!
  411f34:	mov	x29, sp
  411f38:	str	x0, [sp, #24]
  411f3c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  411f40:	add	x1, x0, #0xeb8
  411f44:	ldr	x0, [sp, #24]
  411f48:	str	x1, [x0]
  411f4c:	ldr	x0, [sp, #24]
  411f50:	ldr	x0, [x0, #16]
  411f54:	cmp	x0, #0x0
  411f58:	b.eq	411f68 <printf@plt+0x107d8>  // b.none
  411f5c:	ldr	x0, [sp, #24]
  411f60:	ldr	x0, [x0, #16]
  411f64:	bl	401650 <_ZdaPv@plt>
  411f68:	ldr	x0, [sp, #24]
  411f6c:	ldr	x0, [x0, #24]
  411f70:	cmp	x0, #0x0
  411f74:	b.eq	411f84 <printf@plt+0x107f4>  // b.none
  411f78:	ldr	x0, [sp, #24]
  411f7c:	ldr	x0, [x0, #24]
  411f80:	bl	401650 <_ZdaPv@plt>
  411f84:	ldr	x0, [sp, #24]
  411f88:	ldr	x0, [x0, #32]
  411f8c:	cmp	x0, #0x0
  411f90:	b.eq	411fa4 <printf@plt+0x10814>  // b.none
  411f94:	ldr	x1, [x0]
  411f98:	add	x1, x1, #0x10
  411f9c:	ldr	x1, [x1]
  411fa0:	blr	x1
  411fa4:	ldr	x0, [sp, #24]
  411fa8:	bl	407904 <printf@plt+0x6174>
  411fac:	nop
  411fb0:	ldp	x29, x30, [sp], #32
  411fb4:	ret
  411fb8:	stp	x29, x30, [sp, #-32]!
  411fbc:	mov	x29, sp
  411fc0:	str	x0, [sp, #24]
  411fc4:	ldr	x0, [sp, #24]
  411fc8:	bl	411f30 <printf@plt+0x107a0>
  411fcc:	mov	x1, #0x28                  	// #40
  411fd0:	ldr	x0, [sp, #24]
  411fd4:	bl	419424 <_ZdlPvm@@Base>
  411fd8:	ldp	x29, x30, [sp], #32
  411fdc:	ret
  411fe0:	stp	x29, x30, [sp, #-48]!
  411fe4:	mov	x29, sp
  411fe8:	str	x0, [sp, #40]
  411fec:	str	x1, [sp, #32]
  411ff0:	str	x2, [sp, #24]
  411ff4:	str	x3, [sp, #16]
  411ff8:	ldr	x0, [sp, #40]
  411ffc:	cmp	x0, #0x0
  412000:	cset	w0, ne  // ne = any
  412004:	and	w0, w0, #0xff
  412008:	mov	w3, w0
  41200c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412010:	add	x2, x0, #0x748
  412014:	mov	w1, #0xcc                  	// #204
  412018:	mov	w0, w3
  41201c:	bl	40318c <printf@plt+0x19fc>
  412020:	ldr	x1, [sp, #40]
  412024:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412028:	add	x0, x0, #0x768
  41202c:	bl	401790 <printf@plt>
  412030:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412034:	add	x0, x0, #0x788
  412038:	bl	401470 <puts@plt>
  41203c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412040:	add	x0, x0, #0x7a0
  412044:	bl	401470 <puts@plt>
  412048:	ldr	x0, [sp, #32]
  41204c:	cmp	x0, #0x0
  412050:	b.eq	41207c <printf@plt+0x108ec>  // b.none
  412054:	ldr	x1, [sp, #32]
  412058:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41205c:	add	x0, x0, #0x7b8
  412060:	bl	401790 <printf@plt>
  412064:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412068:	add	x0, x0, #0x7e0
  41206c:	bl	401470 <puts@plt>
  412070:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412074:	add	x0, x0, #0x7f8
  412078:	bl	401470 <puts@plt>
  41207c:	ldr	x0, [sp, #24]
  412080:	cmp	x0, #0x0
  412084:	b.eq	4120b0 <printf@plt+0x10920>  // b.none
  412088:	ldr	x1, [sp, #24]
  41208c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412090:	add	x0, x0, #0x7b8
  412094:	bl	401790 <printf@plt>
  412098:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41209c:	add	x0, x0, #0x810
  4120a0:	bl	401470 <puts@plt>
  4120a4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4120a8:	add	x0, x0, #0x828
  4120ac:	bl	401470 <puts@plt>
  4120b0:	ldr	x0, [sp, #16]
  4120b4:	cmp	x0, #0x0
  4120b8:	b.eq	4120e4 <printf@plt+0x10954>  // b.none
  4120bc:	ldr	x1, [sp, #16]
  4120c0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4120c4:	add	x0, x0, #0x7b8
  4120c8:	bl	401790 <printf@plt>
  4120cc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4120d0:	add	x0, x0, #0x840
  4120d4:	bl	401470 <puts@plt>
  4120d8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4120dc:	add	x0, x0, #0x858
  4120e0:	bl	401470 <puts@plt>
  4120e4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4120e8:	add	x0, x0, #0x870
  4120ec:	bl	401790 <printf@plt>
  4120f0:	ldr	x0, [sp, #32]
  4120f4:	cmp	x0, #0x0
  4120f8:	b.eq	412108 <printf@plt+0x10978>  // b.none
  4120fc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412100:	add	x0, x0, #0x880
  412104:	bl	401790 <printf@plt>
  412108:	ldr	x0, [sp, #16]
  41210c:	cmp	x0, #0x0
  412110:	b.eq	412120 <printf@plt+0x10990>  // b.none
  412114:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412118:	add	x0, x0, #0x898
  41211c:	bl	401790 <printf@plt>
  412120:	ldr	x0, [sp, #24]
  412124:	cmp	x0, #0x0
  412128:	b.eq	412138 <printf@plt+0x109a8>  // b.none
  41212c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412130:	add	x0, x0, #0x8b0
  412134:	bl	401790 <printf@plt>
  412138:	mov	w0, #0xa                   	// #10
  41213c:	bl	401580 <putchar@plt>
  412140:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412144:	add	x0, x0, #0x8c8
  412148:	bl	401790 <printf@plt>
  41214c:	ldr	x0, [sp, #24]
  412150:	cmp	x0, #0x0
  412154:	b.eq	412164 <printf@plt+0x109d4>  // b.none
  412158:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41215c:	add	x0, x0, #0x8e8
  412160:	bl	401790 <printf@plt>
  412164:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412168:	add	x0, x0, #0x8f0
  41216c:	bl	401470 <puts@plt>
  412170:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412174:	add	x0, x0, #0x918
  412178:	bl	401790 <printf@plt>
  41217c:	ldr	x0, [sp, #24]
  412180:	cmp	x0, #0x0
  412184:	b.eq	412194 <printf@plt+0x10a04>  // b.none
  412188:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41218c:	add	x0, x0, #0x940
  412190:	bl	401790 <printf@plt>
  412194:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412198:	add	x0, x0, #0x3d0
  41219c:	bl	401470 <puts@plt>
  4121a0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4121a4:	add	x0, x0, #0xe84
  4121a8:	ldr	w0, [x0]
  4121ac:	mov	w1, w0
  4121b0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4121b4:	add	x0, x0, #0x948
  4121b8:	bl	401790 <printf@plt>
  4121bc:	ldr	x0, [sp, #32]
  4121c0:	cmp	x0, #0x0
  4121c4:	b.eq	4121d8 <printf@plt+0x10a48>  // b.none
  4121c8:	ldr	x1, [sp, #32]
  4121cc:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4121d0:	add	x0, x0, #0x978
  4121d4:	bl	401790 <printf@plt>
  4121d8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4121dc:	add	x0, x0, #0x9b0
  4121e0:	bl	401470 <puts@plt>
  4121e4:	ldr	x1, [sp, #40]
  4121e8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4121ec:	add	x0, x0, #0x9f8
  4121f0:	bl	401790 <printf@plt>
  4121f4:	ldr	x0, [sp, #24]
  4121f8:	cmp	x0, #0x0
  4121fc:	b.eq	412220 <printf@plt+0x10a90>  // b.none
  412200:	ldr	x1, [sp, #24]
  412204:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412208:	add	x0, x0, #0xa38
  41220c:	bl	401790 <printf@plt>
  412210:	ldr	x1, [sp, #40]
  412214:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412218:	add	x0, x0, #0x9f8
  41221c:	bl	401790 <printf@plt>
  412220:	ldr	x0, [sp, #16]
  412224:	cmp	x0, #0x0
  412228:	b.eq	41223c <printf@plt+0x10aac>  // b.none
  41222c:	ldr	x1, [sp, #16]
  412230:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412234:	add	x0, x0, #0xa70
  412238:	bl	401790 <printf@plt>
  41223c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412240:	add	x0, x0, #0xaa8
  412244:	bl	401470 <puts@plt>
  412248:	nop
  41224c:	ldp	x29, x30, [sp], #48
  412250:	ret
  412254:	stp	x29, x30, [sp, #-320]!
  412258:	mov	x29, sp
  41225c:	str	x0, [sp, #24]
  412260:	str	w1, [sp, #20]
  412264:	str	w2, [sp, #16]
  412268:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41226c:	add	x0, x0, #0xab8
  412270:	bl	401470 <puts@plt>
  412274:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412278:	add	x0, x0, #0x498
  41227c:	str	x0, [sp, #312]
  412280:	ldr	x0, [sp, #24]
  412284:	bl	401490 <strlen@plt>
  412288:	str	w0, [sp, #304]
  41228c:	str	wzr, [sp, #308]
  412290:	ldr	w0, [sp, #308]
  412294:	cmp	w0, #0x10
  412298:	b.gt	4122f8 <printf@plt+0x10b68>
  41229c:	ldr	x0, [sp, #312]
  4122a0:	ldr	x0, [x0]
  4122a4:	ldrsw	x1, [sp, #304]
  4122a8:	mov	x2, x1
  4122ac:	mov	x1, x0
  4122b0:	ldr	x0, [sp, #24]
  4122b4:	bl	4015d0 <strncmp@plt>
  4122b8:	cmp	w0, #0x0
  4122bc:	b.ne	4122d8 <printf@plt+0x10b48>  // b.any
  4122c0:	ldr	x0, [sp, #312]
  4122c4:	ldr	w1, [x0, #8]
  4122c8:	ldr	w0, [sp, #16]
  4122cc:	and	w0, w1, w0
  4122d0:	cmp	w0, #0x0
  4122d4:	b.ne	4122f4 <printf@plt+0x10b64>  // b.any
  4122d8:	ldr	w0, [sp, #308]
  4122dc:	add	w0, w0, #0x1
  4122e0:	str	w0, [sp, #308]
  4122e4:	ldr	x0, [sp, #312]
  4122e8:	add	x0, x0, #0x40
  4122ec:	str	x0, [sp, #312]
  4122f0:	b	412290 <printf@plt+0x10b00>
  4122f4:	nop
  4122f8:	ldr	w0, [sp, #308]
  4122fc:	cmp	w0, #0x10
  412300:	b.le	412340 <printf@plt+0x10bb0>
  412304:	add	x0, sp, #0x120
  412308:	ldr	x1, [sp, #24]
  41230c:	bl	416ae0 <printf@plt+0x15350>
  412310:	add	x1, sp, #0x120
  412314:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  412318:	add	x3, x0, #0xea0
  41231c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  412320:	add	x2, x0, #0xea0
  412324:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412328:	add	x0, x0, #0xac8
  41232c:	bl	417270 <printf@plt+0x15ae0>
  412330:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412334:	add	x0, x0, #0xae8
  412338:	bl	401470 <puts@plt>
  41233c:	b	4124a4 <printf@plt+0x10d14>
  412340:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  412344:	add	x0, x0, #0xad0
  412348:	ldr	x1, [x0]
  41234c:	ldr	x0, [sp, #312]
  412350:	ldr	x2, [x0, #16]
  412354:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412358:	add	x0, x0, #0xe84
  41235c:	ldr	w3, [x0]
  412360:	adrp	x0, 43e000 <stderr@@GLIBC_2.17+0x15e8>
  412364:	add	x0, x0, #0xad0
  412368:	ldr	x4, [x0]
  41236c:	ldr	x0, [sp, #312]
  412370:	ldr	x0, [x0, #16]
  412374:	mov	x5, x0
  412378:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41237c:	add	x0, x0, #0xaf8
  412380:	bl	401790 <printf@plt>
  412384:	ldr	x0, [sp, #312]
  412388:	ldr	x1, [x0, #24]
  41238c:	add	x3, sp, #0x20
  412390:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412394:	add	x2, x0, #0xb90
  412398:	mov	x0, x3
  41239c:	bl	401560 <sprintf@plt>
  4123a0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4123a4:	add	x0, x0, #0xe84
  4123a8:	ldr	w2, [x0]
  4123ac:	add	x3, sp, #0x20
  4123b0:	add	x1, sp, #0x20
  4123b4:	add	x0, sp, #0x20
  4123b8:	mov	x4, x3
  4123bc:	mov	w3, w2
  4123c0:	mov	x2, x1
  4123c4:	mov	x1, x0
  4123c8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4123cc:	add	x0, x0, #0xb98
  4123d0:	bl	401790 <printf@plt>
  4123d4:	ldr	x0, [sp, #312]
  4123d8:	ldr	x0, [x0, #32]
  4123dc:	cmp	x0, #0x0
  4123e0:	b.eq	412434 <printf@plt+0x10ca4>  // b.none
  4123e4:	ldr	x0, [sp, #312]
  4123e8:	ldr	x0, [x0, #32]
  4123ec:	mov	x1, x0
  4123f0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4123f4:	add	x0, x0, #0xc78
  4123f8:	bl	401790 <printf@plt>
  4123fc:	ldr	x0, [sp, #312]
  412400:	ldr	x4, [x0, #32]
  412404:	ldr	x0, [sp, #312]
  412408:	ldr	x1, [x0, #40]
  41240c:	ldr	x0, [sp, #312]
  412410:	ldr	x2, [x0, #48]
  412414:	ldr	x0, [sp, #312]
  412418:	ldr	x0, [x0, #56]
  41241c:	mov	x3, x0
  412420:	mov	x0, x4
  412424:	bl	411fe0 <printf@plt+0x10850>
  412428:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41242c:	add	x0, x0, #0xc98
  412430:	bl	401470 <puts@plt>
  412434:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412438:	add	x0, x0, #0xca0
  41243c:	bl	401470 <puts@plt>
  412440:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412444:	add	x0, x0, #0xca8
  412448:	bl	401470 <puts@plt>
  41244c:	ldr	w1, [sp, #20]
  412450:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412454:	add	x0, x0, #0xcc8
  412458:	bl	401790 <printf@plt>
  41245c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412460:	add	x0, x0, #0xe84
  412464:	ldr	w0, [x0]
  412468:	mov	w3, w0
  41246c:	ldr	w2, [sp, #20]
  412470:	ldr	w1, [sp, #20]
  412474:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412478:	add	x0, x0, #0xce0
  41247c:	bl	401790 <printf@plt>
  412480:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412484:	add	x0, x0, #0xe84
  412488:	ldr	w0, [x0]
  41248c:	mov	w3, w0
  412490:	ldr	w2, [sp, #20]
  412494:	ldr	w1, [sp, #20]
  412498:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41249c:	add	x0, x0, #0xd08
  4124a0:	bl	401790 <printf@plt>
  4124a4:	ldp	x29, x30, [sp], #320
  4124a8:	ret
  4124ac:	stp	x29, x30, [sp, #-48]!
  4124b0:	mov	x29, sp
  4124b4:	str	x0, [sp, #24]
  4124b8:	str	w1, [sp, #20]
  4124bc:	ldr	x0, [sp, #24]
  4124c0:	ldr	x3, [x0, #32]
  4124c4:	ldr	x0, [sp, #24]
  4124c8:	ldr	x0, [x0, #32]
  4124cc:	ldr	x0, [x0]
  4124d0:	add	x0, x0, #0x18
  4124d4:	ldr	x2, [x0]
  4124d8:	ldr	w1, [sp, #20]
  4124dc:	mov	x0, x3
  4124e0:	blr	x2
  4124e4:	str	w0, [sp, #44]
  4124e8:	ldr	x0, [sp, #24]
  4124ec:	ldr	w1, [x0, #12]
  4124f0:	ldr	x0, [sp, #24]
  4124f4:	ldr	x0, [x0, #32]
  4124f8:	ldr	w0, [x0, #12]
  4124fc:	mov	w2, w0
  412500:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412504:	add	x0, x0, #0xd30
  412508:	bl	401790 <printf@plt>
  41250c:	ldr	x0, [sp, #24]
  412510:	ldr	w1, [x0, #12]
  412514:	ldr	x0, [sp, #24]
  412518:	ldr	x0, [x0, #32]
  41251c:	ldr	w0, [x0, #12]
  412520:	mov	w2, w0
  412524:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412528:	add	x0, x0, #0xd48
  41252c:	bl	401790 <printf@plt>
  412530:	ldr	x0, [sp, #24]
  412534:	ldr	w1, [x0, #12]
  412538:	ldr	x0, [sp, #24]
  41253c:	ldr	x0, [x0, #32]
  412540:	ldr	w0, [x0, #12]
  412544:	mov	w2, w0
  412548:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41254c:	add	x0, x0, #0xd60
  412550:	bl	401790 <printf@plt>
  412554:	ldr	x0, [sp, #24]
  412558:	ldr	x0, [x0, #32]
  41255c:	ldr	w1, [x0, #12]
  412560:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412564:	add	x0, x0, #0xe84
  412568:	ldr	w2, [x0]
  41256c:	ldr	x0, [sp, #24]
  412570:	ldr	x0, [x0, #32]
  412574:	ldr	w3, [x0, #12]
  412578:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  41257c:	add	x0, x0, #0xe84
  412580:	ldr	w0, [x0]
  412584:	mov	w4, w0
  412588:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41258c:	add	x0, x0, #0xd78
  412590:	bl	401790 <printf@plt>
  412594:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412598:	add	x0, x0, #0xe58
  41259c:	ldr	w1, [x0]
  4125a0:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4125a4:	add	x0, x0, #0xe5c
  4125a8:	ldr	w0, [x0]
  4125ac:	mov	w2, w0
  4125b0:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4125b4:	add	x0, x0, #0xda8
  4125b8:	bl	401790 <printf@plt>
  4125bc:	ldr	x0, [sp, #24]
  4125c0:	ldr	x0, [x0, #16]
  4125c4:	cmp	x0, #0x0
  4125c8:	b.eq	41261c <printf@plt+0x10e8c>  // b.none
  4125cc:	ldr	x0, [sp, #24]
  4125d0:	ldr	x3, [x0, #16]
  4125d4:	ldr	x0, [sp, #24]
  4125d8:	ldr	w0, [x0, #12]
  4125dc:	mov	w2, #0x1                   	// #1
  4125e0:	mov	w1, w0
  4125e4:	mov	x0, x3
  4125e8:	bl	412254 <printf@plt+0x10ac4>
  4125ec:	ldr	x0, [sp, #24]
  4125f0:	ldr	w0, [x0, #12]
  4125f4:	mov	w1, w0
  4125f8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4125fc:	add	x0, x0, #0xde0
  412600:	bl	401790 <printf@plt>
  412604:	ldr	w0, [sp, #44]
  412608:	cmp	w0, #0x0
  41260c:	b.eq	41261c <printf@plt+0x10e8c>  // b.none
  412610:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412614:	add	x0, x0, #0xdf8
  412618:	bl	401470 <puts@plt>
  41261c:	ldr	x0, [sp, #24]
  412620:	ldr	x0, [x0, #24]
  412624:	cmp	x0, #0x0
  412628:	b.eq	412664 <printf@plt+0x10ed4>  // b.none
  41262c:	ldr	x0, [sp, #24]
  412630:	ldr	x3, [x0, #24]
  412634:	ldr	x0, [sp, #24]
  412638:	ldr	w0, [x0, #12]
  41263c:	mov	w2, #0x2                   	// #2
  412640:	mov	w1, w0
  412644:	mov	x0, x3
  412648:	bl	412254 <printf@plt+0x10ac4>
  41264c:	ldr	x0, [sp, #24]
  412650:	ldr	w0, [x0, #12]
  412654:	mov	w1, w0
  412658:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41265c:	add	x0, x0, #0xe10
  412660:	bl	401790 <printf@plt>
  412664:	ldr	w0, [sp, #44]
  412668:	ldp	x29, x30, [sp], #48
  41266c:	ret
  412670:	stp	x29, x30, [sp, #-32]!
  412674:	mov	x29, sp
  412678:	str	x0, [sp, #24]
  41267c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412680:	add	x0, x0, #0xa4c
  412684:	ldr	w0, [x0]
  412688:	cmp	w0, #0x0
  41268c:	b.ne	412708 <printf@plt+0x10f78>  // b.any
  412690:	ldr	x0, [sp, #24]
  412694:	ldr	x0, [x0, #16]
  412698:	cmp	x0, #0x0
  41269c:	b.eq	4126b8 <printf@plt+0x10f28>  // b.none
  4126a0:	ldr	x0, [sp, #24]
  4126a4:	ldr	w0, [x0, #12]
  4126a8:	mov	w1, w0
  4126ac:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4126b0:	add	x0, x0, #0xe28
  4126b4:	bl	401790 <printf@plt>
  4126b8:	ldr	x0, [sp, #24]
  4126bc:	ldr	x2, [x0, #32]
  4126c0:	ldr	x0, [sp, #24]
  4126c4:	ldr	x0, [x0, #32]
  4126c8:	ldr	x0, [x0]
  4126cc:	add	x0, x0, #0x30
  4126d0:	ldr	x1, [x0]
  4126d4:	mov	x0, x2
  4126d8:	blr	x1
  4126dc:	ldr	x0, [sp, #24]
  4126e0:	ldr	x0, [x0, #24]
  4126e4:	cmp	x0, #0x0
  4126e8:	b.eq	412770 <printf@plt+0x10fe0>  // b.none
  4126ec:	ldr	x0, [sp, #24]
  4126f0:	ldr	w0, [x0, #12]
  4126f4:	mov	w1, w0
  4126f8:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4126fc:	add	x0, x0, #0xe38
  412700:	bl	401790 <printf@plt>
  412704:	b	412770 <printf@plt+0x10fe0>
  412708:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41270c:	add	x0, x0, #0xa4c
  412710:	ldr	w0, [x0]
  412714:	cmp	w0, #0x1
  412718:	b.ne	412770 <printf@plt+0x10fe0>  // b.any
  41271c:	ldr	x0, [sp, #24]
  412720:	ldr	x0, [x0, #16]
  412724:	mov	x1, x0
  412728:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41272c:	add	x0, x0, #0xe48
  412730:	bl	401790 <printf@plt>
  412734:	ldr	x0, [sp, #24]
  412738:	ldr	x2, [x0, #32]
  41273c:	ldr	x0, [sp, #24]
  412740:	ldr	x0, [x0, #32]
  412744:	ldr	x0, [x0]
  412748:	add	x0, x0, #0x30
  41274c:	ldr	x1, [x0]
  412750:	mov	x0, x2
  412754:	blr	x1
  412758:	ldr	x0, [sp, #24]
  41275c:	ldr	x0, [x0, #24]
  412760:	mov	x1, x0
  412764:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412768:	add	x0, x0, #0xe60
  41276c:	bl	401790 <printf@plt>
  412770:	nop
  412774:	ldp	x29, x30, [sp], #32
  412778:	ret
  41277c:	stp	x29, x30, [sp, #-32]!
  412780:	mov	x29, sp
  412784:	str	x0, [sp, #24]
  412788:	str	w1, [sp, #20]
  41278c:	ldr	x0, [sp, #24]
  412790:	ldr	x3, [x0, #32]
  412794:	ldr	x0, [sp, #24]
  412798:	ldr	x0, [x0, #32]
  41279c:	ldr	x0, [x0]
  4127a0:	add	x0, x0, #0x70
  4127a4:	ldr	x2, [x0]
  4127a8:	ldr	w1, [sp, #20]
  4127ac:	mov	x0, x3
  4127b0:	blr	x2
  4127b4:	nop
  4127b8:	ldp	x29, x30, [sp], #32
  4127bc:	ret
  4127c0:	stp	x29, x30, [sp, #-32]!
  4127c4:	mov	x29, sp
  4127c8:	str	x0, [sp, #24]
  4127cc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4127d0:	add	x0, x0, #0xa18
  4127d4:	ldr	x3, [x0]
  4127d8:	ldr	x0, [sp, #24]
  4127dc:	ldr	x0, [x0, #16]
  4127e0:	cmp	x0, #0x0
  4127e4:	b.eq	4127f4 <printf@plt+0x11064>  // b.none
  4127e8:	ldr	x0, [sp, #24]
  4127ec:	ldr	x0, [x0, #16]
  4127f0:	b	4127fc <printf@plt+0x1106c>
  4127f4:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  4127f8:	add	x0, x0, #0xe78
  4127fc:	mov	x2, x0
  412800:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412804:	add	x1, x0, #0xe80
  412808:	mov	x0, x3
  41280c:	bl	4014a0 <fprintf@plt>
  412810:	ldr	x0, [sp, #24]
  412814:	ldr	x2, [x0, #32]
  412818:	ldr	x0, [sp, #24]
  41281c:	ldr	x0, [x0, #32]
  412820:	ldr	x0, [x0]
  412824:	ldr	x1, [x0]
  412828:	mov	x0, x2
  41282c:	blr	x1
  412830:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412834:	add	x0, x0, #0xa18
  412838:	ldr	x0, [x0]
  41283c:	mov	x3, x0
  412840:	mov	x2, #0x2                   	// #2
  412844:	mov	x1, #0x1                   	// #1
  412848:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  41284c:	add	x0, x0, #0xe90
  412850:	bl	401720 <fwrite@plt>
  412854:	ldr	x0, [sp, #24]
  412858:	ldr	x0, [x0, #24]
  41285c:	cmp	x0, #0x0
  412860:	b.eq	41288c <printf@plt+0x110fc>  // b.none
  412864:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412868:	add	x0, x0, #0xa18
  41286c:	ldr	x3, [x0]
  412870:	ldr	x0, [sp, #24]
  412874:	ldr	x0, [x0, #24]
  412878:	mov	x2, x0
  41287c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412880:	add	x1, x0, #0xe98
  412884:	mov	x0, x3
  412888:	bl	4014a0 <fprintf@plt>
  41288c:	nop
  412890:	ldp	x29, x30, [sp], #32
  412894:	ret
  412898:	stp	x29, x30, [sp, #-32]!
  41289c:	mov	x29, sp
  4128a0:	str	w0, [sp, #28]
  4128a4:	str	w1, [sp, #24]
  4128a8:	ldr	w0, [sp, #28]
  4128ac:	cmp	w0, #0x1
  4128b0:	b.ne	4128d0 <printf@plt+0x11140>  // b.any
  4128b4:	ldr	w1, [sp, #24]
  4128b8:	mov	w0, #0xffff                	// #65535
  4128bc:	cmp	w1, w0
  4128c0:	b.ne	4128d0 <printf@plt+0x11140>  // b.any
  4128c4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4128c8:	add	x0, x0, #0x350
  4128cc:	bl	416604 <printf@plt+0x14e74>
  4128d0:	nop
  4128d4:	ldp	x29, x30, [sp], #32
  4128d8:	ret
  4128dc:	stp	x29, x30, [sp, #-16]!
  4128e0:	mov	x29, sp
  4128e4:	mov	w1, #0xffff                	// #65535
  4128e8:	mov	w0, #0x1                   	// #1
  4128ec:	bl	412898 <printf@plt+0x11108>
  4128f0:	ldp	x29, x30, [sp], #16
  4128f4:	ret
  4128f8:	stp	x29, x30, [sp, #-48]!
  4128fc:	mov	x29, sp
  412900:	stp	x19, x20, [sp, #16]
  412904:	str	x0, [sp, #40]
  412908:	mov	x0, #0x18                  	// #24
  41290c:	bl	419368 <_Znwm@@Base>
  412910:	mov	x19, x0
  412914:	ldr	x1, [sp, #40]
  412918:	mov	x0, x19
  41291c:	bl	41294c <printf@plt+0x111bc>
  412920:	mov	x0, x19
  412924:	b	412940 <printf@plt+0x111b0>
  412928:	mov	x20, x0
  41292c:	mov	x1, #0x18                  	// #24
  412930:	mov	x0, x19
  412934:	bl	419424 <_ZdlPvm@@Base>
  412938:	mov	x0, x20
  41293c:	bl	401730 <_Unwind_Resume@plt>
  412940:	ldp	x19, x20, [sp, #16]
  412944:	ldp	x29, x30, [sp], #48
  412948:	ret
  41294c:	stp	x29, x30, [sp, #-32]!
  412950:	mov	x29, sp
  412954:	str	x0, [sp, #24]
  412958:	str	x1, [sp, #16]
  41295c:	ldr	x0, [sp, #24]
  412960:	ldr	x1, [sp, #16]
  412964:	bl	4081fc <printf@plt+0x6a6c>
  412968:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  41296c:	add	x1, x0, #0x478
  412970:	ldr	x0, [sp, #24]
  412974:	str	x1, [x0]
  412978:	nop
  41297c:	ldp	x29, x30, [sp], #32
  412980:	ret
  412984:	stp	x29, x30, [sp, #-64]!
  412988:	mov	x29, sp
  41298c:	stp	x19, x20, [sp, #16]
  412990:	str	x0, [sp, #40]
  412994:	str	w1, [sp, #36]
  412998:	ldr	x0, [sp, #40]
  41299c:	ldr	x20, [x0, #16]
  4129a0:	ldr	x0, [sp, #40]
  4129a4:	ldr	x0, [x0, #16]
  4129a8:	ldr	x0, [x0]
  4129ac:	add	x0, x0, #0x18
  4129b0:	ldr	x19, [x0]
  4129b4:	ldr	w0, [sp, #36]
  4129b8:	bl	4072b0 <printf@plt+0x5b20>
  4129bc:	mov	w1, w0
  4129c0:	mov	x0, x20
  4129c4:	blr	x19
  4129c8:	str	w0, [sp, #60]
  4129cc:	ldr	x0, [sp, #40]
  4129d0:	ldr	x0, [x0, #16]
  4129d4:	ldr	w1, [x0, #12]
  4129d8:	ldr	x0, [sp, #40]
  4129dc:	ldr	x0, [x0, #16]
  4129e0:	ldr	w2, [x0, #12]
  4129e4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4129e8:	add	x0, x0, #0xe94
  4129ec:	ldr	w3, [x0]
  4129f0:	ldr	w0, [sp, #36]
  4129f4:	cmp	w0, #0x1
  4129f8:	b.le	412a0c <printf@plt+0x1127c>
  4129fc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412a00:	add	x0, x0, #0xea8
  412a04:	ldr	w0, [x0]
  412a08:	b	412a18 <printf@plt+0x11288>
  412a0c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412a10:	add	x0, x0, #0xe94
  412a14:	ldr	w0, [x0]
  412a18:	mov	w4, w0
  412a1c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412a20:	add	x0, x0, #0xf98
  412a24:	bl	401790 <printf@plt>
  412a28:	ldr	x0, [sp, #40]
  412a2c:	ldr	w0, [x0, #12]
  412a30:	mov	w1, w0
  412a34:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412a38:	add	x0, x0, #0xfc8
  412a3c:	bl	401790 <printf@plt>
  412a40:	ldr	x0, [sp, #40]
  412a44:	ldr	w0, [x0, #12]
  412a48:	mov	w1, w0
  412a4c:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412a50:	add	x0, x0, #0xfe0
  412a54:	bl	401790 <printf@plt>
  412a58:	adrp	x0, 421000 <_ZdlPvm@@Base+0x7bdc>
  412a5c:	add	x0, x0, #0xff8
  412a60:	bl	401470 <puts@plt>
  412a64:	ldr	x0, [sp, #40]
  412a68:	ldr	w0, [x0, #12]
  412a6c:	mov	w1, w0
  412a70:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412a74:	add	x0, x0, #0x10
  412a78:	bl	401790 <printf@plt>
  412a7c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412a80:	add	x0, x0, #0xe94
  412a84:	ldr	w0, [x0]
  412a88:	mov	w1, w0
  412a8c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412a90:	add	x0, x0, #0x30
  412a94:	bl	401790 <printf@plt>
  412a98:	ldr	x0, [sp, #40]
  412a9c:	ldr	w1, [x0, #12]
  412aa0:	ldr	x0, [sp, #40]
  412aa4:	ldr	w2, [x0, #12]
  412aa8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412aac:	add	x0, x0, #0xe94
  412ab0:	ldr	w0, [x0]
  412ab4:	mov	w3, w0
  412ab8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412abc:	add	x0, x0, #0x58
  412ac0:	bl	401790 <printf@plt>
  412ac4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412ac8:	add	x0, x0, #0x168
  412acc:	bl	401790 <printf@plt>
  412ad0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412ad4:	add	x0, x0, #0x178
  412ad8:	bl	401470 <puts@plt>
  412adc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412ae0:	add	x0, x0, #0x188
  412ae4:	bl	401470 <puts@plt>
  412ae8:	ldr	x0, [sp, #40]
  412aec:	ldr	w0, [x0, #12]
  412af0:	mov	w1, w0
  412af4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412af8:	add	x0, x0, #0x1a0
  412afc:	bl	401790 <printf@plt>
  412b00:	ldr	x0, [sp, #40]
  412b04:	ldr	w1, [x0, #12]
  412b08:	ldr	x0, [sp, #40]
  412b0c:	ldr	w2, [x0, #12]
  412b10:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412b14:	add	x0, x0, #0xe94
  412b18:	ldr	w0, [x0]
  412b1c:	mov	w3, w0
  412b20:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412b24:	add	x0, x0, #0x1b0
  412b28:	bl	401790 <printf@plt>
  412b2c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412b30:	add	x0, x0, #0x248
  412b34:	bl	401470 <puts@plt>
  412b38:	ldr	x0, [sp, #40]
  412b3c:	ldr	w0, [x0, #12]
  412b40:	mov	w1, w0
  412b44:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412b48:	add	x0, x0, #0x250
  412b4c:	bl	401790 <printf@plt>
  412b50:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412b54:	add	x0, x0, #0xe94
  412b58:	ldr	w0, [x0]
  412b5c:	mov	w1, w0
  412b60:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412b64:	add	x0, x0, #0x268
  412b68:	bl	401790 <printf@plt>
  412b6c:	ldr	x0, [sp, #40]
  412b70:	ldr	w1, [x0, #12]
  412b74:	ldr	x0, [sp, #40]
  412b78:	ldr	x0, [x0, #16]
  412b7c:	ldr	w0, [x0, #12]
  412b80:	mov	w2, w0
  412b84:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412b88:	add	x0, x0, #0x298
  412b8c:	bl	401790 <printf@plt>
  412b90:	ldr	x0, [sp, #40]
  412b94:	ldr	w1, [x0, #12]
  412b98:	ldr	x0, [sp, #40]
  412b9c:	ldr	x0, [x0, #16]
  412ba0:	ldr	w2, [x0, #12]
  412ba4:	ldr	x0, [sp, #40]
  412ba8:	ldr	w0, [x0, #12]
  412bac:	mov	w3, w0
  412bb0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412bb4:	add	x0, x0, #0x2d0
  412bb8:	bl	401790 <printf@plt>
  412bbc:	ldr	x0, [sp, #40]
  412bc0:	ldr	w1, [x0, #12]
  412bc4:	ldr	x0, [sp, #40]
  412bc8:	ldr	x0, [x0, #16]
  412bcc:	ldr	w2, [x0, #12]
  412bd0:	ldr	x0, [sp, #40]
  412bd4:	ldr	w0, [x0, #12]
  412bd8:	mov	w3, w0
  412bdc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412be0:	add	x0, x0, #0x2f8
  412be4:	bl	401790 <printf@plt>
  412be8:	ldr	x0, [sp, #40]
  412bec:	ldr	x0, [x0, #16]
  412bf0:	ldr	w0, [x0, #12]
  412bf4:	mov	w1, w0
  412bf8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412bfc:	add	x0, x0, #0x320
  412c00:	bl	401790 <printf@plt>
  412c04:	ldr	x0, [sp, #40]
  412c08:	ldr	w0, [x0, #12]
  412c0c:	mov	w1, w0
  412c10:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412c14:	add	x0, x0, #0x348
  412c18:	bl	401790 <printf@plt>
  412c1c:	ldr	x0, [sp, #40]
  412c20:	ldr	w1, [x0, #12]
  412c24:	ldr	x0, [sp, #40]
  412c28:	ldr	w0, [x0, #12]
  412c2c:	mov	w2, w0
  412c30:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412c34:	add	x0, x0, #0x370
  412c38:	bl	401790 <printf@plt>
  412c3c:	ldr	w0, [sp, #60]
  412c40:	cmp	w0, #0x0
  412c44:	b.eq	412c60 <printf@plt+0x114d0>  // b.none
  412c48:	ldr	x0, [sp, #40]
  412c4c:	ldr	w0, [x0, #12]
  412c50:	mov	w1, w0
  412c54:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412c58:	add	x0, x0, #0x390
  412c5c:	bl	401790 <printf@plt>
  412c60:	ldr	x0, [sp, #40]
  412c64:	ldr	w1, [x0, #12]
  412c68:	ldr	x0, [sp, #40]
  412c6c:	ldr	x0, [x0, #16]
  412c70:	ldr	w2, [x0, #12]
  412c74:	ldr	x0, [sp, #40]
  412c78:	ldr	w0, [x0, #12]
  412c7c:	mov	w3, w0
  412c80:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412c84:	add	x0, x0, #0x2d0
  412c88:	bl	401790 <printf@plt>
  412c8c:	ldr	x0, [sp, #40]
  412c90:	ldr	w1, [x0, #12]
  412c94:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  412c98:	add	x0, x0, #0xe94
  412c9c:	ldr	w0, [x0]
  412ca0:	mov	w2, w0
  412ca4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412ca8:	add	x0, x0, #0x3a8
  412cac:	bl	401790 <printf@plt>
  412cb0:	ldr	x0, [sp, #40]
  412cb4:	ldr	w0, [x0, #12]
  412cb8:	mov	w1, w0
  412cbc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412cc0:	add	x0, x0, #0x1a0
  412cc4:	bl	401790 <printf@plt>
  412cc8:	ldr	w0, [sp, #60]
  412ccc:	ldp	x19, x20, [sp, #16]
  412cd0:	ldp	x29, x30, [sp], #64
  412cd4:	ret
  412cd8:	stp	x29, x30, [sp, #-32]!
  412cdc:	mov	x29, sp
  412ce0:	str	x0, [sp, #24]
  412ce4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412ce8:	add	x0, x0, #0xa4c
  412cec:	ldr	w0, [x0]
  412cf0:	cmp	w0, #0x0
  412cf4:	b.ne	412df4 <printf@plt+0x11664>  // b.any
  412cf8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412cfc:	add	x0, x0, #0x3b8
  412d00:	bl	401790 <printf@plt>
  412d04:	ldr	x0, [sp, #24]
  412d08:	ldr	w0, [x0, #12]
  412d0c:	mov	w1, w0
  412d10:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412d14:	add	x0, x0, #0x3c0
  412d18:	bl	401790 <printf@plt>
  412d1c:	ldr	x0, [sp, #24]
  412d20:	ldr	w0, [x0, #12]
  412d24:	mov	w1, w0
  412d28:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412d2c:	add	x0, x0, #0x3d0
  412d30:	bl	401790 <printf@plt>
  412d34:	ldr	x0, [sp, #24]
  412d38:	ldr	w0, [x0, #12]
  412d3c:	mov	w1, w0
  412d40:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412d44:	add	x0, x0, #0x3e0
  412d48:	bl	401790 <printf@plt>
  412d4c:	ldr	x0, [sp, #24]
  412d50:	ldr	w0, [x0, #12]
  412d54:	mov	w1, w0
  412d58:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412d5c:	add	x0, x0, #0x3f0
  412d60:	bl	401790 <printf@plt>
  412d64:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412d68:	add	x0, x0, #0x400
  412d6c:	bl	401790 <printf@plt>
  412d70:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412d74:	add	x0, x0, #0x3b8
  412d78:	bl	401790 <printf@plt>
  412d7c:	ldr	x0, [sp, #24]
  412d80:	ldr	w1, [x0, #12]
  412d84:	ldr	x0, [sp, #24]
  412d88:	ldr	x0, [x0, #16]
  412d8c:	ldr	w2, [x0, #12]
  412d90:	ldr	x0, [sp, #24]
  412d94:	ldr	w0, [x0, #12]
  412d98:	mov	w3, w0
  412d9c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412da0:	add	x0, x0, #0x408
  412da4:	bl	401790 <printf@plt>
  412da8:	ldr	x0, [sp, #24]
  412dac:	ldr	x2, [x0, #16]
  412db0:	ldr	x0, [sp, #24]
  412db4:	ldr	x0, [x0, #16]
  412db8:	ldr	x0, [x0]
  412dbc:	add	x0, x0, #0x30
  412dc0:	ldr	x1, [x0]
  412dc4:	mov	x0, x2
  412dc8:	blr	x1
  412dcc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412dd0:	add	x0, x0, #0x400
  412dd4:	bl	401790 <printf@plt>
  412dd8:	ldr	x0, [sp, #24]
  412ddc:	ldr	w0, [x0, #12]
  412de0:	mov	w1, w0
  412de4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412de8:	add	x0, x0, #0x430
  412dec:	bl	401790 <printf@plt>
  412df0:	b	412e44 <printf@plt+0x116b4>
  412df4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412df8:	add	x0, x0, #0xa4c
  412dfc:	ldr	w0, [x0]
  412e00:	cmp	w0, #0x1
  412e04:	b.ne	412e44 <printf@plt+0x116b4>  // b.any
  412e08:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412e0c:	add	x0, x0, #0x440
  412e10:	bl	401790 <printf@plt>
  412e14:	ldr	x0, [sp, #24]
  412e18:	ldr	x2, [x0, #16]
  412e1c:	ldr	x0, [sp, #24]
  412e20:	ldr	x0, [x0, #16]
  412e24:	ldr	x0, [x0]
  412e28:	add	x0, x0, #0x30
  412e2c:	ldr	x1, [x0]
  412e30:	mov	x0, x2
  412e34:	blr	x1
  412e38:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412e3c:	add	x0, x0, #0x448
  412e40:	bl	401790 <printf@plt>
  412e44:	nop
  412e48:	ldp	x29, x30, [sp], #32
  412e4c:	ret
  412e50:	stp	x29, x30, [sp, #-32]!
  412e54:	mov	x29, sp
  412e58:	str	x0, [sp, #24]
  412e5c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412e60:	add	x0, x0, #0xa18
  412e64:	ldr	x0, [x0]
  412e68:	mov	x3, x0
  412e6c:	mov	x2, #0x7                   	// #7
  412e70:	mov	x1, #0x1                   	// #1
  412e74:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412e78:	add	x0, x0, #0x458
  412e7c:	bl	401720 <fwrite@plt>
  412e80:	ldr	x0, [sp, #24]
  412e84:	ldr	x2, [x0, #16]
  412e88:	ldr	x0, [sp, #24]
  412e8c:	ldr	x0, [x0, #16]
  412e90:	ldr	x0, [x0]
  412e94:	ldr	x1, [x0]
  412e98:	mov	x0, x2
  412e9c:	blr	x1
  412ea0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  412ea4:	add	x0, x0, #0xa18
  412ea8:	ldr	x0, [x0]
  412eac:	mov	x3, x0
  412eb0:	mov	x2, #0x2                   	// #2
  412eb4:	mov	x1, #0x1                   	// #1
  412eb8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412ebc:	add	x0, x0, #0x460
  412ec0:	bl	401720 <fwrite@plt>
  412ec4:	nop
  412ec8:	ldp	x29, x30, [sp], #32
  412ecc:	ret
  412ed0:	stp	x29, x30, [sp, #-32]!
  412ed4:	mov	x29, sp
  412ed8:	str	x0, [sp, #24]
  412edc:	str	w1, [sp, #20]
  412ee0:	ldr	x0, [sp, #24]
  412ee4:	ldr	x3, [x0, #16]
  412ee8:	ldr	x0, [sp, #24]
  412eec:	ldr	x0, [x0, #16]
  412ef0:	ldr	x0, [x0]
  412ef4:	add	x0, x0, #0x70
  412ef8:	ldr	x2, [x0]
  412efc:	ldr	w0, [sp, #20]
  412f00:	add	w0, w0, #0x1
  412f04:	mov	w1, w0
  412f08:	mov	x0, x3
  412f0c:	blr	x2
  412f10:	nop
  412f14:	ldp	x29, x30, [sp], #32
  412f18:	ret
  412f1c:	stp	x29, x30, [sp, #-32]!
  412f20:	mov	x29, sp
  412f24:	str	w0, [sp, #28]
  412f28:	str	w1, [sp, #24]
  412f2c:	ldr	w0, [sp, #28]
  412f30:	cmp	w0, #0x1
  412f34:	b.ne	412f54 <printf@plt+0x117c4>  // b.any
  412f38:	ldr	w1, [sp, #24]
  412f3c:	mov	w0, #0xffff                	// #65535
  412f40:	cmp	w1, w0
  412f44:	b.ne	412f54 <printf@plt+0x117c4>  // b.any
  412f48:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  412f4c:	add	x0, x0, #0x358
  412f50:	bl	416604 <printf@plt+0x14e74>
  412f54:	nop
  412f58:	ldp	x29, x30, [sp], #32
  412f5c:	ret
  412f60:	stp	x29, x30, [sp, #-16]!
  412f64:	mov	x29, sp
  412f68:	mov	w1, #0xffff                	// #65535
  412f6c:	mov	w0, #0x1                   	// #1
  412f70:	bl	412f1c <printf@plt+0x1178c>
  412f74:	ldp	x29, x30, [sp], #16
  412f78:	ret
  412f7c:	stp	x29, x30, [sp, #-32]!
  412f80:	mov	x29, sp
  412f84:	str	x0, [sp, #24]
  412f88:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  412f8c:	add	x1, x0, #0x478
  412f90:	ldr	x0, [sp, #24]
  412f94:	str	x1, [x0]
  412f98:	ldr	x0, [sp, #24]
  412f9c:	bl	408250 <printf@plt+0x6ac0>
  412fa0:	nop
  412fa4:	ldp	x29, x30, [sp], #32
  412fa8:	ret
  412fac:	stp	x29, x30, [sp, #-32]!
  412fb0:	mov	x29, sp
  412fb4:	str	x0, [sp, #24]
  412fb8:	ldr	x0, [sp, #24]
  412fbc:	bl	412f7c <printf@plt+0x117ec>
  412fc0:	mov	x1, #0x18                  	// #24
  412fc4:	ldr	x0, [sp, #24]
  412fc8:	bl	419424 <_ZdlPvm@@Base>
  412fcc:	ldp	x29, x30, [sp], #32
  412fd0:	ret
  412fd4:	stp	x29, x30, [sp, #-48]!
  412fd8:	mov	x29, sp
  412fdc:	str	x0, [sp, #24]
  412fe0:	str	w1, [sp, #20]
  412fe4:	str	wzr, [sp, #44]
  412fe8:	ldr	x0, [sp, #24]
  412fec:	ldr	w0, [x0, #32]
  412ff0:	ldr	w1, [sp, #44]
  412ff4:	cmp	w1, w0
  412ff8:	b.ge	413054 <printf@plt+0x118c4>  // b.tcont
  412ffc:	ldr	x0, [sp, #24]
  413000:	ldr	x1, [x0, #24]
  413004:	ldrsw	x0, [sp, #44]
  413008:	lsl	x0, x0, #3
  41300c:	add	x0, x1, x0
  413010:	ldr	x3, [x0]
  413014:	ldr	x0, [sp, #24]
  413018:	ldr	x1, [x0, #24]
  41301c:	ldrsw	x0, [sp, #44]
  413020:	lsl	x0, x0, #3
  413024:	add	x0, x1, x0
  413028:	ldr	x0, [x0]
  41302c:	ldr	x0, [x0]
  413030:	add	x0, x0, #0x18
  413034:	ldr	x2, [x0]
  413038:	ldr	w1, [sp, #20]
  41303c:	mov	x0, x3
  413040:	blr	x2
  413044:	ldr	w0, [sp, #44]
  413048:	add	w0, w0, #0x1
  41304c:	str	w0, [sp, #44]
  413050:	b	412fe8 <printf@plt+0x11858>
  413054:	ldr	x0, [sp, #24]
  413058:	ldr	w0, [x0, #12]
  41305c:	mov	w1, w0
  413060:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413064:	add	x0, x0, #0x558
  413068:	bl	401790 <printf@plt>
  41306c:	str	wzr, [sp, #44]
  413070:	ldr	x0, [sp, #24]
  413074:	ldr	w0, [x0, #32]
  413078:	ldr	w1, [sp, #44]
  41307c:	cmp	w1, w0
  413080:	b.ge	4130c0 <printf@plt+0x11930>  // b.tcont
  413084:	ldr	x0, [sp, #24]
  413088:	ldr	x1, [x0, #24]
  41308c:	ldrsw	x0, [sp, #44]
  413090:	lsl	x0, x0, #3
  413094:	add	x0, x1, x0
  413098:	ldr	x0, [x0]
  41309c:	ldr	w0, [x0, #12]
  4130a0:	mov	w1, w0
  4130a4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4130a8:	add	x0, x0, #0x568
  4130ac:	bl	401790 <printf@plt>
  4130b0:	ldr	w0, [sp, #44]
  4130b4:	add	w0, w0, #0x1
  4130b8:	str	w0, [sp, #44]
  4130bc:	b	413070 <printf@plt+0x118e0>
  4130c0:	mov	w0, #0xa                   	// #10
  4130c4:	bl	401580 <putchar@plt>
  4130c8:	ldr	x0, [sp, #24]
  4130cc:	ldr	w3, [x0, #12]
  4130d0:	ldr	x0, [sp, #24]
  4130d4:	ldr	w1, [x0, #40]
  4130d8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4130dc:	add	x0, x0, #0xec0
  4130e0:	ldr	w0, [x0]
  4130e4:	add	w0, w1, w0
  4130e8:	mov	w2, w0
  4130ec:	mov	w1, w3
  4130f0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4130f4:	add	x0, x0, #0x578
  4130f8:	bl	401790 <printf@plt>
  4130fc:	mov	w0, #0x1                   	// #1
  413100:	str	w0, [sp, #44]
  413104:	ldr	x0, [sp, #24]
  413108:	ldr	w0, [x0, #32]
  41310c:	ldr	w1, [sp, #44]
  413110:	cmp	w1, w0
  413114:	b.ge	413190 <printf@plt+0x11a00>  // b.tcont
  413118:	ldr	x0, [sp, #24]
  41311c:	ldr	x1, [x0, #24]
  413120:	ldrsw	x0, [sp, #44]
  413124:	lsl	x0, x0, #3
  413128:	sub	x0, x0, #0x8
  41312c:	add	x0, x1, x0
  413130:	ldr	x0, [x0]
  413134:	ldr	w4, [x0, #12]
  413138:	ldr	x0, [sp, #24]
  41313c:	ldr	x1, [x0, #24]
  413140:	ldrsw	x0, [sp, #44]
  413144:	lsl	x0, x0, #3
  413148:	add	x0, x1, x0
  41314c:	ldr	x0, [x0]
  413150:	ldr	w2, [x0, #12]
  413154:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  413158:	add	x0, x0, #0xe94
  41315c:	ldr	w1, [x0]
  413160:	mov	w0, w1
  413164:	lsl	w0, w0, #2
  413168:	add	w0, w0, w1
  41316c:	mov	w3, w0
  413170:	mov	w1, w4
  413174:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413178:	add	x0, x0, #0x588
  41317c:	bl	401790 <printf@plt>
  413180:	ldr	w0, [sp, #44]
  413184:	add	w0, w0, #0x1
  413188:	str	w0, [sp, #44]
  41318c:	b	413104 <printf@plt+0x11974>
  413190:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413194:	add	x0, x0, #0x5a8
  413198:	bl	401470 <puts@plt>
  41319c:	ldr	x0, [sp, #24]
  4131a0:	ldr	w5, [x0, #12]
  4131a4:	ldr	x0, [sp, #24]
  4131a8:	ldr	w2, [x0, #12]
  4131ac:	ldr	x0, [sp, #24]
  4131b0:	ldr	w0, [x0, #32]
  4131b4:	sub	w3, w0, #0x1
  4131b8:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4131bc:	add	x0, x0, #0xe84
  4131c0:	ldr	w1, [x0]
  4131c4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4131c8:	add	x0, x0, #0xec4
  4131cc:	ldr	w0, [x0]
  4131d0:	sub	w0, w1, w0
  4131d4:	mov	w4, w0
  4131d8:	mov	w1, w5
  4131dc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4131e0:	add	x0, x0, #0x5c0
  4131e4:	bl	401790 <printf@plt>
  4131e8:	ldr	x0, [sp, #24]
  4131ec:	ldr	w1, [x0, #12]
  4131f0:	ldr	x0, [sp, #24]
  4131f4:	ldr	w2, [x0, #12]
  4131f8:	ldr	x0, [sp, #24]
  4131fc:	ldr	x0, [x0, #24]
  413200:	ldr	x0, [x0]
  413204:	ldr	w0, [x0, #12]
  413208:	mov	w3, w0
  41320c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413210:	add	x0, x0, #0x5e0
  413214:	bl	401790 <printf@plt>
  413218:	ldr	x0, [sp, #24]
  41321c:	ldr	w6, [x0, #12]
  413220:	ldr	x0, [sp, #24]
  413224:	ldr	w2, [x0, #12]
  413228:	ldr	x0, [sp, #24]
  41322c:	ldr	w0, [x0, #32]
  413230:	sub	w3, w0, #0x1
  413234:	ldr	x0, [sp, #24]
  413238:	ldr	x1, [x0, #24]
  41323c:	ldr	x0, [sp, #24]
  413240:	ldr	w0, [x0, #32]
  413244:	sxtw	x0, w0
  413248:	lsl	x0, x0, #3
  41324c:	sub	x0, x0, #0x8
  413250:	add	x0, x1, x0
  413254:	ldr	x0, [x0]
  413258:	ldr	w1, [x0, #12]
  41325c:	ldr	x0, [sp, #24]
  413260:	ldr	w0, [x0, #12]
  413264:	mov	w5, w0
  413268:	mov	w4, w1
  41326c:	mov	w1, w6
  413270:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413274:	add	x0, x0, #0x600
  413278:	bl	401790 <printf@plt>
  41327c:	mov	w0, #0x0                   	// #0
  413280:	ldp	x29, x30, [sp], #48
  413284:	ret
  413288:	stp	x29, x30, [sp, #-64]!
  41328c:	mov	x29, sp
  413290:	str	x0, [sp, #24]
  413294:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413298:	add	x0, x0, #0xa4c
  41329c:	ldr	w0, [x0]
  4132a0:	cmp	w0, #0x0
  4132a4:	b.ne	413558 <printf@plt+0x11dc8>  // b.any
  4132a8:	ldr	x0, [sp, #24]
  4132ac:	ldr	w0, [x0, #12]
  4132b0:	mov	w1, w0
  4132b4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4132b8:	add	x0, x0, #0x630
  4132bc:	bl	401790 <printf@plt>
  4132c0:	str	wzr, [sp, #60]
  4132c4:	ldr	x0, [sp, #24]
  4132c8:	ldr	w0, [x0, #32]
  4132cc:	ldr	w1, [sp, #60]
  4132d0:	cmp	w1, w0
  4132d4:	b.ge	413500 <printf@plt+0x11d70>  // b.tcont
  4132d8:	ldr	x0, [sp, #24]
  4132dc:	ldr	w0, [x0, #36]
  4132e0:	cmp	w0, #0x2
  4132e4:	b.eq	413304 <printf@plt+0x11b74>  // b.none
  4132e8:	cmp	w0, #0x2
  4132ec:	b.gt	41337c <printf@plt+0x11bec>
  4132f0:	cmp	w0, #0x0
  4132f4:	b.eq	413394 <printf@plt+0x11c04>  // b.none
  4132f8:	cmp	w0, #0x1
  4132fc:	b.eq	413340 <printf@plt+0x11bb0>  // b.none
  413300:	b	41337c <printf@plt+0x11bec>
  413304:	ldr	x0, [sp, #24]
  413308:	ldr	w3, [x0, #12]
  41330c:	ldr	x0, [sp, #24]
  413310:	ldr	x1, [x0, #24]
  413314:	ldrsw	x0, [sp, #60]
  413318:	lsl	x0, x0, #3
  41331c:	add	x0, x1, x0
  413320:	ldr	x0, [x0]
  413324:	ldr	w0, [x0, #12]
  413328:	mov	w2, w0
  41332c:	mov	w1, w3
  413330:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413334:	add	x0, x0, #0x640
  413338:	bl	401790 <printf@plt>
  41333c:	b	413398 <printf@plt+0x11c08>
  413340:	ldr	x0, [sp, #24]
  413344:	ldr	w3, [x0, #12]
  413348:	ldr	x0, [sp, #24]
  41334c:	ldr	x1, [x0, #24]
  413350:	ldrsw	x0, [sp, #60]
  413354:	lsl	x0, x0, #3
  413358:	add	x0, x1, x0
  41335c:	ldr	x0, [x0]
  413360:	ldr	w0, [x0, #12]
  413364:	mov	w2, w0
  413368:	mov	w1, w3
  41336c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413370:	add	x0, x0, #0x660
  413374:	bl	401790 <printf@plt>
  413378:	b	413398 <printf@plt+0x11c08>
  41337c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413380:	add	x2, x0, #0x678
  413384:	mov	w1, #0x4a                  	// #74
  413388:	mov	w0, #0x0                   	// #0
  41338c:	bl	40318c <printf@plt+0x19fc>
  413390:	b	413398 <printf@plt+0x11c08>
  413394:	nop
  413398:	ldr	x0, [sp, #24]
  41339c:	ldr	x1, [x0, #24]
  4133a0:	ldrsw	x0, [sp, #60]
  4133a4:	lsl	x0, x0, #3
  4133a8:	add	x0, x1, x0
  4133ac:	ldr	x2, [x0]
  4133b0:	ldr	x0, [sp, #24]
  4133b4:	ldr	x1, [x0, #24]
  4133b8:	ldrsw	x0, [sp, #60]
  4133bc:	lsl	x0, x0, #3
  4133c0:	add	x0, x1, x0
  4133c4:	ldr	x0, [x0]
  4133c8:	ldr	x0, [x0]
  4133cc:	add	x0, x0, #0x30
  4133d0:	ldr	x1, [x0]
  4133d4:	mov	x0, x2
  4133d8:	blr	x1
  4133dc:	ldr	x0, [sp, #24]
  4133e0:	ldr	x1, [x0, #24]
  4133e4:	ldrsw	x0, [sp, #60]
  4133e8:	lsl	x0, x0, #3
  4133ec:	add	x0, x1, x0
  4133f0:	ldr	x0, [x0]
  4133f4:	ldr	w0, [x0, #12]
  4133f8:	mov	w1, w0
  4133fc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413400:	add	x0, x0, #0x698
  413404:	bl	401790 <printf@plt>
  413408:	ldr	x0, [sp, #24]
  41340c:	ldr	w0, [x0, #36]
  413410:	cmp	w0, #0x2
  413414:	b.eq	413434 <printf@plt+0x11ca4>  // b.none
  413418:	cmp	w0, #0x2
  41341c:	b.gt	4134a4 <printf@plt+0x11d14>
  413420:	cmp	w0, #0x0
  413424:	b.eq	4134bc <printf@plt+0x11d2c>  // b.none
  413428:	cmp	w0, #0x1
  41342c:	b.eq	41346c <printf@plt+0x11cdc>  // b.none
  413430:	b	4134a4 <printf@plt+0x11d14>
  413434:	ldr	x0, [sp, #24]
  413438:	ldr	x1, [x0, #24]
  41343c:	ldrsw	x0, [sp, #60]
  413440:	lsl	x0, x0, #3
  413444:	add	x0, x1, x0
  413448:	ldr	x0, [x0]
  41344c:	ldr	w1, [x0, #12]
  413450:	ldr	x0, [sp, #24]
  413454:	ldr	w0, [x0, #12]
  413458:	mov	w2, w0
  41345c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413460:	add	x0, x0, #0x640
  413464:	bl	401790 <printf@plt>
  413468:	b	4134c0 <printf@plt+0x11d30>
  41346c:	ldr	x0, [sp, #24]
  413470:	ldr	x1, [x0, #24]
  413474:	ldrsw	x0, [sp, #60]
  413478:	lsl	x0, x0, #3
  41347c:	add	x0, x1, x0
  413480:	ldr	x0, [x0]
  413484:	ldr	w1, [x0, #12]
  413488:	ldr	x0, [sp, #24]
  41348c:	ldr	w0, [x0, #12]
  413490:	mov	w2, w0
  413494:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413498:	add	x0, x0, #0x660
  41349c:	bl	401790 <printf@plt>
  4134a0:	b	4134c0 <printf@plt+0x11d30>
  4134a4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4134a8:	add	x2, x0, #0x678
  4134ac:	mov	w1, #0x5a                  	// #90
  4134b0:	mov	w0, #0x0                   	// #0
  4134b4:	bl	40318c <printf@plt+0x19fc>
  4134b8:	b	4134c0 <printf@plt+0x11d30>
  4134bc:	nop
  4134c0:	ldr	x0, [sp, #24]
  4134c4:	ldr	w0, [x0, #32]
  4134c8:	sub	w0, w0, #0x1
  4134cc:	ldr	w1, [sp, #60]
  4134d0:	cmp	w1, w0
  4134d4:	b.eq	4134f0 <printf@plt+0x11d60>  // b.none
  4134d8:	ldr	x0, [sp, #24]
  4134dc:	ldr	w0, [x0, #12]
  4134e0:	mov	w1, w0
  4134e4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4134e8:	add	x0, x0, #0x6a8
  4134ec:	bl	401790 <printf@plt>
  4134f0:	ldr	w0, [sp, #60]
  4134f4:	add	w0, w0, #0x1
  4134f8:	str	w0, [sp, #60]
  4134fc:	b	4132c4 <printf@plt+0x11b34>
  413500:	ldr	x0, [sp, #24]
  413504:	ldr	w0, [x0, #12]
  413508:	mov	w1, w0
  41350c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413510:	add	x0, x0, #0x6b8
  413514:	bl	401790 <printf@plt>
  413518:	ldr	x0, [sp, #24]
  41351c:	ldr	w0, [x0, #32]
  413520:	sub	w1, w0, #0x1
  413524:	ldr	x0, [sp, #24]
  413528:	ldr	w0, [x0, #12]
  41352c:	mov	w2, w0
  413530:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413534:	add	x0, x0, #0x6c8
  413538:	bl	401790 <printf@plt>
  41353c:	ldr	x0, [sp, #24]
  413540:	ldr	w0, [x0, #12]
  413544:	mov	w1, w0
  413548:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  41354c:	add	x0, x0, #0x6e0
  413550:	bl	401790 <printf@plt>
  413554:	b	41367c <printf@plt+0x11eec>
  413558:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41355c:	add	x0, x0, #0xa4c
  413560:	ldr	w0, [x0]
  413564:	cmp	w0, #0x1
  413568:	b.ne	41367c <printf@plt+0x11eec>  // b.any
  41356c:	ldr	x0, [sp, #24]
  413570:	ldr	w0, [x0, #36]
  413574:	cmp	w0, #0x2
  413578:	b.eq	4135b8 <printf@plt+0x11e28>  // b.none
  41357c:	cmp	w0, #0x2
  413580:	b.gt	4135c8 <printf@plt+0x11e38>
  413584:	cmp	w0, #0x0
  413588:	b.eq	413598 <printf@plt+0x11e08>  // b.none
  41358c:	cmp	w0, #0x1
  413590:	b.eq	4135a8 <printf@plt+0x11e18>  // b.none
  413594:	b	4135c8 <printf@plt+0x11e38>
  413598:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  41359c:	add	x0, x0, #0x6f0
  4135a0:	str	x0, [sp, #48]
  4135a4:	b	4135dc <printf@plt+0x11e4c>
  4135a8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4135ac:	add	x0, x0, #0x6f8
  4135b0:	str	x0, [sp, #48]
  4135b4:	b	4135dc <printf@plt+0x11e4c>
  4135b8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4135bc:	add	x0, x0, #0x700
  4135c0:	str	x0, [sp, #48]
  4135c4:	b	4135dc <printf@plt+0x11e4c>
  4135c8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4135cc:	add	x2, x0, #0x678
  4135d0:	mov	w1, #0x70                  	// #112
  4135d4:	mov	w0, #0x0                   	// #0
  4135d8:	bl	40318c <printf@plt+0x19fc>
  4135dc:	ldr	x1, [sp, #48]
  4135e0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4135e4:	add	x0, x0, #0x708
  4135e8:	bl	401790 <printf@plt>
  4135ec:	str	wzr, [sp, #44]
  4135f0:	ldr	x0, [sp, #24]
  4135f4:	ldr	w0, [x0, #32]
  4135f8:	ldr	w1, [sp, #44]
  4135fc:	cmp	w1, w0
  413600:	b.ge	413670 <printf@plt+0x11ee0>  // b.tcont
  413604:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413608:	add	x0, x0, #0x728
  41360c:	bl	401790 <printf@plt>
  413610:	ldr	x0, [sp, #24]
  413614:	ldr	x1, [x0, #24]
  413618:	ldrsw	x0, [sp, #44]
  41361c:	lsl	x0, x0, #3
  413620:	add	x0, x1, x0
  413624:	ldr	x2, [x0]
  413628:	ldr	x0, [sp, #24]
  41362c:	ldr	x1, [x0, #24]
  413630:	ldrsw	x0, [sp, #44]
  413634:	lsl	x0, x0, #3
  413638:	add	x0, x1, x0
  41363c:	ldr	x0, [x0]
  413640:	ldr	x0, [x0]
  413644:	add	x0, x0, #0x30
  413648:	ldr	x1, [x0]
  41364c:	mov	x0, x2
  413650:	blr	x1
  413654:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413658:	add	x0, x0, #0x738
  41365c:	bl	401790 <printf@plt>
  413660:	ldr	w0, [sp, #44]
  413664:	add	w0, w0, #0x1
  413668:	str	w0, [sp, #44]
  41366c:	b	4135f0 <printf@plt+0x11e60>
  413670:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413674:	add	x0, x0, #0x748
  413678:	bl	401790 <printf@plt>
  41367c:	nop
  413680:	ldp	x29, x30, [sp], #64
  413684:	ret
  413688:	stp	x29, x30, [sp, #-48]!
  41368c:	mov	x29, sp
  413690:	str	x19, [sp, #16]
  413694:	str	x0, [sp, #40]
  413698:	str	x1, [sp, #32]
  41369c:	ldr	x0, [sp, #40]
  4136a0:	bl	4078b4 <printf@plt+0x6124>
  4136a4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4136a8:	add	x1, x0, #0x9a8
  4136ac:	ldr	x0, [sp, #40]
  4136b0:	str	x1, [x0]
  4136b4:	ldr	x0, [sp, #40]
  4136b8:	add	x0, x0, #0x10
  4136bc:	ldr	x1, [sp, #32]
  4136c0:	bl	414700 <printf@plt+0x12f70>
  4136c4:	b	4136dc <printf@plt+0x11f4c>
  4136c8:	mov	x19, x0
  4136cc:	ldr	x0, [sp, #40]
  4136d0:	bl	407904 <printf@plt+0x6174>
  4136d4:	mov	x0, x19
  4136d8:	bl	401730 <_Unwind_Resume@plt>
  4136dc:	ldr	x19, [sp, #16]
  4136e0:	ldp	x29, x30, [sp], #48
  4136e4:	ret
  4136e8:	stp	x29, x30, [sp, #-32]!
  4136ec:	mov	x29, sp
  4136f0:	str	x0, [sp, #24]
  4136f4:	str	w1, [sp, #20]
  4136f8:	ldr	x0, [sp, #24]
  4136fc:	add	x0, x0, #0x10
  413700:	ldr	w1, [sp, #20]
  413704:	bl	408170 <printf@plt+0x69e0>
  413708:	nop
  41370c:	ldp	x29, x30, [sp], #32
  413710:	ret
  413714:	stp	x29, x30, [sp, #-32]!
  413718:	mov	x29, sp
  41371c:	str	x0, [sp, #24]
  413720:	ldr	x0, [sp, #24]
  413724:	add	x2, x0, #0x10
  413728:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  41372c:	add	x1, x0, #0x758
  413730:	mov	x0, x2
  413734:	bl	414784 <printf@plt+0x12ff4>
  413738:	nop
  41373c:	ldp	x29, x30, [sp], #32
  413740:	ret
  413744:	stp	x29, x30, [sp, #-48]!
  413748:	mov	x29, sp
  41374c:	str	x0, [sp, #24]
  413750:	str	w1, [sp, #20]
  413754:	str	wzr, [sp, #36]
  413758:	str	wzr, [sp, #32]
  41375c:	str	wzr, [sp, #44]
  413760:	ldr	x0, [sp, #24]
  413764:	ldr	w0, [x0, #16]
  413768:	ldr	w1, [sp, #44]
  41376c:	cmp	w1, w0
  413770:	b.ge	4138c0 <printf@plt+0x12130>  // b.tcont
  413774:	str	wzr, [sp, #40]
  413778:	ldr	x0, [sp, #24]
  41377c:	ldr	x1, [x0, #24]
  413780:	ldrsw	x0, [sp, #44]
  413784:	lsl	x0, x0, #3
  413788:	add	x0, x1, x0
  41378c:	ldr	x0, [x0]
  413790:	ldr	w0, [x0, #16]
  413794:	ldr	w1, [sp, #40]
  413798:	cmp	w1, w0
  41379c:	b.ge	413820 <printf@plt+0x12090>  // b.tcont
  4137a0:	ldr	x0, [sp, #24]
  4137a4:	ldr	x1, [x0, #24]
  4137a8:	ldrsw	x0, [sp, #44]
  4137ac:	lsl	x0, x0, #3
  4137b0:	add	x0, x1, x0
  4137b4:	ldr	x0, [x0]
  4137b8:	ldr	x1, [x0, #8]
  4137bc:	ldrsw	x0, [sp, #40]
  4137c0:	lsl	x0, x0, #3
  4137c4:	add	x0, x1, x0
  4137c8:	ldr	x3, [x0]
  4137cc:	ldr	x0, [sp, #24]
  4137d0:	ldr	x1, [x0, #24]
  4137d4:	ldrsw	x0, [sp, #44]
  4137d8:	lsl	x0, x0, #3
  4137dc:	add	x0, x1, x0
  4137e0:	ldr	x0, [x0]
  4137e4:	ldr	x1, [x0, #8]
  4137e8:	ldrsw	x0, [sp, #40]
  4137ec:	lsl	x0, x0, #3
  4137f0:	add	x0, x1, x0
  4137f4:	ldr	x0, [x0]
  4137f8:	ldr	x0, [x0]
  4137fc:	add	x0, x0, #0x18
  413800:	ldr	x2, [x0]
  413804:	ldr	w1, [sp, #20]
  413808:	mov	x0, x3
  41380c:	blr	x2
  413810:	ldr	w0, [sp, #40]
  413814:	add	w0, w0, #0x1
  413818:	str	w0, [sp, #40]
  41381c:	b	413778 <printf@plt+0x11fe8>
  413820:	ldr	x0, [sp, #24]
  413824:	ldr	x1, [x0, #24]
  413828:	ldrsw	x0, [sp, #44]
  41382c:	lsl	x0, x0, #3
  413830:	add	x0, x1, x0
  413834:	ldr	x0, [x0]
  413838:	ldr	w0, [x0, #16]
  41383c:	ldr	w1, [sp, #36]
  413840:	cmp	w1, w0
  413844:	b.ge	413868 <printf@plt+0x120d8>  // b.tcont
  413848:	ldr	x0, [sp, #24]
  41384c:	ldr	x1, [x0, #24]
  413850:	ldrsw	x0, [sp, #44]
  413854:	lsl	x0, x0, #3
  413858:	add	x0, x1, x0
  41385c:	ldr	x0, [x0]
  413860:	ldr	w0, [x0, #16]
  413864:	str	w0, [sp, #36]
  413868:	ldr	x0, [sp, #24]
  41386c:	ldr	x1, [x0, #24]
  413870:	ldrsw	x0, [sp, #44]
  413874:	lsl	x0, x0, #3
  413878:	add	x0, x1, x0
  41387c:	ldr	x0, [x0]
  413880:	ldr	w0, [x0, #24]
  413884:	ldr	w1, [sp, #32]
  413888:	cmp	w1, w0
  41388c:	b.ge	4138b0 <printf@plt+0x12120>  // b.tcont
  413890:	ldr	x0, [sp, #24]
  413894:	ldr	x1, [x0, #24]
  413898:	ldrsw	x0, [sp, #44]
  41389c:	lsl	x0, x0, #3
  4138a0:	add	x0, x1, x0
  4138a4:	ldr	x0, [x0]
  4138a8:	ldr	w0, [x0, #24]
  4138ac:	str	w0, [sp, #32]
  4138b0:	ldr	w0, [sp, #44]
  4138b4:	add	w0, w0, #0x1
  4138b8:	str	w0, [sp, #44]
  4138bc:	b	413760 <printf@plt+0x11fd0>
  4138c0:	str	wzr, [sp, #44]
  4138c4:	ldr	x0, [sp, #24]
  4138c8:	ldr	w0, [x0, #16]
  4138cc:	ldr	w1, [sp, #44]
  4138d0:	cmp	w1, w0
  4138d4:	b.ge	413988 <printf@plt+0x121f8>  // b.tcont
  4138d8:	ldr	x0, [sp, #24]
  4138dc:	ldr	w0, [x0, #12]
  4138e0:	ldr	w2, [sp, #44]
  4138e4:	mov	w1, w0
  4138e8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4138ec:	add	x0, x0, #0x760
  4138f0:	bl	401790 <printf@plt>
  4138f4:	str	wzr, [sp, #40]
  4138f8:	ldr	x0, [sp, #24]
  4138fc:	ldr	x1, [x0, #24]
  413900:	ldrsw	x0, [sp, #44]
  413904:	lsl	x0, x0, #3
  413908:	add	x0, x1, x0
  41390c:	ldr	x0, [x0]
  413910:	ldr	w0, [x0, #16]
  413914:	ldr	w1, [sp, #40]
  413918:	cmp	w1, w0
  41391c:	b.ge	413970 <printf@plt+0x121e0>  // b.tcont
  413920:	ldr	x0, [sp, #24]
  413924:	ldr	x1, [x0, #24]
  413928:	ldrsw	x0, [sp, #44]
  41392c:	lsl	x0, x0, #3
  413930:	add	x0, x1, x0
  413934:	ldr	x0, [x0]
  413938:	ldr	x1, [x0, #8]
  41393c:	ldrsw	x0, [sp, #40]
  413940:	lsl	x0, x0, #3
  413944:	add	x0, x1, x0
  413948:	ldr	x0, [x0]
  41394c:	ldr	w0, [x0, #12]
  413950:	mov	w1, w0
  413954:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413958:	add	x0, x0, #0x568
  41395c:	bl	401790 <printf@plt>
  413960:	ldr	w0, [sp, #40]
  413964:	add	w0, w0, #0x1
  413968:	str	w0, [sp, #40]
  41396c:	b	4138f8 <printf@plt+0x12168>
  413970:	mov	w0, #0xa                   	// #10
  413974:	bl	401580 <putchar@plt>
  413978:	ldr	w0, [sp, #44]
  41397c:	add	w0, w0, #0x1
  413980:	str	w0, [sp, #44]
  413984:	b	4138c4 <printf@plt+0x12134>
  413988:	ldr	x0, [sp, #24]
  41398c:	ldr	w3, [x0, #12]
  413990:	ldr	x0, [sp, #24]
  413994:	ldr	w0, [x0, #16]
  413998:	sub	w1, w0, #0x1
  41399c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4139a0:	add	x0, x0, #0xec8
  4139a4:	ldr	w0, [x0]
  4139a8:	mul	w1, w1, w0
  4139ac:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4139b0:	add	x0, x0, #0xecc
  4139b4:	ldr	w0, [x0]
  4139b8:	lsl	w0, w0, #1
  4139bc:	add	w0, w1, w0
  4139c0:	mov	w2, w0
  4139c4:	mov	w1, w3
  4139c8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4139cc:	add	x0, x0, #0x770
  4139d0:	bl	401790 <printf@plt>
  4139d4:	str	wzr, [sp, #44]
  4139d8:	ldr	x0, [sp, #24]
  4139dc:	ldr	w0, [x0, #16]
  4139e0:	ldr	w1, [sp, #44]
  4139e4:	cmp	w1, w0
  4139e8:	b.ge	413a18 <printf@plt+0x12288>  // b.tcont
  4139ec:	ldr	x0, [sp, #24]
  4139f0:	ldr	w0, [x0, #12]
  4139f4:	ldr	w2, [sp, #44]
  4139f8:	mov	w1, w0
  4139fc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413a00:	add	x0, x0, #0x780
  413a04:	bl	401790 <printf@plt>
  413a08:	ldr	w0, [sp, #44]
  413a0c:	add	w0, w0, #0x1
  413a10:	str	w0, [sp, #44]
  413a14:	b	4139d8 <printf@plt+0x12248>
  413a18:	mov	w0, #0xa                   	// #10
  413a1c:	bl	401580 <putchar@plt>
  413a20:	ldr	x0, [sp, #24]
  413a24:	ldr	w3, [x0, #12]
  413a28:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  413a2c:	add	x0, x0, #0xec0
  413a30:	ldr	w1, [x0]
  413a34:	ldr	w0, [sp, #32]
  413a38:	add	w0, w1, w0
  413a3c:	mov	w2, w0
  413a40:	mov	w1, w3
  413a44:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413a48:	add	x0, x0, #0x578
  413a4c:	bl	401790 <printf@plt>
  413a50:	str	wzr, [sp, #44]
  413a54:	ldr	x0, [sp, #24]
  413a58:	ldr	w0, [x0, #16]
  413a5c:	ldr	w1, [sp, #44]
  413a60:	cmp	w1, w0
  413a64:	b.ge	413b48 <printf@plt+0x123b8>  // b.tcont
  413a68:	mov	w0, #0x1                   	// #1
  413a6c:	str	w0, [sp, #40]
  413a70:	ldr	x0, [sp, #24]
  413a74:	ldr	x1, [x0, #24]
  413a78:	ldrsw	x0, [sp, #44]
  413a7c:	lsl	x0, x0, #3
  413a80:	add	x0, x1, x0
  413a84:	ldr	x0, [x0]
  413a88:	ldr	w0, [x0, #16]
  413a8c:	ldr	w1, [sp, #40]
  413a90:	cmp	w1, w0
  413a94:	b.ge	413b38 <printf@plt+0x123a8>  // b.tcont
  413a98:	ldr	x0, [sp, #24]
  413a9c:	ldr	x1, [x0, #24]
  413aa0:	ldrsw	x0, [sp, #44]
  413aa4:	lsl	x0, x0, #3
  413aa8:	add	x0, x1, x0
  413aac:	ldr	x0, [x0]
  413ab0:	ldr	x1, [x0, #8]
  413ab4:	ldrsw	x0, [sp, #40]
  413ab8:	lsl	x0, x0, #3
  413abc:	sub	x0, x0, #0x8
  413ac0:	add	x0, x1, x0
  413ac4:	ldr	x0, [x0]
  413ac8:	ldr	w4, [x0, #12]
  413acc:	ldr	x0, [sp, #24]
  413ad0:	ldr	x1, [x0, #24]
  413ad4:	ldrsw	x0, [sp, #44]
  413ad8:	lsl	x0, x0, #3
  413adc:	add	x0, x1, x0
  413ae0:	ldr	x0, [x0]
  413ae4:	ldr	x1, [x0, #8]
  413ae8:	ldrsw	x0, [sp, #40]
  413aec:	lsl	x0, x0, #3
  413af0:	add	x0, x1, x0
  413af4:	ldr	x0, [x0]
  413af8:	ldr	w2, [x0, #12]
  413afc:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  413b00:	add	x0, x0, #0xe94
  413b04:	ldr	w1, [x0]
  413b08:	mov	w0, w1
  413b0c:	lsl	w0, w0, #2
  413b10:	add	w0, w0, w1
  413b14:	mov	w3, w0
  413b18:	mov	w1, w4
  413b1c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413b20:	add	x0, x0, #0x588
  413b24:	bl	401790 <printf@plt>
  413b28:	ldr	w0, [sp, #40]
  413b2c:	add	w0, w0, #0x1
  413b30:	str	w0, [sp, #40]
  413b34:	b	413a70 <printf@plt+0x122e0>
  413b38:	ldr	w0, [sp, #44]
  413b3c:	add	w0, w0, #0x1
  413b40:	str	w0, [sp, #44]
  413b44:	b	413a54 <printf@plt+0x122c4>
  413b48:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413b4c:	add	x0, x0, #0x5a8
  413b50:	bl	401470 <puts@plt>
  413b54:	ldr	x0, [sp, #24]
  413b58:	ldr	w5, [x0, #12]
  413b5c:	ldr	x0, [sp, #24]
  413b60:	ldr	w2, [x0, #12]
  413b64:	ldr	w0, [sp, #36]
  413b68:	sub	w3, w0, #0x1
  413b6c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  413b70:	add	x0, x0, #0xe84
  413b74:	ldr	w1, [x0]
  413b78:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  413b7c:	add	x0, x0, #0xec4
  413b80:	ldr	w0, [x0]
  413b84:	sub	w0, w1, w0
  413b88:	mov	w4, w0
  413b8c:	mov	w1, w5
  413b90:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413b94:	add	x0, x0, #0x5c0
  413b98:	bl	401790 <printf@plt>
  413b9c:	ldr	x0, [sp, #24]
  413ba0:	ldr	w1, [x0, #12]
  413ba4:	ldr	x0, [sp, #24]
  413ba8:	ldr	w0, [x0, #12]
  413bac:	mov	w2, w0
  413bb0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413bb4:	add	x0, x0, #0x790
  413bb8:	bl	401790 <printf@plt>
  413bbc:	str	wzr, [sp, #44]
  413bc0:	ldr	x0, [sp, #24]
  413bc4:	ldr	w0, [x0, #16]
  413bc8:	ldr	w1, [sp, #44]
  413bcc:	cmp	w1, w0
  413bd0:	b.ge	413c18 <printf@plt+0x12488>  // b.tcont
  413bd4:	ldr	x0, [sp, #24]
  413bd8:	ldr	x1, [x0, #24]
  413bdc:	ldrsw	x0, [sp, #44]
  413be0:	lsl	x0, x0, #3
  413be4:	add	x0, x1, x0
  413be8:	ldr	x0, [x0]
  413bec:	ldr	x0, [x0, #8]
  413bf0:	ldr	x0, [x0]
  413bf4:	ldr	w0, [x0, #12]
  413bf8:	mov	w1, w0
  413bfc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413c00:	add	x0, x0, #0x7a8
  413c04:	bl	401790 <printf@plt>
  413c08:	ldr	w0, [sp, #44]
  413c0c:	add	w0, w0, #0x1
  413c10:	str	w0, [sp, #44]
  413c14:	b	413bc0 <printf@plt+0x12430>
  413c18:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413c1c:	add	x0, x0, #0x7b8
  413c20:	bl	401470 <puts@plt>
  413c24:	ldr	x0, [sp, #24]
  413c28:	ldr	w1, [x0, #12]
  413c2c:	ldr	x0, [sp, #24]
  413c30:	ldr	w2, [x0, #12]
  413c34:	ldr	w0, [sp, #36]
  413c38:	sub	w3, w0, #0x1
  413c3c:	ldr	x0, [sp, #24]
  413c40:	ldr	w0, [x0, #12]
  413c44:	mov	w4, w0
  413c48:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413c4c:	add	x0, x0, #0x7c0
  413c50:	bl	401790 <printf@plt>
  413c54:	str	wzr, [sp, #44]
  413c58:	ldr	x0, [sp, #24]
  413c5c:	ldr	w0, [x0, #16]
  413c60:	ldr	w1, [sp, #44]
  413c64:	cmp	w1, w0
  413c68:	b.ge	413ce8 <printf@plt+0x12558>  // b.tcont
  413c6c:	ldr	x0, [sp, #24]
  413c70:	ldr	x1, [x0, #24]
  413c74:	ldrsw	x0, [sp, #44]
  413c78:	lsl	x0, x0, #3
  413c7c:	add	x0, x1, x0
  413c80:	ldr	x0, [x0]
  413c84:	ldr	w0, [x0, #16]
  413c88:	ldr	w1, [sp, #36]
  413c8c:	cmp	w1, w0
  413c90:	b.ne	413cd8 <printf@plt+0x12548>  // b.any
  413c94:	ldr	x0, [sp, #24]
  413c98:	ldr	x1, [x0, #24]
  413c9c:	ldrsw	x0, [sp, #44]
  413ca0:	lsl	x0, x0, #3
  413ca4:	add	x0, x1, x0
  413ca8:	ldr	x0, [x0]
  413cac:	ldr	x1, [x0, #8]
  413cb0:	ldrsw	x0, [sp, #36]
  413cb4:	lsl	x0, x0, #3
  413cb8:	sub	x0, x0, #0x8
  413cbc:	add	x0, x1, x0
  413cc0:	ldr	x0, [x0]
  413cc4:	ldr	w0, [x0, #12]
  413cc8:	mov	w1, w0
  413ccc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413cd0:	add	x0, x0, #0x7e8
  413cd4:	bl	401790 <printf@plt>
  413cd8:	ldr	w0, [sp, #44]
  413cdc:	add	w0, w0, #0x1
  413ce0:	str	w0, [sp, #44]
  413ce4:	b	413c58 <printf@plt+0x124c8>
  413ce8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413cec:	add	x0, x0, #0x7b8
  413cf0:	bl	401470 <puts@plt>
  413cf4:	mov	w0, #0x0                   	// #0
  413cf8:	ldp	x29, x30, [sp], #48
  413cfc:	ret
  413d00:	stp	x29, x30, [sp, #-64]!
  413d04:	mov	x29, sp
  413d08:	str	x0, [sp, #24]
  413d0c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  413d10:	add	x0, x0, #0xa4c
  413d14:	ldr	w0, [x0]
  413d18:	cmp	w0, #0x0
  413d1c:	b.ne	414168 <printf@plt+0x129d8>  // b.any
  413d20:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  413d24:	add	x0, x0, #0xecc
  413d28:	ldr	w0, [x0]
  413d2c:	mov	w1, w0
  413d30:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413d34:	add	x0, x0, #0x7f8
  413d38:	bl	401790 <printf@plt>
  413d3c:	str	wzr, [sp, #60]
  413d40:	ldr	x0, [sp, #24]
  413d44:	ldr	w0, [x0, #16]
  413d48:	ldr	w1, [sp, #60]
  413d4c:	cmp	w1, w0
  413d50:	b.ge	414148 <printf@plt+0x129b8>  // b.tcont
  413d54:	ldr	x0, [sp, #24]
  413d58:	ldr	w0, [x0, #12]
  413d5c:	mov	w1, w0
  413d60:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413d64:	add	x0, x0, #0x630
  413d68:	bl	401790 <printf@plt>
  413d6c:	str	wzr, [sp, #56]
  413d70:	ldr	x0, [sp, #24]
  413d74:	ldr	x1, [x0, #24]
  413d78:	ldrsw	x0, [sp, #60]
  413d7c:	lsl	x0, x0, #3
  413d80:	add	x0, x1, x0
  413d84:	ldr	x0, [x0]
  413d88:	ldr	w0, [x0, #16]
  413d8c:	ldr	w1, [sp, #56]
  413d90:	cmp	w1, w0
  413d94:	b.ge	414098 <printf@plt+0x12908>  // b.tcont
  413d98:	ldr	x0, [sp, #24]
  413d9c:	ldr	x1, [x0, #24]
  413da0:	ldrsw	x0, [sp, #60]
  413da4:	lsl	x0, x0, #3
  413da8:	add	x0, x1, x0
  413dac:	ldr	x0, [x0]
  413db0:	ldr	w0, [x0, #20]
  413db4:	cmp	w0, #0x2
  413db8:	b.eq	413dd8 <printf@plt+0x12648>  // b.none
  413dbc:	cmp	w0, #0x2
  413dc0:	b.gt	413e80 <printf@plt+0x126f0>
  413dc4:	cmp	w0, #0x0
  413dc8:	b.eq	413e98 <printf@plt+0x12708>  // b.none
  413dcc:	cmp	w0, #0x1
  413dd0:	b.eq	413e2c <printf@plt+0x1269c>  // b.none
  413dd4:	b	413e80 <printf@plt+0x126f0>
  413dd8:	ldr	x0, [sp, #24]
  413ddc:	ldr	w4, [x0, #12]
  413de0:	ldr	x0, [sp, #24]
  413de4:	ldr	x1, [x0, #24]
  413de8:	ldrsw	x0, [sp, #60]
  413dec:	lsl	x0, x0, #3
  413df0:	add	x0, x1, x0
  413df4:	ldr	x0, [x0]
  413df8:	ldr	x1, [x0, #8]
  413dfc:	ldrsw	x0, [sp, #56]
  413e00:	lsl	x0, x0, #3
  413e04:	add	x0, x1, x0
  413e08:	ldr	x0, [x0]
  413e0c:	ldr	w0, [x0, #12]
  413e10:	mov	w3, w0
  413e14:	ldr	w2, [sp, #60]
  413e18:	mov	w1, w4
  413e1c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413e20:	add	x0, x0, #0x800
  413e24:	bl	401790 <printf@plt>
  413e28:	b	413e9c <printf@plt+0x1270c>
  413e2c:	ldr	x0, [sp, #24]
  413e30:	ldr	w4, [x0, #12]
  413e34:	ldr	x0, [sp, #24]
  413e38:	ldr	x1, [x0, #24]
  413e3c:	ldrsw	x0, [sp, #60]
  413e40:	lsl	x0, x0, #3
  413e44:	add	x0, x1, x0
  413e48:	ldr	x0, [x0]
  413e4c:	ldr	x1, [x0, #8]
  413e50:	ldrsw	x0, [sp, #56]
  413e54:	lsl	x0, x0, #3
  413e58:	add	x0, x1, x0
  413e5c:	ldr	x0, [x0]
  413e60:	ldr	w0, [x0, #12]
  413e64:	mov	w3, w0
  413e68:	ldr	w2, [sp, #60]
  413e6c:	mov	w1, w4
  413e70:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413e74:	add	x0, x0, #0x820
  413e78:	bl	401790 <printf@plt>
  413e7c:	b	413e9c <printf@plt+0x1270c>
  413e80:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413e84:	add	x2, x0, #0x678
  413e88:	mov	w1, #0xd0                  	// #208
  413e8c:	mov	w0, #0x0                   	// #0
  413e90:	bl	40318c <printf@plt+0x19fc>
  413e94:	b	413e9c <printf@plt+0x1270c>
  413e98:	nop
  413e9c:	ldr	x0, [sp, #24]
  413ea0:	ldr	x1, [x0, #24]
  413ea4:	ldrsw	x0, [sp, #60]
  413ea8:	lsl	x0, x0, #3
  413eac:	add	x0, x1, x0
  413eb0:	ldr	x0, [x0]
  413eb4:	ldr	x1, [x0, #8]
  413eb8:	ldrsw	x0, [sp, #56]
  413ebc:	lsl	x0, x0, #3
  413ec0:	add	x0, x1, x0
  413ec4:	ldr	x2, [x0]
  413ec8:	ldr	x0, [sp, #24]
  413ecc:	ldr	x1, [x0, #24]
  413ed0:	ldrsw	x0, [sp, #60]
  413ed4:	lsl	x0, x0, #3
  413ed8:	add	x0, x1, x0
  413edc:	ldr	x0, [x0]
  413ee0:	ldr	x1, [x0, #8]
  413ee4:	ldrsw	x0, [sp, #56]
  413ee8:	lsl	x0, x0, #3
  413eec:	add	x0, x1, x0
  413ef0:	ldr	x0, [x0]
  413ef4:	ldr	x0, [x0]
  413ef8:	add	x0, x0, #0x30
  413efc:	ldr	x1, [x0]
  413f00:	mov	x0, x2
  413f04:	blr	x1
  413f08:	ldr	x0, [sp, #24]
  413f0c:	ldr	x1, [x0, #24]
  413f10:	ldrsw	x0, [sp, #60]
  413f14:	lsl	x0, x0, #3
  413f18:	add	x0, x1, x0
  413f1c:	ldr	x0, [x0]
  413f20:	ldr	x1, [x0, #8]
  413f24:	ldrsw	x0, [sp, #56]
  413f28:	lsl	x0, x0, #3
  413f2c:	add	x0, x1, x0
  413f30:	ldr	x0, [x0]
  413f34:	ldr	w0, [x0, #12]
  413f38:	mov	w1, w0
  413f3c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413f40:	add	x0, x0, #0x698
  413f44:	bl	401790 <printf@plt>
  413f48:	ldr	x0, [sp, #24]
  413f4c:	ldr	x1, [x0, #24]
  413f50:	ldrsw	x0, [sp, #60]
  413f54:	lsl	x0, x0, #3
  413f58:	add	x0, x1, x0
  413f5c:	ldr	x0, [x0]
  413f60:	ldr	w0, [x0, #20]
  413f64:	cmp	w0, #0x2
  413f68:	b.eq	413f88 <printf@plt+0x127f8>  // b.none
  413f6c:	cmp	w0, #0x2
  413f70:	b.gt	414028 <printf@plt+0x12898>
  413f74:	cmp	w0, #0x0
  413f78:	b.eq	414040 <printf@plt+0x128b0>  // b.none
  413f7c:	cmp	w0, #0x1
  413f80:	b.eq	413fd8 <printf@plt+0x12848>  // b.none
  413f84:	b	414028 <printf@plt+0x12898>
  413f88:	ldr	x0, [sp, #24]
  413f8c:	ldr	x1, [x0, #24]
  413f90:	ldrsw	x0, [sp, #60]
  413f94:	lsl	x0, x0, #3
  413f98:	add	x0, x1, x0
  413f9c:	ldr	x0, [x0]
  413fa0:	ldr	x1, [x0, #8]
  413fa4:	ldrsw	x0, [sp, #56]
  413fa8:	lsl	x0, x0, #3
  413fac:	add	x0, x1, x0
  413fb0:	ldr	x0, [x0]
  413fb4:	ldr	w1, [x0, #12]
  413fb8:	ldr	x0, [sp, #24]
  413fbc:	ldr	w0, [x0, #12]
  413fc0:	ldr	w3, [sp, #60]
  413fc4:	mov	w2, w0
  413fc8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  413fcc:	add	x0, x0, #0x840
  413fd0:	bl	401790 <printf@plt>
  413fd4:	b	414044 <printf@plt+0x128b4>
  413fd8:	ldr	x0, [sp, #24]
  413fdc:	ldr	x1, [x0, #24]
  413fe0:	ldrsw	x0, [sp, #60]
  413fe4:	lsl	x0, x0, #3
  413fe8:	add	x0, x1, x0
  413fec:	ldr	x0, [x0]
  413ff0:	ldr	x1, [x0, #8]
  413ff4:	ldrsw	x0, [sp, #56]
  413ff8:	lsl	x0, x0, #3
  413ffc:	add	x0, x1, x0
  414000:	ldr	x0, [x0]
  414004:	ldr	w1, [x0, #12]
  414008:	ldr	x0, [sp, #24]
  41400c:	ldr	w0, [x0, #12]
  414010:	ldr	w3, [sp, #60]
  414014:	mov	w2, w0
  414018:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  41401c:	add	x0, x0, #0x860
  414020:	bl	401790 <printf@plt>
  414024:	b	414044 <printf@plt+0x128b4>
  414028:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  41402c:	add	x2, x0, #0x678
  414030:	mov	w1, #0xe0                  	// #224
  414034:	mov	w0, #0x0                   	// #0
  414038:	bl	40318c <printf@plt+0x19fc>
  41403c:	b	414044 <printf@plt+0x128b4>
  414040:	nop
  414044:	ldr	x0, [sp, #24]
  414048:	ldr	x1, [x0, #24]
  41404c:	ldrsw	x0, [sp, #60]
  414050:	lsl	x0, x0, #3
  414054:	add	x0, x1, x0
  414058:	ldr	x0, [x0]
  41405c:	ldr	w0, [x0, #16]
  414060:	sub	w0, w0, #0x1
  414064:	ldr	w1, [sp, #56]
  414068:	cmp	w1, w0
  41406c:	b.eq	414088 <printf@plt+0x128f8>  // b.none
  414070:	ldr	x0, [sp, #24]
  414074:	ldr	w0, [x0, #12]
  414078:	mov	w1, w0
  41407c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414080:	add	x0, x0, #0x6a8
  414084:	bl	401790 <printf@plt>
  414088:	ldr	w0, [sp, #56]
  41408c:	add	w0, w0, #0x1
  414090:	str	w0, [sp, #56]
  414094:	b	413d70 <printf@plt+0x125e0>
  414098:	ldr	x0, [sp, #24]
  41409c:	ldr	w0, [x0, #12]
  4140a0:	mov	w1, w0
  4140a4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4140a8:	add	x0, x0, #0x6b8
  4140ac:	bl	401790 <printf@plt>
  4140b0:	ldr	x0, [sp, #24]
  4140b4:	ldr	x1, [x0, #24]
  4140b8:	ldrsw	x0, [sp, #60]
  4140bc:	lsl	x0, x0, #3
  4140c0:	add	x0, x1, x0
  4140c4:	ldr	x0, [x0]
  4140c8:	ldr	w0, [x0, #16]
  4140cc:	sub	w1, w0, #0x1
  4140d0:	ldr	x0, [sp, #24]
  4140d4:	ldr	w0, [x0, #12]
  4140d8:	mov	w2, w0
  4140dc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4140e0:	add	x0, x0, #0x6c8
  4140e4:	bl	401790 <printf@plt>
  4140e8:	ldr	x0, [sp, #24]
  4140ec:	ldr	w0, [x0, #12]
  4140f0:	ldr	w2, [sp, #60]
  4140f4:	mov	w1, w0
  4140f8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4140fc:	add	x0, x0, #0x880
  414100:	bl	401790 <printf@plt>
  414104:	ldr	x0, [sp, #24]
  414108:	ldr	w0, [x0, #16]
  41410c:	sub	w0, w0, #0x1
  414110:	ldr	w1, [sp, #60]
  414114:	cmp	w1, w0
  414118:	b.eq	414138 <printf@plt+0x129a8>  // b.none
  41411c:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  414120:	add	x0, x0, #0xec8
  414124:	ldr	w0, [x0]
  414128:	mov	w1, w0
  41412c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414130:	add	x0, x0, #0x7f8
  414134:	bl	401790 <printf@plt>
  414138:	ldr	w0, [sp, #60]
  41413c:	add	w0, w0, #0x1
  414140:	str	w0, [sp, #60]
  414144:	b	413d40 <printf@plt+0x125b0>
  414148:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  41414c:	add	x0, x0, #0xecc
  414150:	ldr	w0, [x0]
  414154:	mov	w1, w0
  414158:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  41415c:	add	x0, x0, #0x7f8
  414160:	bl	401790 <printf@plt>
  414164:	b	414318 <printf@plt+0x12b88>
  414168:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41416c:	add	x0, x0, #0xa4c
  414170:	ldr	w0, [x0]
  414174:	cmp	w0, #0x1
  414178:	b.ne	414318 <printf@plt+0x12b88>  // b.any
  41417c:	ldr	x0, [sp, #24]
  414180:	ldr	x0, [x0, #24]
  414184:	ldr	x0, [x0]
  414188:	ldr	w0, [x0, #16]
  41418c:	str	w0, [sp, #36]
  414190:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414194:	add	x0, x0, #0x898
  414198:	bl	401790 <printf@plt>
  41419c:	str	wzr, [sp, #52]
  4141a0:	ldr	w1, [sp, #52]
  4141a4:	ldr	w0, [sp, #36]
  4141a8:	cmp	w1, w0
  4141ac:	b.ge	41430c <printf@plt+0x12b7c>  // b.tcont
  4141b0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4141b4:	add	x0, x0, #0x8a8
  4141b8:	bl	401790 <printf@plt>
  4141bc:	str	wzr, [sp, #48]
  4141c0:	ldr	x0, [sp, #24]
  4141c4:	ldr	w0, [x0, #16]
  4141c8:	ldr	w1, [sp, #48]
  4141cc:	cmp	w1, w0
  4141d0:	b.ge	4142f0 <printf@plt+0x12b60>  // b.tcont
  4141d4:	ldr	x0, [sp, #24]
  4141d8:	ldr	x1, [x0, #24]
  4141dc:	ldrsw	x0, [sp, #48]
  4141e0:	lsl	x0, x0, #3
  4141e4:	add	x0, x1, x0
  4141e8:	ldr	x0, [x0]
  4141ec:	ldr	w0, [x0, #20]
  4141f0:	cmp	w0, #0x2
  4141f4:	b.eq	414234 <printf@plt+0x12aa4>  // b.none
  4141f8:	cmp	w0, #0x2
  4141fc:	b.gt	414244 <printf@plt+0x12ab4>
  414200:	cmp	w0, #0x0
  414204:	b.eq	414214 <printf@plt+0x12a84>  // b.none
  414208:	cmp	w0, #0x1
  41420c:	b.eq	414224 <printf@plt+0x12a94>  // b.none
  414210:	b	414244 <printf@plt+0x12ab4>
  414214:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414218:	add	x0, x0, #0x6f0
  41421c:	str	x0, [sp, #40]
  414220:	b	414258 <printf@plt+0x12ac8>
  414224:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414228:	add	x0, x0, #0x6f8
  41422c:	str	x0, [sp, #40]
  414230:	b	414258 <printf@plt+0x12ac8>
  414234:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414238:	add	x0, x0, #0x700
  41423c:	str	x0, [sp, #40]
  414240:	b	414258 <printf@plt+0x12ac8>
  414244:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414248:	add	x2, x0, #0x678
  41424c:	mov	w1, #0xff                  	// #255
  414250:	mov	w0, #0x0                   	// #0
  414254:	bl	40318c <printf@plt+0x19fc>
  414258:	ldr	x1, [sp, #40]
  41425c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414260:	add	x0, x0, #0x8b0
  414264:	bl	401790 <printf@plt>
  414268:	ldr	x0, [sp, #24]
  41426c:	ldr	x1, [x0, #24]
  414270:	ldrsw	x0, [sp, #48]
  414274:	lsl	x0, x0, #3
  414278:	add	x0, x1, x0
  41427c:	ldr	x0, [x0]
  414280:	ldr	x1, [x0, #8]
  414284:	ldrsw	x0, [sp, #52]
  414288:	lsl	x0, x0, #3
  41428c:	add	x0, x1, x0
  414290:	ldr	x2, [x0]
  414294:	ldr	x0, [sp, #24]
  414298:	ldr	x1, [x0, #24]
  41429c:	ldrsw	x0, [sp, #48]
  4142a0:	lsl	x0, x0, #3
  4142a4:	add	x0, x1, x0
  4142a8:	ldr	x0, [x0]
  4142ac:	ldr	x1, [x0, #8]
  4142b0:	ldrsw	x0, [sp, #52]
  4142b4:	lsl	x0, x0, #3
  4142b8:	add	x0, x1, x0
  4142bc:	ldr	x0, [x0]
  4142c0:	ldr	x0, [x0]
  4142c4:	add	x0, x0, #0x30
  4142c8:	ldr	x1, [x0]
  4142cc:	mov	x0, x2
  4142d0:	blr	x1
  4142d4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4142d8:	add	x0, x0, #0x8c8
  4142dc:	bl	401790 <printf@plt>
  4142e0:	ldr	w0, [sp, #48]
  4142e4:	add	w0, w0, #0x1
  4142e8:	str	w0, [sp, #48]
  4142ec:	b	4141c0 <printf@plt+0x12a30>
  4142f0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4142f4:	add	x0, x0, #0x8d0
  4142f8:	bl	401790 <printf@plt>
  4142fc:	ldr	w0, [sp, #52]
  414300:	add	w0, w0, #0x1
  414304:	str	w0, [sp, #52]
  414308:	b	4141a0 <printf@plt+0x12a10>
  41430c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414310:	add	x0, x0, #0x748
  414314:	bl	401790 <printf@plt>
  414318:	nop
  41431c:	ldp	x29, x30, [sp], #64
  414320:	ret
  414324:	stp	x29, x30, [sp, #-64]!
  414328:	mov	x29, sp
  41432c:	str	x19, [sp, #16]
  414330:	str	x0, [sp, #40]
  414334:	str	x1, [sp, #32]
  414338:	ldr	x0, [sp, #40]
  41433c:	bl	4078b4 <printf@plt+0x6124>
  414340:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414344:	add	x1, x0, #0x920
  414348:	ldr	x0, [sp, #40]
  41434c:	str	x1, [x0]
  414350:	mov	x0, #0x50                  	// #80
  414354:	bl	401440 <_Znam@plt>
  414358:	mov	x1, x0
  41435c:	ldr	x0, [sp, #40]
  414360:	str	x1, [x0, #24]
  414364:	str	wzr, [sp, #60]
  414368:	ldr	w0, [sp, #60]
  41436c:	cmp	w0, #0x9
  414370:	b.gt	41439c <printf@plt+0x12c0c>
  414374:	ldr	x0, [sp, #40]
  414378:	ldr	x1, [x0, #24]
  41437c:	ldrsw	x0, [sp, #60]
  414380:	lsl	x0, x0, #3
  414384:	add	x0, x1, x0
  414388:	str	xzr, [x0]
  41438c:	ldr	w0, [sp, #60]
  414390:	add	w0, w0, #0x1
  414394:	str	w0, [sp, #60]
  414398:	b	414368 <printf@plt+0x12bd8>
  41439c:	ldr	x0, [sp, #40]
  4143a0:	mov	w1, #0xa                   	// #10
  4143a4:	str	w1, [x0, #20]
  4143a8:	ldr	x0, [sp, #40]
  4143ac:	mov	w1, #0x1                   	// #1
  4143b0:	str	w1, [x0, #16]
  4143b4:	ldr	x0, [sp, #40]
  4143b8:	ldr	x0, [x0, #24]
  4143bc:	ldr	x1, [sp, #32]
  4143c0:	str	x1, [x0]
  4143c4:	b	4143dc <printf@plt+0x12c4c>
  4143c8:	mov	x19, x0
  4143cc:	ldr	x0, [sp, #40]
  4143d0:	bl	407904 <printf@plt+0x6174>
  4143d4:	mov	x0, x19
  4143d8:	bl	401730 <_Unwind_Resume@plt>
  4143dc:	ldr	x19, [sp, #16]
  4143e0:	ldp	x29, x30, [sp], #64
  4143e4:	ret
  4143e8:	stp	x29, x30, [sp, #-64]!
  4143ec:	mov	x29, sp
  4143f0:	str	x19, [sp, #16]
  4143f4:	str	x0, [sp, #40]
  4143f8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4143fc:	add	x1, x0, #0x920
  414400:	ldr	x0, [sp, #40]
  414404:	str	x1, [x0]
  414408:	str	wzr, [sp, #60]
  41440c:	ldr	x0, [sp, #40]
  414410:	ldr	w0, [x0, #16]
  414414:	ldr	w1, [sp, #60]
  414418:	cmp	w1, w0
  41441c:	b.ge	414464 <printf@plt+0x12cd4>  // b.tcont
  414420:	ldr	x0, [sp, #40]
  414424:	ldr	x1, [x0, #24]
  414428:	ldrsw	x0, [sp, #60]
  41442c:	lsl	x0, x0, #3
  414430:	add	x0, x1, x0
  414434:	ldr	x19, [x0]
  414438:	cmp	x19, #0x0
  41443c:	b.eq	414454 <printf@plt+0x12cc4>  // b.none
  414440:	mov	x0, x19
  414444:	bl	4148d4 <printf@plt+0x13144>
  414448:	mov	x1, #0x20                  	// #32
  41444c:	mov	x0, x19
  414450:	bl	419424 <_ZdlPvm@@Base>
  414454:	ldr	w0, [sp, #60]
  414458:	add	w0, w0, #0x1
  41445c:	str	w0, [sp, #60]
  414460:	b	41440c <printf@plt+0x12c7c>
  414464:	ldr	x0, [sp, #40]
  414468:	ldr	x0, [x0, #24]
  41446c:	cmp	x0, #0x0
  414470:	b.eq	414480 <printf@plt+0x12cf0>  // b.none
  414474:	ldr	x0, [sp, #40]
  414478:	ldr	x0, [x0, #24]
  41447c:	bl	401650 <_ZdaPv@plt>
  414480:	ldr	x0, [sp, #40]
  414484:	bl	407904 <printf@plt+0x6174>
  414488:	nop
  41448c:	ldr	x19, [sp, #16]
  414490:	ldp	x29, x30, [sp], #64
  414494:	ret
  414498:	stp	x29, x30, [sp, #-32]!
  41449c:	mov	x29, sp
  4144a0:	str	x0, [sp, #24]
  4144a4:	ldr	x0, [sp, #24]
  4144a8:	bl	4143e8 <printf@plt+0x12c58>
  4144ac:	mov	x1, #0x20                  	// #32
  4144b0:	ldr	x0, [sp, #24]
  4144b4:	bl	419424 <_ZdlPvm@@Base>
  4144b8:	ldp	x29, x30, [sp], #32
  4144bc:	ret
  4144c0:	stp	x29, x30, [sp, #-48]!
  4144c4:	mov	x29, sp
  4144c8:	str	x0, [sp, #24]
  4144cc:	str	x1, [sp, #16]
  4144d0:	ldr	x0, [sp, #24]
  4144d4:	ldr	w1, [x0, #16]
  4144d8:	ldr	x0, [sp, #24]
  4144dc:	ldr	w0, [x0, #20]
  4144e0:	cmp	w1, w0
  4144e4:	b.lt	414578 <printf@plt+0x12de8>  // b.tstop
  4144e8:	ldr	x0, [sp, #24]
  4144ec:	ldr	x0, [x0, #24]
  4144f0:	str	x0, [sp, #40]
  4144f4:	ldr	x0, [sp, #24]
  4144f8:	ldr	w0, [x0, #20]
  4144fc:	lsl	w1, w0, #1
  414500:	ldr	x0, [sp, #24]
  414504:	str	w1, [x0, #20]
  414508:	ldr	x0, [sp, #24]
  41450c:	ldr	w0, [x0, #20]
  414510:	sxtw	x0, w0
  414514:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  414518:	cmp	x0, x1
  41451c:	b.hi	41456c <printf@plt+0x12ddc>  // b.pmore
  414520:	lsl	x0, x0, #3
  414524:	bl	401440 <_Znam@plt>
  414528:	mov	x1, x0
  41452c:	ldr	x0, [sp, #24]
  414530:	str	x1, [x0, #24]
  414534:	ldr	x0, [sp, #24]
  414538:	ldr	x3, [x0, #24]
  41453c:	ldr	x0, [sp, #24]
  414540:	ldr	w0, [x0, #16]
  414544:	sxtw	x0, w0
  414548:	lsl	x0, x0, #3
  41454c:	mov	x2, x0
  414550:	ldr	x1, [sp, #40]
  414554:	mov	x0, x3
  414558:	bl	401460 <memcpy@plt>
  41455c:	ldr	x0, [sp, #40]
  414560:	cmp	x0, #0x0
  414564:	b.eq	414578 <printf@plt+0x12de8>  // b.none
  414568:	b	414570 <printf@plt+0x12de0>
  41456c:	bl	401680 <__cxa_throw_bad_array_new_length@plt>
  414570:	ldr	x0, [sp, #40]
  414574:	bl	401650 <_ZdaPv@plt>
  414578:	ldr	x0, [sp, #24]
  41457c:	ldr	x1, [x0, #24]
  414580:	ldr	x0, [sp, #24]
  414584:	ldr	w0, [x0, #16]
  414588:	add	w3, w0, #0x1
  41458c:	ldr	x2, [sp, #24]
  414590:	str	w3, [x2, #16]
  414594:	sxtw	x0, w0
  414598:	lsl	x0, x0, #3
  41459c:	add	x0, x1, x0
  4145a0:	ldr	x1, [sp, #16]
  4145a4:	str	x1, [x0]
  4145a8:	nop
  4145ac:	ldp	x29, x30, [sp], #48
  4145b0:	ret
  4145b4:	stp	x29, x30, [sp, #-48]!
  4145b8:	mov	x29, sp
  4145bc:	str	x0, [sp, #24]
  4145c0:	str	w1, [sp, #20]
  4145c4:	str	wzr, [sp, #44]
  4145c8:	ldr	x0, [sp, #24]
  4145cc:	ldr	w0, [x0, #16]
  4145d0:	ldr	w1, [sp, #44]
  4145d4:	cmp	w1, w0
  4145d8:	b.ge	41460c <printf@plt+0x12e7c>  // b.tcont
  4145dc:	ldr	x0, [sp, #24]
  4145e0:	ldr	x1, [x0, #24]
  4145e4:	ldrsw	x0, [sp, #44]
  4145e8:	lsl	x0, x0, #3
  4145ec:	add	x0, x1, x0
  4145f0:	ldr	x0, [x0]
  4145f4:	ldr	w1, [sp, #20]
  4145f8:	bl	408170 <printf@plt+0x69e0>
  4145fc:	ldr	w0, [sp, #44]
  414600:	add	w0, w0, #0x1
  414604:	str	w0, [sp, #44]
  414608:	b	4145c8 <printf@plt+0x12e38>
  41460c:	nop
  414610:	ldp	x29, x30, [sp], #48
  414614:	ret
  414618:	stp	x29, x30, [sp, #-48]!
  41461c:	mov	x29, sp
  414620:	str	x0, [sp, #24]
  414624:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414628:	add	x0, x0, #0xa18
  41462c:	ldr	x0, [x0]
  414630:	mov	x3, x0
  414634:	mov	x2, #0x9                   	// #9
  414638:	mov	x1, #0x1                   	// #1
  41463c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414640:	add	x0, x0, #0x8d8
  414644:	bl	401720 <fwrite@plt>
  414648:	ldr	x0, [sp, #24]
  41464c:	ldr	x0, [x0, #24]
  414650:	ldr	x2, [x0]
  414654:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414658:	add	x1, x0, #0x8e8
  41465c:	mov	x0, x2
  414660:	bl	414784 <printf@plt+0x12ff4>
  414664:	mov	w0, #0x1                   	// #1
  414668:	str	w0, [sp, #44]
  41466c:	ldr	x0, [sp, #24]
  414670:	ldr	w0, [x0, #16]
  414674:	ldr	w1, [sp, #44]
  414678:	cmp	w1, w0
  41467c:	b.ge	4146d0 <printf@plt+0x12f40>  // b.tcont
  414680:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414684:	add	x0, x0, #0xa18
  414688:	ldr	x0, [x0]
  41468c:	mov	x1, x0
  414690:	mov	w0, #0x20                  	// #32
  414694:	bl	401600 <fputc@plt>
  414698:	ldr	x0, [sp, #24]
  41469c:	ldr	x1, [x0, #24]
  4146a0:	ldrsw	x0, [sp, #44]
  4146a4:	lsl	x0, x0, #3
  4146a8:	add	x0, x1, x0
  4146ac:	ldr	x2, [x0]
  4146b0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4146b4:	add	x1, x0, #0x8e8
  4146b8:	mov	x0, x2
  4146bc:	bl	414784 <printf@plt+0x12ff4>
  4146c0:	ldr	w0, [sp, #44]
  4146c4:	add	w0, w0, #0x1
  4146c8:	str	w0, [sp, #44]
  4146cc:	b	41466c <printf@plt+0x12edc>
  4146d0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4146d4:	add	x0, x0, #0xa18
  4146d8:	ldr	x0, [x0]
  4146dc:	mov	x3, x0
  4146e0:	mov	x2, #0x2                   	// #2
  4146e4:	mov	x1, #0x1                   	// #1
  4146e8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4146ec:	add	x0, x0, #0x8f0
  4146f0:	bl	401720 <fwrite@plt>
  4146f4:	nop
  4146f8:	ldp	x29, x30, [sp], #48
  4146fc:	ret
  414700:	stp	x29, x30, [sp, #-32]!
  414704:	mov	x29, sp
  414708:	str	x0, [sp, #24]
  41470c:	str	x1, [sp, #16]
  414710:	ldr	x0, [sp, #24]
  414714:	ldr	x1, [sp, #16]
  414718:	bl	407f60 <printf@plt+0x67d0>
  41471c:	ldr	x0, [sp, #24]
  414720:	mov	w1, #0x2                   	// #2
  414724:	str	w1, [x0, #20]
  414728:	ldr	x0, [sp, #24]
  41472c:	str	wzr, [x0, #24]
  414730:	nop
  414734:	ldp	x29, x30, [sp], #32
  414738:	ret
  41473c:	sub	sp, sp, #0x10
  414740:	str	x0, [sp, #8]
  414744:	str	w1, [sp, #4]
  414748:	ldr	x0, [sp, #8]
  41474c:	ldr	w1, [sp, #4]
  414750:	str	w1, [x0, #20]
  414754:	nop
  414758:	add	sp, sp, #0x10
  41475c:	ret
  414760:	sub	sp, sp, #0x10
  414764:	str	x0, [sp, #8]
  414768:	str	w1, [sp, #4]
  41476c:	ldr	x0, [sp, #8]
  414770:	ldr	w1, [sp, #4]
  414774:	str	w1, [x0, #24]
  414778:	nop
  41477c:	add	sp, sp, #0x10
  414780:	ret
  414784:	stp	x29, x30, [sp, #-48]!
  414788:	mov	x29, sp
  41478c:	str	x0, [sp, #24]
  414790:	str	x1, [sp, #16]
  414794:	strb	wzr, [sp, #47]
  414798:	ldr	x0, [sp, #24]
  41479c:	ldr	w0, [x0, #20]
  4147a0:	cmp	w0, #0x2
  4147a4:	b.eq	4147dc <printf@plt+0x1304c>  // b.none
  4147a8:	cmp	w0, #0x2
  4147ac:	b.gt	4147e8 <printf@plt+0x13058>
  4147b0:	cmp	w0, #0x0
  4147b4:	b.eq	4147c4 <printf@plt+0x13034>  // b.none
  4147b8:	cmp	w0, #0x1
  4147bc:	b.eq	4147d0 <printf@plt+0x13040>  // b.none
  4147c0:	b	4147e8 <printf@plt+0x13058>
  4147c4:	mov	w0, #0x6c                  	// #108
  4147c8:	strb	w0, [sp, #47]
  4147cc:	b	4147fc <printf@plt+0x1306c>
  4147d0:	mov	w0, #0x72                  	// #114
  4147d4:	strb	w0, [sp, #47]
  4147d8:	b	4147fc <printf@plt+0x1306c>
  4147dc:	mov	w0, #0x63                  	// #99
  4147e0:	strb	w0, [sp, #47]
  4147e4:	b	4147fc <printf@plt+0x1306c>
  4147e8:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4147ec:	add	x2, x0, #0x678
  4147f0:	mov	w1, #0x155                 	// #341
  4147f4:	mov	w0, #0x0                   	// #0
  4147f8:	bl	40318c <printf@plt+0x19fc>
  4147fc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414800:	add	x0, x0, #0xa18
  414804:	ldr	x5, [x0]
  414808:	ldrb	w1, [sp, #47]
  41480c:	ldr	x0, [sp, #24]
  414810:	ldr	w0, [x0, #24]
  414814:	mov	w4, w0
  414818:	ldr	x3, [sp, #16]
  41481c:	mov	w2, w1
  414820:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414824:	add	x1, x0, #0x8f8
  414828:	mov	x0, x5
  41482c:	bl	4014a0 <fprintf@plt>
  414830:	ldr	x2, [sp, #24]
  414834:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414838:	add	x1, x0, #0x908
  41483c:	mov	x0, x2
  414840:	bl	40891c <printf@plt+0x718c>
  414844:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414848:	add	x0, x0, #0xa18
  41484c:	ldr	x0, [x0]
  414850:	mov	x3, x0
  414854:	mov	x2, #0x2                   	// #2
  414858:	mov	x1, #0x1                   	// #1
  41485c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414860:	add	x0, x0, #0x8f0
  414864:	bl	401720 <fwrite@plt>
  414868:	nop
  41486c:	ldp	x29, x30, [sp], #48
  414870:	ret
  414874:	stp	x29, x30, [sp, #-32]!
  414878:	mov	x29, sp
  41487c:	str	w0, [sp, #28]
  414880:	str	w1, [sp, #24]
  414884:	ldr	w0, [sp, #28]
  414888:	cmp	w0, #0x1
  41488c:	b.ne	4148ac <printf@plt+0x1311c>  // b.any
  414890:	ldr	w1, [sp, #24]
  414894:	mov	w0, #0xffff                	// #65535
  414898:	cmp	w1, w0
  41489c:	b.ne	4148ac <printf@plt+0x1311c>  // b.any
  4148a0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4148a4:	add	x0, x0, #0x360
  4148a8:	bl	416604 <printf@plt+0x14e74>
  4148ac:	nop
  4148b0:	ldp	x29, x30, [sp], #32
  4148b4:	ret
  4148b8:	stp	x29, x30, [sp, #-16]!
  4148bc:	mov	x29, sp
  4148c0:	mov	w1, #0xffff                	// #65535
  4148c4:	mov	w0, #0x1                   	// #1
  4148c8:	bl	414874 <printf@plt+0x130e4>
  4148cc:	ldp	x29, x30, [sp], #16
  4148d0:	ret
  4148d4:	stp	x29, x30, [sp, #-32]!
  4148d8:	mov	x29, sp
  4148dc:	str	x0, [sp, #24]
  4148e0:	ldr	x0, [sp, #24]
  4148e4:	bl	4080e4 <printf@plt+0x6954>
  4148e8:	nop
  4148ec:	ldp	x29, x30, [sp], #32
  4148f0:	ret
  4148f4:	stp	x29, x30, [sp, #-32]!
  4148f8:	mov	x29, sp
  4148fc:	str	x0, [sp, #24]
  414900:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414904:	add	x1, x0, #0x9a8
  414908:	ldr	x0, [sp, #24]
  41490c:	str	x1, [x0]
  414910:	ldr	x0, [sp, #24]
  414914:	add	x0, x0, #0x10
  414918:	bl	4148d4 <printf@plt+0x13144>
  41491c:	ldr	x0, [sp, #24]
  414920:	bl	407904 <printf@plt+0x6174>
  414924:	nop
  414928:	ldp	x29, x30, [sp], #32
  41492c:	ret
  414930:	stp	x29, x30, [sp, #-32]!
  414934:	mov	x29, sp
  414938:	str	x0, [sp, #24]
  41493c:	ldr	x0, [sp, #24]
  414940:	bl	4148f4 <printf@plt+0x13164>
  414944:	mov	x1, #0x30                  	// #48
  414948:	ldr	x0, [sp, #24]
  41494c:	bl	419424 <_ZdlPvm@@Base>
  414950:	ldp	x29, x30, [sp], #32
  414954:	ret
  414958:	stp	x29, x30, [sp, #-48]!
  41495c:	mov	x29, sp
  414960:	stp	x19, x20, [sp, #16]
  414964:	str	x0, [sp, #40]
  414968:	str	x1, [sp, #32]
  41496c:	mov	x0, #0x20                  	// #32
  414970:	bl	419368 <_Znwm@@Base>
  414974:	mov	x19, x0
  414978:	ldr	x2, [sp, #32]
  41497c:	ldr	x1, [sp, #40]
  414980:	mov	x0, x19
  414984:	bl	4149b4 <printf@plt+0x13224>
  414988:	mov	x0, x19
  41498c:	b	4149a8 <printf@plt+0x13218>
  414990:	mov	x20, x0
  414994:	mov	x1, #0x20                  	// #32
  414998:	mov	x0, x19
  41499c:	bl	419424 <_ZdlPvm@@Base>
  4149a0:	mov	x0, x20
  4149a4:	bl	401730 <_Unwind_Resume@plt>
  4149a8:	ldp	x19, x20, [sp, #16]
  4149ac:	ldp	x29, x30, [sp], #48
  4149b0:	ret
  4149b4:	stp	x29, x30, [sp, #-48]!
  4149b8:	mov	x29, sp
  4149bc:	str	x0, [sp, #40]
  4149c0:	str	x1, [sp, #32]
  4149c4:	str	x2, [sp, #24]
  4149c8:	ldr	x0, [sp, #40]
  4149cc:	ldr	x1, [sp, #24]
  4149d0:	bl	4081fc <printf@plt+0x6a6c>
  4149d4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4149d8:	add	x1, x0, #0xc40
  4149dc:	ldr	x0, [sp, #40]
  4149e0:	str	x1, [x0]
  4149e4:	ldr	x0, [sp, #40]
  4149e8:	ldr	x1, [sp, #32]
  4149ec:	str	x1, [x0, #24]
  4149f0:	nop
  4149f4:	ldp	x29, x30, [sp], #48
  4149f8:	ret
  4149fc:	stp	x29, x30, [sp, #-32]!
  414a00:	mov	x29, sp
  414a04:	str	x0, [sp, #24]
  414a08:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414a0c:	add	x1, x0, #0xc40
  414a10:	ldr	x0, [sp, #24]
  414a14:	str	x1, [x0]
  414a18:	ldr	x0, [sp, #24]
  414a1c:	ldr	x0, [x0, #24]
  414a20:	cmp	x0, #0x0
  414a24:	b.eq	414a34 <printf@plt+0x132a4>  // b.none
  414a28:	ldr	x0, [sp, #24]
  414a2c:	ldr	x0, [x0, #24]
  414a30:	bl	401650 <_ZdaPv@plt>
  414a34:	ldr	x0, [sp, #24]
  414a38:	bl	408250 <printf@plt+0x6ac0>
  414a3c:	nop
  414a40:	ldp	x29, x30, [sp], #32
  414a44:	ret
  414a48:	stp	x29, x30, [sp, #-32]!
  414a4c:	mov	x29, sp
  414a50:	str	x0, [sp, #24]
  414a54:	ldr	x0, [sp, #24]
  414a58:	bl	4149fc <printf@plt+0x1326c>
  414a5c:	mov	x1, #0x20                  	// #32
  414a60:	ldr	x0, [sp, #24]
  414a64:	bl	419424 <_ZdlPvm@@Base>
  414a68:	ldp	x29, x30, [sp], #32
  414a6c:	ret
  414a70:	stp	x29, x30, [sp, #-48]!
  414a74:	mov	x29, sp
  414a78:	str	x0, [sp, #24]
  414a7c:	str	w1, [sp, #20]
  414a80:	ldr	x0, [sp, #24]
  414a84:	ldr	x3, [x0, #16]
  414a88:	ldr	x0, [sp, #24]
  414a8c:	ldr	x0, [x0, #16]
  414a90:	ldr	x0, [x0]
  414a94:	add	x0, x0, #0x18
  414a98:	ldr	x2, [x0]
  414a9c:	ldr	w1, [sp, #20]
  414aa0:	mov	x0, x3
  414aa4:	blr	x2
  414aa8:	str	w0, [sp, #44]
  414aac:	ldr	x0, [sp, #24]
  414ab0:	ldr	x2, [x0, #16]
  414ab4:	ldr	x0, [sp, #24]
  414ab8:	ldr	x0, [x0, #16]
  414abc:	ldr	x0, [x0]
  414ac0:	add	x0, x0, #0x20
  414ac4:	ldr	x1, [x0]
  414ac8:	mov	x0, x2
  414acc:	blr	x1
  414ad0:	ldr	x0, [sp, #24]
  414ad4:	ldr	x2, [x0, #16]
  414ad8:	ldr	x0, [sp, #24]
  414adc:	ldr	x0, [x0, #16]
  414ae0:	ldr	x0, [x0]
  414ae4:	add	x0, x0, #0x28
  414ae8:	ldr	x1, [x0]
  414aec:	mov	x0, x2
  414af0:	blr	x1
  414af4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414af8:	add	x0, x0, #0xab0
  414afc:	bl	401790 <printf@plt>
  414b00:	ldr	x0, [sp, #24]
  414b04:	ldr	x2, [x0, #16]
  414b08:	ldr	x0, [sp, #24]
  414b0c:	ldr	x0, [x0, #16]
  414b10:	ldr	x0, [x0]
  414b14:	add	x0, x0, #0x30
  414b18:	ldr	x1, [x0]
  414b1c:	mov	x0, x2
  414b20:	blr	x1
  414b24:	mov	w0, #0xa                   	// #10
  414b28:	bl	401580 <putchar@plt>
  414b2c:	ldr	x0, [sp, #24]
  414b30:	ldr	x0, [x0, #16]
  414b34:	ldr	w0, [x0, #12]
  414b38:	mov	w1, w0
  414b3c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414b40:	add	x0, x0, #0xac0
  414b44:	bl	401790 <printf@plt>
  414b48:	ldr	x0, [sp, #24]
  414b4c:	ldr	x0, [x0, #16]
  414b50:	ldr	w0, [x0, #12]
  414b54:	mov	w1, w0
  414b58:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414b5c:	add	x0, x0, #0xad8
  414b60:	bl	401790 <printf@plt>
  414b64:	ldr	x0, [sp, #24]
  414b68:	ldr	x0, [x0, #16]
  414b6c:	ldr	w0, [x0, #12]
  414b70:	mov	w1, w0
  414b74:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414b78:	add	x0, x0, #0xaf0
  414b7c:	bl	401790 <printf@plt>
  414b80:	ldr	x0, [sp, #24]
  414b84:	ldr	x0, [x0, #16]
  414b88:	ldr	w0, [x0, #12]
  414b8c:	mov	w1, w0
  414b90:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414b94:	add	x0, x0, #0xb08
  414b98:	bl	401790 <printf@plt>
  414b9c:	ldr	x0, [sp, #24]
  414ba0:	ldr	x0, [x0, #16]
  414ba4:	ldr	w0, [x0, #12]
  414ba8:	mov	w1, w0
  414bac:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414bb0:	add	x0, x0, #0xb20
  414bb4:	bl	401790 <printf@plt>
  414bb8:	ldr	x0, [sp, #24]
  414bbc:	ldr	x0, [x0, #24]
  414bc0:	mov	x1, x0
  414bc4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414bc8:	add	x0, x0, #0xb38
  414bcc:	bl	401790 <printf@plt>
  414bd0:	ldr	x0, [sp, #24]
  414bd4:	ldr	w0, [x0, #12]
  414bd8:	mov	w1, w0
  414bdc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414be0:	add	x0, x0, #0xb40
  414be4:	bl	401790 <printf@plt>
  414be8:	ldr	x0, [sp, #24]
  414bec:	ldr	w0, [x0, #12]
  414bf0:	mov	w1, w0
  414bf4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414bf8:	add	x0, x0, #0xb50
  414bfc:	bl	401790 <printf@plt>
  414c00:	ldr	x0, [sp, #24]
  414c04:	ldr	w0, [x0, #12]
  414c08:	mov	w1, w0
  414c0c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414c10:	add	x0, x0, #0xb68
  414c14:	bl	401790 <printf@plt>
  414c18:	ldr	x0, [sp, #24]
  414c1c:	ldr	w0, [x0, #12]
  414c20:	mov	w1, w0
  414c24:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414c28:	add	x0, x0, #0xb80
  414c2c:	bl	401790 <printf@plt>
  414c30:	ldr	x0, [sp, #24]
  414c34:	ldr	w0, [x0, #12]
  414c38:	mov	w1, w0
  414c3c:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414c40:	add	x0, x0, #0xb98
  414c44:	bl	401790 <printf@plt>
  414c48:	ldr	x0, [sp, #24]
  414c4c:	ldr	w0, [x0, #12]
  414c50:	mov	w1, w0
  414c54:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414c58:	add	x0, x0, #0xbb0
  414c5c:	bl	401790 <printf@plt>
  414c60:	ldr	w0, [sp, #44]
  414c64:	ldp	x29, x30, [sp], #48
  414c68:	ret
  414c6c:	sub	sp, sp, #0x10
  414c70:	str	x0, [sp, #8]
  414c74:	nop
  414c78:	add	sp, sp, #0x10
  414c7c:	ret
  414c80:	sub	sp, sp, #0x10
  414c84:	str	x0, [sp, #8]
  414c88:	nop
  414c8c:	add	sp, sp, #0x10
  414c90:	ret
  414c94:	stp	x29, x30, [sp, #-32]!
  414c98:	mov	x29, sp
  414c9c:	str	x0, [sp, #24]
  414ca0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414ca4:	add	x0, x0, #0xa4c
  414ca8:	ldr	w0, [x0]
  414cac:	cmp	w0, #0x0
  414cb0:	b.ne	414cd0 <printf@plt+0x13540>  // b.any
  414cb4:	ldr	x0, [sp, #24]
  414cb8:	ldr	w0, [x0, #12]
  414cbc:	mov	w1, w0
  414cc0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414cc4:	add	x0, x0, #0xbc8
  414cc8:	bl	401790 <printf@plt>
  414ccc:	b	414cf0 <printf@plt+0x13560>
  414cd0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414cd4:	add	x0, x0, #0xa4c
  414cd8:	ldr	w0, [x0]
  414cdc:	cmp	w0, #0x1
  414ce0:	b.ne	414cf0 <printf@plt+0x13560>  // b.any
  414ce4:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414ce8:	add	x0, x0, #0xbd8
  414cec:	bl	401790 <printf@plt>
  414cf0:	nop
  414cf4:	ldp	x29, x30, [sp], #32
  414cf8:	ret
  414cfc:	stp	x29, x30, [sp, #-32]!
  414d00:	mov	x29, sp
  414d04:	str	x0, [sp, #24]
  414d08:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414d0c:	add	x0, x0, #0xa18
  414d10:	ldr	x3, [x0]
  414d14:	ldr	x0, [sp, #24]
  414d18:	ldr	x0, [x0, #24]
  414d1c:	mov	x2, x0
  414d20:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414d24:	add	x1, x0, #0xc18
  414d28:	mov	x0, x3
  414d2c:	bl	4014a0 <fprintf@plt>
  414d30:	ldr	x0, [sp, #24]
  414d34:	ldr	x2, [x0, #16]
  414d38:	ldr	x0, [sp, #24]
  414d3c:	ldr	x0, [x0, #16]
  414d40:	ldr	x0, [x0]
  414d44:	ldr	x1, [x0]
  414d48:	mov	x0, x2
  414d4c:	blr	x1
  414d50:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  414d54:	add	x0, x0, #0xa18
  414d58:	ldr	x0, [x0]
  414d5c:	mov	x3, x0
  414d60:	mov	x2, #0x2                   	// #2
  414d64:	mov	x1, #0x1                   	// #1
  414d68:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  414d6c:	add	x0, x0, #0xc28
  414d70:	bl	401720 <fwrite@plt>
  414d74:	nop
  414d78:	ldp	x29, x30, [sp], #32
  414d7c:	ret
  414d80:	stp	x29, x30, [sp, #-32]!
  414d84:	mov	x29, sp
  414d88:	str	w0, [sp, #28]
  414d8c:	str	w1, [sp, #24]
  414d90:	ldr	w0, [sp, #28]
  414d94:	cmp	w0, #0x1
  414d98:	b.ne	414db8 <printf@plt+0x13628>  // b.any
  414d9c:	ldr	w1, [sp, #24]
  414da0:	mov	w0, #0xffff                	// #65535
  414da4:	cmp	w1, w0
  414da8:	b.ne	414db8 <printf@plt+0x13628>  // b.any
  414dac:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  414db0:	add	x0, x0, #0x368
  414db4:	bl	416604 <printf@plt+0x14e74>
  414db8:	nop
  414dbc:	ldp	x29, x30, [sp], #32
  414dc0:	ret
  414dc4:	stp	x29, x30, [sp, #-16]!
  414dc8:	mov	x29, sp
  414dcc:	mov	w1, #0xffff                	// #65535
  414dd0:	mov	w0, #0x1                   	// #1
  414dd4:	bl	414d80 <printf@plt+0x135f0>
  414dd8:	ldp	x29, x30, [sp], #16
  414ddc:	ret
  414de0:	sub	sp, sp, #0x20
  414de4:	str	x0, [sp, #24]
  414de8:	str	w1, [sp, #20]
  414dec:	str	x2, [sp, #8]
  414df0:	ldr	x0, [sp, #24]
  414df4:	cmp	x0, #0x0
  414df8:	b.ne	414e08 <printf@plt+0x13678>  // b.any
  414dfc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  414e00:	add	x0, x0, #0x5c0
  414e04:	str	x0, [sp, #24]
  414e08:	nop
  414e0c:	add	sp, sp, #0x20
  414e10:	ret
  414e14:	sub	sp, sp, #0x880
  414e18:	stp	x29, x30, [sp]
  414e1c:	mov	x29, sp
  414e20:	stp	x19, x20, [sp, #16]
  414e24:	str	wzr, [sp, #2116]
  414e28:	str	wzr, [sp, #2112]
  414e2c:	add	x0, sp, #0x678
  414e30:	str	x0, [sp, #2160]
  414e34:	ldr	x0, [sp, #2160]
  414e38:	str	x0, [sp, #2152]
  414e3c:	add	x0, sp, #0x38
  414e40:	str	x0, [sp, #2144]
  414e44:	ldr	x0, [sp, #2144]
  414e48:	str	x0, [sp, #2136]
  414e4c:	mov	x0, #0xc8                  	// #200
  414e50:	str	x0, [sp, #2128]
  414e54:	str	wzr, [sp, #2172]
  414e58:	str	wzr, [sp, #2168]
  414e5c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  414e60:	add	x0, x0, #0x380
  414e64:	str	wzr, [x0]
  414e68:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  414e6c:	add	x0, x0, #0x370
  414e70:	mov	w1, #0xfffffffe            	// #-2
  414e74:	str	w1, [x0]
  414e78:	b	414e88 <printf@plt+0x136f8>
  414e7c:	ldr	x0, [sp, #2152]
  414e80:	add	x0, x0, #0x2
  414e84:	str	x0, [sp, #2152]
  414e88:	ldr	w0, [sp, #2172]
  414e8c:	sxth	w1, w0
  414e90:	ldr	x0, [sp, #2152]
  414e94:	strh	w1, [x0]
  414e98:	ldr	x0, [sp, #2128]
  414e9c:	lsl	x0, x0, #1
  414ea0:	sub	x0, x0, #0x2
  414ea4:	ldr	x1, [sp, #2160]
  414ea8:	add	x0, x1, x0
  414eac:	ldr	x1, [sp, #2152]
  414eb0:	cmp	x1, x0
  414eb4:	b.cc	415038 <printf@plt+0x138a8>  // b.lo, b.ul, b.last
  414eb8:	ldr	x1, [sp, #2152]
  414ebc:	ldr	x0, [sp, #2160]
  414ec0:	sub	x0, x1, x0
  414ec4:	asr	x0, x0, #1
  414ec8:	add	x0, x0, #0x1
  414ecc:	str	x0, [sp, #2096]
  414ed0:	ldr	x1, [sp, #2128]
  414ed4:	mov	x0, #0x270f                	// #9999
  414ed8:	cmp	x1, x0
  414edc:	b.hi	416044 <printf@plt+0x148b4>  // b.pmore
  414ee0:	ldr	x0, [sp, #2128]
  414ee4:	lsl	x0, x0, #1
  414ee8:	str	x0, [sp, #2128]
  414eec:	ldr	x1, [sp, #2128]
  414ef0:	mov	x0, #0x2710                	// #10000
  414ef4:	cmp	x1, x0
  414ef8:	b.ls	414f04 <printf@plt+0x13774>  // b.plast
  414efc:	mov	x0, #0x2710                	// #10000
  414f00:	str	x0, [sp, #2128]
  414f04:	ldr	x0, [sp, #2160]
  414f08:	str	x0, [sp, #2088]
  414f0c:	ldr	x1, [sp, #2128]
  414f10:	mov	x0, x1
  414f14:	lsl	x0, x0, #2
  414f18:	add	x0, x0, x1
  414f1c:	lsl	x0, x0, #1
  414f20:	add	x0, x0, #0x7
  414f24:	bl	4016b0 <malloc@plt>
  414f28:	str	x0, [sp, #2080]
  414f2c:	ldr	x0, [sp, #2080]
  414f30:	cmp	x0, #0x0
  414f34:	b.eq	41604c <printf@plt+0x148bc>  // b.none
  414f38:	ldr	x2, [sp, #2080]
  414f3c:	ldr	x0, [sp, #2096]
  414f40:	lsl	x0, x0, #1
  414f44:	ldr	x1, [sp, #2160]
  414f48:	mov	x3, x2
  414f4c:	mov	x2, x0
  414f50:	mov	x0, x3
  414f54:	bl	401460 <memcpy@plt>
  414f58:	ldr	x0, [sp, #2080]
  414f5c:	str	x0, [sp, #2160]
  414f60:	ldr	x0, [sp, #2128]
  414f64:	lsl	x0, x0, #1
  414f68:	add	x0, x0, #0x7
  414f6c:	str	x0, [sp, #2072]
  414f70:	ldr	x0, [sp, #2072]
  414f74:	and	x0, x0, #0xfffffffffffffff8
  414f78:	ldr	x1, [sp, #2080]
  414f7c:	add	x0, x1, x0
  414f80:	str	x0, [sp, #2080]
  414f84:	ldr	x2, [sp, #2080]
  414f88:	ldr	x0, [sp, #2096]
  414f8c:	lsl	x0, x0, #3
  414f90:	ldr	x1, [sp, #2144]
  414f94:	mov	x3, x2
  414f98:	mov	x2, x0
  414f9c:	mov	x0, x3
  414fa0:	bl	401460 <memcpy@plt>
  414fa4:	ldr	x0, [sp, #2080]
  414fa8:	str	x0, [sp, #2144]
  414fac:	ldr	x0, [sp, #2128]
  414fb0:	lsl	x0, x0, #3
  414fb4:	add	x0, x0, #0x7
  414fb8:	str	x0, [sp, #2064]
  414fbc:	ldr	x0, [sp, #2064]
  414fc0:	and	x0, x0, #0xfffffffffffffff8
  414fc4:	ldr	x1, [sp, #2080]
  414fc8:	add	x0, x1, x0
  414fcc:	str	x0, [sp, #2080]
  414fd0:	add	x0, sp, #0x678
  414fd4:	ldr	x1, [sp, #2088]
  414fd8:	cmp	x1, x0
  414fdc:	b.eq	414fe8 <printf@plt+0x13858>  // b.none
  414fe0:	ldr	x0, [sp, #2088]
  414fe4:	bl	401510 <free@plt>
  414fe8:	ldr	x0, [sp, #2096]
  414fec:	lsl	x0, x0, #1
  414ff0:	sub	x0, x0, #0x2
  414ff4:	ldr	x1, [sp, #2160]
  414ff8:	add	x0, x1, x0
  414ffc:	str	x0, [sp, #2152]
  415000:	ldr	x0, [sp, #2096]
  415004:	lsl	x0, x0, #3
  415008:	sub	x0, x0, #0x8
  41500c:	ldr	x1, [sp, #2144]
  415010:	add	x0, x1, x0
  415014:	str	x0, [sp, #2136]
  415018:	ldr	x0, [sp, #2128]
  41501c:	lsl	x0, x0, #1
  415020:	sub	x0, x0, #0x2
  415024:	ldr	x1, [sp, #2160]
  415028:	add	x0, x1, x0
  41502c:	ldr	x1, [sp, #2152]
  415030:	cmp	x1, x0
  415034:	b.cs	41602c <printf@plt+0x1489c>  // b.hs, b.nlast
  415038:	ldr	w0, [sp, #2172]
  41503c:	cmp	w0, #0x48
  415040:	b.eq	416020 <printf@plt+0x14890>  // b.none
  415044:	nop
  415048:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  41504c:	add	x0, x0, #0xe28
  415050:	ldrsw	x1, [sp, #2172]
  415054:	ldrsh	w0, [x0, x1, lsl #1]
  415058:	str	w0, [sp, #2124]
  41505c:	ldr	w0, [sp, #2124]
  415060:	cmn	w0, #0x4c
  415064:	b.eq	4151c4 <printf@plt+0x13a34>  // b.none
  415068:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41506c:	add	x0, x0, #0x370
  415070:	ldr	w0, [x0]
  415074:	cmn	w0, #0x2
  415078:	b.ne	415090 <printf@plt+0x13900>  // b.any
  41507c:	bl	406b90 <printf@plt+0x5400>
  415080:	mov	w1, w0
  415084:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415088:	add	x0, x0, #0x370
  41508c:	str	w1, [x0]
  415090:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415094:	add	x0, x0, #0x370
  415098:	ldr	w0, [x0]
  41509c:	cmp	w0, #0x0
  4150a0:	b.gt	4150bc <printf@plt+0x1392c>
  4150a4:	str	wzr, [sp, #2116]
  4150a8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4150ac:	add	x0, x0, #0x370
  4150b0:	ldr	w1, [sp, #2116]
  4150b4:	str	w1, [x0]
  4150b8:	b	4150f8 <printf@plt+0x13968>
  4150bc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4150c0:	add	x0, x0, #0x370
  4150c4:	ldr	w0, [x0]
  4150c8:	cmp	w0, #0x13b
  4150cc:	b.hi	4150f0 <printf@plt+0x13960>  // b.pmore
  4150d0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4150d4:	add	x0, x0, #0x370
  4150d8:	ldr	w2, [x0]
  4150dc:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4150e0:	add	x1, x0, #0xce8
  4150e4:	sxtw	x0, w2
  4150e8:	ldrb	w0, [x1, x0]
  4150ec:	b	4150f4 <printf@plt+0x13964>
  4150f0:	mov	w0, #0x2                   	// #2
  4150f4:	str	w0, [sp, #2116]
  4150f8:	ldr	w1, [sp, #2124]
  4150fc:	ldr	w0, [sp, #2116]
  415100:	add	w0, w1, w0
  415104:	str	w0, [sp, #2124]
  415108:	ldr	w0, [sp, #2124]
  41510c:	cmp	w0, #0x0
  415110:	b.lt	4151cc <printf@plt+0x13a3c>  // b.tstop
  415114:	ldr	w0, [sp, #2124]
  415118:	cmp	w0, #0x17b
  41511c:	b.gt	4151cc <printf@plt+0x13a3c>
  415120:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415124:	add	x0, x0, #0x198
  415128:	ldrsw	x1, [sp, #2124]
  41512c:	ldrsh	w0, [x0, x1, lsl #1]
  415130:	mov	w1, w0
  415134:	ldr	w0, [sp, #2116]
  415138:	cmp	w0, w1
  41513c:	b.ne	4151cc <printf@plt+0x13a3c>  // b.any
  415140:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415144:	add	x1, x0, #0x18
  415148:	ldrsw	x0, [sp, #2124]
  41514c:	ldrb	w0, [x1, x0]
  415150:	str	w0, [sp, #2124]
  415154:	ldr	w0, [sp, #2124]
  415158:	cmp	w0, #0x0
  41515c:	b.gt	415170 <printf@plt+0x139e0>
  415160:	ldr	w0, [sp, #2124]
  415164:	neg	w0, w0
  415168:	str	w0, [sp, #2124]
  41516c:	b	4151f4 <printf@plt+0x13a64>
  415170:	ldr	w0, [sp, #2168]
  415174:	cmp	w0, #0x0
  415178:	b.eq	415188 <printf@plt+0x139f8>  // b.none
  41517c:	ldr	w0, [sp, #2168]
  415180:	sub	w0, w0, #0x1
  415184:	str	w0, [sp, #2168]
  415188:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41518c:	add	x0, x0, #0x370
  415190:	mov	w1, #0xfffffffe            	// #-2
  415194:	str	w1, [x0]
  415198:	ldr	w0, [sp, #2124]
  41519c:	str	w0, [sp, #2172]
  4151a0:	ldr	x0, [sp, #2136]
  4151a4:	add	x0, x0, #0x8
  4151a8:	str	x0, [sp, #2136]
  4151ac:	ldr	x0, [sp, #2136]
  4151b0:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4151b4:	add	x1, x1, #0x378
  4151b8:	ldr	x1, [x1]
  4151bc:	str	x1, [x0]
  4151c0:	b	414e7c <printf@plt+0x136ec>
  4151c4:	nop
  4151c8:	b	4151d0 <printf@plt+0x13a40>
  4151cc:	nop
  4151d0:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  4151d4:	add	x1, x0, #0xf48
  4151d8:	ldrsw	x0, [sp, #2172]
  4151dc:	ldrb	w0, [x1, x0]
  4151e0:	str	w0, [sp, #2124]
  4151e4:	ldr	w0, [sp, #2124]
  4151e8:	cmp	w0, #0x0
  4151ec:	b.eq	415e1c <printf@plt+0x1468c>  // b.none
  4151f0:	nop
  4151f4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4151f8:	add	x1, x0, #0x570
  4151fc:	ldrsw	x0, [sp, #2124]
  415200:	ldrb	w0, [x1, x0]
  415204:	str	w0, [sp, #2112]
  415208:	mov	w1, #0x1                   	// #1
  41520c:	ldr	w0, [sp, #2112]
  415210:	sub	w0, w1, w0
  415214:	sxtw	x0, w0
  415218:	lsl	x0, x0, #3
  41521c:	ldr	x1, [sp, #2136]
  415220:	add	x0, x1, x0
  415224:	ldr	x0, [x0]
  415228:	str	x0, [sp, #48]
  41522c:	ldr	w0, [sp, #2124]
  415230:	sub	w0, w0, #0x3
  415234:	cmp	w0, #0x48
  415238:	b.hi	415d24 <printf@plt+0x14594>  // b.pmore
  41523c:	adrp	x1, 423000 <_ZdlPvm@@Base+0x9bdc>
  415240:	add	x1, x1, #0x66c
  415244:	ldr	w0, [x1, w0, uxtw #2]
  415248:	adr	x1, 415254 <printf@plt+0x13ac4>
  41524c:	add	x0, x1, w0, sxtw #2
  415250:	br	x0
  415254:	ldr	x0, [sp, #2136]
  415258:	ldr	x0, [x0]
  41525c:	bl	407950 <printf@plt+0x61c0>
  415260:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  415264:	add	x0, x0, #0xa2c
  415268:	mov	w1, #0x1                   	// #1
  41526c:	str	w1, [x0]
  415270:	b	415d30 <printf@plt+0x145a0>
  415274:	ldr	x0, [sp, #2136]
  415278:	ldr	x0, [x0]
  41527c:	str	x0, [sp, #48]
  415280:	b	415d30 <printf@plt+0x145a0>
  415284:	ldr	x0, [sp, #2136]
  415288:	sub	x0, x0, #0x8
  41528c:	ldr	x2, [x0]
  415290:	ldr	x0, [sp, #2136]
  415294:	sub	x0, x0, #0x8
  415298:	ldr	x0, [x0]
  41529c:	ldr	x0, [x0]
  4152a0:	add	x0, x0, #0x38
  4152a4:	ldr	x1, [x0]
  4152a8:	mov	x0, x2
  4152ac:	blr	x1
  4152b0:	str	x0, [sp, #2104]
  4152b4:	ldr	x0, [sp, #2104]
  4152b8:	cmp	x0, #0x0
  4152bc:	b.ne	4152e8 <printf@plt+0x13b58>  // b.any
  4152c0:	mov	x0, #0x38                  	// #56
  4152c4:	bl	419368 <_Znwm@@Base>
  4152c8:	mov	x19, x0
  4152cc:	ldr	x0, [sp, #2136]
  4152d0:	sub	x0, x0, #0x8
  4152d4:	ldr	x0, [x0]
  4152d8:	mov	x1, x0
  4152dc:	mov	x0, x19
  4152e0:	bl	409b54 <printf@plt+0x83c4>
  4152e4:	str	x19, [sp, #2104]
  4152e8:	ldr	x0, [sp, #2136]
  4152ec:	ldr	x0, [x0]
  4152f0:	mov	x1, x0
  4152f4:	ldr	x0, [sp, #2104]
  4152f8:	bl	409a6c <printf@plt+0x82dc>
  4152fc:	ldr	x0, [sp, #2104]
  415300:	str	x0, [sp, #48]
  415304:	b	415d30 <printf@plt+0x145a0>
  415308:	ldr	x0, [sp, #2136]
  41530c:	ldr	x0, [x0]
  415310:	str	x0, [sp, #48]
  415314:	b	415d30 <printf@plt+0x145a0>
  415318:	ldr	x0, [sp, #2136]
  41531c:	ldr	x0, [x0]
  415320:	bl	40ee00 <printf@plt+0xd670>
  415324:	str	x0, [sp, #48]
  415328:	b	415d30 <printf@plt+0x145a0>
  41532c:	ldr	x0, [sp, #2136]
  415330:	ldr	x0, [x0]
  415334:	bl	40f088 <printf@plt+0xd8f8>
  415338:	str	x0, [sp, #48]
  41533c:	b	415d30 <printf@plt+0x145a0>
  415340:	ldr	x0, [sp, #2136]
  415344:	ldr	x0, [x0]
  415348:	str	x0, [sp, #48]
  41534c:	b	415d30 <printf@plt+0x145a0>
  415350:	ldr	x0, [sp, #2136]
  415354:	sub	x0, x0, #0x10
  415358:	ldr	x3, [x0]
  41535c:	ldr	x0, [sp, #2136]
  415360:	ldr	x0, [x0]
  415364:	mov	x2, x0
  415368:	mov	x1, #0x0                   	// #0
  41536c:	mov	x0, x3
  415370:	bl	408ccc <printf@plt+0x753c>
  415374:	str	x0, [sp, #48]
  415378:	b	415d30 <printf@plt+0x145a0>
  41537c:	ldr	x0, [sp, #2136]
  415380:	sub	x0, x0, #0x10
  415384:	ldr	x3, [x0]
  415388:	ldr	x0, [sp, #2136]
  41538c:	ldr	x0, [x0]
  415390:	mov	x2, #0x0                   	// #0
  415394:	mov	x1, x0
  415398:	mov	x0, x3
  41539c:	bl	408ccc <printf@plt+0x753c>
  4153a0:	str	x0, [sp, #48]
  4153a4:	b	415d30 <printf@plt+0x145a0>
  4153a8:	ldr	x0, [sp, #2136]
  4153ac:	sub	x0, x0, #0x20
  4153b0:	ldr	x3, [x0]
  4153b4:	ldr	x0, [sp, #2136]
  4153b8:	sub	x0, x0, #0x10
  4153bc:	ldr	x1, [x0]
  4153c0:	ldr	x0, [sp, #2136]
  4153c4:	ldr	x0, [x0]
  4153c8:	mov	x2, x0
  4153cc:	mov	x0, x3
  4153d0:	bl	408ccc <printf@plt+0x753c>
  4153d4:	str	x0, [sp, #48]
  4153d8:	b	415d30 <printf@plt+0x145a0>
  4153dc:	ldr	x0, [sp, #2136]
  4153e0:	sub	x0, x0, #0x20
  4153e4:	ldr	x19, [x0]
  4153e8:	ldr	x0, [sp, #2136]
  4153ec:	sub	x0, x0, #0x10
  4153f0:	ldr	x3, [x0]
  4153f4:	ldr	x0, [sp, #2136]
  4153f8:	ldr	x0, [x0]
  4153fc:	mov	x2, #0x0                   	// #0
  415400:	mov	x1, x0
  415404:	mov	x0, x3
  415408:	bl	408ccc <printf@plt+0x753c>
  41540c:	mov	x2, #0x0                   	// #0
  415410:	mov	x1, x0
  415414:	mov	x0, x19
  415418:	bl	408ccc <printf@plt+0x753c>
  41541c:	str	x0, [sp, #48]
  415420:	b	415d30 <printf@plt+0x145a0>
  415424:	ldr	x0, [sp, #2136]
  415428:	ldr	x0, [x0]
  41542c:	str	x0, [sp, #48]
  415430:	b	415d30 <printf@plt+0x145a0>
  415434:	ldr	x0, [sp, #2136]
  415438:	ldr	x0, [x0]
  41543c:	bl	4128f8 <printf@plt+0x11168>
  415440:	str	x0, [sp, #48]
  415444:	b	415d30 <printf@plt+0x145a0>
  415448:	ldr	x0, [sp, #2136]
  41544c:	sub	x0, x0, #0x10
  415450:	ldr	x2, [x0]
  415454:	ldr	x0, [sp, #2136]
  415458:	ldr	x0, [x0]
  41545c:	mov	x1, x0
  415460:	mov	x0, x2
  415464:	bl	40af0c <printf@plt+0x977c>
  415468:	str	x0, [sp, #48]
  41546c:	b	415d30 <printf@plt+0x145a0>
  415470:	ldr	x0, [sp, #2136]
  415474:	sub	x0, x0, #0x10
  415478:	ldr	x2, [x0]
  41547c:	ldr	x0, [sp, #2136]
  415480:	ldr	x0, [x0]
  415484:	mov	x1, x0
  415488:	mov	x0, x2
  41548c:	bl	40af6c <printf@plt+0x97dc>
  415490:	str	x0, [sp, #48]
  415494:	b	415d30 <printf@plt+0x145a0>
  415498:	ldr	x0, [sp, #2136]
  41549c:	ldr	x0, [x0]
  4154a0:	str	x0, [sp, #48]
  4154a4:	b	415d30 <printf@plt+0x145a0>
  4154a8:	ldr	x0, [sp, #2136]
  4154ac:	sub	x0, x0, #0x10
  4154b0:	ldr	x3, [x0]
  4154b4:	ldr	x0, [sp, #2136]
  4154b8:	ldr	x0, [x0]
  4154bc:	mov	x2, x0
  4154c0:	mov	x1, #0x0                   	// #0
  4154c4:	mov	x0, x3
  4154c8:	bl	40df1c <printf@plt+0xc78c>
  4154cc:	str	x0, [sp, #48]
  4154d0:	b	415d30 <printf@plt+0x145a0>
  4154d4:	ldr	x0, [sp, #2136]
  4154d8:	ldr	x0, [x0]
  4154dc:	str	x0, [sp, #48]
  4154e0:	b	415d30 <printf@plt+0x145a0>
  4154e4:	ldr	x0, [sp, #2136]
  4154e8:	sub	x0, x0, #0x10
  4154ec:	ldr	x3, [x0]
  4154f0:	ldr	x0, [sp, #2136]
  4154f4:	ldr	x0, [x0]
  4154f8:	mov	x2, #0x0                   	// #0
  4154fc:	mov	x1, x0
  415500:	mov	x0, x3
  415504:	bl	40df1c <printf@plt+0xc78c>
  415508:	str	x0, [sp, #48]
  41550c:	b	415d30 <printf@plt+0x145a0>
  415510:	ldr	x0, [sp, #2136]
  415514:	sub	x0, x0, #0x20
  415518:	ldr	x3, [x0]
  41551c:	ldr	x0, [sp, #2136]
  415520:	sub	x0, x0, #0x10
  415524:	ldr	x1, [x0]
  415528:	ldr	x0, [sp, #2136]
  41552c:	ldr	x0, [x0]
  415530:	mov	x2, x0
  415534:	mov	x0, x3
  415538:	bl	40df1c <printf@plt+0xc78c>
  41553c:	str	x0, [sp, #48]
  415540:	b	415d30 <printf@plt+0x145a0>
  415544:	ldr	x0, [sp, #2136]
  415548:	ldr	x0, [x0]
  41554c:	bl	40d3c4 <printf@plt+0xbc34>
  415550:	str	x0, [sp, #48]
  415554:	b	415d30 <printf@plt+0x145a0>
  415558:	mov	x0, #0x18                  	// #24
  41555c:	bl	419368 <_Znwm@@Base>
  415560:	mov	x19, x0
  415564:	ldr	x0, [sp, #2136]
  415568:	ldr	x0, [x0]
  41556c:	mov	x1, x0
  415570:	mov	x0, x19
  415574:	bl	408588 <printf@plt+0x6df8>
  415578:	str	x19, [sp, #48]
  41557c:	b	415d30 <printf@plt+0x145a0>
  415580:	ldr	x0, [sp, #2136]
  415584:	ldr	x0, [x0]
  415588:	bl	40d3c4 <printf@plt+0xbc34>
  41558c:	str	x0, [sp, #48]
  415590:	b	415d30 <printf@plt+0x145a0>
  415594:	mov	x0, #0x18                  	// #24
  415598:	bl	419368 <_Znwm@@Base>
  41559c:	mov	x19, x0
  4155a0:	ldr	x0, [sp, #2136]
  4155a4:	ldr	x0, [x0]
  4155a8:	mov	x1, x0
  4155ac:	mov	x0, x19
  4155b0:	bl	408588 <printf@plt+0x6df8>
  4155b4:	str	x19, [sp, #48]
  4155b8:	b	415d30 <printf@plt+0x145a0>
  4155bc:	mov	x0, #0x10                  	// #16
  4155c0:	bl	419368 <_Znwm@@Base>
  4155c4:	mov	x19, x0
  4155c8:	mov	x0, x19
  4155cc:	bl	408874 <printf@plt+0x70e4>
  4155d0:	str	x19, [sp, #48]
  4155d4:	b	415d30 <printf@plt+0x145a0>
  4155d8:	mov	x0, #0x10                  	// #16
  4155dc:	bl	419368 <_Znwm@@Base>
  4155e0:	mov	x19, x0
  4155e4:	mov	x0, x19
  4155e8:	bl	4087cc <printf@plt+0x703c>
  4155ec:	str	x19, [sp, #48]
  4155f0:	b	415d30 <printf@plt+0x145a0>
  4155f4:	mov	x0, #0x18                  	// #24
  4155f8:	bl	419368 <_Znwm@@Base>
  4155fc:	mov	x19, x0
  415600:	mov	x0, x19
  415604:	bl	408708 <printf@plt+0x6f78>
  415608:	str	x19, [sp, #48]
  41560c:	b	415d30 <printf@plt+0x145a0>
  415610:	ldr	x0, [sp, #2136]
  415614:	sub	x0, x0, #0x8
  415618:	ldr	x0, [x0]
  41561c:	str	x0, [sp, #48]
  415620:	b	415d30 <printf@plt+0x145a0>
  415624:	ldr	x0, [sp, #2136]
  415628:	ldr	x0, [x0]
  41562c:	mov	w1, #0x2                   	// #2
  415630:	bl	416368 <printf@plt+0x14bd8>
  415634:	ldr	x0, [sp, #2136]
  415638:	ldr	x0, [x0]
  41563c:	str	x0, [sp, #48]
  415640:	b	415d30 <printf@plt+0x145a0>
  415644:	ldr	x0, [sp, #2136]
  415648:	ldr	x0, [x0]
  41564c:	mov	w1, #0x0                   	// #0
  415650:	bl	416368 <printf@plt+0x14bd8>
  415654:	ldr	x0, [sp, #2136]
  415658:	ldr	x0, [x0]
  41565c:	str	x0, [sp, #48]
  415660:	b	415d30 <printf@plt+0x145a0>
  415664:	ldr	x0, [sp, #2136]
  415668:	ldr	x0, [x0]
  41566c:	mov	w1, #0x1                   	// #1
  415670:	bl	416368 <printf@plt+0x14bd8>
  415674:	ldr	x0, [sp, #2136]
  415678:	ldr	x0, [x0]
  41567c:	str	x0, [sp, #48]
  415680:	b	415d30 <printf@plt+0x145a0>
  415684:	ldr	x0, [sp, #2136]
  415688:	ldr	x0, [x0]
  41568c:	mov	w1, #0x2                   	// #2
  415690:	bl	416368 <printf@plt+0x14bd8>
  415694:	ldr	x0, [sp, #2136]
  415698:	ldr	x0, [x0]
  41569c:	str	x0, [sp, #48]
  4156a0:	b	415d30 <printf@plt+0x145a0>
  4156a4:	ldr	x0, [sp, #2136]
  4156a8:	sub	x0, x0, #0x8
  4156ac:	ldr	x0, [x0]
  4156b0:	str	x0, [sp, #48]
  4156b4:	b	415d30 <printf@plt+0x145a0>
  4156b8:	ldr	x0, [sp, #2136]
  4156bc:	sub	x0, x0, #0x18
  4156c0:	ldr	x3, [x0]
  4156c4:	ldr	x0, [sp, #2136]
  4156c8:	sub	x0, x0, #0x10
  4156cc:	ldr	x1, [x0]
  4156d0:	ldr	x0, [sp, #2136]
  4156d4:	ldr	x0, [x0]
  4156d8:	mov	x2, x0
  4156dc:	mov	x0, x3
  4156e0:	bl	411e04 <printf@plt+0x10674>
  4156e4:	str	x0, [sp, #48]
  4156e8:	b	415d30 <printf@plt+0x145a0>
  4156ec:	ldr	x0, [sp, #2136]
  4156f0:	sub	x0, x0, #0x8
  4156f4:	ldr	x3, [x0]
  4156f8:	ldr	x0, [sp, #2136]
  4156fc:	ldr	x0, [x0]
  415700:	mov	x2, #0x0                   	// #0
  415704:	mov	x1, x0
  415708:	mov	x0, x3
  41570c:	bl	411e04 <printf@plt+0x10674>
  415710:	str	x0, [sp, #48]
  415714:	b	415d30 <printf@plt+0x145a0>
  415718:	ldr	x0, [sp, #2136]
  41571c:	sub	x0, x0, #0x8
  415720:	ldr	x0, [x0]
  415724:	bl	40fb3c <printf@plt+0xe3ac>
  415728:	str	x0, [sp, #48]
  41572c:	b	415d30 <printf@plt+0x145a0>
  415730:	ldr	x0, [sp, #2136]
  415734:	sub	x0, x0, #0x8
  415738:	ldr	x0, [x0]
  41573c:	bl	4105b0 <printf@plt+0xee20>
  415740:	str	x0, [sp, #48]
  415744:	b	415d30 <printf@plt+0x145a0>
  415748:	ldr	x0, [sp, #2136]
  41574c:	sub	x0, x0, #0x8
  415750:	ldr	x0, [x0]
  415754:	bl	40cfd4 <printf@plt+0xb844>
  415758:	str	x0, [sp, #48]
  41575c:	b	415d30 <printf@plt+0x145a0>
  415760:	ldr	x0, [sp, #2136]
  415764:	sub	x0, x0, #0x10
  415768:	ldr	x2, [x0]
  41576c:	ldr	x0, [sp, #2136]
  415770:	ldr	x0, [x0]
  415774:	mov	x1, x0
  415778:	mov	x0, x2
  41577c:	bl	40f420 <printf@plt+0xdc90>
  415780:	str	x0, [sp, #48]
  415784:	b	415d30 <printf@plt+0x145a0>
  415788:	ldr	x0, [sp, #2136]
  41578c:	sub	x0, x0, #0x10
  415790:	ldr	x2, [x0]
  415794:	ldr	x0, [sp, #2136]
  415798:	ldr	x0, [x0]
  41579c:	mov	x1, x0
  4157a0:	mov	x0, x2
  4157a4:	bl	40fefc <printf@plt+0xe76c>
  4157a8:	str	x0, [sp, #48]
  4157ac:	b	415d30 <printf@plt+0x145a0>
  4157b0:	bl	40750c <printf@plt+0x5d7c>
  4157b4:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  4157b8:	mov	x20, x0
  4157bc:	mov	x0, #0x20                  	// #32
  4157c0:	bl	419368 <_Znwm@@Base>
  4157c4:	mov	x19, x0
  4157c8:	ldr	x0, [sp, #2136]
  4157cc:	ldr	x0, [x0]
  4157d0:	mov	x2, x0
  4157d4:	mov	x1, x20
  4157d8:	mov	x0, x19
  4157dc:	bl	410ca4 <printf@plt+0xf514>
  4157e0:	str	x19, [sp, #48]
  4157e4:	b	415d30 <printf@plt+0x145a0>
  4157e8:	bl	40753c <printf@plt+0x5dac>
  4157ec:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  4157f0:	mov	x20, x0
  4157f4:	mov	x0, #0x20                  	// #32
  4157f8:	bl	419368 <_Znwm@@Base>
  4157fc:	mov	x19, x0
  415800:	ldr	x0, [sp, #2136]
  415804:	ldr	x0, [x0]
  415808:	mov	x2, x0
  41580c:	mov	x1, x20
  415810:	mov	x0, x19
  415814:	bl	410ca4 <printf@plt+0xf514>
  415818:	str	x19, [sp, #48]
  41581c:	b	415d30 <printf@plt+0x145a0>
  415820:	bl	4074dc <printf@plt+0x5d4c>
  415824:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  415828:	mov	x20, x0
  41582c:	mov	x0, #0x20                  	// #32
  415830:	bl	419368 <_Znwm@@Base>
  415834:	mov	x19, x0
  415838:	ldr	x0, [sp, #2136]
  41583c:	ldr	x0, [x0]
  415840:	mov	x2, x0
  415844:	mov	x1, x20
  415848:	mov	x0, x19
  41584c:	bl	410ca4 <printf@plt+0xf514>
  415850:	str	x19, [sp, #48]
  415854:	b	415d30 <printf@plt+0x145a0>
  415858:	mov	x0, #0x18                  	// #24
  41585c:	bl	419368 <_Znwm@@Base>
  415860:	mov	x19, x0
  415864:	ldr	x0, [sp, #2136]
  415868:	ldr	x0, [x0]
  41586c:	mov	x1, x0
  415870:	mov	x0, x19
  415874:	bl	411088 <printf@plt+0xf8f8>
  415878:	str	x19, [sp, #48]
  41587c:	b	415d30 <printf@plt+0x145a0>
  415880:	mov	x0, #0x20                  	// #32
  415884:	bl	419368 <_Znwm@@Base>
  415888:	mov	x19, x0
  41588c:	ldr	x0, [sp, #2136]
  415890:	sub	x0, x0, #0x8
  415894:	ldr	x1, [x0]
  415898:	ldr	x0, [sp, #2136]
  41589c:	ldr	x0, [x0]
  4158a0:	mov	x2, x0
  4158a4:	mov	x0, x19
  4158a8:	bl	410ca4 <printf@plt+0xf514>
  4158ac:	str	x19, [sp, #48]
  4158b0:	b	415d30 <printf@plt+0x145a0>
  4158b4:	mov	x0, #0x20                  	// #32
  4158b8:	bl	419368 <_Znwm@@Base>
  4158bc:	mov	x19, x0
  4158c0:	ldr	x0, [sp, #2136]
  4158c4:	sub	x0, x0, #0x8
  4158c8:	ldr	x1, [x0]
  4158cc:	ldr	x0, [sp, #2136]
  4158d0:	ldr	x0, [x0]
  4158d4:	mov	x2, x0
  4158d8:	mov	x0, x19
  4158dc:	bl	410980 <printf@plt+0xf1f0>
  4158e0:	str	x19, [sp, #48]
  4158e4:	b	415d30 <printf@plt+0x145a0>
  4158e8:	mov	x0, #0x20                  	// #32
  4158ec:	bl	419368 <_Znwm@@Base>
  4158f0:	mov	x19, x0
  4158f4:	ldr	x0, [sp, #2136]
  4158f8:	sub	x0, x0, #0x8
  4158fc:	ldr	w1, [x0]
  415900:	ldr	x0, [sp, #2136]
  415904:	ldr	x0, [x0]
  415908:	mov	x2, x0
  41590c:	mov	x0, x19
  415910:	bl	4115fc <printf@plt+0xfe6c>
  415914:	str	x19, [sp, #48]
  415918:	b	415d30 <printf@plt+0x145a0>
  41591c:	mov	x0, #0x20                  	// #32
  415920:	bl	419368 <_Znwm@@Base>
  415924:	mov	x19, x0
  415928:	ldr	x0, [sp, #2136]
  41592c:	sub	x0, x0, #0x8
  415930:	ldr	w0, [x0]
  415934:	neg	w1, w0
  415938:	ldr	x0, [sp, #2136]
  41593c:	ldr	x0, [x0]
  415940:	mov	x2, x0
  415944:	mov	x0, x19
  415948:	bl	4115fc <printf@plt+0xfe6c>
  41594c:	str	x19, [sp, #48]
  415950:	b	415d30 <printf@plt+0x145a0>
  415954:	mov	x0, #0x20                  	// #32
  415958:	bl	419368 <_Znwm@@Base>
  41595c:	mov	x19, x0
  415960:	ldr	x0, [sp, #2136]
  415964:	sub	x0, x0, #0x8
  415968:	ldr	w1, [x0]
  41596c:	ldr	x0, [sp, #2136]
  415970:	ldr	x0, [x0]
  415974:	mov	x2, x0
  415978:	mov	x0, x19
  41597c:	bl	411300 <printf@plt+0xfb70>
  415980:	str	x19, [sp, #48]
  415984:	b	415d30 <printf@plt+0x145a0>
  415988:	mov	x0, #0x20                  	// #32
  41598c:	bl	419368 <_Znwm@@Base>
  415990:	mov	x19, x0
  415994:	ldr	x0, [sp, #2136]
  415998:	sub	x0, x0, #0x8
  41599c:	ldr	w0, [x0]
  4159a0:	neg	w1, w0
  4159a4:	ldr	x0, [sp, #2136]
  4159a8:	ldr	x0, [x0]
  4159ac:	mov	x2, x0
  4159b0:	mov	x0, x19
  4159b4:	bl	411300 <printf@plt+0xfb70>
  4159b8:	str	x19, [sp, #48]
  4159bc:	b	415d30 <printf@plt+0x145a0>
  4159c0:	ldr	x0, [sp, #2136]
  4159c4:	ldr	x2, [x0]
  4159c8:	ldr	x0, [sp, #2136]
  4159cc:	sub	x0, x0, #0x8
  4159d0:	ldr	x0, [x0]
  4159d4:	mov	x1, x0
  4159d8:	mov	x0, x2
  4159dc:	bl	40c694 <printf@plt+0xaf04>
  4159e0:	ldr	x0, [sp, #2136]
  4159e4:	ldr	x0, [x0]
  4159e8:	str	x0, [sp, #48]
  4159ec:	b	415d30 <printf@plt+0x145a0>
  4159f0:	mov	x0, #0x18                  	// #24
  4159f4:	bl	419368 <_Znwm@@Base>
  4159f8:	mov	x19, x0
  4159fc:	ldr	x0, [sp, #2136]
  415a00:	ldr	x0, [x0]
  415a04:	mov	x1, x0
  415a08:	mov	x0, x19
  415a0c:	bl	411898 <printf@plt+0x10108>
  415a10:	str	x19, [sp, #48]
  415a14:	b	415d30 <printf@plt+0x145a0>
  415a18:	ldr	x0, [sp, #2136]
  415a1c:	sub	x0, x0, #0x8
  415a20:	ldr	x2, [x0]
  415a24:	ldr	x0, [sp, #2136]
  415a28:	ldr	x0, [x0]
  415a2c:	mov	x1, x0
  415a30:	mov	x0, x2
  415a34:	bl	414958 <printf@plt+0x131c8>
  415a38:	str	x0, [sp, #48]
  415a3c:	b	415d30 <printf@plt+0x145a0>
  415a40:	ldr	x0, [sp, #2136]
  415a44:	ldr	x3, [x0]
  415a48:	add	x0, sp, #0x2c
  415a4c:	mov	x2, x0
  415a50:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415a54:	add	x1, x0, #0x5d0
  415a58:	mov	x0, x3
  415a5c:	bl	401610 <__isoc99_sscanf@plt>
  415a60:	cmp	w0, #0x1
  415a64:	cset	w0, eq  // eq = none
  415a68:	and	w0, w0, #0xff
  415a6c:	cmp	w0, #0x0
  415a70:	b.eq	415a7c <printf@plt+0x142ec>  // b.none
  415a74:	ldr	w0, [sp, #44]
  415a78:	str	w0, [sp, #48]
  415a7c:	ldr	x0, [sp, #2136]
  415a80:	ldr	x0, [x0]
  415a84:	cmp	x0, #0x0
  415a88:	b.eq	415d2c <printf@plt+0x1459c>  // b.none
  415a8c:	ldr	x0, [sp, #2136]
  415a90:	ldr	x0, [x0]
  415a94:	bl	401650 <_ZdaPv@plt>
  415a98:	b	415d2c <printf@plt+0x1459c>
  415a9c:	mov	x0, #0x30                  	// #48
  415aa0:	bl	419368 <_Znwm@@Base>
  415aa4:	mov	x19, x0
  415aa8:	ldr	x0, [sp, #2136]
  415aac:	ldr	x0, [x0]
  415ab0:	mov	x1, x0
  415ab4:	mov	x0, x19
  415ab8:	bl	413688 <printf@plt+0x11ef8>
  415abc:	str	x19, [sp, #48]
  415ac0:	b	415d30 <printf@plt+0x145a0>
  415ac4:	ldr	x0, [sp, #2136]
  415ac8:	sub	x0, x0, #0x10
  415acc:	ldr	x2, [x0]
  415ad0:	ldr	x0, [sp, #2136]
  415ad4:	ldr	x0, [x0]
  415ad8:	mov	x1, x0
  415adc:	mov	x0, x2
  415ae0:	bl	4163c0 <printf@plt+0x14c30>
  415ae4:	ldr	x0, [sp, #2136]
  415ae8:	sub	x0, x0, #0x10
  415aec:	ldr	x0, [x0]
  415af0:	str	x0, [sp, #48]
  415af4:	b	415d30 <printf@plt+0x145a0>
  415af8:	ldr	x0, [sp, #2136]
  415afc:	sub	x0, x0, #0x8
  415b00:	ldr	x0, [x0]
  415b04:	str	x0, [sp, #48]
  415b08:	b	415d30 <printf@plt+0x145a0>
  415b0c:	ldr	x0, [sp, #2136]
  415b10:	sub	x0, x0, #0x8
  415b14:	ldr	x2, [x0]
  415b18:	ldr	x0, [sp, #2136]
  415b1c:	sub	x0, x0, #0x18
  415b20:	ldr	w0, [x0]
  415b24:	mov	w1, w0
  415b28:	mov	x0, x2
  415b2c:	bl	416394 <printf@plt+0x14c04>
  415b30:	ldr	x0, [sp, #2136]
  415b34:	sub	x0, x0, #0x8
  415b38:	ldr	x0, [x0]
  415b3c:	str	x0, [sp, #48]
  415b40:	b	415d30 <printf@plt+0x145a0>
  415b44:	mov	x0, #0x20                  	// #32
  415b48:	bl	419368 <_Znwm@@Base>
  415b4c:	mov	x19, x0
  415b50:	ldr	x0, [sp, #2136]
  415b54:	ldr	x0, [x0]
  415b58:	mov	x1, x0
  415b5c:	mov	x0, x19
  415b60:	bl	414324 <printf@plt+0x12b94>
  415b64:	str	x19, [sp, #48]
  415b68:	b	415d30 <printf@plt+0x145a0>
  415b6c:	ldr	x0, [sp, #2136]
  415b70:	sub	x0, x0, #0x8
  415b74:	ldr	x2, [x0]
  415b78:	ldr	x0, [sp, #2136]
  415b7c:	ldr	x0, [x0]
  415b80:	mov	x1, x0
  415b84:	mov	x0, x2
  415b88:	bl	4144c0 <printf@plt+0x12d30>
  415b8c:	ldr	x0, [sp, #2136]
  415b90:	sub	x0, x0, #0x8
  415b94:	ldr	x0, [x0]
  415b98:	str	x0, [sp, #48]
  415b9c:	b	415d30 <printf@plt+0x145a0>
  415ba0:	mov	x0, #0x20                  	// #32
  415ba4:	bl	419368 <_Znwm@@Base>
  415ba8:	mov	x19, x0
  415bac:	ldr	x0, [sp, #2136]
  415bb0:	ldr	x0, [x0]
  415bb4:	mov	x1, x0
  415bb8:	mov	x0, x19
  415bbc:	bl	414700 <printf@plt+0x12f70>
  415bc0:	str	x19, [sp, #48]
  415bc4:	b	415d30 <printf@plt+0x145a0>
  415bc8:	ldr	x0, [sp, #2136]
  415bcc:	sub	x0, x0, #0x10
  415bd0:	ldr	x0, [x0]
  415bd4:	mov	x2, x0
  415bd8:	ldr	x0, [sp, #2136]
  415bdc:	ldr	x0, [x0]
  415be0:	mov	x1, x0
  415be4:	mov	x0, x2
  415be8:	bl	407ff0 <printf@plt+0x6860>
  415bec:	ldr	x0, [sp, #2136]
  415bf0:	sub	x0, x0, #0x10
  415bf4:	ldr	x0, [x0]
  415bf8:	str	x0, [sp, #48]
  415bfc:	b	415d30 <printf@plt+0x145a0>
  415c00:	ldr	x0, [sp, #2136]
  415c04:	sub	x0, x0, #0x8
  415c08:	ldr	x0, [x0]
  415c0c:	str	x0, [sp, #48]
  415c10:	b	415d30 <printf@plt+0x145a0>
  415c14:	ldr	x0, [sp, #2136]
  415c18:	sub	x0, x0, #0x8
  415c1c:	ldr	x2, [x0]
  415c20:	ldr	x0, [sp, #2136]
  415c24:	sub	x0, x0, #0x18
  415c28:	ldr	w0, [x0]
  415c2c:	mov	w1, w0
  415c30:	mov	x0, x2
  415c34:	bl	414760 <printf@plt+0x12fd0>
  415c38:	ldr	x0, [sp, #2136]
  415c3c:	sub	x0, x0, #0x8
  415c40:	ldr	x0, [x0]
  415c44:	str	x0, [sp, #48]
  415c48:	b	415d30 <printf@plt+0x145a0>
  415c4c:	ldr	x0, [sp, #2136]
  415c50:	ldr	x0, [x0]
  415c54:	mov	w1, #0x2                   	// #2
  415c58:	bl	41473c <printf@plt+0x12fac>
  415c5c:	ldr	x0, [sp, #2136]
  415c60:	ldr	x0, [x0]
  415c64:	str	x0, [sp, #48]
  415c68:	b	415d30 <printf@plt+0x145a0>
  415c6c:	ldr	x0, [sp, #2136]
  415c70:	ldr	x0, [x0]
  415c74:	mov	w1, #0x0                   	// #0
  415c78:	bl	41473c <printf@plt+0x12fac>
  415c7c:	ldr	x0, [sp, #2136]
  415c80:	ldr	x0, [x0]
  415c84:	str	x0, [sp, #48]
  415c88:	b	415d30 <printf@plt+0x145a0>
  415c8c:	ldr	x0, [sp, #2136]
  415c90:	ldr	x0, [x0]
  415c94:	mov	w1, #0x1                   	// #1
  415c98:	bl	41473c <printf@plt+0x12fac>
  415c9c:	ldr	x0, [sp, #2136]
  415ca0:	ldr	x0, [x0]
  415ca4:	str	x0, [sp, #48]
  415ca8:	b	415d30 <printf@plt+0x145a0>
  415cac:	ldr	x0, [sp, #2136]
  415cb0:	ldr	x0, [x0]
  415cb4:	mov	w1, #0x2                   	// #2
  415cb8:	bl	41473c <printf@plt+0x12fac>
  415cbc:	ldr	x0, [sp, #2136]
  415cc0:	ldr	x0, [x0]
  415cc4:	str	x0, [sp, #48]
  415cc8:	b	415d30 <printf@plt+0x145a0>
  415ccc:	ldr	x0, [sp, #2136]
  415cd0:	ldr	x0, [x0]
  415cd4:	str	x0, [sp, #48]
  415cd8:	b	415d30 <printf@plt+0x145a0>
  415cdc:	ldr	x0, [sp, #2136]
  415ce0:	ldr	x0, [x0]
  415ce4:	str	x0, [sp, #48]
  415ce8:	b	415d30 <printf@plt+0x145a0>
  415cec:	ldr	x0, [sp, #2136]
  415cf0:	ldr	x0, [x0]
  415cf4:	str	x0, [sp, #48]
  415cf8:	b	415d30 <printf@plt+0x145a0>
  415cfc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415d00:	add	x0, x0, #0x5d8
  415d04:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  415d08:	str	x0, [sp, #48]
  415d0c:	b	415d30 <printf@plt+0x145a0>
  415d10:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415d14:	add	x0, x0, #0x5e0
  415d18:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  415d1c:	str	x0, [sp, #48]
  415d20:	b	415d30 <printf@plt+0x145a0>
  415d24:	nop
  415d28:	b	415d30 <printf@plt+0x145a0>
  415d2c:	nop
  415d30:	ldrsw	x0, [sp, #2112]
  415d34:	lsl	x0, x0, #3
  415d38:	neg	x0, x0
  415d3c:	ldr	x1, [sp, #2136]
  415d40:	add	x0, x1, x0
  415d44:	str	x0, [sp, #2136]
  415d48:	ldrsw	x0, [sp, #2112]
  415d4c:	lsl	x0, x0, #1
  415d50:	neg	x0, x0
  415d54:	ldr	x1, [sp, #2152]
  415d58:	add	x0, x1, x0
  415d5c:	str	x0, [sp, #2152]
  415d60:	str	wzr, [sp, #2112]
  415d64:	ldr	x0, [sp, #2136]
  415d68:	add	x0, x0, #0x8
  415d6c:	str	x0, [sp, #2136]
  415d70:	ldr	x0, [sp, #2136]
  415d74:	ldr	x1, [sp, #48]
  415d78:	str	x1, [x0]
  415d7c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415d80:	add	x1, x0, #0x520
  415d84:	ldrsw	x0, [sp, #2124]
  415d88:	ldrb	w0, [x1, x0]
  415d8c:	sub	w0, w0, #0x42
  415d90:	str	w0, [sp, #2060]
  415d94:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  415d98:	add	x1, x0, #0xfd8
  415d9c:	ldrsw	x0, [sp, #2060]
  415da0:	ldrsb	w0, [x1, x0]
  415da4:	mov	w1, w0
  415da8:	ldr	x0, [sp, #2152]
  415dac:	ldrsh	w0, [x0]
  415db0:	add	w0, w1, w0
  415db4:	str	w0, [sp, #2056]
  415db8:	ldr	w0, [sp, #2056]
  415dbc:	cmp	w0, #0x0
  415dc0:	b.lt	415e04 <printf@plt+0x14674>  // b.tstop
  415dc4:	ldr	w0, [sp, #2056]
  415dc8:	cmp	w0, #0x17b
  415dcc:	b.gt	415e04 <printf@plt+0x14674>
  415dd0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415dd4:	add	x0, x0, #0x198
  415dd8:	ldrsw	x1, [sp, #2056]
  415ddc:	ldrsh	w1, [x0, x1, lsl #1]
  415de0:	ldr	x0, [sp, #2152]
  415de4:	ldrsh	w0, [x0]
  415de8:	cmp	w1, w0
  415dec:	b.ne	415e04 <printf@plt+0x14674>  // b.any
  415df0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415df4:	add	x1, x0, #0x18
  415df8:	ldrsw	x0, [sp, #2056]
  415dfc:	ldrb	w0, [x1, x0]
  415e00:	b	415e14 <printf@plt+0x14684>
  415e04:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  415e08:	add	x0, x0, #0xff0
  415e0c:	ldrsw	x1, [sp, #2060]
  415e10:	ldrsh	w0, [x0, x1, lsl #1]
  415e14:	str	w0, [sp, #2172]
  415e18:	b	414e7c <printf@plt+0x136ec>
  415e1c:	nop
  415e20:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415e24:	add	x0, x0, #0x370
  415e28:	ldr	w0, [x0]
  415e2c:	cmn	w0, #0x2
  415e30:	b.eq	415e70 <printf@plt+0x146e0>  // b.none
  415e34:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415e38:	add	x0, x0, #0x370
  415e3c:	ldr	w0, [x0]
  415e40:	cmp	w0, #0x13b
  415e44:	b.hi	415e68 <printf@plt+0x146d8>  // b.pmore
  415e48:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415e4c:	add	x0, x0, #0x370
  415e50:	ldr	w2, [x0]
  415e54:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  415e58:	add	x1, x0, #0xce8
  415e5c:	sxtw	x0, w2
  415e60:	ldrb	w0, [x1, x0]
  415e64:	b	415e74 <printf@plt+0x146e4>
  415e68:	mov	w0, #0x2                   	// #2
  415e6c:	b	415e74 <printf@plt+0x146e4>
  415e70:	mov	w0, #0xfffffffe            	// #-2
  415e74:	str	w0, [sp, #2116]
  415e78:	ldr	w0, [sp, #2168]
  415e7c:	cmp	w0, #0x0
  415e80:	b.ne	415eac <printf@plt+0x1471c>  // b.any
  415e84:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415e88:	add	x0, x0, #0x380
  415e8c:	ldr	w0, [x0]
  415e90:	add	w1, w0, #0x1
  415e94:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415e98:	add	x0, x0, #0x380
  415e9c:	str	w1, [x0]
  415ea0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415ea4:	add	x0, x0, #0x5e8
  415ea8:	bl	406e9c <printf@plt+0x570c>
  415eac:	ldr	w0, [sp, #2168]
  415eb0:	cmp	w0, #0x3
  415eb4:	b.ne	415f0c <printf@plt+0x1477c>  // b.any
  415eb8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415ebc:	add	x0, x0, #0x370
  415ec0:	ldr	w0, [x0]
  415ec4:	cmp	w0, #0x0
  415ec8:	b.gt	415ee4 <printf@plt+0x14754>
  415ecc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415ed0:	add	x0, x0, #0x370
  415ed4:	ldr	w0, [x0]
  415ed8:	cmp	w0, #0x0
  415edc:	b.ne	415f0c <printf@plt+0x1477c>  // b.any
  415ee0:	b	416038 <printf@plt+0x148a8>
  415ee4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415ee8:	add	x2, x0, #0x378
  415eec:	ldr	w1, [sp, #2116]
  415ef0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415ef4:	add	x0, x0, #0x5f8
  415ef8:	bl	414de0 <printf@plt+0x13650>
  415efc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  415f00:	add	x0, x0, #0x370
  415f04:	mov	w1, #0xfffffffe            	// #-2
  415f08:	str	w1, [x0]
  415f0c:	nop
  415f10:	mov	w0, #0x3                   	// #3
  415f14:	str	w0, [sp, #2168]
  415f18:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  415f1c:	add	x0, x0, #0xe28
  415f20:	ldrsw	x1, [sp, #2172]
  415f24:	ldrsh	w0, [x0, x1, lsl #1]
  415f28:	str	w0, [sp, #2124]
  415f2c:	ldr	w0, [sp, #2124]
  415f30:	cmn	w0, #0x4c
  415f34:	b.eq	415f94 <printf@plt+0x14804>  // b.none
  415f38:	ldr	w0, [sp, #2124]
  415f3c:	add	w0, w0, #0x1
  415f40:	str	w0, [sp, #2124]
  415f44:	ldr	w0, [sp, #2124]
  415f48:	cmp	w0, #0x0
  415f4c:	b.lt	415f94 <printf@plt+0x14804>  // b.tstop
  415f50:	ldr	w0, [sp, #2124]
  415f54:	cmp	w0, #0x17b
  415f58:	b.gt	415f94 <printf@plt+0x14804>
  415f5c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415f60:	add	x0, x0, #0x198
  415f64:	ldrsw	x1, [sp, #2124]
  415f68:	ldrsh	w0, [x0, x1, lsl #1]
  415f6c:	cmp	w0, #0x1
  415f70:	b.ne	415f94 <printf@plt+0x14804>  // b.any
  415f74:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415f78:	add	x1, x0, #0x18
  415f7c:	ldrsw	x0, [sp, #2124]
  415f80:	ldrb	w0, [x1, x0]
  415f84:	str	w0, [sp, #2124]
  415f88:	ldr	w0, [sp, #2124]
  415f8c:	cmp	w0, #0x0
  415f90:	b.gt	415ff0 <printf@plt+0x14860>
  415f94:	ldr	x1, [sp, #2152]
  415f98:	ldr	x0, [sp, #2160]
  415f9c:	cmp	x1, x0
  415fa0:	b.eq	416034 <printf@plt+0x148a4>  // b.none
  415fa4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415fa8:	add	x1, x0, #0x490
  415fac:	ldrsw	x0, [sp, #2172]
  415fb0:	ldrb	w0, [x1, x0]
  415fb4:	ldr	x2, [sp, #2136]
  415fb8:	mov	w1, w0
  415fbc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  415fc0:	add	x0, x0, #0x610
  415fc4:	bl	414de0 <printf@plt+0x13650>
  415fc8:	ldr	x0, [sp, #2136]
  415fcc:	sub	x0, x0, #0x8
  415fd0:	str	x0, [sp, #2136]
  415fd4:	ldr	x0, [sp, #2152]
  415fd8:	sub	x0, x0, #0x2
  415fdc:	str	x0, [sp, #2152]
  415fe0:	ldr	x0, [sp, #2152]
  415fe4:	ldrsh	w0, [x0]
  415fe8:	str	w0, [sp, #2172]
  415fec:	b	415f18 <printf@plt+0x14788>
  415ff0:	nop
  415ff4:	ldr	x0, [sp, #2136]
  415ff8:	add	x0, x0, #0x8
  415ffc:	str	x0, [sp, #2136]
  416000:	ldr	x0, [sp, #2136]
  416004:	adrp	x1, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416008:	add	x1, x1, #0x378
  41600c:	ldr	x1, [x1]
  416010:	str	x1, [x0]
  416014:	ldr	w0, [sp, #2124]
  416018:	str	w0, [sp, #2172]
  41601c:	b	414e7c <printf@plt+0x136ec>
  416020:	nop
  416024:	str	wzr, [sp, #2120]
  416028:	b	416064 <printf@plt+0x148d4>
  41602c:	nop
  416030:	b	416038 <printf@plt+0x148a8>
  416034:	nop
  416038:	mov	w0, #0x1                   	// #1
  41603c:	str	w0, [sp, #2120]
  416040:	b	416064 <printf@plt+0x148d4>
  416044:	nop
  416048:	b	416050 <printf@plt+0x148c0>
  41604c:	nop
  416050:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416054:	add	x0, x0, #0x620
  416058:	bl	406e9c <printf@plt+0x570c>
  41605c:	mov	w0, #0x2                   	// #2
  416060:	str	w0, [sp, #2120]
  416064:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416068:	add	x0, x0, #0x370
  41606c:	ldr	w0, [x0]
  416070:	cmn	w0, #0x2
  416074:	b.eq	4160cc <printf@plt+0x1493c>  // b.none
  416078:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41607c:	add	x0, x0, #0x370
  416080:	ldr	w0, [x0]
  416084:	cmp	w0, #0x13b
  416088:	b.hi	4160ac <printf@plt+0x1491c>  // b.pmore
  41608c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416090:	add	x0, x0, #0x370
  416094:	ldr	w2, [x0]
  416098:	adrp	x0, 422000 <_ZdlPvm@@Base+0x8bdc>
  41609c:	add	x1, x0, #0xce8
  4160a0:	sxtw	x0, w2
  4160a4:	ldrb	w0, [x1, x0]
  4160a8:	b	4160b0 <printf@plt+0x14920>
  4160ac:	mov	w0, #0x2                   	// #2
  4160b0:	str	w0, [sp, #2116]
  4160b4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4160b8:	add	x2, x0, #0x378
  4160bc:	ldr	w1, [sp, #2116]
  4160c0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4160c4:	add	x0, x0, #0x638
  4160c8:	bl	414de0 <printf@plt+0x13650>
  4160cc:	ldrsw	x0, [sp, #2112]
  4160d0:	lsl	x0, x0, #3
  4160d4:	neg	x0, x0
  4160d8:	ldr	x1, [sp, #2136]
  4160dc:	add	x0, x1, x0
  4160e0:	str	x0, [sp, #2136]
  4160e4:	ldrsw	x0, [sp, #2112]
  4160e8:	lsl	x0, x0, #1
  4160ec:	neg	x0, x0
  4160f0:	ldr	x1, [sp, #2152]
  4160f4:	add	x0, x1, x0
  4160f8:	str	x0, [sp, #2152]
  4160fc:	ldr	x1, [sp, #2152]
  416100:	ldr	x0, [sp, #2160]
  416104:	cmp	x1, x0
  416108:	b.eq	416158 <printf@plt+0x149c8>  // b.none
  41610c:	ldr	x0, [sp, #2152]
  416110:	ldrsh	w0, [x0]
  416114:	mov	w2, w0
  416118:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  41611c:	add	x1, x0, #0x490
  416120:	sxtw	x0, w2
  416124:	ldrb	w0, [x1, x0]
  416128:	ldr	x2, [sp, #2136]
  41612c:	mov	w1, w0
  416130:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416134:	add	x0, x0, #0x658
  416138:	bl	414de0 <printf@plt+0x13650>
  41613c:	ldr	x0, [sp, #2136]
  416140:	sub	x0, x0, #0x8
  416144:	str	x0, [sp, #2136]
  416148:	ldr	x0, [sp, #2152]
  41614c:	sub	x0, x0, #0x2
  416150:	str	x0, [sp, #2152]
  416154:	b	4160fc <printf@plt+0x1496c>
  416158:	add	x0, sp, #0x678
  41615c:	ldr	x1, [sp, #2160]
  416160:	cmp	x1, x0
  416164:	b.eq	416170 <printf@plt+0x149e0>  // b.none
  416168:	ldr	x0, [sp, #2160]
  41616c:	bl	401510 <free@plt>
  416170:	ldr	w0, [sp, #2120]
  416174:	b	416358 <printf@plt+0x14bc8>
  416178:	mov	x20, x0
  41617c:	mov	x1, #0x38                  	// #56
  416180:	mov	x0, x19
  416184:	bl	419424 <_ZdlPvm@@Base>
  416188:	mov	x0, x20
  41618c:	bl	401730 <_Unwind_Resume@plt>
  416190:	mov	x20, x0
  416194:	mov	x1, #0x18                  	// #24
  416198:	mov	x0, x19
  41619c:	bl	419424 <_ZdlPvm@@Base>
  4161a0:	mov	x0, x20
  4161a4:	bl	401730 <_Unwind_Resume@plt>
  4161a8:	mov	x20, x0
  4161ac:	mov	x1, #0x18                  	// #24
  4161b0:	mov	x0, x19
  4161b4:	bl	419424 <_ZdlPvm@@Base>
  4161b8:	mov	x0, x20
  4161bc:	bl	401730 <_Unwind_Resume@plt>
  4161c0:	mov	x20, x0
  4161c4:	mov	x1, #0x10                  	// #16
  4161c8:	mov	x0, x19
  4161cc:	bl	419424 <_ZdlPvm@@Base>
  4161d0:	mov	x0, x20
  4161d4:	bl	401730 <_Unwind_Resume@plt>
  4161d8:	mov	x20, x0
  4161dc:	mov	x1, #0x10                  	// #16
  4161e0:	mov	x0, x19
  4161e4:	bl	419424 <_ZdlPvm@@Base>
  4161e8:	mov	x0, x20
  4161ec:	bl	401730 <_Unwind_Resume@plt>
  4161f0:	mov	x20, x0
  4161f4:	mov	x1, #0x18                  	// #24
  4161f8:	mov	x0, x19
  4161fc:	bl	419424 <_ZdlPvm@@Base>
  416200:	mov	x0, x20
  416204:	bl	401730 <_Unwind_Resume@plt>
  416208:	mov	x20, x0
  41620c:	mov	x1, #0x20                  	// #32
  416210:	mov	x0, x19
  416214:	bl	419424 <_ZdlPvm@@Base>
  416218:	mov	x0, x20
  41621c:	bl	401730 <_Unwind_Resume@plt>
  416220:	mov	x20, x0
  416224:	mov	x1, #0x20                  	// #32
  416228:	mov	x0, x19
  41622c:	bl	419424 <_ZdlPvm@@Base>
  416230:	mov	x0, x20
  416234:	bl	401730 <_Unwind_Resume@plt>
  416238:	mov	x20, x0
  41623c:	mov	x1, #0x20                  	// #32
  416240:	mov	x0, x19
  416244:	bl	419424 <_ZdlPvm@@Base>
  416248:	mov	x0, x20
  41624c:	bl	401730 <_Unwind_Resume@plt>
  416250:	mov	x20, x0
  416254:	mov	x1, #0x18                  	// #24
  416258:	mov	x0, x19
  41625c:	bl	419424 <_ZdlPvm@@Base>
  416260:	mov	x0, x20
  416264:	bl	401730 <_Unwind_Resume@plt>
  416268:	mov	x20, x0
  41626c:	mov	x1, #0x20                  	// #32
  416270:	mov	x0, x19
  416274:	bl	419424 <_ZdlPvm@@Base>
  416278:	mov	x0, x20
  41627c:	bl	401730 <_Unwind_Resume@plt>
  416280:	mov	x20, x0
  416284:	mov	x1, #0x20                  	// #32
  416288:	mov	x0, x19
  41628c:	bl	419424 <_ZdlPvm@@Base>
  416290:	mov	x0, x20
  416294:	bl	401730 <_Unwind_Resume@plt>
  416298:	mov	x20, x0
  41629c:	mov	x1, #0x20                  	// #32
  4162a0:	mov	x0, x19
  4162a4:	bl	419424 <_ZdlPvm@@Base>
  4162a8:	mov	x0, x20
  4162ac:	bl	401730 <_Unwind_Resume@plt>
  4162b0:	mov	x20, x0
  4162b4:	mov	x1, #0x20                  	// #32
  4162b8:	mov	x0, x19
  4162bc:	bl	419424 <_ZdlPvm@@Base>
  4162c0:	mov	x0, x20
  4162c4:	bl	401730 <_Unwind_Resume@plt>
  4162c8:	mov	x20, x0
  4162cc:	mov	x1, #0x20                  	// #32
  4162d0:	mov	x0, x19
  4162d4:	bl	419424 <_ZdlPvm@@Base>
  4162d8:	mov	x0, x20
  4162dc:	bl	401730 <_Unwind_Resume@plt>
  4162e0:	mov	x20, x0
  4162e4:	mov	x1, #0x20                  	// #32
  4162e8:	mov	x0, x19
  4162ec:	bl	419424 <_ZdlPvm@@Base>
  4162f0:	mov	x0, x20
  4162f4:	bl	401730 <_Unwind_Resume@plt>
  4162f8:	mov	x20, x0
  4162fc:	mov	x1, #0x18                  	// #24
  416300:	mov	x0, x19
  416304:	bl	419424 <_ZdlPvm@@Base>
  416308:	mov	x0, x20
  41630c:	bl	401730 <_Unwind_Resume@plt>
  416310:	mov	x20, x0
  416314:	mov	x1, #0x30                  	// #48
  416318:	mov	x0, x19
  41631c:	bl	419424 <_ZdlPvm@@Base>
  416320:	mov	x0, x20
  416324:	bl	401730 <_Unwind_Resume@plt>
  416328:	mov	x20, x0
  41632c:	mov	x1, #0x20                  	// #32
  416330:	mov	x0, x19
  416334:	bl	419424 <_ZdlPvm@@Base>
  416338:	mov	x0, x20
  41633c:	bl	401730 <_Unwind_Resume@plt>
  416340:	mov	x20, x0
  416344:	mov	x1, #0x20                  	// #32
  416348:	mov	x0, x19
  41634c:	bl	419424 <_ZdlPvm@@Base>
  416350:	mov	x0, x20
  416354:	bl	401730 <_Unwind_Resume@plt>
  416358:	ldp	x19, x20, [sp, #16]
  41635c:	ldp	x29, x30, [sp]
  416360:	add	sp, sp, #0x880
  416364:	ret
  416368:	stp	x29, x30, [sp, #-32]!
  41636c:	mov	x29, sp
  416370:	str	x0, [sp, #24]
  416374:	str	w1, [sp, #20]
  416378:	ldr	x0, [sp, #24]
  41637c:	add	x0, x0, #0x10
  416380:	ldr	w1, [sp, #20]
  416384:	bl	41473c <printf@plt+0x12fac>
  416388:	nop
  41638c:	ldp	x29, x30, [sp], #32
  416390:	ret
  416394:	stp	x29, x30, [sp, #-32]!
  416398:	mov	x29, sp
  41639c:	str	x0, [sp, #24]
  4163a0:	str	w1, [sp, #20]
  4163a4:	ldr	x0, [sp, #24]
  4163a8:	add	x0, x0, #0x10
  4163ac:	ldr	w1, [sp, #20]
  4163b0:	bl	414760 <printf@plt+0x12fd0>
  4163b4:	nop
  4163b8:	ldp	x29, x30, [sp], #32
  4163bc:	ret
  4163c0:	stp	x29, x30, [sp, #-32]!
  4163c4:	mov	x29, sp
  4163c8:	str	x0, [sp, #24]
  4163cc:	str	x1, [sp, #16]
  4163d0:	ldr	x0, [sp, #24]
  4163d4:	add	x0, x0, #0x10
  4163d8:	ldr	x1, [sp, #16]
  4163dc:	bl	407ff0 <printf@plt+0x6860>
  4163e0:	nop
  4163e4:	ldp	x29, x30, [sp], #32
  4163e8:	ret
  4163ec:	stp	x29, x30, [sp, #-32]!
  4163f0:	mov	x29, sp
  4163f4:	str	w0, [sp, #28]
  4163f8:	str	x1, [sp, #16]
  4163fc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416400:	add	x0, x0, #0xf60
  416404:	ldr	x0, [x0]
  416408:	cmp	x0, #0x0
  41640c:	b.eq	41643c <printf@plt+0x14cac>  // b.none
  416410:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416414:	add	x0, x0, #0xa18
  416418:	ldr	x3, [x0]
  41641c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416420:	add	x0, x0, #0xf60
  416424:	ldr	x0, [x0]
  416428:	mov	x2, x0
  41642c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416430:	add	x1, x0, #0x790
  416434:	mov	x0, x3
  416438:	bl	4014a0 <fprintf@plt>
  41643c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416440:	add	x0, x0, #0xa18
  416444:	ldr	x4, [x0]
  416448:	ldr	x3, [sp, #16]
  41644c:	ldr	w2, [sp, #28]
  416450:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416454:	add	x1, x0, #0x798
  416458:	mov	x0, x4
  41645c:	bl	4014a0 <fprintf@plt>
  416460:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416464:	add	x0, x0, #0xa18
  416468:	ldr	x0, [x0]
  41646c:	bl	401630 <fflush@plt>
  416470:	bl	4016e0 <abort@plt>
  416474:	sub	sp, sp, #0x20
  416478:	str	x0, [sp, #8]
  41647c:	ldr	x0, [sp, #8]
  416480:	str	x0, [sp, #16]
  416484:	str	wzr, [sp, #28]
  416488:	ldr	w0, [sp, #28]
  41648c:	cmp	w0, #0xff
  416490:	b.gt	4164b4 <printf@plt+0x14d24>
  416494:	ldrsw	x0, [sp, #28]
  416498:	ldr	x1, [sp, #16]
  41649c:	add	x0, x1, x0
  4164a0:	strb	wzr, [x0]
  4164a4:	ldr	w0, [sp, #28]
  4164a8:	add	w0, w0, #0x1
  4164ac:	str	w0, [sp, #28]
  4164b0:	b	416488 <printf@plt+0x14cf8>
  4164b4:	nop
  4164b8:	add	sp, sp, #0x20
  4164bc:	ret
  4164c0:	stp	x29, x30, [sp, #-32]!
  4164c4:	mov	x29, sp
  4164c8:	str	x0, [sp, #24]
  4164cc:	ldr	x0, [sp, #24]
  4164d0:	bl	416474 <printf@plt+0x14ce4>
  4164d4:	nop
  4164d8:	ldp	x29, x30, [sp], #32
  4164dc:	ret
  4164e0:	stp	x29, x30, [sp, #-32]!
  4164e4:	mov	x29, sp
  4164e8:	str	x0, [sp, #24]
  4164ec:	str	x1, [sp, #16]
  4164f0:	ldr	x0, [sp, #24]
  4164f4:	bl	416474 <printf@plt+0x14ce4>
  4164f8:	ldr	x0, [sp, #16]
  4164fc:	ldrb	w0, [x0]
  416500:	cmp	w0, #0x0
  416504:	b.eq	41652c <printf@plt+0x14d9c>  // b.none
  416508:	ldr	x0, [sp, #16]
  41650c:	add	x1, x0, #0x1
  416510:	str	x1, [sp, #16]
  416514:	ldrb	w0, [x0]
  416518:	ldr	x1, [sp, #24]
  41651c:	sxtw	x0, w0
  416520:	mov	w2, #0x1                   	// #1
  416524:	strb	w2, [x1, x0]
  416528:	b	4164f8 <printf@plt+0x14d68>
  41652c:	nop
  416530:	ldp	x29, x30, [sp], #32
  416534:	ret
  416538:	stp	x29, x30, [sp, #-32]!
  41653c:	mov	x29, sp
  416540:	str	x0, [sp, #24]
  416544:	str	x1, [sp, #16]
  416548:	ldr	x0, [sp, #24]
  41654c:	bl	416474 <printf@plt+0x14ce4>
  416550:	ldr	x0, [sp, #16]
  416554:	ldrb	w0, [x0]
  416558:	cmp	w0, #0x0
  41655c:	b.eq	416584 <printf@plt+0x14df4>  // b.none
  416560:	ldr	x0, [sp, #16]
  416564:	add	x1, x0, #0x1
  416568:	str	x1, [sp, #16]
  41656c:	ldrb	w0, [x0]
  416570:	ldr	x1, [sp, #24]
  416574:	sxtw	x0, w0
  416578:	mov	w2, #0x1                   	// #1
  41657c:	strb	w2, [x1, x0]
  416580:	b	416550 <printf@plt+0x14dc0>
  416584:	nop
  416588:	ldp	x29, x30, [sp], #32
  41658c:	ret
  416590:	sub	sp, sp, #0x10
  416594:	str	x0, [sp, #8]
  416598:	str	w1, [sp, #4]
  41659c:	nop
  4165a0:	add	sp, sp, #0x10
  4165a4:	ret
  4165a8:	sub	sp, sp, #0x20
  4165ac:	str	x0, [sp, #8]
  4165b0:	str	x1, [sp]
  4165b4:	str	wzr, [sp, #28]
  4165b8:	ldr	w0, [sp, #28]
  4165bc:	cmp	w0, #0xff
  4165c0:	b.gt	4165f8 <printf@plt+0x14e68>
  4165c4:	ldr	x1, [sp]
  4165c8:	ldrsw	x0, [sp, #28]
  4165cc:	ldrb	w0, [x1, x0]
  4165d0:	cmp	w0, #0x0
  4165d4:	b.eq	4165e8 <printf@plt+0x14e58>  // b.none
  4165d8:	ldr	x1, [sp, #8]
  4165dc:	ldrsw	x0, [sp, #28]
  4165e0:	mov	w2, #0x1                   	// #1
  4165e4:	strb	w2, [x1, x0]
  4165e8:	ldr	w0, [sp, #28]
  4165ec:	add	w0, w0, #0x1
  4165f0:	str	w0, [sp, #28]
  4165f4:	b	4165b8 <printf@plt+0x14e28>
  4165f8:	ldr	x0, [sp, #8]
  4165fc:	add	sp, sp, #0x20
  416600:	ret
  416604:	stp	x29, x30, [sp, #-48]!
  416608:	mov	x29, sp
  41660c:	str	x0, [sp, #24]
  416610:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416614:	add	x0, x0, #0xe88
  416618:	ldr	w0, [x0]
  41661c:	cmp	w0, #0x0
  416620:	b.ne	416920 <printf@plt+0x15190>  // b.any
  416624:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416628:	add	x0, x0, #0xe88
  41662c:	mov	w1, #0x1                   	// #1
  416630:	str	w1, [x0]
  416634:	str	wzr, [sp, #44]
  416638:	ldr	w0, [sp, #44]
  41663c:	cmp	w0, #0xff
  416640:	b.gt	416924 <printf@plt+0x15194>
  416644:	ldr	w0, [sp, #44]
  416648:	and	w0, w0, #0xffffff80
  41664c:	cmp	w0, #0x0
  416650:	b.ne	41666c <printf@plt+0x14edc>  // b.any
  416654:	ldr	w0, [sp, #44]
  416658:	bl	401640 <isalpha@plt>
  41665c:	cmp	w0, #0x0
  416660:	b.eq	41666c <printf@plt+0x14edc>  // b.none
  416664:	mov	w0, #0x1                   	// #1
  416668:	b	416670 <printf@plt+0x14ee0>
  41666c:	mov	w0, #0x0                   	// #0
  416670:	mov	w2, w0
  416674:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416678:	add	x1, x0, #0x388
  41667c:	ldrsw	x0, [sp, #44]
  416680:	strb	w2, [x1, x0]
  416684:	ldr	w0, [sp, #44]
  416688:	and	w0, w0, #0xffffff80
  41668c:	cmp	w0, #0x0
  416690:	b.ne	4166ac <printf@plt+0x14f1c>  // b.any
  416694:	ldr	w0, [sp, #44]
  416698:	bl	4015f0 <isupper@plt>
  41669c:	cmp	w0, #0x0
  4166a0:	b.eq	4166ac <printf@plt+0x14f1c>  // b.none
  4166a4:	mov	w0, #0x1                   	// #1
  4166a8:	b	4166b0 <printf@plt+0x14f20>
  4166ac:	mov	w0, #0x0                   	// #0
  4166b0:	mov	w2, w0
  4166b4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4166b8:	add	x1, x0, #0x488
  4166bc:	ldrsw	x0, [sp, #44]
  4166c0:	strb	w2, [x1, x0]
  4166c4:	ldr	w0, [sp, #44]
  4166c8:	and	w0, w0, #0xffffff80
  4166cc:	cmp	w0, #0x0
  4166d0:	b.ne	4166ec <printf@plt+0x14f5c>  // b.any
  4166d4:	ldr	w0, [sp, #44]
  4166d8:	bl	4014c0 <islower@plt>
  4166dc:	cmp	w0, #0x0
  4166e0:	b.eq	4166ec <printf@plt+0x14f5c>  // b.none
  4166e4:	mov	w0, #0x1                   	// #1
  4166e8:	b	4166f0 <printf@plt+0x14f60>
  4166ec:	mov	w0, #0x0                   	// #0
  4166f0:	mov	w2, w0
  4166f4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4166f8:	add	x1, x0, #0x588
  4166fc:	ldrsw	x0, [sp, #44]
  416700:	strb	w2, [x1, x0]
  416704:	ldr	w0, [sp, #44]
  416708:	and	w0, w0, #0xffffff80
  41670c:	cmp	w0, #0x0
  416710:	b.ne	416738 <printf@plt+0x14fa8>  // b.any
  416714:	ldr	w0, [sp, #44]
  416718:	sub	w0, w0, #0x30
  41671c:	cmp	w0, #0x9
  416720:	cset	w0, ls  // ls = plast
  416724:	and	w0, w0, #0xff
  416728:	cmp	w0, #0x0
  41672c:	b.eq	416738 <printf@plt+0x14fa8>  // b.none
  416730:	mov	w0, #0x1                   	// #1
  416734:	b	41673c <printf@plt+0x14fac>
  416738:	mov	w0, #0x0                   	// #0
  41673c:	mov	w2, w0
  416740:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416744:	add	x1, x0, #0x688
  416748:	ldrsw	x0, [sp, #44]
  41674c:	strb	w2, [x1, x0]
  416750:	ldr	w0, [sp, #44]
  416754:	and	w0, w0, #0xffffff80
  416758:	cmp	w0, #0x0
  41675c:	b.ne	416778 <printf@plt+0x14fe8>  // b.any
  416760:	ldr	w0, [sp, #44]
  416764:	bl	401570 <isxdigit@plt>
  416768:	cmp	w0, #0x0
  41676c:	b.eq	416778 <printf@plt+0x14fe8>  // b.none
  416770:	mov	w0, #0x1                   	// #1
  416774:	b	41677c <printf@plt+0x14fec>
  416778:	mov	w0, #0x0                   	// #0
  41677c:	mov	w2, w0
  416780:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416784:	add	x1, x0, #0x788
  416788:	ldrsw	x0, [sp, #44]
  41678c:	strb	w2, [x1, x0]
  416790:	ldr	w0, [sp, #44]
  416794:	and	w0, w0, #0xffffff80
  416798:	cmp	w0, #0x0
  41679c:	b.ne	4167b8 <printf@plt+0x15028>  // b.any
  4167a0:	ldr	w0, [sp, #44]
  4167a4:	bl	4014e0 <isspace@plt>
  4167a8:	cmp	w0, #0x0
  4167ac:	b.eq	4167b8 <printf@plt+0x15028>  // b.none
  4167b0:	mov	w0, #0x1                   	// #1
  4167b4:	b	4167bc <printf@plt+0x1502c>
  4167b8:	mov	w0, #0x0                   	// #0
  4167bc:	mov	w2, w0
  4167c0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4167c4:	add	x1, x0, #0x888
  4167c8:	ldrsw	x0, [sp, #44]
  4167cc:	strb	w2, [x1, x0]
  4167d0:	ldr	w0, [sp, #44]
  4167d4:	and	w0, w0, #0xffffff80
  4167d8:	cmp	w0, #0x0
  4167dc:	b.ne	4167f8 <printf@plt+0x15068>  // b.any
  4167e0:	ldr	w0, [sp, #44]
  4167e4:	bl	4016c0 <ispunct@plt>
  4167e8:	cmp	w0, #0x0
  4167ec:	b.eq	4167f8 <printf@plt+0x15068>  // b.none
  4167f0:	mov	w0, #0x1                   	// #1
  4167f4:	b	4167fc <printf@plt+0x1506c>
  4167f8:	mov	w0, #0x0                   	// #0
  4167fc:	mov	w2, w0
  416800:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416804:	add	x1, x0, #0x988
  416808:	ldrsw	x0, [sp, #44]
  41680c:	strb	w2, [x1, x0]
  416810:	ldr	w0, [sp, #44]
  416814:	and	w0, w0, #0xffffff80
  416818:	cmp	w0, #0x0
  41681c:	b.ne	416838 <printf@plt+0x150a8>  // b.any
  416820:	ldr	w0, [sp, #44]
  416824:	bl	401480 <isalnum@plt>
  416828:	cmp	w0, #0x0
  41682c:	b.eq	416838 <printf@plt+0x150a8>  // b.none
  416830:	mov	w0, #0x1                   	// #1
  416834:	b	41683c <printf@plt+0x150ac>
  416838:	mov	w0, #0x0                   	// #0
  41683c:	mov	w2, w0
  416840:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416844:	add	x1, x0, #0xa88
  416848:	ldrsw	x0, [sp, #44]
  41684c:	strb	w2, [x1, x0]
  416850:	ldr	w0, [sp, #44]
  416854:	and	w0, w0, #0xffffff80
  416858:	cmp	w0, #0x0
  41685c:	b.ne	416878 <printf@plt+0x150e8>  // b.any
  416860:	ldr	w0, [sp, #44]
  416864:	bl	4015e0 <isprint@plt>
  416868:	cmp	w0, #0x0
  41686c:	b.eq	416878 <printf@plt+0x150e8>  // b.none
  416870:	mov	w0, #0x1                   	// #1
  416874:	b	41687c <printf@plt+0x150ec>
  416878:	mov	w0, #0x0                   	// #0
  41687c:	mov	w2, w0
  416880:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416884:	add	x1, x0, #0xb88
  416888:	ldrsw	x0, [sp, #44]
  41688c:	strb	w2, [x1, x0]
  416890:	ldr	w0, [sp, #44]
  416894:	and	w0, w0, #0xffffff80
  416898:	cmp	w0, #0x0
  41689c:	b.ne	4168b8 <printf@plt+0x15128>  // b.any
  4168a0:	ldr	w0, [sp, #44]
  4168a4:	bl	4015b0 <isgraph@plt>
  4168a8:	cmp	w0, #0x0
  4168ac:	b.eq	4168b8 <printf@plt+0x15128>  // b.none
  4168b0:	mov	w0, #0x1                   	// #1
  4168b4:	b	4168bc <printf@plt+0x1512c>
  4168b8:	mov	w0, #0x0                   	// #0
  4168bc:	mov	w2, w0
  4168c0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4168c4:	add	x1, x0, #0xc88
  4168c8:	ldrsw	x0, [sp, #44]
  4168cc:	strb	w2, [x1, x0]
  4168d0:	ldr	w0, [sp, #44]
  4168d4:	and	w0, w0, #0xffffff80
  4168d8:	cmp	w0, #0x0
  4168dc:	b.ne	4168f8 <printf@plt+0x15168>  // b.any
  4168e0:	ldr	w0, [sp, #44]
  4168e4:	bl	4016d0 <iscntrl@plt>
  4168e8:	cmp	w0, #0x0
  4168ec:	b.eq	4168f8 <printf@plt+0x15168>  // b.none
  4168f0:	mov	w0, #0x1                   	// #1
  4168f4:	b	4168fc <printf@plt+0x1516c>
  4168f8:	mov	w0, #0x0                   	// #0
  4168fc:	mov	w2, w0
  416900:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416904:	add	x1, x0, #0xd88
  416908:	ldrsw	x0, [sp, #44]
  41690c:	strb	w2, [x1, x0]
  416910:	ldr	w0, [sp, #44]
  416914:	add	w0, w0, #0x1
  416918:	str	w0, [sp, #44]
  41691c:	b	416638 <printf@plt+0x14ea8>
  416920:	nop
  416924:	ldp	x29, x30, [sp], #48
  416928:	ret
  41692c:	stp	x29, x30, [sp, #-32]!
  416930:	mov	x29, sp
  416934:	str	w0, [sp, #28]
  416938:	str	w1, [sp, #24]
  41693c:	ldr	w0, [sp, #28]
  416940:	cmp	w0, #0x1
  416944:	b.ne	416a14 <printf@plt+0x15284>  // b.any
  416948:	ldr	w1, [sp, #24]
  41694c:	mov	w0, #0xffff                	// #65535
  416950:	cmp	w1, w0
  416954:	b.ne	416a14 <printf@plt+0x15284>  // b.any
  416958:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41695c:	add	x0, x0, #0xe90
  416960:	bl	416604 <printf@plt+0x14e74>
  416964:	mov	w1, #0x0                   	// #0
  416968:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41696c:	add	x0, x0, #0x388
  416970:	bl	416590 <printf@plt+0x14e00>
  416974:	mov	w1, #0x0                   	// #0
  416978:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41697c:	add	x0, x0, #0x488
  416980:	bl	416590 <printf@plt+0x14e00>
  416984:	mov	w1, #0x0                   	// #0
  416988:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41698c:	add	x0, x0, #0x588
  416990:	bl	416590 <printf@plt+0x14e00>
  416994:	mov	w1, #0x0                   	// #0
  416998:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41699c:	add	x0, x0, #0x688
  4169a0:	bl	416590 <printf@plt+0x14e00>
  4169a4:	mov	w1, #0x0                   	// #0
  4169a8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4169ac:	add	x0, x0, #0x788
  4169b0:	bl	416590 <printf@plt+0x14e00>
  4169b4:	mov	w1, #0x0                   	// #0
  4169b8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4169bc:	add	x0, x0, #0x888
  4169c0:	bl	416590 <printf@plt+0x14e00>
  4169c4:	mov	w1, #0x0                   	// #0
  4169c8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4169cc:	add	x0, x0, #0x988
  4169d0:	bl	416590 <printf@plt+0x14e00>
  4169d4:	mov	w1, #0x0                   	// #0
  4169d8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4169dc:	add	x0, x0, #0xa88
  4169e0:	bl	416590 <printf@plt+0x14e00>
  4169e4:	mov	w1, #0x0                   	// #0
  4169e8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4169ec:	add	x0, x0, #0xb88
  4169f0:	bl	416590 <printf@plt+0x14e00>
  4169f4:	mov	w1, #0x0                   	// #0
  4169f8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4169fc:	add	x0, x0, #0xc88
  416a00:	bl	416590 <printf@plt+0x14e00>
  416a04:	mov	w1, #0x0                   	// #0
  416a08:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416a0c:	add	x0, x0, #0xd88
  416a10:	bl	416590 <printf@plt+0x14e00>
  416a14:	nop
  416a18:	ldp	x29, x30, [sp], #32
  416a1c:	ret
  416a20:	stp	x29, x30, [sp, #-16]!
  416a24:	mov	x29, sp
  416a28:	mov	w1, #0xffff                	// #65535
  416a2c:	mov	w0, #0x1                   	// #1
  416a30:	bl	41692c <printf@plt+0x1519c>
  416a34:	ldp	x29, x30, [sp], #16
  416a38:	ret
  416a3c:	stp	x29, x30, [sp, #-48]!
  416a40:	mov	x29, sp
  416a44:	str	x0, [sp, #24]
  416a48:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416a4c:	add	x0, x0, #0x7d8
  416a50:	bl	4016f0 <getenv@plt>
  416a54:	str	x0, [sp, #40]
  416a58:	ldr	x0, [sp, #40]
  416a5c:	cmp	x0, #0x0
  416a60:	b.eq	416a74 <printf@plt+0x152e4>  // b.none
  416a64:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416a68:	add	x0, x0, #0x8d8
  416a6c:	ldr	x1, [sp, #40]
  416a70:	str	x1, [x0]
  416a74:	nop
  416a78:	ldp	x29, x30, [sp], #48
  416a7c:	ret
  416a80:	stp	x29, x30, [sp, #-32]!
  416a84:	mov	x29, sp
  416a88:	str	w0, [sp, #28]
  416a8c:	str	w1, [sp, #24]
  416a90:	ldr	w0, [sp, #28]
  416a94:	cmp	w0, #0x1
  416a98:	b.ne	416ab8 <printf@plt+0x15328>  // b.any
  416a9c:	ldr	w1, [sp, #24]
  416aa0:	mov	w0, #0xffff                	// #65535
  416aa4:	cmp	w1, w0
  416aa8:	b.ne	416ab8 <printf@plt+0x15328>  // b.any
  416aac:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416ab0:	add	x0, x0, #0xe98
  416ab4:	bl	416a3c <printf@plt+0x152ac>
  416ab8:	nop
  416abc:	ldp	x29, x30, [sp], #32
  416ac0:	ret
  416ac4:	stp	x29, x30, [sp, #-16]!
  416ac8:	mov	x29, sp
  416acc:	mov	w1, #0xffff                	// #65535
  416ad0:	mov	w0, #0x1                   	// #1
  416ad4:	bl	416a80 <printf@plt+0x152f0>
  416ad8:	ldp	x29, x30, [sp], #16
  416adc:	ret
  416ae0:	sub	sp, sp, #0x10
  416ae4:	str	x0, [sp, #8]
  416ae8:	str	x1, [sp]
  416aec:	ldr	x0, [sp, #8]
  416af0:	mov	w1, #0x1                   	// #1
  416af4:	str	w1, [x0]
  416af8:	ldr	x0, [sp]
  416afc:	cmp	x0, #0x0
  416b00:	b.eq	416b0c <printf@plt+0x1537c>  // b.none
  416b04:	ldr	x0, [sp]
  416b08:	b	416b14 <printf@plt+0x15384>
  416b0c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416b10:	add	x0, x0, #0x7f0
  416b14:	ldr	x1, [sp, #8]
  416b18:	str	x0, [x1, #8]
  416b1c:	nop
  416b20:	add	sp, sp, #0x10
  416b24:	ret
  416b28:	sub	sp, sp, #0x10
  416b2c:	str	x0, [sp, #8]
  416b30:	ldr	x0, [sp, #8]
  416b34:	str	wzr, [x0]
  416b38:	nop
  416b3c:	add	sp, sp, #0x10
  416b40:	ret
  416b44:	sub	sp, sp, #0x10
  416b48:	str	x0, [sp, #8]
  416b4c:	str	w1, [sp, #4]
  416b50:	ldr	x0, [sp, #8]
  416b54:	mov	w1, #0x3                   	// #3
  416b58:	str	w1, [x0]
  416b5c:	ldr	x0, [sp, #8]
  416b60:	ldr	w1, [sp, #4]
  416b64:	str	w1, [x0, #8]
  416b68:	nop
  416b6c:	add	sp, sp, #0x10
  416b70:	ret
  416b74:	sub	sp, sp, #0x10
  416b78:	str	x0, [sp, #8]
  416b7c:	str	w1, [sp, #4]
  416b80:	ldr	x0, [sp, #8]
  416b84:	mov	w1, #0x4                   	// #4
  416b88:	str	w1, [x0]
  416b8c:	ldr	x0, [sp, #8]
  416b90:	ldr	w1, [sp, #4]
  416b94:	str	w1, [x0, #8]
  416b98:	nop
  416b9c:	add	sp, sp, #0x10
  416ba0:	ret
  416ba4:	sub	sp, sp, #0x10
  416ba8:	str	x0, [sp, #8]
  416bac:	strb	w1, [sp, #7]
  416bb0:	ldr	x0, [sp, #8]
  416bb4:	mov	w1, #0x2                   	// #2
  416bb8:	str	w1, [x0]
  416bbc:	ldr	x0, [sp, #8]
  416bc0:	ldrb	w1, [sp, #7]
  416bc4:	strb	w1, [x0, #8]
  416bc8:	nop
  416bcc:	add	sp, sp, #0x10
  416bd0:	ret
  416bd4:	sub	sp, sp, #0x10
  416bd8:	str	x0, [sp, #8]
  416bdc:	strb	w1, [sp, #7]
  416be0:	ldr	x0, [sp, #8]
  416be4:	mov	w1, #0x2                   	// #2
  416be8:	str	w1, [x0]
  416bec:	ldr	x0, [sp, #8]
  416bf0:	ldrb	w1, [sp, #7]
  416bf4:	strb	w1, [x0, #8]
  416bf8:	nop
  416bfc:	add	sp, sp, #0x10
  416c00:	ret
  416c04:	sub	sp, sp, #0x10
  416c08:	str	x0, [sp, #8]
  416c0c:	str	d0, [sp]
  416c10:	ldr	x0, [sp, #8]
  416c14:	mov	w1, #0x5                   	// #5
  416c18:	str	w1, [x0]
  416c1c:	ldr	x0, [sp, #8]
  416c20:	ldr	d0, [sp]
  416c24:	str	d0, [x0, #8]
  416c28:	nop
  416c2c:	add	sp, sp, #0x10
  416c30:	ret
  416c34:	sub	sp, sp, #0x10
  416c38:	str	x0, [sp, #8]
  416c3c:	ldr	x0, [sp, #8]
  416c40:	ldr	w0, [x0]
  416c44:	cmp	w0, #0x0
  416c48:	cset	w0, eq  // eq = none
  416c4c:	and	w0, w0, #0xff
  416c50:	add	sp, sp, #0x10
  416c54:	ret
  416c58:	stp	x29, x30, [sp, #-32]!
  416c5c:	mov	x29, sp
  416c60:	str	x0, [sp, #24]
  416c64:	ldr	x0, [sp, #24]
  416c68:	ldr	w0, [x0]
  416c6c:	cmp	w0, #0x5
  416c70:	b.eq	416d64 <printf@plt+0x155d4>  // b.none
  416c74:	cmp	w0, #0x5
  416c78:	b.gt	416d90 <printf@plt+0x15600>
  416c7c:	cmp	w0, #0x4
  416c80:	b.eq	416cec <printf@plt+0x1555c>  // b.none
  416c84:	cmp	w0, #0x4
  416c88:	b.gt	416d90 <printf@plt+0x15600>
  416c8c:	cmp	w0, #0x3
  416c90:	b.eq	416cc0 <printf@plt+0x15530>  // b.none
  416c94:	cmp	w0, #0x3
  416c98:	b.gt	416d90 <printf@plt+0x15600>
  416c9c:	cmp	w0, #0x2
  416ca0:	b.eq	416d18 <printf@plt+0x15588>  // b.none
  416ca4:	cmp	w0, #0x2
  416ca8:	b.gt	416d90 <printf@plt+0x15600>
  416cac:	cmp	w0, #0x0
  416cb0:	b.eq	416d8c <printf@plt+0x155fc>  // b.none
  416cb4:	cmp	w0, #0x1
  416cb8:	b.eq	416d40 <printf@plt+0x155b0>  // b.none
  416cbc:	b	416d90 <printf@plt+0x15600>
  416cc0:	ldr	x0, [sp, #24]
  416cc4:	ldr	w0, [x0, #8]
  416cc8:	bl	418d58 <printf@plt+0x175c8>
  416ccc:	mov	x2, x0
  416cd0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416cd4:	add	x0, x0, #0xa18
  416cd8:	ldr	x0, [x0]
  416cdc:	mov	x1, x0
  416ce0:	mov	x0, x2
  416ce4:	bl	401450 <fputs@plt>
  416ce8:	b	416d90 <printf@plt+0x15600>
  416cec:	ldr	x0, [sp, #24]
  416cf0:	ldr	w0, [x0, #8]
  416cf4:	bl	418eb0 <printf@plt+0x17720>
  416cf8:	mov	x2, x0
  416cfc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416d00:	add	x0, x0, #0xa18
  416d04:	ldr	x0, [x0]
  416d08:	mov	x1, x0
  416d0c:	mov	x0, x2
  416d10:	bl	401450 <fputs@plt>
  416d14:	b	416d90 <printf@plt+0x15600>
  416d18:	ldr	x0, [sp, #24]
  416d1c:	ldrb	w0, [x0, #8]
  416d20:	mov	w2, w0
  416d24:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416d28:	add	x0, x0, #0xa18
  416d2c:	ldr	x0, [x0]
  416d30:	mov	x1, x0
  416d34:	mov	w0, w2
  416d38:	bl	4014b0 <putc@plt>
  416d3c:	b	416d90 <printf@plt+0x15600>
  416d40:	ldr	x0, [sp, #24]
  416d44:	ldr	x2, [x0, #8]
  416d48:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416d4c:	add	x0, x0, #0xa18
  416d50:	ldr	x0, [x0]
  416d54:	mov	x1, x0
  416d58:	mov	x0, x2
  416d5c:	bl	401450 <fputs@plt>
  416d60:	b	416d90 <printf@plt+0x15600>
  416d64:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416d68:	add	x0, x0, #0xa18
  416d6c:	ldr	x2, [x0]
  416d70:	ldr	x0, [sp, #24]
  416d74:	ldr	d0, [x0, #8]
  416d78:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416d7c:	add	x1, x0, #0x7f8
  416d80:	mov	x0, x2
  416d84:	bl	4014a0 <fprintf@plt>
  416d88:	b	416d90 <printf@plt+0x15600>
  416d8c:	nop
  416d90:	nop
  416d94:	ldp	x29, x30, [sp], #32
  416d98:	ret
  416d9c:	stp	x29, x30, [sp, #-64]!
  416da0:	mov	x29, sp
  416da4:	str	x0, [sp, #40]
  416da8:	str	x1, [sp, #32]
  416dac:	str	x2, [sp, #24]
  416db0:	str	x3, [sp, #16]
  416db4:	ldr	x0, [sp, #40]
  416db8:	cmp	x0, #0x0
  416dbc:	cset	w0, ne  // ne = any
  416dc0:	and	w0, w0, #0xff
  416dc4:	mov	w3, w0
  416dc8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416dcc:	add	x2, x0, #0x800
  416dd0:	mov	w1, #0x62                  	// #98
  416dd4:	mov	w0, w3
  416dd8:	bl	40318c <printf@plt+0x19fc>
  416ddc:	ldr	x0, [sp, #40]
  416de0:	add	x1, x0, #0x1
  416de4:	str	x1, [sp, #40]
  416de8:	ldrb	w0, [x0]
  416dec:	strb	w0, [sp, #63]
  416df0:	ldrb	w0, [sp, #63]
  416df4:	cmp	w0, #0x0
  416df8:	cset	w0, ne  // ne = any
  416dfc:	and	w0, w0, #0xff
  416e00:	cmp	w0, #0x0
  416e04:	b.eq	416f5c <printf@plt+0x157cc>  // b.none
  416e08:	ldrb	w0, [sp, #63]
  416e0c:	cmp	w0, #0x25
  416e10:	b.ne	416f3c <printf@plt+0x157ac>  // b.any
  416e14:	ldr	x0, [sp, #40]
  416e18:	add	x1, x0, #0x1
  416e1c:	str	x1, [sp, #40]
  416e20:	ldrb	w0, [x0]
  416e24:	strb	w0, [sp, #63]
  416e28:	ldrb	w0, [sp, #63]
  416e2c:	cmp	w0, #0x33
  416e30:	b.eq	416eec <printf@plt+0x1575c>  // b.none
  416e34:	cmp	w0, #0x33
  416e38:	b.gt	416f24 <printf@plt+0x15794>
  416e3c:	cmp	w0, #0x32
  416e40:	b.eq	416eb4 <printf@plt+0x15724>  // b.none
  416e44:	cmp	w0, #0x32
  416e48:	b.gt	416f24 <printf@plt+0x15794>
  416e4c:	cmp	w0, #0x25
  416e50:	b.eq	416e60 <printf@plt+0x156d0>  // b.none
  416e54:	cmp	w0, #0x31
  416e58:	b.eq	416e7c <printf@plt+0x156ec>  // b.none
  416e5c:	b	416f24 <printf@plt+0x15794>
  416e60:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416e64:	add	x0, x0, #0xa18
  416e68:	ldr	x0, [x0]
  416e6c:	mov	x1, x0
  416e70:	mov	w0, #0x25                  	// #37
  416e74:	bl	401600 <fputc@plt>
  416e78:	b	416f58 <printf@plt+0x157c8>
  416e7c:	ldr	x0, [sp, #32]
  416e80:	bl	416c34 <printf@plt+0x154a4>
  416e84:	cmp	w0, #0x0
  416e88:	cset	w0, eq  // eq = none
  416e8c:	and	w0, w0, #0xff
  416e90:	mov	w3, w0
  416e94:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416e98:	add	x2, x0, #0x800
  416e9c:	mov	w1, #0x6c                  	// #108
  416ea0:	mov	w0, w3
  416ea4:	bl	40318c <printf@plt+0x19fc>
  416ea8:	ldr	x0, [sp, #32]
  416eac:	bl	416c58 <printf@plt+0x154c8>
  416eb0:	b	416f58 <printf@plt+0x157c8>
  416eb4:	ldr	x0, [sp, #24]
  416eb8:	bl	416c34 <printf@plt+0x154a4>
  416ebc:	cmp	w0, #0x0
  416ec0:	cset	w0, eq  // eq = none
  416ec4:	and	w0, w0, #0xff
  416ec8:	mov	w3, w0
  416ecc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416ed0:	add	x2, x0, #0x800
  416ed4:	mov	w1, #0x70                  	// #112
  416ed8:	mov	w0, w3
  416edc:	bl	40318c <printf@plt+0x19fc>
  416ee0:	ldr	x0, [sp, #24]
  416ee4:	bl	416c58 <printf@plt+0x154c8>
  416ee8:	b	416f58 <printf@plt+0x157c8>
  416eec:	ldr	x0, [sp, #16]
  416ef0:	bl	416c34 <printf@plt+0x154a4>
  416ef4:	cmp	w0, #0x0
  416ef8:	cset	w0, eq  // eq = none
  416efc:	and	w0, w0, #0xff
  416f00:	mov	w3, w0
  416f04:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416f08:	add	x2, x0, #0x800
  416f0c:	mov	w1, #0x74                  	// #116
  416f10:	mov	w0, w3
  416f14:	bl	40318c <printf@plt+0x19fc>
  416f18:	ldr	x0, [sp, #16]
  416f1c:	bl	416c58 <printf@plt+0x154c8>
  416f20:	b	416f58 <printf@plt+0x157c8>
  416f24:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  416f28:	add	x2, x0, #0x800
  416f2c:	mov	w1, #0x78                  	// #120
  416f30:	mov	w0, #0x0                   	// #0
  416f34:	bl	40318c <printf@plt+0x19fc>
  416f38:	b	416ddc <printf@plt+0x1564c>
  416f3c:	ldrb	w2, [sp, #63]
  416f40:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  416f44:	add	x0, x0, #0xa18
  416f48:	ldr	x0, [x0]
  416f4c:	mov	x1, x0
  416f50:	mov	w0, w2
  416f54:	bl	4014b0 <putc@plt>
  416f58:	b	416ddc <printf@plt+0x1564c>
  416f5c:	nop
  416f60:	ldp	x29, x30, [sp], #64
  416f64:	ret
  416f68:	stp	x29, x30, [sp, #-32]!
  416f6c:	mov	x29, sp
  416f70:	str	w0, [sp, #28]
  416f74:	str	w1, [sp, #24]
  416f78:	ldr	w0, [sp, #28]
  416f7c:	cmp	w0, #0x1
  416f80:	b.ne	416fa0 <printf@plt+0x15810>  // b.any
  416f84:	ldr	w1, [sp, #24]
  416f88:	mov	w0, #0xffff                	// #65535
  416f8c:	cmp	w1, w0
  416f90:	b.ne	416fa0 <printf@plt+0x15810>  // b.any
  416f94:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416f98:	add	x0, x0, #0xea0
  416f9c:	bl	416b28 <printf@plt+0x15398>
  416fa0:	nop
  416fa4:	ldp	x29, x30, [sp], #32
  416fa8:	ret
  416fac:	stp	x29, x30, [sp, #-16]!
  416fb0:	mov	x29, sp
  416fb4:	mov	w1, #0xffff                	// #65535
  416fb8:	mov	w0, #0x1                   	// #1
  416fbc:	bl	416f68 <printf@plt+0x157d8>
  416fc0:	ldp	x29, x30, [sp], #16
  416fc4:	ret
  416fc8:	stp	x29, x30, [sp, #-96]!
  416fcc:	mov	x29, sp
  416fd0:	str	x0, [sp, #72]
  416fd4:	str	x1, [sp, #64]
  416fd8:	str	w2, [sp, #60]
  416fdc:	str	w3, [sp, #56]
  416fe0:	str	x4, [sp, #48]
  416fe4:	str	x5, [sp, #40]
  416fe8:	str	x6, [sp, #32]
  416fec:	str	x7, [sp, #24]
  416ff0:	str	wzr, [sp, #92]
  416ff4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  416ff8:	add	x0, x0, #0xf60
  416ffc:	ldr	x0, [x0]
  417000:	cmp	x0, #0x0
  417004:	b.eq	41703c <printf@plt+0x158ac>  // b.none
  417008:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41700c:	add	x0, x0, #0xa18
  417010:	ldr	x3, [x0]
  417014:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  417018:	add	x0, x0, #0xf60
  41701c:	ldr	x0, [x0]
  417020:	mov	x2, x0
  417024:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  417028:	add	x1, x0, #0x820
  41702c:	mov	x0, x3
  417030:	bl	4014a0 <fprintf@plt>
  417034:	mov	w0, #0x1                   	// #1
  417038:	str	w0, [sp, #92]
  41703c:	ldr	w0, [sp, #60]
  417040:	cmp	w0, #0x0
  417044:	b.lt	4170dc <printf@plt+0x1594c>  // b.tstop
  417048:	ldr	x0, [sp, #72]
  41704c:	cmp	x0, #0x0
  417050:	b.eq	4170dc <printf@plt+0x1594c>  // b.none
  417054:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  417058:	add	x1, x0, #0x828
  41705c:	ldr	x0, [sp, #72]
  417060:	bl	401690 <strcmp@plt>
  417064:	cmp	w0, #0x0
  417068:	b.ne	417078 <printf@plt+0x158e8>  // b.any
  41706c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  417070:	add	x0, x0, #0x830
  417074:	str	x0, [sp, #72]
  417078:	ldr	x0, [sp, #64]
  41707c:	cmp	x0, #0x0
  417080:	b.eq	4170b0 <printf@plt+0x15920>  // b.none
  417084:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  417088:	add	x0, x0, #0xa18
  41708c:	ldr	x5, [x0]
  417090:	ldr	w4, [sp, #60]
  417094:	ldr	x3, [sp, #64]
  417098:	ldr	x2, [sp, #72]
  41709c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4170a0:	add	x1, x0, #0x848
  4170a4:	mov	x0, x5
  4170a8:	bl	4014a0 <fprintf@plt>
  4170ac:	b	4170d4 <printf@plt+0x15944>
  4170b0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4170b4:	add	x0, x0, #0xa18
  4170b8:	ldr	x4, [x0]
  4170bc:	ldr	w3, [sp, #60]
  4170c0:	ldr	x2, [sp, #72]
  4170c4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4170c8:	add	x1, x0, #0x858
  4170cc:	mov	x0, x4
  4170d0:	bl	4014a0 <fprintf@plt>
  4170d4:	mov	w0, #0x1                   	// #1
  4170d8:	str	w0, [sp, #92]
  4170dc:	ldr	w0, [sp, #92]
  4170e0:	cmp	w0, #0x0
  4170e4:	b.eq	417104 <printf@plt+0x15974>  // b.none
  4170e8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4170ec:	add	x0, x0, #0xa18
  4170f0:	ldr	x0, [x0]
  4170f4:	mov	x1, x0
  4170f8:	mov	w0, #0x20                  	// #32
  4170fc:	bl	401600 <fputc@plt>
  417100:	str	wzr, [sp, #92]
  417104:	ldr	w0, [sp, #56]
  417108:	cmp	w0, #0x2
  41710c:	b.eq	417128 <printf@plt+0x15998>  // b.none
  417110:	cmp	w0, #0x2
  417114:	b.gt	417188 <printf@plt+0x159f8>
  417118:	cmp	w0, #0x0
  41711c:	b.eq	417158 <printf@plt+0x159c8>  // b.none
  417120:	cmp	w0, #0x1
  417124:	b	417188 <printf@plt+0x159f8>
  417128:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41712c:	add	x0, x0, #0xa18
  417130:	ldr	x0, [x0]
  417134:	mov	x3, x0
  417138:	mov	x2, #0xc                   	// #12
  41713c:	mov	x1, #0x1                   	// #1
  417140:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  417144:	add	x0, x0, #0x860
  417148:	bl	401720 <fwrite@plt>
  41714c:	mov	w0, #0x1                   	// #1
  417150:	str	w0, [sp, #92]
  417154:	b	417188 <printf@plt+0x159f8>
  417158:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41715c:	add	x0, x0, #0xa18
  417160:	ldr	x0, [x0]
  417164:	mov	x3, x0
  417168:	mov	x2, #0x8                   	// #8
  41716c:	mov	x1, #0x1                   	// #1
  417170:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  417174:	add	x0, x0, #0x870
  417178:	bl	401720 <fwrite@plt>
  41717c:	mov	w0, #0x1                   	// #1
  417180:	str	w0, [sp, #92]
  417184:	nop
  417188:	ldr	w0, [sp, #92]
  41718c:	cmp	w0, #0x0
  417190:	b.eq	4171ac <printf@plt+0x15a1c>  // b.none
  417194:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  417198:	add	x0, x0, #0xa18
  41719c:	ldr	x0, [x0]
  4171a0:	mov	x1, x0
  4171a4:	mov	w0, #0x20                  	// #32
  4171a8:	bl	401600 <fputc@plt>
  4171ac:	ldr	x3, [sp, #24]
  4171b0:	ldr	x2, [sp, #32]
  4171b4:	ldr	x1, [sp, #40]
  4171b8:	ldr	x0, [sp, #48]
  4171bc:	bl	416d9c <printf@plt+0x1560c>
  4171c0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4171c4:	add	x0, x0, #0xa18
  4171c8:	ldr	x0, [x0]
  4171cc:	mov	x1, x0
  4171d0:	mov	w0, #0xa                   	// #10
  4171d4:	bl	401600 <fputc@plt>
  4171d8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4171dc:	add	x0, x0, #0xa18
  4171e0:	ldr	x0, [x0]
  4171e4:	bl	401630 <fflush@plt>
  4171e8:	ldr	w0, [sp, #56]
  4171ec:	cmp	w0, #0x2
  4171f0:	b.ne	4171f8 <printf@plt+0x15a68>  // b.any
  4171f4:	bl	417414 <printf@plt+0x15c84>
  4171f8:	nop
  4171fc:	ldp	x29, x30, [sp], #96
  417200:	ret
  417204:	stp	x29, x30, [sp, #-64]!
  417208:	mov	x29, sp
  41720c:	str	w0, [sp, #60]
  417210:	str	x1, [sp, #48]
  417214:	str	x2, [sp, #40]
  417218:	str	x3, [sp, #32]
  41721c:	str	x4, [sp, #24]
  417220:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  417224:	add	x0, x0, #0xeb0
  417228:	ldr	x8, [x0]
  41722c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  417230:	add	x0, x0, #0xeb8
  417234:	ldr	x1, [x0]
  417238:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41723c:	add	x0, x0, #0xf2c
  417240:	ldr	w0, [x0]
  417244:	ldr	x7, [sp, #24]
  417248:	ldr	x6, [sp, #32]
  41724c:	ldr	x5, [sp, #40]
  417250:	ldr	x4, [sp, #48]
  417254:	ldr	w3, [sp, #60]
  417258:	mov	w2, w0
  41725c:	mov	x0, x8
  417260:	bl	416fc8 <printf@plt+0x15838>
  417264:	nop
  417268:	ldp	x29, x30, [sp], #64
  41726c:	ret
  417270:	stp	x29, x30, [sp, #-48]!
  417274:	mov	x29, sp
  417278:	str	x0, [sp, #40]
  41727c:	str	x1, [sp, #32]
  417280:	str	x2, [sp, #24]
  417284:	str	x3, [sp, #16]
  417288:	ldr	x4, [sp, #16]
  41728c:	ldr	x3, [sp, #24]
  417290:	ldr	x2, [sp, #32]
  417294:	ldr	x1, [sp, #40]
  417298:	mov	w0, #0x1                   	// #1
  41729c:	bl	417204 <printf@plt+0x15a74>
  4172a0:	nop
  4172a4:	ldp	x29, x30, [sp], #48
  4172a8:	ret
  4172ac:	stp	x29, x30, [sp, #-48]!
  4172b0:	mov	x29, sp
  4172b4:	str	x0, [sp, #40]
  4172b8:	str	x1, [sp, #32]
  4172bc:	str	x2, [sp, #24]
  4172c0:	str	x3, [sp, #16]
  4172c4:	ldr	x4, [sp, #16]
  4172c8:	ldr	x3, [sp, #24]
  4172cc:	ldr	x2, [sp, #32]
  4172d0:	ldr	x1, [sp, #40]
  4172d4:	mov	w0, #0x0                   	// #0
  4172d8:	bl	417204 <printf@plt+0x15a74>
  4172dc:	nop
  4172e0:	ldp	x29, x30, [sp], #48
  4172e4:	ret
  4172e8:	stp	x29, x30, [sp, #-48]!
  4172ec:	mov	x29, sp
  4172f0:	str	x0, [sp, #40]
  4172f4:	str	x1, [sp, #32]
  4172f8:	str	x2, [sp, #24]
  4172fc:	str	x3, [sp, #16]
  417300:	ldr	x4, [sp, #16]
  417304:	ldr	x3, [sp, #24]
  417308:	ldr	x2, [sp, #32]
  41730c:	ldr	x1, [sp, #40]
  417310:	mov	w0, #0x2                   	// #2
  417314:	bl	417204 <printf@plt+0x15a74>
  417318:	nop
  41731c:	ldp	x29, x30, [sp], #48
  417320:	ret
  417324:	stp	x29, x30, [sp, #-64]!
  417328:	mov	x29, sp
  41732c:	str	x0, [sp, #56]
  417330:	str	w1, [sp, #52]
  417334:	str	x2, [sp, #40]
  417338:	str	x3, [sp, #32]
  41733c:	str	x4, [sp, #24]
  417340:	str	x5, [sp, #16]
  417344:	ldr	x7, [sp, #16]
  417348:	ldr	x6, [sp, #24]
  41734c:	ldr	x5, [sp, #32]
  417350:	ldr	x4, [sp, #40]
  417354:	mov	w3, #0x1                   	// #1
  417358:	ldr	w2, [sp, #52]
  41735c:	mov	x1, #0x0                   	// #0
  417360:	ldr	x0, [sp, #56]
  417364:	bl	416fc8 <printf@plt+0x15838>
  417368:	nop
  41736c:	ldp	x29, x30, [sp], #64
  417370:	ret
  417374:	stp	x29, x30, [sp, #-64]!
  417378:	mov	x29, sp
  41737c:	str	x0, [sp, #56]
  417380:	str	w1, [sp, #52]
  417384:	str	x2, [sp, #40]
  417388:	str	x3, [sp, #32]
  41738c:	str	x4, [sp, #24]
  417390:	str	x5, [sp, #16]
  417394:	ldr	x7, [sp, #16]
  417398:	ldr	x6, [sp, #24]
  41739c:	ldr	x5, [sp, #32]
  4173a0:	ldr	x4, [sp, #40]
  4173a4:	mov	w3, #0x0                   	// #0
  4173a8:	ldr	w2, [sp, #52]
  4173ac:	mov	x1, #0x0                   	// #0
  4173b0:	ldr	x0, [sp, #56]
  4173b4:	bl	416fc8 <printf@plt+0x15838>
  4173b8:	nop
  4173bc:	ldp	x29, x30, [sp], #64
  4173c0:	ret
  4173c4:	stp	x29, x30, [sp, #-64]!
  4173c8:	mov	x29, sp
  4173cc:	str	x0, [sp, #56]
  4173d0:	str	w1, [sp, #52]
  4173d4:	str	x2, [sp, #40]
  4173d8:	str	x3, [sp, #32]
  4173dc:	str	x4, [sp, #24]
  4173e0:	str	x5, [sp, #16]
  4173e4:	ldr	x7, [sp, #16]
  4173e8:	ldr	x6, [sp, #24]
  4173ec:	ldr	x5, [sp, #32]
  4173f0:	ldr	x4, [sp, #40]
  4173f4:	mov	w3, #0x2                   	// #2
  4173f8:	ldr	w2, [sp, #52]
  4173fc:	mov	x1, #0x0                   	// #0
  417400:	ldr	x0, [sp, #56]
  417404:	bl	416fc8 <printf@plt+0x15838>
  417408:	nop
  41740c:	ldp	x29, x30, [sp], #64
  417410:	ret
  417414:	stp	x29, x30, [sp, #-16]!
  417418:	mov	x29, sp
  41741c:	mov	w0, #0x3                   	// #3
  417420:	bl	401710 <exit@plt>
  417424:	str	x19, [sp, #-64]!
  417428:	str	x0, [sp, #24]
  41742c:	str	x1, [sp, #16]
  417430:	ldr	x0, [sp, #16]
  417434:	ldr	w0, [x0, #48]
  417438:	str	w0, [sp, #60]
  41743c:	ldr	x0, [sp, #16]
  417440:	ldr	w0, [x0, #52]
  417444:	str	w0, [sp, #52]
  417448:	ldr	x0, [sp, #16]
  41744c:	ldr	w0, [x0]
  417450:	str	w0, [sp, #56]
  417454:	b	4175fc <printf@plt+0x15e6c>
  417458:	ldr	w1, [sp, #56]
  41745c:	ldr	w0, [sp, #52]
  417460:	sub	w1, w1, w0
  417464:	ldr	w2, [sp, #52]
  417468:	ldr	w0, [sp, #60]
  41746c:	sub	w0, w2, w0
  417470:	cmp	w1, w0
  417474:	b.le	41754c <printf@plt+0x15dbc>
  417478:	ldr	w1, [sp, #52]
  41747c:	ldr	w0, [sp, #60]
  417480:	sub	w0, w1, w0
  417484:	str	w0, [sp, #36]
  417488:	mov	w19, #0x0                   	// #0
  41748c:	b	41752c <printf@plt+0x15d9c>
  417490:	ldr	w0, [sp, #60]
  417494:	add	w0, w19, w0
  417498:	sxtw	x0, w0
  41749c:	lsl	x0, x0, #3
  4174a0:	ldr	x1, [sp, #24]
  4174a4:	add	x0, x1, x0
  4174a8:	ldr	x0, [x0]
  4174ac:	str	x0, [sp, #40]
  4174b0:	ldr	w1, [sp, #52]
  4174b4:	ldr	w0, [sp, #60]
  4174b8:	sub	w0, w1, w0
  4174bc:	ldr	w1, [sp, #56]
  4174c0:	sub	w0, w1, w0
  4174c4:	add	w0, w19, w0
  4174c8:	sxtw	x0, w0
  4174cc:	lsl	x0, x0, #3
  4174d0:	ldr	x1, [sp, #24]
  4174d4:	add	x1, x1, x0
  4174d8:	ldr	w0, [sp, #60]
  4174dc:	add	w0, w19, w0
  4174e0:	sxtw	x0, w0
  4174e4:	lsl	x0, x0, #3
  4174e8:	ldr	x2, [sp, #24]
  4174ec:	add	x0, x2, x0
  4174f0:	ldr	x1, [x1]
  4174f4:	str	x1, [x0]
  4174f8:	ldr	w1, [sp, #52]
  4174fc:	ldr	w0, [sp, #60]
  417500:	sub	w0, w1, w0
  417504:	ldr	w1, [sp, #56]
  417508:	sub	w0, w1, w0
  41750c:	add	w0, w19, w0
  417510:	sxtw	x0, w0
  417514:	lsl	x0, x0, #3
  417518:	ldr	x1, [sp, #24]
  41751c:	add	x0, x1, x0
  417520:	ldr	x1, [sp, #40]
  417524:	str	x1, [x0]
  417528:	add	w19, w19, #0x1
  41752c:	ldr	w0, [sp, #36]
  417530:	cmp	w19, w0
  417534:	b.lt	417490 <printf@plt+0x15d00>  // b.tstop
  417538:	ldr	w1, [sp, #56]
  41753c:	ldr	w0, [sp, #36]
  417540:	sub	w0, w1, w0
  417544:	str	w0, [sp, #56]
  417548:	b	4175fc <printf@plt+0x15e6c>
  41754c:	ldr	w1, [sp, #56]
  417550:	ldr	w0, [sp, #52]
  417554:	sub	w0, w1, w0
  417558:	str	w0, [sp, #48]
  41755c:	mov	w19, #0x0                   	// #0
  417560:	b	4175e0 <printf@plt+0x15e50>
  417564:	ldr	w0, [sp, #60]
  417568:	add	w0, w19, w0
  41756c:	sxtw	x0, w0
  417570:	lsl	x0, x0, #3
  417574:	ldr	x1, [sp, #24]
  417578:	add	x0, x1, x0
  41757c:	ldr	x0, [x0]
  417580:	str	x0, [sp, #40]
  417584:	ldr	w0, [sp, #52]
  417588:	add	w0, w19, w0
  41758c:	sxtw	x0, w0
  417590:	lsl	x0, x0, #3
  417594:	ldr	x1, [sp, #24]
  417598:	add	x1, x1, x0
  41759c:	ldr	w0, [sp, #60]
  4175a0:	add	w0, w19, w0
  4175a4:	sxtw	x0, w0
  4175a8:	lsl	x0, x0, #3
  4175ac:	ldr	x2, [sp, #24]
  4175b0:	add	x0, x2, x0
  4175b4:	ldr	x1, [x1]
  4175b8:	str	x1, [x0]
  4175bc:	ldr	w0, [sp, #52]
  4175c0:	add	w0, w19, w0
  4175c4:	sxtw	x0, w0
  4175c8:	lsl	x0, x0, #3
  4175cc:	ldr	x1, [sp, #24]
  4175d0:	add	x0, x1, x0
  4175d4:	ldr	x1, [sp, #40]
  4175d8:	str	x1, [x0]
  4175dc:	add	w19, w19, #0x1
  4175e0:	ldr	w0, [sp, #48]
  4175e4:	cmp	w19, w0
  4175e8:	b.lt	417564 <printf@plt+0x15dd4>  // b.tstop
  4175ec:	ldr	w1, [sp, #60]
  4175f0:	ldr	w0, [sp, #48]
  4175f4:	add	w0, w1, w0
  4175f8:	str	w0, [sp, #60]
  4175fc:	ldr	w1, [sp, #56]
  417600:	ldr	w0, [sp, #52]
  417604:	cmp	w1, w0
  417608:	b.le	41761c <printf@plt+0x15e8c>
  41760c:	ldr	w1, [sp, #52]
  417610:	ldr	w0, [sp, #60]
  417614:	cmp	w1, w0
  417618:	b.gt	417458 <printf@plt+0x15cc8>
  41761c:	ldr	x0, [sp, #16]
  417620:	ldr	w1, [x0, #48]
  417624:	ldr	x0, [sp, #16]
  417628:	ldr	w2, [x0]
  41762c:	ldr	x0, [sp, #16]
  417630:	ldr	w0, [x0, #52]
  417634:	sub	w0, w2, w0
  417638:	add	w1, w1, w0
  41763c:	ldr	x0, [sp, #16]
  417640:	str	w1, [x0, #48]
  417644:	ldr	x0, [sp, #16]
  417648:	ldr	w1, [x0]
  41764c:	ldr	x0, [sp, #16]
  417650:	str	w1, [x0, #52]
  417654:	nop
  417658:	ldr	x19, [sp], #64
  41765c:	ret
  417660:	stp	x29, x30, [sp, #-48]!
  417664:	mov	x29, sp
  417668:	str	w0, [sp, #44]
  41766c:	str	x1, [sp, #32]
  417670:	str	x2, [sp, #24]
  417674:	str	w3, [sp, #40]
  417678:	str	x4, [sp, #16]
  41767c:	ldr	x0, [sp, #16]
  417680:	ldr	w1, [x0]
  417684:	ldr	x0, [sp, #16]
  417688:	str	w1, [x0, #52]
  41768c:	ldr	x0, [sp, #16]
  417690:	ldr	w1, [x0, #52]
  417694:	ldr	x0, [sp, #16]
  417698:	str	w1, [x0, #48]
  41769c:	ldr	x0, [sp, #16]
  4176a0:	str	xzr, [x0, #32]
  4176a4:	ldr	w0, [sp, #40]
  4176a8:	cmp	w0, #0x0
  4176ac:	b.ne	4176c4 <printf@plt+0x15f34>  // b.any
  4176b0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4176b4:	add	x0, x0, #0x880
  4176b8:	bl	4016f0 <getenv@plt>
  4176bc:	cmp	x0, #0x0
  4176c0:	b.eq	4176cc <printf@plt+0x15f3c>  // b.none
  4176c4:	mov	w0, #0x1                   	// #1
  4176c8:	b	4176d0 <printf@plt+0x15f40>
  4176cc:	mov	w0, #0x0                   	// #0
  4176d0:	ldr	x1, [sp, #16]
  4176d4:	str	w0, [x1, #44]
  4176d8:	ldr	x0, [sp, #24]
  4176dc:	ldrb	w0, [x0]
  4176e0:	cmp	w0, #0x2d
  4176e4:	b.ne	417704 <printf@plt+0x15f74>  // b.any
  4176e8:	ldr	x0, [sp, #16]
  4176ec:	mov	w1, #0x2                   	// #2
  4176f0:	str	w1, [x0, #40]
  4176f4:	ldr	x0, [sp, #24]
  4176f8:	add	x0, x0, #0x1
  4176fc:	str	x0, [sp, #24]
  417700:	b	417754 <printf@plt+0x15fc4>
  417704:	ldr	x0, [sp, #24]
  417708:	ldrb	w0, [x0]
  41770c:	cmp	w0, #0x2b
  417710:	b.ne	41772c <printf@plt+0x15f9c>  // b.any
  417714:	ldr	x0, [sp, #16]
  417718:	str	wzr, [x0, #40]
  41771c:	ldr	x0, [sp, #24]
  417720:	add	x0, x0, #0x1
  417724:	str	x0, [sp, #24]
  417728:	b	417754 <printf@plt+0x15fc4>
  41772c:	ldr	x0, [sp, #16]
  417730:	ldr	w0, [x0, #44]
  417734:	cmp	w0, #0x0
  417738:	b.eq	417748 <printf@plt+0x15fb8>  // b.none
  41773c:	ldr	x0, [sp, #16]
  417740:	str	wzr, [x0, #40]
  417744:	b	417754 <printf@plt+0x15fc4>
  417748:	ldr	x0, [sp, #16]
  41774c:	mov	w1, #0x1                   	// #1
  417750:	str	w1, [x0, #40]
  417754:	ldr	x0, [sp, #24]
  417758:	ldp	x29, x30, [sp], #48
  41775c:	ret
  417760:	stp	x29, x30, [sp, #-208]!
  417764:	mov	x29, sp
  417768:	str	x19, [sp, #16]
  41776c:	str	w0, [sp, #92]
  417770:	str	x1, [sp, #80]
  417774:	str	x2, [sp, #72]
  417778:	str	x3, [sp, #64]
  41777c:	str	x4, [sp, #56]
  417780:	str	w5, [sp, #88]
  417784:	str	w6, [sp, #52]
  417788:	str	x7, [sp, #40]
  41778c:	ldr	x0, [sp, #40]
  417790:	ldr	w0, [x0, #4]
  417794:	str	w0, [sp, #204]
  417798:	ldr	x0, [sp, #72]
  41779c:	ldrb	w0, [x0]
  4177a0:	cmp	w0, #0x3a
  4177a4:	b.ne	4177ac <printf@plt+0x1601c>  // b.any
  4177a8:	str	wzr, [sp, #204]
  4177ac:	ldr	w0, [sp, #92]
  4177b0:	cmp	w0, #0x0
  4177b4:	b.gt	4177c0 <printf@plt+0x16030>
  4177b8:	mov	w0, #0xffffffff            	// #-1
  4177bc:	b	418a5c <printf@plt+0x172cc>
  4177c0:	ldr	x0, [sp, #40]
  4177c4:	str	xzr, [x0, #16]
  4177c8:	ldr	x0, [sp, #40]
  4177cc:	ldr	w0, [x0]
  4177d0:	cmp	w0, #0x0
  4177d4:	b.eq	4177e8 <printf@plt+0x16058>  // b.none
  4177d8:	ldr	x0, [sp, #40]
  4177dc:	ldr	w0, [x0, #24]
  4177e0:	cmp	w0, #0x0
  4177e4:	b.ne	41782c <printf@plt+0x1609c>  // b.any
  4177e8:	ldr	x0, [sp, #40]
  4177ec:	ldr	w0, [x0]
  4177f0:	cmp	w0, #0x0
  4177f4:	b.ne	417804 <printf@plt+0x16074>  // b.any
  4177f8:	ldr	x0, [sp, #40]
  4177fc:	mov	w1, #0x1                   	// #1
  417800:	str	w1, [x0]
  417804:	ldr	x4, [sp, #40]
  417808:	ldr	w3, [sp, #52]
  41780c:	ldr	x2, [sp, #72]
  417810:	ldr	x1, [sp, #80]
  417814:	ldr	w0, [sp, #92]
  417818:	bl	417660 <printf@plt+0x15ed0>
  41781c:	str	x0, [sp, #72]
  417820:	ldr	x0, [sp, #40]
  417824:	mov	w1, #0x1                   	// #1
  417828:	str	w1, [x0, #24]
  41782c:	ldr	x0, [sp, #40]
  417830:	ldr	x0, [x0, #32]
  417834:	cmp	x0, #0x0
  417838:	b.eq	417850 <printf@plt+0x160c0>  // b.none
  41783c:	ldr	x0, [sp, #40]
  417840:	ldr	x0, [x0, #32]
  417844:	ldrb	w0, [x0]
  417848:	cmp	w0, #0x0
  41784c:	b.ne	417be0 <printf@plt+0x16450>  // b.any
  417850:	ldr	x0, [sp, #40]
  417854:	ldr	w1, [x0, #52]
  417858:	ldr	x0, [sp, #40]
  41785c:	ldr	w0, [x0]
  417860:	cmp	w1, w0
  417864:	b.le	417878 <printf@plt+0x160e8>
  417868:	ldr	x0, [sp, #40]
  41786c:	ldr	w1, [x0]
  417870:	ldr	x0, [sp, #40]
  417874:	str	w1, [x0, #52]
  417878:	ldr	x0, [sp, #40]
  41787c:	ldr	w1, [x0, #48]
  417880:	ldr	x0, [sp, #40]
  417884:	ldr	w0, [x0]
  417888:	cmp	w1, w0
  41788c:	b.le	4178a0 <printf@plt+0x16110>
  417890:	ldr	x0, [sp, #40]
  417894:	ldr	w1, [x0]
  417898:	ldr	x0, [sp, #40]
  41789c:	str	w1, [x0, #48]
  4178a0:	ldr	x0, [sp, #40]
  4178a4:	ldr	w0, [x0, #40]
  4178a8:	cmp	w0, #0x1
  4178ac:	b.ne	4179a8 <printf@plt+0x16218>  // b.any
  4178b0:	ldr	x0, [sp, #40]
  4178b4:	ldr	w1, [x0, #48]
  4178b8:	ldr	x0, [sp, #40]
  4178bc:	ldr	w0, [x0, #52]
  4178c0:	cmp	w1, w0
  4178c4:	b.eq	4178f0 <printf@plt+0x16160>  // b.none
  4178c8:	ldr	x0, [sp, #40]
  4178cc:	ldr	w1, [x0, #52]
  4178d0:	ldr	x0, [sp, #40]
  4178d4:	ldr	w0, [x0]
  4178d8:	cmp	w1, w0
  4178dc:	b.eq	4178f0 <printf@plt+0x16160>  // b.none
  4178e0:	ldr	x1, [sp, #40]
  4178e4:	ldr	x0, [sp, #80]
  4178e8:	bl	417424 <printf@plt+0x15c94>
  4178ec:	b	417918 <printf@plt+0x16188>
  4178f0:	ldr	x0, [sp, #40]
  4178f4:	ldr	w1, [x0, #52]
  4178f8:	ldr	x0, [sp, #40]
  4178fc:	ldr	w0, [x0]
  417900:	cmp	w1, w0
  417904:	b.eq	417930 <printf@plt+0x161a0>  // b.none
  417908:	ldr	x0, [sp, #40]
  41790c:	ldr	w1, [x0]
  417910:	ldr	x0, [sp, #40]
  417914:	str	w1, [x0, #48]
  417918:	b	417930 <printf@plt+0x161a0>
  41791c:	ldr	x0, [sp, #40]
  417920:	ldr	w0, [x0]
  417924:	add	w1, w0, #0x1
  417928:	ldr	x0, [sp, #40]
  41792c:	str	w1, [x0]
  417930:	ldr	x0, [sp, #40]
  417934:	ldr	w0, [x0]
  417938:	ldr	w1, [sp, #92]
  41793c:	cmp	w1, w0
  417940:	b.le	417998 <printf@plt+0x16208>
  417944:	ldr	x0, [sp, #40]
  417948:	ldr	w0, [x0]
  41794c:	sxtw	x0, w0
  417950:	lsl	x0, x0, #3
  417954:	ldr	x1, [sp, #80]
  417958:	add	x0, x1, x0
  41795c:	ldr	x0, [x0]
  417960:	ldrb	w0, [x0]
  417964:	cmp	w0, #0x2d
  417968:	b.ne	41791c <printf@plt+0x1618c>  // b.any
  41796c:	ldr	x0, [sp, #40]
  417970:	ldr	w0, [x0]
  417974:	sxtw	x0, w0
  417978:	lsl	x0, x0, #3
  41797c:	ldr	x1, [sp, #80]
  417980:	add	x0, x1, x0
  417984:	ldr	x0, [x0]
  417988:	add	x0, x0, #0x1
  41798c:	ldrb	w0, [x0]
  417990:	cmp	w0, #0x0
  417994:	b.eq	41791c <printf@plt+0x1618c>  // b.none
  417998:	ldr	x0, [sp, #40]
  41799c:	ldr	w1, [x0]
  4179a0:	ldr	x0, [sp, #40]
  4179a4:	str	w1, [x0, #52]
  4179a8:	ldr	x0, [sp, #40]
  4179ac:	ldr	w0, [x0]
  4179b0:	ldr	w1, [sp, #92]
  4179b4:	cmp	w1, w0
  4179b8:	b.eq	417a84 <printf@plt+0x162f4>  // b.none
  4179bc:	ldr	x0, [sp, #40]
  4179c0:	ldr	w0, [x0]
  4179c4:	sxtw	x0, w0
  4179c8:	lsl	x0, x0, #3
  4179cc:	ldr	x1, [sp, #80]
  4179d0:	add	x0, x1, x0
  4179d4:	ldr	x2, [x0]
  4179d8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4179dc:	add	x1, x0, #0x890
  4179e0:	mov	x0, x2
  4179e4:	bl	401690 <strcmp@plt>
  4179e8:	cmp	w0, #0x0
  4179ec:	b.ne	417a84 <printf@plt+0x162f4>  // b.any
  4179f0:	ldr	x0, [sp, #40]
  4179f4:	ldr	w0, [x0]
  4179f8:	add	w1, w0, #0x1
  4179fc:	ldr	x0, [sp, #40]
  417a00:	str	w1, [x0]
  417a04:	ldr	x0, [sp, #40]
  417a08:	ldr	w1, [x0, #48]
  417a0c:	ldr	x0, [sp, #40]
  417a10:	ldr	w0, [x0, #52]
  417a14:	cmp	w1, w0
  417a18:	b.eq	417a44 <printf@plt+0x162b4>  // b.none
  417a1c:	ldr	x0, [sp, #40]
  417a20:	ldr	w1, [x0, #52]
  417a24:	ldr	x0, [sp, #40]
  417a28:	ldr	w0, [x0]
  417a2c:	cmp	w1, w0
  417a30:	b.eq	417a44 <printf@plt+0x162b4>  // b.none
  417a34:	ldr	x1, [sp, #40]
  417a38:	ldr	x0, [sp, #80]
  417a3c:	bl	417424 <printf@plt+0x15c94>
  417a40:	b	417a6c <printf@plt+0x162dc>
  417a44:	ldr	x0, [sp, #40]
  417a48:	ldr	w1, [x0, #48]
  417a4c:	ldr	x0, [sp, #40]
  417a50:	ldr	w0, [x0, #52]
  417a54:	cmp	w1, w0
  417a58:	b.ne	417a6c <printf@plt+0x162dc>  // b.any
  417a5c:	ldr	x0, [sp, #40]
  417a60:	ldr	w1, [x0]
  417a64:	ldr	x0, [sp, #40]
  417a68:	str	w1, [x0, #48]
  417a6c:	ldr	x0, [sp, #40]
  417a70:	ldr	w1, [sp, #92]
  417a74:	str	w1, [x0, #52]
  417a78:	ldr	x0, [sp, #40]
  417a7c:	ldr	w1, [sp, #92]
  417a80:	str	w1, [x0]
  417a84:	ldr	x0, [sp, #40]
  417a88:	ldr	w0, [x0]
  417a8c:	ldr	w1, [sp, #92]
  417a90:	cmp	w1, w0
  417a94:	b.ne	417ac8 <printf@plt+0x16338>  // b.any
  417a98:	ldr	x0, [sp, #40]
  417a9c:	ldr	w1, [x0, #48]
  417aa0:	ldr	x0, [sp, #40]
  417aa4:	ldr	w0, [x0, #52]
  417aa8:	cmp	w1, w0
  417aac:	b.eq	417ac0 <printf@plt+0x16330>  // b.none
  417ab0:	ldr	x0, [sp, #40]
  417ab4:	ldr	w1, [x0, #48]
  417ab8:	ldr	x0, [sp, #40]
  417abc:	str	w1, [x0]
  417ac0:	mov	w0, #0xffffffff            	// #-1
  417ac4:	b	418a5c <printf@plt+0x172cc>
  417ac8:	ldr	x0, [sp, #40]
  417acc:	ldr	w0, [x0]
  417ad0:	sxtw	x0, w0
  417ad4:	lsl	x0, x0, #3
  417ad8:	ldr	x1, [sp, #80]
  417adc:	add	x0, x1, x0
  417ae0:	ldr	x0, [x0]
  417ae4:	ldrb	w0, [x0]
  417ae8:	cmp	w0, #0x2d
  417aec:	b.ne	417b1c <printf@plt+0x1638c>  // b.any
  417af0:	ldr	x0, [sp, #40]
  417af4:	ldr	w0, [x0]
  417af8:	sxtw	x0, w0
  417afc:	lsl	x0, x0, #3
  417b00:	ldr	x1, [sp, #80]
  417b04:	add	x0, x1, x0
  417b08:	ldr	x0, [x0]
  417b0c:	add	x0, x0, #0x1
  417b10:	ldrb	w0, [x0]
  417b14:	cmp	w0, #0x0
  417b18:	b.ne	417b6c <printf@plt+0x163dc>  // b.any
  417b1c:	ldr	x0, [sp, #40]
  417b20:	ldr	w0, [x0, #40]
  417b24:	cmp	w0, #0x0
  417b28:	b.ne	417b34 <printf@plt+0x163a4>  // b.any
  417b2c:	mov	w0, #0xffffffff            	// #-1
  417b30:	b	418a5c <printf@plt+0x172cc>
  417b34:	ldr	x0, [sp, #40]
  417b38:	ldr	w0, [x0]
  417b3c:	add	w2, w0, #0x1
  417b40:	ldr	x1, [sp, #40]
  417b44:	str	w2, [x1]
  417b48:	sxtw	x0, w0
  417b4c:	lsl	x0, x0, #3
  417b50:	ldr	x1, [sp, #80]
  417b54:	add	x0, x1, x0
  417b58:	ldr	x1, [x0]
  417b5c:	ldr	x0, [sp, #40]
  417b60:	str	x1, [x0, #16]
  417b64:	mov	w0, #0x1                   	// #1
  417b68:	b	418a5c <printf@plt+0x172cc>
  417b6c:	ldr	x0, [sp, #40]
  417b70:	ldr	w0, [x0]
  417b74:	sxtw	x0, w0
  417b78:	lsl	x0, x0, #3
  417b7c:	ldr	x1, [sp, #80]
  417b80:	add	x0, x1, x0
  417b84:	ldr	x1, [x0]
  417b88:	ldr	x0, [sp, #64]
  417b8c:	cmp	x0, #0x0
  417b90:	b.eq	417bc8 <printf@plt+0x16438>  // b.none
  417b94:	ldr	x0, [sp, #40]
  417b98:	ldr	w0, [x0]
  417b9c:	sxtw	x0, w0
  417ba0:	lsl	x0, x0, #3
  417ba4:	ldr	x2, [sp, #80]
  417ba8:	add	x0, x2, x0
  417bac:	ldr	x0, [x0]
  417bb0:	add	x0, x0, #0x1
  417bb4:	ldrb	w0, [x0]
  417bb8:	cmp	w0, #0x2d
  417bbc:	b.ne	417bc8 <printf@plt+0x16438>  // b.any
  417bc0:	mov	w0, #0x1                   	// #1
  417bc4:	b	417bcc <printf@plt+0x1643c>
  417bc8:	mov	w0, #0x0                   	// #0
  417bcc:	sxtw	x0, w0
  417bd0:	add	x0, x0, #0x1
  417bd4:	add	x1, x1, x0
  417bd8:	ldr	x0, [sp, #40]
  417bdc:	str	x1, [x0, #32]
  417be0:	ldr	x0, [sp, #64]
  417be4:	cmp	x0, #0x0
  417be8:	b.eq	4182d8 <printf@plt+0x16b48>  // b.none
  417bec:	ldr	x0, [sp, #40]
  417bf0:	ldr	w0, [x0]
  417bf4:	sxtw	x0, w0
  417bf8:	lsl	x0, x0, #3
  417bfc:	ldr	x1, [sp, #80]
  417c00:	add	x0, x1, x0
  417c04:	ldr	x0, [x0]
  417c08:	add	x0, x0, #0x1
  417c0c:	ldrb	w0, [x0]
  417c10:	cmp	w0, #0x2d
  417c14:	b.eq	417c88 <printf@plt+0x164f8>  // b.none
  417c18:	ldr	w0, [sp, #88]
  417c1c:	cmp	w0, #0x0
  417c20:	b.eq	4182d8 <printf@plt+0x16b48>  // b.none
  417c24:	ldr	x0, [sp, #40]
  417c28:	ldr	w0, [x0]
  417c2c:	sxtw	x0, w0
  417c30:	lsl	x0, x0, #3
  417c34:	ldr	x1, [sp, #80]
  417c38:	add	x0, x1, x0
  417c3c:	ldr	x0, [x0]
  417c40:	add	x0, x0, #0x2
  417c44:	ldrb	w0, [x0]
  417c48:	cmp	w0, #0x0
  417c4c:	b.ne	417c88 <printf@plt+0x164f8>  // b.any
  417c50:	ldr	x0, [sp, #40]
  417c54:	ldr	w0, [x0]
  417c58:	sxtw	x0, w0
  417c5c:	lsl	x0, x0, #3
  417c60:	ldr	x1, [sp, #80]
  417c64:	add	x0, x1, x0
  417c68:	ldr	x0, [x0]
  417c6c:	add	x0, x0, #0x1
  417c70:	ldrb	w0, [x0]
  417c74:	mov	w1, w0
  417c78:	ldr	x0, [sp, #72]
  417c7c:	bl	401520 <strchr@plt>
  417c80:	cmp	x0, #0x0
  417c84:	b.ne	4182d8 <printf@plt+0x16b48>  // b.any
  417c88:	str	xzr, [sp, #176]
  417c8c:	str	wzr, [sp, #172]
  417c90:	str	wzr, [sp, #168]
  417c94:	mov	w0, #0xffffffff            	// #-1
  417c98:	str	w0, [sp, #164]
  417c9c:	ldr	x0, [sp, #40]
  417ca0:	ldr	x0, [x0, #32]
  417ca4:	str	x0, [sp, #192]
  417ca8:	b	417cb8 <printf@plt+0x16528>
  417cac:	ldr	x0, [sp, #192]
  417cb0:	add	x0, x0, #0x1
  417cb4:	str	x0, [sp, #192]
  417cb8:	ldr	x0, [sp, #192]
  417cbc:	ldrb	w0, [x0]
  417cc0:	cmp	w0, #0x0
  417cc4:	b.eq	417cd8 <printf@plt+0x16548>  // b.none
  417cc8:	ldr	x0, [sp, #192]
  417ccc:	ldrb	w0, [x0]
  417cd0:	cmp	w0, #0x3d
  417cd4:	b.ne	417cac <printf@plt+0x1651c>  // b.any
  417cd8:	ldr	x0, [sp, #64]
  417cdc:	str	x0, [sp, #184]
  417ce0:	str	wzr, [sp, #160]
  417ce4:	b	417df8 <printf@plt+0x16668>
  417ce8:	ldr	x0, [sp, #184]
  417cec:	ldr	x3, [x0]
  417cf0:	ldr	x0, [sp, #40]
  417cf4:	ldr	x4, [x0, #32]
  417cf8:	ldr	x0, [sp, #40]
  417cfc:	ldr	x0, [x0, #32]
  417d00:	ldr	x1, [sp, #192]
  417d04:	sub	x0, x1, x0
  417d08:	mov	x2, x0
  417d0c:	mov	x1, x4
  417d10:	mov	x0, x3
  417d14:	bl	4015d0 <strncmp@plt>
  417d18:	cmp	w0, #0x0
  417d1c:	b.ne	417de0 <printf@plt+0x16650>  // b.any
  417d20:	ldr	x0, [sp, #40]
  417d24:	ldr	x0, [x0, #32]
  417d28:	ldr	x1, [sp, #192]
  417d2c:	sub	x0, x1, x0
  417d30:	mov	w19, w0
  417d34:	ldr	x0, [sp, #184]
  417d38:	ldr	x0, [x0]
  417d3c:	bl	401490 <strlen@plt>
  417d40:	cmp	w19, w0
  417d44:	b.ne	417d64 <printf@plt+0x165d4>  // b.any
  417d48:	ldr	x0, [sp, #184]
  417d4c:	str	x0, [sp, #176]
  417d50:	ldr	w0, [sp, #160]
  417d54:	str	w0, [sp, #164]
  417d58:	mov	w0, #0x1                   	// #1
  417d5c:	str	w0, [sp, #172]
  417d60:	b	417e08 <printf@plt+0x16678>
  417d64:	ldr	x0, [sp, #176]
  417d68:	cmp	x0, #0x0
  417d6c:	b.ne	417d84 <printf@plt+0x165f4>  // b.any
  417d70:	ldr	x0, [sp, #184]
  417d74:	str	x0, [sp, #176]
  417d78:	ldr	w0, [sp, #160]
  417d7c:	str	w0, [sp, #164]
  417d80:	b	417de0 <printf@plt+0x16650>
  417d84:	ldr	w0, [sp, #88]
  417d88:	cmp	w0, #0x0
  417d8c:	b.ne	417dd8 <printf@plt+0x16648>  // b.any
  417d90:	ldr	x0, [sp, #176]
  417d94:	ldr	w1, [x0, #8]
  417d98:	ldr	x0, [sp, #184]
  417d9c:	ldr	w0, [x0, #8]
  417da0:	cmp	w1, w0
  417da4:	b.ne	417dd8 <printf@plt+0x16648>  // b.any
  417da8:	ldr	x0, [sp, #176]
  417dac:	ldr	x1, [x0, #16]
  417db0:	ldr	x0, [sp, #184]
  417db4:	ldr	x0, [x0, #16]
  417db8:	cmp	x1, x0
  417dbc:	b.ne	417dd8 <printf@plt+0x16648>  // b.any
  417dc0:	ldr	x0, [sp, #176]
  417dc4:	ldr	w1, [x0, #24]
  417dc8:	ldr	x0, [sp, #184]
  417dcc:	ldr	w0, [x0, #24]
  417dd0:	cmp	w1, w0
  417dd4:	b.eq	417de0 <printf@plt+0x16650>  // b.none
  417dd8:	mov	w0, #0x1                   	// #1
  417ddc:	str	w0, [sp, #168]
  417de0:	ldr	x0, [sp, #184]
  417de4:	add	x0, x0, #0x20
  417de8:	str	x0, [sp, #184]
  417dec:	ldr	w0, [sp, #160]
  417df0:	add	w0, w0, #0x1
  417df4:	str	w0, [sp, #160]
  417df8:	ldr	x0, [sp, #184]
  417dfc:	ldr	x0, [x0]
  417e00:	cmp	x0, #0x0
  417e04:	b.ne	417ce8 <printf@plt+0x16558>  // b.any
  417e08:	ldr	w0, [sp, #168]
  417e0c:	cmp	w0, #0x0
  417e10:	b.eq	417eb4 <printf@plt+0x16724>  // b.none
  417e14:	ldr	w0, [sp, #172]
  417e18:	cmp	w0, #0x0
  417e1c:	b.ne	417eb4 <printf@plt+0x16724>  // b.any
  417e20:	ldr	w0, [sp, #204]
  417e24:	cmp	w0, #0x0
  417e28:	b.eq	417e70 <printf@plt+0x166e0>  // b.none
  417e2c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  417e30:	add	x0, x0, #0xa18
  417e34:	ldr	x4, [x0]
  417e38:	ldr	x0, [sp, #80]
  417e3c:	ldr	x2, [x0]
  417e40:	ldr	x0, [sp, #40]
  417e44:	ldr	w0, [x0]
  417e48:	sxtw	x0, w0
  417e4c:	lsl	x0, x0, #3
  417e50:	ldr	x1, [sp, #80]
  417e54:	add	x0, x1, x0
  417e58:	ldr	x0, [x0]
  417e5c:	mov	x3, x0
  417e60:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  417e64:	add	x1, x0, #0x898
  417e68:	mov	x0, x4
  417e6c:	bl	4014a0 <fprintf@plt>
  417e70:	ldr	x0, [sp, #40]
  417e74:	ldr	x19, [x0, #32]
  417e78:	ldr	x0, [sp, #40]
  417e7c:	ldr	x0, [x0, #32]
  417e80:	bl	401490 <strlen@plt>
  417e84:	add	x1, x19, x0
  417e88:	ldr	x0, [sp, #40]
  417e8c:	str	x1, [x0, #32]
  417e90:	ldr	x0, [sp, #40]
  417e94:	ldr	w0, [x0]
  417e98:	add	w1, w0, #0x1
  417e9c:	ldr	x0, [sp, #40]
  417ea0:	str	w1, [x0]
  417ea4:	ldr	x0, [sp, #40]
  417ea8:	str	wzr, [x0, #8]
  417eac:	mov	w0, #0x3f                  	// #63
  417eb0:	b	418a5c <printf@plt+0x172cc>
  417eb4:	ldr	x0, [sp, #176]
  417eb8:	cmp	x0, #0x0
  417ebc:	b.eq	418184 <printf@plt+0x169f4>  // b.none
  417ec0:	ldr	w0, [sp, #164]
  417ec4:	str	w0, [sp, #160]
  417ec8:	ldr	x0, [sp, #40]
  417ecc:	ldr	w0, [x0]
  417ed0:	add	w1, w0, #0x1
  417ed4:	ldr	x0, [sp, #40]
  417ed8:	str	w1, [x0]
  417edc:	ldr	x0, [sp, #192]
  417ee0:	ldrb	w0, [x0]
  417ee4:	cmp	w0, #0x0
  417ee8:	b.eq	418018 <printf@plt+0x16888>  // b.none
  417eec:	ldr	x0, [sp, #176]
  417ef0:	ldr	w0, [x0, #8]
  417ef4:	cmp	w0, #0x0
  417ef8:	b.eq	417f10 <printf@plt+0x16780>  // b.none
  417efc:	ldr	x0, [sp, #192]
  417f00:	add	x1, x0, #0x1
  417f04:	ldr	x0, [sp, #40]
  417f08:	str	x1, [x0, #16]
  417f0c:	b	418114 <printf@plt+0x16984>
  417f10:	ldr	w0, [sp, #204]
  417f14:	cmp	w0, #0x0
  417f18:	b.eq	417fe0 <printf@plt+0x16850>  // b.none
  417f1c:	ldr	x0, [sp, #40]
  417f20:	ldr	w0, [x0]
  417f24:	sxtw	x0, w0
  417f28:	lsl	x0, x0, #3
  417f2c:	sub	x0, x0, #0x8
  417f30:	ldr	x1, [sp, #80]
  417f34:	add	x0, x1, x0
  417f38:	ldr	x0, [x0]
  417f3c:	add	x0, x0, #0x1
  417f40:	ldrb	w0, [x0]
  417f44:	cmp	w0, #0x2d
  417f48:	b.ne	417f84 <printf@plt+0x167f4>  // b.any
  417f4c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  417f50:	add	x0, x0, #0xa18
  417f54:	ldr	x4, [x0]
  417f58:	ldr	x0, [sp, #80]
  417f5c:	ldr	x1, [x0]
  417f60:	ldr	x0, [sp, #176]
  417f64:	ldr	x0, [x0]
  417f68:	mov	x3, x0
  417f6c:	mov	x2, x1
  417f70:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  417f74:	add	x1, x0, #0x8b8
  417f78:	mov	x0, x4
  417f7c:	bl	4014a0 <fprintf@plt>
  417f80:	b	417fe0 <printf@plt+0x16850>
  417f84:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  417f88:	add	x0, x0, #0xa18
  417f8c:	ldr	x5, [x0]
  417f90:	ldr	x0, [sp, #80]
  417f94:	ldr	x2, [x0]
  417f98:	ldr	x0, [sp, #40]
  417f9c:	ldr	w0, [x0]
  417fa0:	sxtw	x0, w0
  417fa4:	lsl	x0, x0, #3
  417fa8:	sub	x0, x0, #0x8
  417fac:	ldr	x1, [sp, #80]
  417fb0:	add	x0, x1, x0
  417fb4:	ldr	x0, [x0]
  417fb8:	ldrb	w0, [x0]
  417fbc:	mov	w1, w0
  417fc0:	ldr	x0, [sp, #176]
  417fc4:	ldr	x0, [x0]
  417fc8:	mov	x4, x0
  417fcc:	mov	w3, w1
  417fd0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  417fd4:	add	x1, x0, #0x8e8
  417fd8:	mov	x0, x5
  417fdc:	bl	4014a0 <fprintf@plt>
  417fe0:	ldr	x0, [sp, #40]
  417fe4:	ldr	x19, [x0, #32]
  417fe8:	ldr	x0, [sp, #40]
  417fec:	ldr	x0, [x0, #32]
  417ff0:	bl	401490 <strlen@plt>
  417ff4:	add	x1, x19, x0
  417ff8:	ldr	x0, [sp, #40]
  417ffc:	str	x1, [x0, #32]
  418000:	ldr	x0, [sp, #176]
  418004:	ldr	w1, [x0, #24]
  418008:	ldr	x0, [sp, #40]
  41800c:	str	w1, [x0, #8]
  418010:	mov	w0, #0x3f                  	// #63
  418014:	b	418a5c <printf@plt+0x172cc>
  418018:	ldr	x0, [sp, #176]
  41801c:	ldr	w0, [x0, #8]
  418020:	cmp	w0, #0x1
  418024:	b.ne	418114 <printf@plt+0x16984>  // b.any
  418028:	ldr	x0, [sp, #40]
  41802c:	ldr	w0, [x0]
  418030:	ldr	w1, [sp, #92]
  418034:	cmp	w1, w0
  418038:	b.le	418070 <printf@plt+0x168e0>
  41803c:	ldr	x0, [sp, #40]
  418040:	ldr	w0, [x0]
  418044:	add	w2, w0, #0x1
  418048:	ldr	x1, [sp, #40]
  41804c:	str	w2, [x1]
  418050:	sxtw	x0, w0
  418054:	lsl	x0, x0, #3
  418058:	ldr	x1, [sp, #80]
  41805c:	add	x0, x1, x0
  418060:	ldr	x1, [x0]
  418064:	ldr	x0, [sp, #40]
  418068:	str	x1, [x0, #16]
  41806c:	b	418114 <printf@plt+0x16984>
  418070:	ldr	w0, [sp, #204]
  418074:	cmp	w0, #0x0
  418078:	b.eq	4180c4 <printf@plt+0x16934>  // b.none
  41807c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418080:	add	x0, x0, #0xa18
  418084:	ldr	x4, [x0]
  418088:	ldr	x0, [sp, #80]
  41808c:	ldr	x2, [x0]
  418090:	ldr	x0, [sp, #40]
  418094:	ldr	w0, [x0]
  418098:	sxtw	x0, w0
  41809c:	lsl	x0, x0, #3
  4180a0:	sub	x0, x0, #0x8
  4180a4:	ldr	x1, [sp, #80]
  4180a8:	add	x0, x1, x0
  4180ac:	ldr	x0, [x0]
  4180b0:	mov	x3, x0
  4180b4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4180b8:	add	x1, x0, #0x918
  4180bc:	mov	x0, x4
  4180c0:	bl	4014a0 <fprintf@plt>
  4180c4:	ldr	x0, [sp, #40]
  4180c8:	ldr	x19, [x0, #32]
  4180cc:	ldr	x0, [sp, #40]
  4180d0:	ldr	x0, [x0, #32]
  4180d4:	bl	401490 <strlen@plt>
  4180d8:	add	x1, x19, x0
  4180dc:	ldr	x0, [sp, #40]
  4180e0:	str	x1, [x0, #32]
  4180e4:	ldr	x0, [sp, #176]
  4180e8:	ldr	w1, [x0, #24]
  4180ec:	ldr	x0, [sp, #40]
  4180f0:	str	w1, [x0, #8]
  4180f4:	ldr	x0, [sp, #72]
  4180f8:	ldrb	w0, [x0]
  4180fc:	cmp	w0, #0x3a
  418100:	b.ne	41810c <printf@plt+0x1697c>  // b.any
  418104:	mov	w0, #0x3a                  	// #58
  418108:	b	418a5c <printf@plt+0x172cc>
  41810c:	mov	w0, #0x3f                  	// #63
  418110:	b	418a5c <printf@plt+0x172cc>
  418114:	ldr	x0, [sp, #40]
  418118:	ldr	x19, [x0, #32]
  41811c:	ldr	x0, [sp, #40]
  418120:	ldr	x0, [x0, #32]
  418124:	bl	401490 <strlen@plt>
  418128:	add	x1, x19, x0
  41812c:	ldr	x0, [sp, #40]
  418130:	str	x1, [x0, #32]
  418134:	ldr	x0, [sp, #56]
  418138:	cmp	x0, #0x0
  41813c:	b.eq	41814c <printf@plt+0x169bc>  // b.none
  418140:	ldr	x0, [sp, #56]
  418144:	ldr	w1, [sp, #160]
  418148:	str	w1, [x0]
  41814c:	ldr	x0, [sp, #176]
  418150:	ldr	x0, [x0, #16]
  418154:	cmp	x0, #0x0
  418158:	b.eq	418178 <printf@plt+0x169e8>  // b.none
  41815c:	ldr	x0, [sp, #176]
  418160:	ldr	x0, [x0, #16]
  418164:	ldr	x1, [sp, #176]
  418168:	ldr	w1, [x1, #24]
  41816c:	str	w1, [x0]
  418170:	mov	w0, #0x0                   	// #0
  418174:	b	418a5c <printf@plt+0x172cc>
  418178:	ldr	x0, [sp, #176]
  41817c:	ldr	w0, [x0, #24]
  418180:	b	418a5c <printf@plt+0x172cc>
  418184:	ldr	w0, [sp, #88]
  418188:	cmp	w0, #0x0
  41818c:	b.eq	4181dc <printf@plt+0x16a4c>  // b.none
  418190:	ldr	x0, [sp, #40]
  418194:	ldr	w0, [x0]
  418198:	sxtw	x0, w0
  41819c:	lsl	x0, x0, #3
  4181a0:	ldr	x1, [sp, #80]
  4181a4:	add	x0, x1, x0
  4181a8:	ldr	x0, [x0]
  4181ac:	add	x0, x0, #0x1
  4181b0:	ldrb	w0, [x0]
  4181b4:	cmp	w0, #0x2d
  4181b8:	b.eq	4181dc <printf@plt+0x16a4c>  // b.none
  4181bc:	ldr	x0, [sp, #40]
  4181c0:	ldr	x0, [x0, #32]
  4181c4:	ldrb	w0, [x0]
  4181c8:	mov	w1, w0
  4181cc:	ldr	x0, [sp, #72]
  4181d0:	bl	401520 <strchr@plt>
  4181d4:	cmp	x0, #0x0
  4181d8:	b.ne	4182d8 <printf@plt+0x16b48>  // b.any
  4181dc:	ldr	w0, [sp, #204]
  4181e0:	cmp	w0, #0x0
  4181e4:	b.eq	4182a4 <printf@plt+0x16b14>  // b.none
  4181e8:	ldr	x0, [sp, #40]
  4181ec:	ldr	w0, [x0]
  4181f0:	sxtw	x0, w0
  4181f4:	lsl	x0, x0, #3
  4181f8:	ldr	x1, [sp, #80]
  4181fc:	add	x0, x1, x0
  418200:	ldr	x0, [x0]
  418204:	add	x0, x0, #0x1
  418208:	ldrb	w0, [x0]
  41820c:	cmp	w0, #0x2d
  418210:	b.ne	41824c <printf@plt+0x16abc>  // b.any
  418214:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418218:	add	x0, x0, #0xa18
  41821c:	ldr	x4, [x0]
  418220:	ldr	x0, [sp, #80]
  418224:	ldr	x1, [x0]
  418228:	ldr	x0, [sp, #40]
  41822c:	ldr	x0, [x0, #32]
  418230:	mov	x3, x0
  418234:	mov	x2, x1
  418238:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  41823c:	add	x1, x0, #0x940
  418240:	mov	x0, x4
  418244:	bl	4014a0 <fprintf@plt>
  418248:	b	4182a4 <printf@plt+0x16b14>
  41824c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418250:	add	x0, x0, #0xa18
  418254:	ldr	x5, [x0]
  418258:	ldr	x0, [sp, #80]
  41825c:	ldr	x2, [x0]
  418260:	ldr	x0, [sp, #40]
  418264:	ldr	w0, [x0]
  418268:	sxtw	x0, w0
  41826c:	lsl	x0, x0, #3
  418270:	ldr	x1, [sp, #80]
  418274:	add	x0, x1, x0
  418278:	ldr	x0, [x0]
  41827c:	ldrb	w0, [x0]
  418280:	mov	w1, w0
  418284:	ldr	x0, [sp, #40]
  418288:	ldr	x0, [x0, #32]
  41828c:	mov	x4, x0
  418290:	mov	w3, w1
  418294:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  418298:	add	x1, x0, #0x960
  41829c:	mov	x0, x5
  4182a0:	bl	4014a0 <fprintf@plt>
  4182a4:	ldr	x0, [sp, #40]
  4182a8:	adrp	x1, 423000 <_ZdlPvm@@Base+0x9bdc>
  4182ac:	add	x1, x1, #0x980
  4182b0:	str	x1, [x0, #32]
  4182b4:	ldr	x0, [sp, #40]
  4182b8:	ldr	w0, [x0]
  4182bc:	add	w1, w0, #0x1
  4182c0:	ldr	x0, [sp, #40]
  4182c4:	str	w1, [x0]
  4182c8:	ldr	x0, [sp, #40]
  4182cc:	str	wzr, [x0, #8]
  4182d0:	mov	w0, #0x3f                  	// #63
  4182d4:	b	418a5c <printf@plt+0x172cc>
  4182d8:	ldr	x0, [sp, #40]
  4182dc:	ldr	x0, [x0, #32]
  4182e0:	add	x2, x0, #0x1
  4182e4:	ldr	x1, [sp, #40]
  4182e8:	str	x2, [x1, #32]
  4182ec:	ldrb	w0, [x0]
  4182f0:	strb	w0, [sp, #159]
  4182f4:	ldrb	w0, [sp, #159]
  4182f8:	mov	w1, w0
  4182fc:	ldr	x0, [sp, #72]
  418300:	bl	401520 <strchr@plt>
  418304:	str	x0, [sp, #104]
  418308:	ldr	x0, [sp, #40]
  41830c:	ldr	x0, [x0, #32]
  418310:	ldrb	w0, [x0]
  418314:	cmp	w0, #0x0
  418318:	b.ne	418330 <printf@plt+0x16ba0>  // b.any
  41831c:	ldr	x0, [sp, #40]
  418320:	ldr	w0, [x0]
  418324:	add	w1, w0, #0x1
  418328:	ldr	x0, [sp, #40]
  41832c:	str	w1, [x0]
  418330:	ldr	x0, [sp, #104]
  418334:	cmp	x0, #0x0
  418338:	b.eq	418348 <printf@plt+0x16bb8>  // b.none
  41833c:	ldrb	w0, [sp, #159]
  418340:	cmp	w0, #0x3a
  418344:	b.ne	4183dc <printf@plt+0x16c4c>  // b.any
  418348:	ldr	w0, [sp, #204]
  41834c:	cmp	w0, #0x0
  418350:	b.eq	4183c8 <printf@plt+0x16c38>  // b.none
  418354:	ldr	x0, [sp, #40]
  418358:	ldr	w0, [x0, #44]
  41835c:	cmp	w0, #0x0
  418360:	b.eq	418398 <printf@plt+0x16c08>  // b.none
  418364:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418368:	add	x0, x0, #0xa18
  41836c:	ldr	x4, [x0]
  418370:	ldr	x0, [sp, #80]
  418374:	ldr	x0, [x0]
  418378:	ldrb	w1, [sp, #159]
  41837c:	mov	w3, w1
  418380:	mov	x2, x0
  418384:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  418388:	add	x1, x0, #0x988
  41838c:	mov	x0, x4
  418390:	bl	4014a0 <fprintf@plt>
  418394:	b	4183c8 <printf@plt+0x16c38>
  418398:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  41839c:	add	x0, x0, #0xa18
  4183a0:	ldr	x4, [x0]
  4183a4:	ldr	x0, [sp, #80]
  4183a8:	ldr	x0, [x0]
  4183ac:	ldrb	w1, [sp, #159]
  4183b0:	mov	w3, w1
  4183b4:	mov	x2, x0
  4183b8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4183bc:	add	x1, x0, #0x9a8
  4183c0:	mov	x0, x4
  4183c4:	bl	4014a0 <fprintf@plt>
  4183c8:	ldrb	w1, [sp, #159]
  4183cc:	ldr	x0, [sp, #40]
  4183d0:	str	w1, [x0, #8]
  4183d4:	mov	w0, #0x3f                  	// #63
  4183d8:	b	418a5c <printf@plt+0x172cc>
  4183dc:	ldr	x0, [sp, #104]
  4183e0:	ldrb	w0, [x0]
  4183e4:	cmp	w0, #0x57
  4183e8:	b.ne	4188e8 <printf@plt+0x17158>  // b.any
  4183ec:	ldr	x0, [sp, #104]
  4183f0:	add	x0, x0, #0x1
  4183f4:	ldrb	w0, [x0]
  4183f8:	cmp	w0, #0x3b
  4183fc:	b.ne	4188e8 <printf@plt+0x17158>  // b.any
  418400:	str	xzr, [sp, #128]
  418404:	str	wzr, [sp, #124]
  418408:	str	wzr, [sp, #120]
  41840c:	str	wzr, [sp, #116]
  418410:	ldr	x0, [sp, #40]
  418414:	ldr	x0, [x0, #32]
  418418:	ldrb	w0, [x0]
  41841c:	cmp	w0, #0x0
  418420:	b.eq	41844c <printf@plt+0x16cbc>  // b.none
  418424:	ldr	x0, [sp, #40]
  418428:	ldr	x1, [x0, #32]
  41842c:	ldr	x0, [sp, #40]
  418430:	str	x1, [x0, #16]
  418434:	ldr	x0, [sp, #40]
  418438:	ldr	w0, [x0]
  41843c:	add	w1, w0, #0x1
  418440:	ldr	x0, [sp, #40]
  418444:	str	w1, [x0]
  418448:	b	418504 <printf@plt+0x16d74>
  41844c:	ldr	x0, [sp, #40]
  418450:	ldr	w0, [x0]
  418454:	ldr	w1, [sp, #92]
  418458:	cmp	w1, w0
  41845c:	b.ne	4184d4 <printf@plt+0x16d44>  // b.any
  418460:	ldr	w0, [sp, #204]
  418464:	cmp	w0, #0x0
  418468:	b.eq	41849c <printf@plt+0x16d0c>  // b.none
  41846c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418470:	add	x0, x0, #0xa18
  418474:	ldr	x4, [x0]
  418478:	ldr	x0, [sp, #80]
  41847c:	ldr	x0, [x0]
  418480:	ldrb	w1, [sp, #159]
  418484:	mov	w3, w1
  418488:	mov	x2, x0
  41848c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  418490:	add	x1, x0, #0x9c8
  418494:	mov	x0, x4
  418498:	bl	4014a0 <fprintf@plt>
  41849c:	ldrb	w1, [sp, #159]
  4184a0:	ldr	x0, [sp, #40]
  4184a4:	str	w1, [x0, #8]
  4184a8:	ldr	x0, [sp, #72]
  4184ac:	ldrb	w0, [x0]
  4184b0:	cmp	w0, #0x3a
  4184b4:	b.ne	4184c4 <printf@plt+0x16d34>  // b.any
  4184b8:	mov	w0, #0x3a                  	// #58
  4184bc:	strb	w0, [sp, #159]
  4184c0:	b	4184cc <printf@plt+0x16d3c>
  4184c4:	mov	w0, #0x3f                  	// #63
  4184c8:	strb	w0, [sp, #159]
  4184cc:	ldrb	w0, [sp, #159]
  4184d0:	b	418a5c <printf@plt+0x172cc>
  4184d4:	ldr	x0, [sp, #40]
  4184d8:	ldr	w0, [x0]
  4184dc:	add	w2, w0, #0x1
  4184e0:	ldr	x1, [sp, #40]
  4184e4:	str	w2, [x1]
  4184e8:	sxtw	x0, w0
  4184ec:	lsl	x0, x0, #3
  4184f0:	ldr	x1, [sp, #80]
  4184f4:	add	x0, x1, x0
  4184f8:	ldr	x1, [x0]
  4184fc:	ldr	x0, [sp, #40]
  418500:	str	x1, [x0, #16]
  418504:	ldr	x0, [sp, #40]
  418508:	ldr	x0, [x0, #16]
  41850c:	str	x0, [sp, #144]
  418510:	ldr	x0, [sp, #40]
  418514:	ldr	x1, [sp, #144]
  418518:	str	x1, [x0, #32]
  41851c:	b	41852c <printf@plt+0x16d9c>
  418520:	ldr	x0, [sp, #144]
  418524:	add	x0, x0, #0x1
  418528:	str	x0, [sp, #144]
  41852c:	ldr	x0, [sp, #144]
  418530:	ldrb	w0, [x0]
  418534:	cmp	w0, #0x0
  418538:	b.eq	41854c <printf@plt+0x16dbc>  // b.none
  41853c:	ldr	x0, [sp, #144]
  418540:	ldrb	w0, [x0]
  418544:	cmp	w0, #0x3d
  418548:	b.ne	418520 <printf@plt+0x16d90>  // b.any
  41854c:	ldr	x0, [sp, #64]
  418550:	str	x0, [sp, #136]
  418554:	str	wzr, [sp, #112]
  418558:	b	418618 <printf@plt+0x16e88>
  41855c:	ldr	x0, [sp, #136]
  418560:	ldr	x3, [x0]
  418564:	ldr	x0, [sp, #40]
  418568:	ldr	x4, [x0, #32]
  41856c:	ldr	x0, [sp, #40]
  418570:	ldr	x0, [x0, #32]
  418574:	ldr	x1, [sp, #144]
  418578:	sub	x0, x1, x0
  41857c:	mov	x2, x0
  418580:	mov	x1, x4
  418584:	mov	x0, x3
  418588:	bl	4015d0 <strncmp@plt>
  41858c:	cmp	w0, #0x0
  418590:	b.ne	418600 <printf@plt+0x16e70>  // b.any
  418594:	ldr	x0, [sp, #40]
  418598:	ldr	x0, [x0, #32]
  41859c:	ldr	x1, [sp, #144]
  4185a0:	sub	x0, x1, x0
  4185a4:	mov	w19, w0
  4185a8:	ldr	x0, [sp, #136]
  4185ac:	ldr	x0, [x0]
  4185b0:	bl	401490 <strlen@plt>
  4185b4:	cmp	x19, x0
  4185b8:	b.ne	4185d8 <printf@plt+0x16e48>  // b.any
  4185bc:	ldr	x0, [sp, #136]
  4185c0:	str	x0, [sp, #128]
  4185c4:	ldr	w0, [sp, #112]
  4185c8:	str	w0, [sp, #116]
  4185cc:	mov	w0, #0x1                   	// #1
  4185d0:	str	w0, [sp, #124]
  4185d4:	b	418628 <printf@plt+0x16e98>
  4185d8:	ldr	x0, [sp, #128]
  4185dc:	cmp	x0, #0x0
  4185e0:	b.ne	4185f8 <printf@plt+0x16e68>  // b.any
  4185e4:	ldr	x0, [sp, #136]
  4185e8:	str	x0, [sp, #128]
  4185ec:	ldr	w0, [sp, #112]
  4185f0:	str	w0, [sp, #116]
  4185f4:	b	418600 <printf@plt+0x16e70>
  4185f8:	mov	w0, #0x1                   	// #1
  4185fc:	str	w0, [sp, #120]
  418600:	ldr	x0, [sp, #136]
  418604:	add	x0, x0, #0x20
  418608:	str	x0, [sp, #136]
  41860c:	ldr	w0, [sp, #112]
  418610:	add	w0, w0, #0x1
  418614:	str	w0, [sp, #112]
  418618:	ldr	x0, [sp, #136]
  41861c:	ldr	x0, [x0]
  418620:	cmp	x0, #0x0
  418624:	b.ne	41855c <printf@plt+0x16dcc>  // b.any
  418628:	ldr	w0, [sp, #120]
  41862c:	cmp	w0, #0x0
  418630:	b.eq	4186cc <printf@plt+0x16f3c>  // b.none
  418634:	ldr	w0, [sp, #124]
  418638:	cmp	w0, #0x0
  41863c:	b.ne	4186cc <printf@plt+0x16f3c>  // b.any
  418640:	ldr	w0, [sp, #204]
  418644:	cmp	w0, #0x0
  418648:	b.eq	418690 <printf@plt+0x16f00>  // b.none
  41864c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418650:	add	x0, x0, #0xa18
  418654:	ldr	x4, [x0]
  418658:	ldr	x0, [sp, #80]
  41865c:	ldr	x2, [x0]
  418660:	ldr	x0, [sp, #40]
  418664:	ldr	w0, [x0]
  418668:	sxtw	x0, w0
  41866c:	lsl	x0, x0, #3
  418670:	ldr	x1, [sp, #80]
  418674:	add	x0, x1, x0
  418678:	ldr	x0, [x0]
  41867c:	mov	x3, x0
  418680:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  418684:	add	x1, x0, #0x9f0
  418688:	mov	x0, x4
  41868c:	bl	4014a0 <fprintf@plt>
  418690:	ldr	x0, [sp, #40]
  418694:	ldr	x19, [x0, #32]
  418698:	ldr	x0, [sp, #40]
  41869c:	ldr	x0, [x0, #32]
  4186a0:	bl	401490 <strlen@plt>
  4186a4:	add	x1, x19, x0
  4186a8:	ldr	x0, [sp, #40]
  4186ac:	str	x1, [x0, #32]
  4186b0:	ldr	x0, [sp, #40]
  4186b4:	ldr	w0, [x0]
  4186b8:	add	w1, w0, #0x1
  4186bc:	ldr	x0, [sp, #40]
  4186c0:	str	w1, [x0]
  4186c4:	mov	w0, #0x3f                  	// #63
  4186c8:	b	418a5c <printf@plt+0x172cc>
  4186cc:	ldr	x0, [sp, #128]
  4186d0:	cmp	x0, #0x0
  4186d4:	b.eq	4188d8 <printf@plt+0x17148>  // b.none
  4186d8:	ldr	w0, [sp, #116]
  4186dc:	str	w0, [sp, #112]
  4186e0:	ldr	x0, [sp, #144]
  4186e4:	ldrb	w0, [x0]
  4186e8:	cmp	w0, #0x0
  4186ec:	b.eq	41877c <printf@plt+0x16fec>  // b.none
  4186f0:	ldr	x0, [sp, #128]
  4186f4:	ldr	w0, [x0, #8]
  4186f8:	cmp	w0, #0x0
  4186fc:	b.eq	418714 <printf@plt+0x16f84>  // b.none
  418700:	ldr	x0, [sp, #144]
  418704:	add	x1, x0, #0x1
  418708:	ldr	x0, [sp, #40]
  41870c:	str	x1, [x0, #16]
  418710:	b	418868 <printf@plt+0x170d8>
  418714:	ldr	w0, [sp, #204]
  418718:	cmp	w0, #0x0
  41871c:	b.eq	418754 <printf@plt+0x16fc4>  // b.none
  418720:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418724:	add	x0, x0, #0xa18
  418728:	ldr	x4, [x0]
  41872c:	ldr	x0, [sp, #80]
  418730:	ldr	x1, [x0]
  418734:	ldr	x0, [sp, #128]
  418738:	ldr	x0, [x0]
  41873c:	mov	x3, x0
  418740:	mov	x2, x1
  418744:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  418748:	add	x1, x0, #0xa18
  41874c:	mov	x0, x4
  418750:	bl	4014a0 <fprintf@plt>
  418754:	ldr	x0, [sp, #40]
  418758:	ldr	x19, [x0, #32]
  41875c:	ldr	x0, [sp, #40]
  418760:	ldr	x0, [x0, #32]
  418764:	bl	401490 <strlen@plt>
  418768:	add	x1, x19, x0
  41876c:	ldr	x0, [sp, #40]
  418770:	str	x1, [x0, #32]
  418774:	mov	w0, #0x3f                  	// #63
  418778:	b	418a5c <printf@plt+0x172cc>
  41877c:	ldr	x0, [sp, #128]
  418780:	ldr	w0, [x0, #8]
  418784:	cmp	w0, #0x1
  418788:	b.ne	418868 <printf@plt+0x170d8>  // b.any
  41878c:	ldr	x0, [sp, #40]
  418790:	ldr	w0, [x0]
  418794:	ldr	w1, [sp, #92]
  418798:	cmp	w1, w0
  41879c:	b.le	4187d4 <printf@plt+0x17044>
  4187a0:	ldr	x0, [sp, #40]
  4187a4:	ldr	w0, [x0]
  4187a8:	add	w2, w0, #0x1
  4187ac:	ldr	x1, [sp, #40]
  4187b0:	str	w2, [x1]
  4187b4:	sxtw	x0, w0
  4187b8:	lsl	x0, x0, #3
  4187bc:	ldr	x1, [sp, #80]
  4187c0:	add	x0, x1, x0
  4187c4:	ldr	x1, [x0]
  4187c8:	ldr	x0, [sp, #40]
  4187cc:	str	x1, [x0, #16]
  4187d0:	b	418868 <printf@plt+0x170d8>
  4187d4:	ldr	w0, [sp, #204]
  4187d8:	cmp	w0, #0x0
  4187dc:	b.eq	418828 <printf@plt+0x17098>  // b.none
  4187e0:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4187e4:	add	x0, x0, #0xa18
  4187e8:	ldr	x4, [x0]
  4187ec:	ldr	x0, [sp, #80]
  4187f0:	ldr	x2, [x0]
  4187f4:	ldr	x0, [sp, #40]
  4187f8:	ldr	w0, [x0]
  4187fc:	sxtw	x0, w0
  418800:	lsl	x0, x0, #3
  418804:	sub	x0, x0, #0x8
  418808:	ldr	x1, [sp, #80]
  41880c:	add	x0, x1, x0
  418810:	ldr	x0, [x0]
  418814:	mov	x3, x0
  418818:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  41881c:	add	x1, x0, #0x918
  418820:	mov	x0, x4
  418824:	bl	4014a0 <fprintf@plt>
  418828:	ldr	x0, [sp, #40]
  41882c:	ldr	x19, [x0, #32]
  418830:	ldr	x0, [sp, #40]
  418834:	ldr	x0, [x0, #32]
  418838:	bl	401490 <strlen@plt>
  41883c:	add	x1, x19, x0
  418840:	ldr	x0, [sp, #40]
  418844:	str	x1, [x0, #32]
  418848:	ldr	x0, [sp, #72]
  41884c:	ldrb	w0, [x0]
  418850:	cmp	w0, #0x3a
  418854:	b.ne	418860 <printf@plt+0x170d0>  // b.any
  418858:	mov	w0, #0x3a                  	// #58
  41885c:	b	418a5c <printf@plt+0x172cc>
  418860:	mov	w0, #0x3f                  	// #63
  418864:	b	418a5c <printf@plt+0x172cc>
  418868:	ldr	x0, [sp, #40]
  41886c:	ldr	x19, [x0, #32]
  418870:	ldr	x0, [sp, #40]
  418874:	ldr	x0, [x0, #32]
  418878:	bl	401490 <strlen@plt>
  41887c:	add	x1, x19, x0
  418880:	ldr	x0, [sp, #40]
  418884:	str	x1, [x0, #32]
  418888:	ldr	x0, [sp, #56]
  41888c:	cmp	x0, #0x0
  418890:	b.eq	4188a0 <printf@plt+0x17110>  // b.none
  418894:	ldr	x0, [sp, #56]
  418898:	ldr	w1, [sp, #112]
  41889c:	str	w1, [x0]
  4188a0:	ldr	x0, [sp, #128]
  4188a4:	ldr	x0, [x0, #16]
  4188a8:	cmp	x0, #0x0
  4188ac:	b.eq	4188cc <printf@plt+0x1713c>  // b.none
  4188b0:	ldr	x0, [sp, #128]
  4188b4:	ldr	x0, [x0, #16]
  4188b8:	ldr	x1, [sp, #128]
  4188bc:	ldr	w1, [x1, #24]
  4188c0:	str	w1, [x0]
  4188c4:	mov	w0, #0x0                   	// #0
  4188c8:	b	418a5c <printf@plt+0x172cc>
  4188cc:	ldr	x0, [sp, #128]
  4188d0:	ldr	w0, [x0, #24]
  4188d4:	b	418a5c <printf@plt+0x172cc>
  4188d8:	ldr	x0, [sp, #40]
  4188dc:	str	xzr, [x0, #32]
  4188e0:	mov	w0, #0x57                  	// #87
  4188e4:	b	418a5c <printf@plt+0x172cc>
  4188e8:	ldr	x0, [sp, #104]
  4188ec:	add	x0, x0, #0x1
  4188f0:	ldrb	w0, [x0]
  4188f4:	cmp	w0, #0x3a
  4188f8:	b.ne	418a58 <printf@plt+0x172c8>  // b.any
  4188fc:	ldr	x0, [sp, #104]
  418900:	add	x0, x0, #0x2
  418904:	ldrb	w0, [x0]
  418908:	cmp	w0, #0x3a
  41890c:	b.ne	418960 <printf@plt+0x171d0>  // b.any
  418910:	ldr	x0, [sp, #40]
  418914:	ldr	x0, [x0, #32]
  418918:	ldrb	w0, [x0]
  41891c:	cmp	w0, #0x0
  418920:	b.eq	41894c <printf@plt+0x171bc>  // b.none
  418924:	ldr	x0, [sp, #40]
  418928:	ldr	x1, [x0, #32]
  41892c:	ldr	x0, [sp, #40]
  418930:	str	x1, [x0, #16]
  418934:	ldr	x0, [sp, #40]
  418938:	ldr	w0, [x0]
  41893c:	add	w1, w0, #0x1
  418940:	ldr	x0, [sp, #40]
  418944:	str	w1, [x0]
  418948:	b	418954 <printf@plt+0x171c4>
  41894c:	ldr	x0, [sp, #40]
  418950:	str	xzr, [x0, #16]
  418954:	ldr	x0, [sp, #40]
  418958:	str	xzr, [x0, #32]
  41895c:	b	418a58 <printf@plt+0x172c8>
  418960:	ldr	x0, [sp, #40]
  418964:	ldr	x0, [x0, #32]
  418968:	ldrb	w0, [x0]
  41896c:	cmp	w0, #0x0
  418970:	b.eq	41899c <printf@plt+0x1720c>  // b.none
  418974:	ldr	x0, [sp, #40]
  418978:	ldr	x1, [x0, #32]
  41897c:	ldr	x0, [sp, #40]
  418980:	str	x1, [x0, #16]
  418984:	ldr	x0, [sp, #40]
  418988:	ldr	w0, [x0]
  41898c:	add	w1, w0, #0x1
  418990:	ldr	x0, [sp, #40]
  418994:	str	w1, [x0]
  418998:	b	418a50 <printf@plt+0x172c0>
  41899c:	ldr	x0, [sp, #40]
  4189a0:	ldr	w0, [x0]
  4189a4:	ldr	w1, [sp, #92]
  4189a8:	cmp	w1, w0
  4189ac:	b.ne	418a20 <printf@plt+0x17290>  // b.any
  4189b0:	ldr	w0, [sp, #204]
  4189b4:	cmp	w0, #0x0
  4189b8:	b.eq	4189ec <printf@plt+0x1725c>  // b.none
  4189bc:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4189c0:	add	x0, x0, #0xa18
  4189c4:	ldr	x4, [x0]
  4189c8:	ldr	x0, [sp, #80]
  4189cc:	ldr	x0, [x0]
  4189d0:	ldrb	w1, [sp, #159]
  4189d4:	mov	w3, w1
  4189d8:	mov	x2, x0
  4189dc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4189e0:	add	x1, x0, #0x9c8
  4189e4:	mov	x0, x4
  4189e8:	bl	4014a0 <fprintf@plt>
  4189ec:	ldrb	w1, [sp, #159]
  4189f0:	ldr	x0, [sp, #40]
  4189f4:	str	w1, [x0, #8]
  4189f8:	ldr	x0, [sp, #72]
  4189fc:	ldrb	w0, [x0]
  418a00:	cmp	w0, #0x3a
  418a04:	b.ne	418a14 <printf@plt+0x17284>  // b.any
  418a08:	mov	w0, #0x3a                  	// #58
  418a0c:	strb	w0, [sp, #159]
  418a10:	b	418a50 <printf@plt+0x172c0>
  418a14:	mov	w0, #0x3f                  	// #63
  418a18:	strb	w0, [sp, #159]
  418a1c:	b	418a50 <printf@plt+0x172c0>
  418a20:	ldr	x0, [sp, #40]
  418a24:	ldr	w0, [x0]
  418a28:	add	w2, w0, #0x1
  418a2c:	ldr	x1, [sp, #40]
  418a30:	str	w2, [x1]
  418a34:	sxtw	x0, w0
  418a38:	lsl	x0, x0, #3
  418a3c:	ldr	x1, [sp, #80]
  418a40:	add	x0, x1, x0
  418a44:	ldr	x1, [x0]
  418a48:	ldr	x0, [sp, #40]
  418a4c:	str	x1, [x0, #16]
  418a50:	ldr	x0, [sp, #40]
  418a54:	str	xzr, [x0, #32]
  418a58:	ldrb	w0, [sp, #159]
  418a5c:	ldr	x19, [sp, #16]
  418a60:	ldp	x29, x30, [sp], #208
  418a64:	ret
  418a68:	stp	x29, x30, [sp, #-80]!
  418a6c:	mov	x29, sp
  418a70:	str	w0, [sp, #60]
  418a74:	str	x1, [sp, #48]
  418a78:	str	x2, [sp, #40]
  418a7c:	str	x3, [sp, #32]
  418a80:	str	x4, [sp, #24]
  418a84:	str	w5, [sp, #56]
  418a88:	str	w6, [sp, #20]
  418a8c:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418a90:	add	x0, x0, #0x8e0
  418a94:	ldr	w1, [x0]
  418a98:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418a9c:	add	x0, x0, #0xec0
  418aa0:	str	w1, [x0]
  418aa4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418aa8:	add	x0, x0, #0x8e4
  418aac:	ldr	w1, [x0]
  418ab0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418ab4:	add	x0, x0, #0xec0
  418ab8:	str	w1, [x0, #4]
  418abc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418ac0:	add	x7, x0, #0xec0
  418ac4:	ldr	w6, [sp, #20]
  418ac8:	ldr	w5, [sp, #56]
  418acc:	ldr	x4, [sp, #24]
  418ad0:	ldr	x3, [sp, #32]
  418ad4:	ldr	x2, [sp, #40]
  418ad8:	ldr	x1, [sp, #48]
  418adc:	ldr	w0, [sp, #60]
  418ae0:	bl	417760 <printf@plt+0x15fd0>
  418ae4:	str	w0, [sp, #76]
  418ae8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418aec:	add	x0, x0, #0xec0
  418af0:	ldr	w1, [x0]
  418af4:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418af8:	add	x0, x0, #0x8e0
  418afc:	str	w1, [x0]
  418b00:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418b04:	add	x0, x0, #0xec0
  418b08:	ldr	x1, [x0, #16]
  418b0c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418b10:	add	x0, x0, #0xf78
  418b14:	str	x1, [x0]
  418b18:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418b1c:	add	x0, x0, #0xec0
  418b20:	ldr	w1, [x0, #8]
  418b24:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418b28:	add	x0, x0, #0x8e8
  418b2c:	str	w1, [x0]
  418b30:	ldr	w0, [sp, #76]
  418b34:	ldp	x29, x30, [sp], #80
  418b38:	ret
  418b3c:	stp	x29, x30, [sp, #-48]!
  418b40:	mov	x29, sp
  418b44:	str	w0, [sp, #44]
  418b48:	str	x1, [sp, #32]
  418b4c:	str	x2, [sp, #24]
  418b50:	mov	w6, #0x1                   	// #1
  418b54:	mov	w5, #0x0                   	// #0
  418b58:	mov	x4, #0x0                   	// #0
  418b5c:	mov	x3, #0x0                   	// #0
  418b60:	ldr	x2, [sp, #24]
  418b64:	ldr	x1, [sp, #32]
  418b68:	ldr	w0, [sp, #44]
  418b6c:	bl	418a68 <printf@plt+0x172d8>
  418b70:	ldp	x29, x30, [sp], #48
  418b74:	ret
  418b78:	stp	x29, x30, [sp, #-64]!
  418b7c:	mov	x29, sp
  418b80:	str	w0, [sp, #60]
  418b84:	str	x1, [sp, #48]
  418b88:	str	x2, [sp, #40]
  418b8c:	str	x3, [sp, #32]
  418b90:	str	x4, [sp, #24]
  418b94:	mov	w6, #0x0                   	// #0
  418b98:	mov	w5, #0x0                   	// #0
  418b9c:	ldr	x4, [sp, #24]
  418ba0:	ldr	x3, [sp, #32]
  418ba4:	ldr	x2, [sp, #40]
  418ba8:	ldr	x1, [sp, #48]
  418bac:	ldr	w0, [sp, #60]
  418bb0:	bl	418a68 <printf@plt+0x172d8>
  418bb4:	ldp	x29, x30, [sp], #64
  418bb8:	ret
  418bbc:	stp	x29, x30, [sp, #-64]!
  418bc0:	mov	x29, sp
  418bc4:	str	w0, [sp, #60]
  418bc8:	str	x1, [sp, #48]
  418bcc:	str	x2, [sp, #40]
  418bd0:	str	x3, [sp, #32]
  418bd4:	str	x4, [sp, #24]
  418bd8:	str	x5, [sp, #16]
  418bdc:	ldr	x7, [sp, #16]
  418be0:	mov	w6, #0x0                   	// #0
  418be4:	mov	w5, #0x0                   	// #0
  418be8:	ldr	x4, [sp, #24]
  418bec:	ldr	x3, [sp, #32]
  418bf0:	ldr	x2, [sp, #40]
  418bf4:	ldr	x1, [sp, #48]
  418bf8:	ldr	w0, [sp, #60]
  418bfc:	bl	417760 <printf@plt+0x15fd0>
  418c00:	ldp	x29, x30, [sp], #64
  418c04:	ret
  418c08:	stp	x29, x30, [sp, #-64]!
  418c0c:	mov	x29, sp
  418c10:	str	w0, [sp, #60]
  418c14:	str	x1, [sp, #48]
  418c18:	str	x2, [sp, #40]
  418c1c:	str	x3, [sp, #32]
  418c20:	str	x4, [sp, #24]
  418c24:	mov	w6, #0x0                   	// #0
  418c28:	mov	w5, #0x1                   	// #1
  418c2c:	ldr	x4, [sp, #24]
  418c30:	ldr	x3, [sp, #32]
  418c34:	ldr	x2, [sp, #40]
  418c38:	ldr	x1, [sp, #48]
  418c3c:	ldr	w0, [sp, #60]
  418c40:	bl	418a68 <printf@plt+0x172d8>
  418c44:	ldp	x29, x30, [sp], #64
  418c48:	ret
  418c4c:	stp	x29, x30, [sp, #-64]!
  418c50:	mov	x29, sp
  418c54:	str	w0, [sp, #60]
  418c58:	str	x1, [sp, #48]
  418c5c:	str	x2, [sp, #40]
  418c60:	str	x3, [sp, #32]
  418c64:	str	x4, [sp, #24]
  418c68:	str	x5, [sp, #16]
  418c6c:	ldr	x7, [sp, #16]
  418c70:	mov	w6, #0x0                   	// #0
  418c74:	mov	w5, #0x1                   	// #1
  418c78:	ldr	x4, [sp, #24]
  418c7c:	ldr	x3, [sp, #32]
  418c80:	ldr	x2, [sp, #40]
  418c84:	ldr	x1, [sp, #48]
  418c88:	ldr	w0, [sp, #60]
  418c8c:	bl	417760 <printf@plt+0x15fd0>
  418c90:	ldp	x29, x30, [sp], #64
  418c94:	ret
  418c98:	stp	x29, x30, [sp, #-48]!
  418c9c:	mov	x29, sp
  418ca0:	str	x19, [sp, #16]
  418ca4:	add	x2, sp, #0x20
  418ca8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  418cac:	add	x1, x0, #0xa50
  418cb0:	mov	x0, x2
  418cb4:	bl	41a24c <_ZdlPvm@@Base+0xe28>
  418cb8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418cbc:	add	x0, x0, #0xa10
  418cc0:	ldr	x1, [x0]
  418cc4:	add	x0, sp, #0x20
  418cc8:	bl	41b158 <_ZdlPvm@@Base+0x1d34>
  418ccc:	add	x0, sp, #0x20
  418cd0:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  418cd4:	b	418cec <printf@plt+0x1755c>
  418cd8:	mov	x19, x0
  418cdc:	add	x0, sp, #0x20
  418ce0:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  418ce4:	mov	x0, x19
  418ce8:	bl	401730 <_Unwind_Resume@plt>
  418cec:	ldr	x19, [sp, #16]
  418cf0:	ldp	x29, x30, [sp], #48
  418cf4:	ret
  418cf8:	stp	x29, x30, [sp, #-48]!
  418cfc:	mov	x29, sp
  418d00:	str	x19, [sp, #16]
  418d04:	add	x2, sp, #0x20
  418d08:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  418d0c:	add	x1, x0, #0xa70
  418d10:	mov	x0, x2
  418d14:	bl	41a24c <_ZdlPvm@@Base+0xe28>
  418d18:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  418d1c:	add	x0, x0, #0xa10
  418d20:	ldr	x1, [x0]
  418d24:	add	x0, sp, #0x20
  418d28:	bl	41b158 <_ZdlPvm@@Base+0x1d34>
  418d2c:	add	x0, sp, #0x20
  418d30:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  418d34:	b	418d4c <printf@plt+0x175bc>
  418d38:	mov	x19, x0
  418d3c:	add	x0, sp, #0x20
  418d40:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  418d44:	mov	x0, x19
  418d48:	bl	401730 <_Unwind_Resume@plt>
  418d4c:	ldr	x19, [sp, #16]
  418d50:	ldp	x29, x30, [sp], #48
  418d54:	ret
  418d58:	sub	sp, sp, #0x20
  418d5c:	str	w0, [sp, #12]
  418d60:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418d64:	add	x0, x0, #0xf0c
  418d68:	str	x0, [sp, #24]
  418d6c:	ldr	w0, [sp, #12]
  418d70:	cmp	w0, #0x0
  418d74:	b.lt	418e04 <printf@plt+0x17674>  // b.tstop
  418d78:	ldr	w1, [sp, #12]
  418d7c:	mov	w0, #0x6667                	// #26215
  418d80:	movk	w0, #0x6666, lsl #16
  418d84:	smull	x0, w1, w0
  418d88:	lsr	x0, x0, #32
  418d8c:	asr	w2, w0, #2
  418d90:	asr	w0, w1, #31
  418d94:	sub	w2, w2, w0
  418d98:	mov	w0, w2
  418d9c:	lsl	w0, w0, #2
  418da0:	add	w0, w0, w2
  418da4:	lsl	w0, w0, #1
  418da8:	sub	w2, w1, w0
  418dac:	and	w0, w2, #0xff
  418db0:	ldr	x1, [sp, #24]
  418db4:	sub	x1, x1, #0x1
  418db8:	str	x1, [sp, #24]
  418dbc:	add	w0, w0, #0x30
  418dc0:	and	w1, w0, #0xff
  418dc4:	ldr	x0, [sp, #24]
  418dc8:	strb	w1, [x0]
  418dcc:	ldr	w0, [sp, #12]
  418dd0:	mov	w1, #0x6667                	// #26215
  418dd4:	movk	w1, #0x6666, lsl #16
  418dd8:	smull	x1, w0, w1
  418ddc:	lsr	x1, x1, #32
  418de0:	asr	w1, w1, #2
  418de4:	asr	w0, w0, #31
  418de8:	sub	w0, w1, w0
  418dec:	str	w0, [sp, #12]
  418df0:	ldr	w0, [sp, #12]
  418df4:	cmp	w0, #0x0
  418df8:	b.ne	418d78 <printf@plt+0x175e8>  // b.any
  418dfc:	ldr	x0, [sp, #24]
  418e00:	b	418ea8 <printf@plt+0x17718>
  418e04:	ldr	w1, [sp, #12]
  418e08:	mov	w0, #0x6667                	// #26215
  418e0c:	movk	w0, #0x6666, lsl #16
  418e10:	smull	x0, w1, w0
  418e14:	lsr	x0, x0, #32
  418e18:	asr	w2, w0, #2
  418e1c:	asr	w0, w1, #31
  418e20:	sub	w2, w2, w0
  418e24:	mov	w0, w2
  418e28:	lsl	w0, w0, #2
  418e2c:	add	w0, w0, w2
  418e30:	lsl	w0, w0, #1
  418e34:	sub	w2, w1, w0
  418e38:	and	w0, w2, #0xff
  418e3c:	ldr	x1, [sp, #24]
  418e40:	sub	x1, x1, #0x1
  418e44:	str	x1, [sp, #24]
  418e48:	mov	w1, #0x30                  	// #48
  418e4c:	sub	w0, w1, w0
  418e50:	and	w1, w0, #0xff
  418e54:	ldr	x0, [sp, #24]
  418e58:	strb	w1, [x0]
  418e5c:	ldr	w0, [sp, #12]
  418e60:	mov	w1, #0x6667                	// #26215
  418e64:	movk	w1, #0x6666, lsl #16
  418e68:	smull	x1, w0, w1
  418e6c:	lsr	x1, x1, #32
  418e70:	asr	w1, w1, #2
  418e74:	asr	w0, w0, #31
  418e78:	sub	w0, w1, w0
  418e7c:	str	w0, [sp, #12]
  418e80:	ldr	w0, [sp, #12]
  418e84:	cmp	w0, #0x0
  418e88:	b.ne	418e04 <printf@plt+0x17674>  // b.any
  418e8c:	ldr	x0, [sp, #24]
  418e90:	sub	x0, x0, #0x1
  418e94:	str	x0, [sp, #24]
  418e98:	ldr	x0, [sp, #24]
  418e9c:	mov	w1, #0x2d                  	// #45
  418ea0:	strb	w1, [x0]
  418ea4:	ldr	x0, [sp, #24]
  418ea8:	add	sp, sp, #0x20
  418eac:	ret
  418eb0:	sub	sp, sp, #0x20
  418eb4:	str	w0, [sp, #12]
  418eb8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418ebc:	add	x0, x0, #0xf24
  418ec0:	str	x0, [sp, #24]
  418ec4:	ldr	w2, [sp, #12]
  418ec8:	mov	w0, #0xcccd                	// #52429
  418ecc:	movk	w0, #0xcccc, lsl #16
  418ed0:	umull	x0, w2, w0
  418ed4:	lsr	x0, x0, #32
  418ed8:	lsr	w1, w0, #3
  418edc:	mov	w0, w1
  418ee0:	lsl	w0, w0, #2
  418ee4:	add	w0, w0, w1
  418ee8:	lsl	w0, w0, #1
  418eec:	sub	w1, w2, w0
  418ef0:	and	w0, w1, #0xff
  418ef4:	ldr	x1, [sp, #24]
  418ef8:	sub	x1, x1, #0x1
  418efc:	str	x1, [sp, #24]
  418f00:	add	w0, w0, #0x30
  418f04:	and	w1, w0, #0xff
  418f08:	ldr	x0, [sp, #24]
  418f0c:	strb	w1, [x0]
  418f10:	ldr	w1, [sp, #12]
  418f14:	mov	w0, #0xcccd                	// #52429
  418f18:	movk	w0, #0xcccc, lsl #16
  418f1c:	umull	x0, w1, w0
  418f20:	lsr	x0, x0, #32
  418f24:	lsr	w0, w0, #3
  418f28:	str	w0, [sp, #12]
  418f2c:	ldr	w0, [sp, #12]
  418f30:	cmp	w0, #0x0
  418f34:	b.ne	418ec4 <printf@plt+0x17734>  // b.any
  418f38:	ldr	x0, [sp, #24]
  418f3c:	add	sp, sp, #0x20
  418f40:	ret
  418f44:	stp	x29, x30, [sp, #-80]!
  418f48:	mov	x29, sp
  418f4c:	str	x19, [sp, #16]
  418f50:	str	x0, [sp, #40]
  418f54:	ldr	x0, [sp, #40]
  418f58:	ldrb	w0, [x0]
  418f5c:	cmp	w0, #0x20
  418f60:	b.ne	418f74 <printf@plt+0x177e4>  // b.any
  418f64:	ldr	x0, [sp, #40]
  418f68:	add	x0, x0, #0x1
  418f6c:	str	x0, [sp, #40]
  418f70:	b	418f54 <printf@plt+0x177c4>
  418f74:	ldr	x0, [sp, #40]
  418f78:	ldrb	w0, [x0]
  418f7c:	mov	w1, w0
  418f80:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418f84:	add	x0, x0, #0x688
  418f88:	bl	40dea0 <printf@plt+0xc710>
  418f8c:	cmp	w0, #0x0
  418f90:	cset	w0, eq  // eq = none
  418f94:	and	w0, w0, #0xff
  418f98:	cmp	w0, #0x0
  418f9c:	b.eq	418fa8 <printf@plt+0x17818>  // b.none
  418fa0:	mov	w19, #0x0                   	// #0
  418fa4:	b	419188 <printf@plt+0x179f8>
  418fa8:	str	wzr, [sp, #76]
  418fac:	ldr	w1, [sp, #76]
  418fb0:	mov	w0, w1
  418fb4:	lsl	w0, w0, #2
  418fb8:	add	w0, w0, w1
  418fbc:	lsl	w0, w0, #1
  418fc0:	str	w0, [sp, #76]
  418fc4:	ldr	x0, [sp, #40]
  418fc8:	add	x1, x0, #0x1
  418fcc:	str	x1, [sp, #40]
  418fd0:	ldrb	w0, [x0]
  418fd4:	sub	w0, w0, #0x30
  418fd8:	ldr	w1, [sp, #76]
  418fdc:	add	w0, w1, w0
  418fe0:	str	w0, [sp, #76]
  418fe4:	ldr	x0, [sp, #40]
  418fe8:	ldrb	w0, [x0]
  418fec:	mov	w1, w0
  418ff0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  418ff4:	add	x0, x0, #0x688
  418ff8:	bl	40dea0 <printf@plt+0xc710>
  418ffc:	cmp	w0, #0x0
  419000:	cset	w0, ne  // ne = any
  419004:	and	w0, w0, #0xff
  419008:	cmp	w0, #0x0
  41900c:	b.eq	419014 <printf@plt+0x17884>  // b.none
  419010:	b	418fac <printf@plt+0x1781c>
  419014:	ldr	x0, [sp, #40]
  419018:	ldrb	w0, [x0]
  41901c:	cmp	w0, #0x20
  419020:	b.eq	41904c <printf@plt+0x178bc>  // b.none
  419024:	ldr	x0, [sp, #40]
  419028:	ldrb	w0, [x0]
  41902c:	cmp	w0, #0xa
  419030:	b.eq	41904c <printf@plt+0x178bc>  // b.none
  419034:	ldr	x0, [sp, #40]
  419038:	ldrb	w0, [x0]
  41903c:	cmp	w0, #0x0
  419040:	b.eq	41904c <printf@plt+0x178bc>  // b.none
  419044:	mov	w19, #0x0                   	// #0
  419048:	b	419188 <printf@plt+0x179f8>
  41904c:	ldr	x0, [sp, #40]
  419050:	ldrb	w0, [x0]
  419054:	cmp	w0, #0x20
  419058:	b.ne	41906c <printf@plt+0x178dc>  // b.any
  41905c:	ldr	x0, [sp, #40]
  419060:	add	x0, x0, #0x1
  419064:	str	x0, [sp, #40]
  419068:	b	41904c <printf@plt+0x178bc>
  41906c:	ldr	x0, [sp, #40]
  419070:	ldrb	w0, [x0]
  419074:	cmp	w0, #0x0
  419078:	b.eq	41908c <printf@plt+0x178fc>  // b.none
  41907c:	ldr	x0, [sp, #40]
  419080:	ldrb	w0, [x0]
  419084:	cmp	w0, #0xa
  419088:	b.ne	41909c <printf@plt+0x1790c>  // b.any
  41908c:	ldr	w0, [sp, #76]
  419090:	bl	41b2c4 <_ZdlPvm@@Base+0x1ea0>
  419094:	mov	w19, #0x1                   	// #1
  419098:	b	419188 <printf@plt+0x179f8>
  41909c:	ldr	x0, [sp, #40]
  4190a0:	str	x0, [sp, #64]
  4190a4:	ldr	x0, [sp, #64]
  4190a8:	ldrb	w0, [x0]
  4190ac:	cmp	w0, #0x0
  4190b0:	b.eq	4190f4 <printf@plt+0x17964>  // b.none
  4190b4:	ldr	x0, [sp, #64]
  4190b8:	ldrb	w0, [x0]
  4190bc:	cmp	w0, #0x20
  4190c0:	b.eq	4190f4 <printf@plt+0x17964>  // b.none
  4190c4:	ldr	x0, [sp, #64]
  4190c8:	ldrb	w0, [x0]
  4190cc:	cmp	w0, #0xa
  4190d0:	b.eq	4190f4 <printf@plt+0x17964>  // b.none
  4190d4:	ldr	x0, [sp, #64]
  4190d8:	ldrb	w0, [x0]
  4190dc:	cmp	w0, #0x5c
  4190e0:	b.eq	4190f4 <printf@plt+0x17964>  // b.none
  4190e4:	ldr	x0, [sp, #64]
  4190e8:	add	x0, x0, #0x1
  4190ec:	str	x0, [sp, #64]
  4190f0:	b	4190a4 <printf@plt+0x17914>
  4190f4:	ldr	x1, [sp, #64]
  4190f8:	ldr	x0, [sp, #40]
  4190fc:	sub	x0, x1, x0
  419100:	mov	w1, w0
  419104:	add	x0, sp, #0x30
  419108:	mov	w2, w1
  41910c:	ldr	x1, [sp, #40]
  419110:	bl	41a1b4 <_ZdlPvm@@Base+0xd90>
  419114:	ldr	x0, [sp, #64]
  419118:	ldrb	w0, [x0]
  41911c:	cmp	w0, #0x20
  419120:	b.ne	419134 <printf@plt+0x179a4>  // b.any
  419124:	ldr	x0, [sp, #64]
  419128:	add	x0, x0, #0x1
  41912c:	str	x0, [sp, #64]
  419130:	b	419114 <printf@plt+0x17984>
  419134:	ldr	x0, [sp, #64]
  419138:	ldrb	w0, [x0]
  41913c:	cmp	w0, #0xa
  419140:	b.eq	41915c <printf@plt+0x179cc>  // b.none
  419144:	ldr	x0, [sp, #64]
  419148:	ldrb	w0, [x0]
  41914c:	cmp	w0, #0x0
  419150:	b.eq	41915c <printf@plt+0x179cc>  // b.none
  419154:	mov	w19, #0x0                   	// #0
  419158:	b	419180 <printf@plt+0x179f0>
  41915c:	add	x0, sp, #0x30
  419160:	mov	w1, #0x0                   	// #0
  419164:	bl	403260 <printf@plt+0x1ad0>
  419168:	add	x0, sp, #0x30
  41916c:	bl	403248 <printf@plt+0x1ab8>
  419170:	bl	41b260 <_ZdlPvm@@Base+0x1e3c>
  419174:	ldr	w0, [sp, #76]
  419178:	bl	41b2c4 <_ZdlPvm@@Base+0x1ea0>
  41917c:	mov	w19, #0x1                   	// #1
  419180:	add	x0, sp, #0x30
  419184:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  419188:	mov	w0, w19
  41918c:	b	4191a4 <printf@plt+0x17a14>
  419190:	mov	x19, x0
  419194:	add	x0, sp, #0x30
  419198:	bl	41a3e4 <_ZdlPvm@@Base+0xfc0>
  41919c:	mov	x0, x19
  4191a0:	bl	401730 <_Unwind_Resume@plt>
  4191a4:	ldr	x19, [sp, #16]
  4191a8:	ldp	x29, x30, [sp], #80
  4191ac:	ret
  4191b0:	sub	sp, sp, #0x10
  4191b4:	str	x0, [sp, #8]
  4191b8:	nop
  4191bc:	add	sp, sp, #0x10
  4191c0:	ret
  4191c4:	stp	x29, x30, [sp, #-32]!
  4191c8:	mov	x29, sp
  4191cc:	str	w0, [sp, #28]
  4191d0:	str	w1, [sp, #24]
  4191d4:	ldr	w0, [sp, #28]
  4191d8:	cmp	w0, #0x1
  4191dc:	b.ne	4191fc <printf@plt+0x17a6c>  // b.any
  4191e0:	ldr	w1, [sp, #24]
  4191e4:	mov	w0, #0xffff                	// #65535
  4191e8:	cmp	w1, w0
  4191ec:	b.ne	4191fc <printf@plt+0x17a6c>  // b.any
  4191f0:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4191f4:	add	x0, x0, #0xf28
  4191f8:	bl	416604 <printf@plt+0x14e74>
  4191fc:	nop
  419200:	ldp	x29, x30, [sp], #32
  419204:	ret
  419208:	stp	x29, x30, [sp, #-16]!
  41920c:	mov	x29, sp
  419210:	mov	w1, #0xffff                	// #65535
  419214:	mov	w0, #0x1                   	// #1
  419218:	bl	4191c4 <printf@plt+0x17a34>
  41921c:	ldp	x29, x30, [sp], #16
  419220:	ret
  419224:	stp	x29, x30, [sp, #-32]!
  419228:	mov	x29, sp
  41922c:	str	w0, [sp, #28]
  419230:	str	w1, [sp, #24]
  419234:	ldr	w0, [sp, #28]
  419238:	cmp	w0, #0x1
  41923c:	b.ne	419310 <printf@plt+0x17b80>  // b.any
  419240:	ldr	w1, [sp, #24]
  419244:	mov	w0, #0xffff                	// #65535
  419248:	cmp	w1, w0
  41924c:	b.ne	419310 <printf@plt+0x17b80>  // b.any
  419250:	mov	w4, #0x1                   	// #1
  419254:	mov	w3, #0x1                   	// #1
  419258:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  41925c:	add	x2, x0, #0xaa8
  419260:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419264:	add	x1, x0, #0xb00
  419268:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41926c:	add	x0, x0, #0xf30
  419270:	bl	4195a0 <_ZdlPvm@@Base+0x17c>
  419274:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  419278:	add	x2, x0, #0x1b8
  41927c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  419280:	add	x1, x0, #0xf30
  419284:	adrp	x0, 419000 <printf@plt+0x17870>
  419288:	add	x0, x0, #0x7f4
  41928c:	bl	401620 <__cxa_atexit@plt>
  419290:	mov	w4, #0x0                   	// #0
  419294:	mov	w3, #0x1                   	// #1
  419298:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  41929c:	add	x2, x0, #0xaa8
  4192a0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4192a4:	add	x1, x0, #0xb00
  4192a8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4192ac:	add	x0, x0, #0xf40
  4192b0:	bl	4195a0 <_ZdlPvm@@Base+0x17c>
  4192b4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4192b8:	add	x2, x0, #0x1b8
  4192bc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4192c0:	add	x1, x0, #0xf40
  4192c4:	adrp	x0, 419000 <printf@plt+0x17870>
  4192c8:	add	x0, x0, #0x7f4
  4192cc:	bl	401620 <__cxa_atexit@plt>
  4192d0:	mov	w4, #0x0                   	// #0
  4192d4:	mov	w3, #0x0                   	// #0
  4192d8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4192dc:	add	x2, x0, #0xaa8
  4192e0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4192e4:	add	x1, x0, #0xb00
  4192e8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4192ec:	add	x0, x0, #0xf50
  4192f0:	bl	4195a0 <_ZdlPvm@@Base+0x17c>
  4192f4:	adrp	x0, 43a000 <_Znam@GLIBCXX_3.4>
  4192f8:	add	x2, x0, #0x1b8
  4192fc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  419300:	add	x1, x0, #0xf50
  419304:	adrp	x0, 419000 <printf@plt+0x17870>
  419308:	add	x0, x0, #0x7f4
  41930c:	bl	401620 <__cxa_atexit@plt>
  419310:	nop
  419314:	ldp	x29, x30, [sp], #32
  419318:	ret
  41931c:	stp	x29, x30, [sp, #-16]!
  419320:	mov	x29, sp
  419324:	mov	w1, #0xffff                	// #65535
  419328:	mov	w0, #0x1                   	// #1
  41932c:	bl	419224 <printf@plt+0x17a94>
  419330:	ldp	x29, x30, [sp], #16
  419334:	ret
  419338:	stp	x29, x30, [sp, #-32]!
  41933c:	mov	x29, sp
  419340:	str	x0, [sp, #24]
  419344:	ldr	x0, [sp, #24]
  419348:	bl	401490 <strlen@plt>
  41934c:	mov	x2, x0
  419350:	ldr	x1, [sp, #24]
  419354:	mov	w0, #0x2                   	// #2
  419358:	bl	4016a0 <write@plt>
  41935c:	nop
  419360:	ldp	x29, x30, [sp], #32
  419364:	ret

0000000000419368 <_Znwm@@Base>:
  419368:	stp	x29, x30, [sp, #-48]!
  41936c:	mov	x29, sp
  419370:	str	x0, [sp, #24]
  419374:	ldr	x0, [sp, #24]
  419378:	cmp	x0, #0x0
  41937c:	b.ne	41938c <_Znwm@@Base+0x24>  // b.any
  419380:	ldr	x0, [sp, #24]
  419384:	add	x0, x0, #0x1
  419388:	str	x0, [sp, #24]
  41938c:	ldr	x0, [sp, #24]
  419390:	mov	w0, w0
  419394:	bl	4016b0 <malloc@plt>
  419398:	str	x0, [sp, #40]
  41939c:	ldr	x0, [sp, #40]
  4193a0:	cmp	x0, #0x0
  4193a4:	b.ne	4193ec <_Znwm@@Base+0x84>  // b.any
  4193a8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4193ac:	add	x0, x0, #0xf60
  4193b0:	ldr	x0, [x0]
  4193b4:	cmp	x0, #0x0
  4193b8:	b.eq	4193d8 <_Znwm@@Base+0x70>  // b.none
  4193bc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  4193c0:	add	x0, x0, #0xf60
  4193c4:	ldr	x0, [x0]
  4193c8:	bl	419338 <printf@plt+0x17ba8>
  4193cc:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4193d0:	add	x0, x0, #0xb18
  4193d4:	bl	419338 <printf@plt+0x17ba8>
  4193d8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4193dc:	add	x0, x0, #0xb20
  4193e0:	bl	419338 <printf@plt+0x17ba8>
  4193e4:	mov	w0, #0xffffffff            	// #-1
  4193e8:	bl	401530 <_exit@plt>
  4193ec:	ldr	x0, [sp, #40]
  4193f0:	ldp	x29, x30, [sp], #48
  4193f4:	ret

00000000004193f8 <_ZdlPv@@Base>:
  4193f8:	stp	x29, x30, [sp, #-32]!
  4193fc:	mov	x29, sp
  419400:	str	x0, [sp, #24]
  419404:	ldr	x0, [sp, #24]
  419408:	cmp	x0, #0x0
  41940c:	b.eq	419418 <_ZdlPv@@Base+0x20>  // b.none
  419410:	ldr	x0, [sp, #24]
  419414:	bl	401510 <free@plt>
  419418:	nop
  41941c:	ldp	x29, x30, [sp], #32
  419420:	ret

0000000000419424 <_ZdlPvm@@Base>:
  419424:	stp	x29, x30, [sp, #-32]!
  419428:	mov	x29, sp
  41942c:	str	x0, [sp, #24]
  419430:	str	x1, [sp, #16]
  419434:	ldr	x0, [sp, #24]
  419438:	cmp	x0, #0x0
  41943c:	b.eq	419448 <_ZdlPvm@@Base+0x24>  // b.none
  419440:	ldr	x0, [sp, #24]
  419444:	bl	401510 <free@plt>
  419448:	nop
  41944c:	ldp	x29, x30, [sp], #32
  419450:	ret
  419454:	stp	x29, x30, [sp, #-48]!
  419458:	mov	x29, sp
  41945c:	str	x0, [sp, #24]
  419460:	ldr	x0, [sp, #24]
  419464:	cmp	x0, #0x0
  419468:	cset	w0, ne  // ne = any
  41946c:	and	w0, w0, #0xff
  419470:	mov	w3, w0
  419474:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419478:	add	x2, x0, #0xb30
  41947c:	mov	w1, #0x1b                  	// #27
  419480:	mov	w0, w3
  419484:	bl	40318c <printf@plt+0x19fc>
  419488:	str	xzr, [sp, #40]
  41948c:	ldr	x0, [sp, #24]
  419490:	ldrb	w0, [x0]
  419494:	cmp	w0, #0x0
  419498:	b.eq	419514 <_ZdlPvm@@Base+0xf0>  // b.none
  41949c:	ldr	x0, [sp, #40]
  4194a0:	lsl	x0, x0, #4
  4194a4:	str	x0, [sp, #40]
  4194a8:	ldr	x0, [sp, #24]
  4194ac:	add	x1, x0, #0x1
  4194b0:	str	x1, [sp, #24]
  4194b4:	ldrb	w0, [x0]
  4194b8:	and	x0, x0, #0xff
  4194bc:	ldr	x1, [sp, #40]
  4194c0:	add	x0, x1, x0
  4194c4:	str	x0, [sp, #40]
  4194c8:	ldr	x0, [sp, #40]
  4194cc:	and	x0, x0, #0xf0000000
  4194d0:	str	x0, [sp, #32]
  4194d4:	ldr	x0, [sp, #32]
  4194d8:	cmp	x0, #0x0
  4194dc:	cset	w0, ne  // ne = any
  4194e0:	and	w0, w0, #0xff
  4194e4:	cmp	w0, #0x0
  4194e8:	b.eq	41948c <_ZdlPvm@@Base+0x68>  // b.none
  4194ec:	ldr	x0, [sp, #32]
  4194f0:	lsr	x0, x0, #24
  4194f4:	ldr	x1, [sp, #40]
  4194f8:	eor	x0, x1, x0
  4194fc:	str	x0, [sp, #40]
  419500:	ldr	x1, [sp, #40]
  419504:	ldr	x0, [sp, #32]
  419508:	eor	x0, x1, x0
  41950c:	str	x0, [sp, #40]
  419510:	b	41948c <_ZdlPvm@@Base+0x68>
  419514:	ldr	x0, [sp, #40]
  419518:	ldp	x29, x30, [sp], #48
  41951c:	ret
  419520:	stp	x29, x30, [sp, #-48]!
  419524:	mov	x29, sp
  419528:	str	w0, [sp, #28]
  41952c:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419530:	add	x0, x0, #0xb50
  419534:	str	x0, [sp, #40]
  419538:	ldr	x0, [sp, #40]
  41953c:	ldr	w0, [x0]
  419540:	ldr	w1, [sp, #28]
  419544:	cmp	w1, w0
  419548:	b.cc	419590 <_ZdlPvm@@Base+0x16c>  // b.lo, b.ul, b.last
  41954c:	ldr	x0, [sp, #40]
  419550:	ldr	w0, [x0]
  419554:	cmp	w0, #0x0
  419558:	b.ne	419580 <_ZdlPvm@@Base+0x15c>  // b.any
  41955c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  419560:	add	x3, x0, #0xea0
  419564:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  419568:	add	x2, x0, #0xea0
  41956c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  419570:	add	x1, x0, #0xea0
  419574:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419578:	add	x0, x0, #0xba8
  41957c:	bl	4172e8 <printf@plt+0x15b58>
  419580:	ldr	x0, [sp, #40]
  419584:	add	x0, x0, #0x4
  419588:	str	x0, [sp, #40]
  41958c:	b	419538 <_ZdlPvm@@Base+0x114>
  419590:	ldr	x0, [sp, #40]
  419594:	ldr	w0, [x0]
  419598:	ldp	x29, x30, [sp], #48
  41959c:	ret
  4195a0:	stp	x29, x30, [sp, #-80]!
  4195a4:	mov	x29, sp
  4195a8:	str	x19, [sp, #16]
  4195ac:	str	x0, [sp, #56]
  4195b0:	str	x1, [sp, #48]
  4195b4:	str	x2, [sp, #40]
  4195b8:	str	w3, [sp, #36]
  4195bc:	str	w4, [sp, #32]
  4195c0:	str	xzr, [sp, #72]
  4195c4:	ldr	w0, [sp, #36]
  4195c8:	cmp	w0, #0x0
  4195cc:	b.eq	4195e0 <_ZdlPvm@@Base+0x1bc>  // b.none
  4195d0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4195d4:	add	x0, x0, #0xbc8
  4195d8:	bl	4016f0 <getenv@plt>
  4195dc:	str	x0, [sp, #72]
  4195e0:	str	xzr, [sp, #64]
  4195e4:	ldr	x0, [sp, #48]
  4195e8:	cmp	x0, #0x0
  4195ec:	b.eq	4195fc <_ZdlPvm@@Base+0x1d8>  // b.none
  4195f0:	ldr	x0, [sp, #48]
  4195f4:	bl	4016f0 <getenv@plt>
  4195f8:	str	x0, [sp, #64]
  4195fc:	ldr	x0, [sp, #64]
  419600:	cmp	x0, #0x0
  419604:	b.eq	419628 <_ZdlPvm@@Base+0x204>  // b.none
  419608:	ldr	x0, [sp, #64]
  41960c:	ldrb	w0, [x0]
  419610:	cmp	w0, #0x0
  419614:	b.eq	419628 <_ZdlPvm@@Base+0x204>  // b.none
  419618:	ldr	x0, [sp, #64]
  41961c:	bl	401490 <strlen@plt>
  419620:	add	x1, x0, #0x1
  419624:	b	41962c <_ZdlPvm@@Base+0x208>
  419628:	mov	x1, #0x0                   	// #0
  41962c:	ldr	w0, [sp, #32]
  419630:	cmp	w0, #0x0
  419634:	b.eq	419640 <_ZdlPvm@@Base+0x21c>  // b.none
  419638:	mov	x0, #0x2                   	// #2
  41963c:	b	419644 <_ZdlPvm@@Base+0x220>
  419640:	mov	x0, #0x0                   	// #0
  419644:	add	x19, x1, x0
  419648:	ldr	x0, [sp, #72]
  41964c:	cmp	x0, #0x0
  419650:	b.eq	419674 <_ZdlPvm@@Base+0x250>  // b.none
  419654:	ldr	x0, [sp, #72]
  419658:	ldrb	w0, [x0]
  41965c:	cmp	w0, #0x0
  419660:	b.eq	419674 <_ZdlPvm@@Base+0x250>  // b.none
  419664:	ldr	x0, [sp, #72]
  419668:	bl	401490 <strlen@plt>
  41966c:	add	x0, x0, #0x1
  419670:	b	419678 <_ZdlPvm@@Base+0x254>
  419674:	mov	x0, #0x0                   	// #0
  419678:	add	x19, x0, x19
  41967c:	ldr	x0, [sp, #40]
  419680:	cmp	x0, #0x0
  419684:	b.eq	4196a4 <_ZdlPvm@@Base+0x280>  // b.none
  419688:	ldr	x0, [sp, #40]
  41968c:	ldrb	w0, [x0]
  419690:	cmp	w0, #0x0
  419694:	b.eq	4196a4 <_ZdlPvm@@Base+0x280>  // b.none
  419698:	ldr	x0, [sp, #40]
  41969c:	bl	401490 <strlen@plt>
  4196a0:	b	4196a8 <_ZdlPvm@@Base+0x284>
  4196a4:	mov	x0, #0x0                   	// #0
  4196a8:	add	x0, x0, x19
  4196ac:	add	x0, x0, #0x1
  4196b0:	bl	401440 <_Znam@plt>
  4196b4:	mov	x1, x0
  4196b8:	ldr	x0, [sp, #56]
  4196bc:	str	x1, [x0]
  4196c0:	ldr	x0, [sp, #56]
  4196c4:	ldr	x0, [x0]
  4196c8:	strb	wzr, [x0]
  4196cc:	ldr	x0, [sp, #64]
  4196d0:	cmp	x0, #0x0
  4196d4:	b.eq	419714 <_ZdlPvm@@Base+0x2f0>  // b.none
  4196d8:	ldr	x0, [sp, #64]
  4196dc:	ldrb	w0, [x0]
  4196e0:	cmp	w0, #0x0
  4196e4:	b.eq	419714 <_ZdlPvm@@Base+0x2f0>  // b.none
  4196e8:	ldr	x0, [sp, #56]
  4196ec:	ldr	x0, [x0]
  4196f0:	ldr	x1, [sp, #64]
  4196f4:	bl	401780 <strcat@plt>
  4196f8:	ldr	x0, [sp, #56]
  4196fc:	ldr	x19, [x0]
  419700:	mov	x0, x19
  419704:	bl	401490 <strlen@plt>
  419708:	add	x0, x19, x0
  41970c:	mov	w1, #0x3a                  	// #58
  419710:	strh	w1, [x0]
  419714:	ldr	w0, [sp, #32]
  419718:	cmp	w0, #0x0
  41971c:	b.eq	419758 <_ZdlPvm@@Base+0x334>  // b.none
  419720:	ldr	x0, [sp, #56]
  419724:	ldr	x19, [x0]
  419728:	mov	x0, x19
  41972c:	bl	401490 <strlen@plt>
  419730:	add	x0, x19, x0
  419734:	mov	w1, #0x2e                  	// #46
  419738:	strh	w1, [x0]
  41973c:	ldr	x0, [sp, #56]
  419740:	ldr	x19, [x0]
  419744:	mov	x0, x19
  419748:	bl	401490 <strlen@plt>
  41974c:	add	x0, x19, x0
  419750:	mov	w1, #0x3a                  	// #58
  419754:	strh	w1, [x0]
  419758:	ldr	x0, [sp, #72]
  41975c:	cmp	x0, #0x0
  419760:	b.eq	4197a0 <_ZdlPvm@@Base+0x37c>  // b.none
  419764:	ldr	x0, [sp, #72]
  419768:	ldrb	w0, [x0]
  41976c:	cmp	w0, #0x0
  419770:	b.eq	4197a0 <_ZdlPvm@@Base+0x37c>  // b.none
  419774:	ldr	x0, [sp, #56]
  419778:	ldr	x0, [x0]
  41977c:	ldr	x1, [sp, #72]
  419780:	bl	401780 <strcat@plt>
  419784:	ldr	x0, [sp, #56]
  419788:	ldr	x19, [x0]
  41978c:	mov	x0, x19
  419790:	bl	401490 <strlen@plt>
  419794:	add	x0, x19, x0
  419798:	mov	w1, #0x3a                  	// #58
  41979c:	strh	w1, [x0]
  4197a0:	ldr	x0, [sp, #40]
  4197a4:	cmp	x0, #0x0
  4197a8:	b.eq	4197cc <_ZdlPvm@@Base+0x3a8>  // b.none
  4197ac:	ldr	x0, [sp, #40]
  4197b0:	ldrb	w0, [x0]
  4197b4:	cmp	w0, #0x0
  4197b8:	b.eq	4197cc <_ZdlPvm@@Base+0x3a8>  // b.none
  4197bc:	ldr	x0, [sp, #56]
  4197c0:	ldr	x0, [x0]
  4197c4:	ldr	x1, [sp, #40]
  4197c8:	bl	401780 <strcat@plt>
  4197cc:	ldr	x0, [sp, #56]
  4197d0:	ldr	x0, [x0]
  4197d4:	bl	401490 <strlen@plt>
  4197d8:	mov	w1, w0
  4197dc:	ldr	x0, [sp, #56]
  4197e0:	str	w1, [x0, #8]
  4197e4:	nop
  4197e8:	ldr	x19, [sp, #16]
  4197ec:	ldp	x29, x30, [sp], #80
  4197f0:	ret
  4197f4:	stp	x29, x30, [sp, #-32]!
  4197f8:	mov	x29, sp
  4197fc:	str	x0, [sp, #24]
  419800:	ldr	x0, [sp, #24]
  419804:	ldr	x0, [x0]
  419808:	cmp	x0, #0x0
  41980c:	b.eq	41981c <_ZdlPvm@@Base+0x3f8>  // b.none
  419810:	ldr	x0, [sp, #24]
  419814:	ldr	x0, [x0]
  419818:	bl	401650 <_ZdaPv@plt>
  41981c:	nop
  419820:	ldp	x29, x30, [sp], #32
  419824:	ret
  419828:	stp	x29, x30, [sp, #-64]!
  41982c:	mov	x29, sp
  419830:	str	x0, [sp, #24]
  419834:	str	x1, [sp, #16]
  419838:	ldr	x0, [sp, #24]
  41983c:	ldr	x0, [x0]
  419840:	str	x0, [sp, #48]
  419844:	ldr	x0, [sp, #48]
  419848:	bl	401490 <strlen@plt>
  41984c:	str	w0, [sp, #44]
  419850:	ldr	x0, [sp, #16]
  419854:	bl	401490 <strlen@plt>
  419858:	str	w0, [sp, #40]
  41985c:	ldr	w1, [sp, #44]
  419860:	ldr	w0, [sp, #40]
  419864:	add	w0, w1, w0
  419868:	add	w0, w0, #0x2
  41986c:	mov	w0, w0
  419870:	bl	401440 <_Znam@plt>
  419874:	mov	x1, x0
  419878:	ldr	x0, [sp, #24]
  41987c:	str	x1, [x0]
  419880:	ldr	x0, [sp, #24]
  419884:	ldr	x3, [x0]
  419888:	ldr	x0, [sp, #24]
  41988c:	ldr	w0, [x0, #8]
  419890:	ldr	w1, [sp, #44]
  419894:	sub	w0, w1, w0
  419898:	mov	w0, w0
  41989c:	mov	x2, x0
  4198a0:	ldr	x1, [sp, #48]
  4198a4:	mov	x0, x3
  4198a8:	bl	401460 <memcpy@plt>
  4198ac:	ldr	x0, [sp, #24]
  4198b0:	ldr	x0, [x0]
  4198b4:	str	x0, [sp, #56]
  4198b8:	ldr	x0, [sp, #24]
  4198bc:	ldr	w0, [x0, #8]
  4198c0:	ldr	w1, [sp, #44]
  4198c4:	sub	w0, w1, w0
  4198c8:	mov	w0, w0
  4198cc:	ldr	x1, [sp, #56]
  4198d0:	add	x0, x1, x0
  4198d4:	str	x0, [sp, #56]
  4198d8:	ldr	x0, [sp, #24]
  4198dc:	ldr	w0, [x0, #8]
  4198e0:	cmp	w0, #0x0
  4198e4:	b.ne	4198fc <_ZdlPvm@@Base+0x4d8>  // b.any
  4198e8:	ldr	x0, [sp, #56]
  4198ec:	add	x1, x0, #0x1
  4198f0:	str	x1, [sp, #56]
  4198f4:	mov	w1, #0x3a                  	// #58
  4198f8:	strb	w1, [x0]
  4198fc:	ldr	w0, [sp, #40]
  419900:	mov	x2, x0
  419904:	ldr	x1, [sp, #16]
  419908:	ldr	x0, [sp, #56]
  41990c:	bl	401460 <memcpy@plt>
  419910:	ldr	w0, [sp, #40]
  419914:	ldr	x1, [sp, #56]
  419918:	add	x0, x1, x0
  41991c:	str	x0, [sp, #56]
  419920:	ldr	x0, [sp, #24]
  419924:	ldr	w0, [x0, #8]
  419928:	cmp	w0, #0x0
  41992c:	b.eq	419990 <_ZdlPvm@@Base+0x56c>  // b.none
  419930:	ldr	x0, [sp, #56]
  419934:	add	x1, x0, #0x1
  419938:	str	x1, [sp, #56]
  41993c:	mov	w1, #0x3a                  	// #58
  419940:	strb	w1, [x0]
  419944:	ldr	w1, [sp, #44]
  419948:	ldr	x0, [sp, #24]
  41994c:	ldr	w0, [x0, #8]
  419950:	mov	w0, w0
  419954:	sub	x0, x1, x0
  419958:	ldr	x1, [sp, #48]
  41995c:	add	x1, x1, x0
  419960:	ldr	x0, [sp, #24]
  419964:	ldr	w0, [x0, #8]
  419968:	mov	w0, w0
  41996c:	mov	x2, x0
  419970:	ldr	x0, [sp, #56]
  419974:	bl	401460 <memcpy@plt>
  419978:	ldr	x0, [sp, #24]
  41997c:	ldr	w0, [x0, #8]
  419980:	mov	w0, w0
  419984:	ldr	x1, [sp, #56]
  419988:	add	x0, x1, x0
  41998c:	str	x0, [sp, #56]
  419990:	ldr	x0, [sp, #56]
  419994:	add	x1, x0, #0x1
  419998:	str	x1, [sp, #56]
  41999c:	strb	wzr, [x0]
  4199a0:	ldr	x0, [sp, #48]
  4199a4:	cmp	x0, #0x0
  4199a8:	b.eq	4199b4 <_ZdlPvm@@Base+0x590>  // b.none
  4199ac:	ldr	x0, [sp, #48]
  4199b0:	bl	401650 <_ZdaPv@plt>
  4199b4:	nop
  4199b8:	ldp	x29, x30, [sp], #64
  4199bc:	ret
  4199c0:	stp	x29, x30, [sp, #-112]!
  4199c4:	mov	x29, sp
  4199c8:	str	x0, [sp, #40]
  4199cc:	str	x1, [sp, #32]
  4199d0:	str	x2, [sp, #24]
  4199d4:	ldr	x0, [sp, #32]
  4199d8:	cmp	x0, #0x0
  4199dc:	cset	w0, ne  // ne = any
  4199e0:	and	w0, w0, #0xff
  4199e4:	mov	w3, w0
  4199e8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  4199ec:	add	x2, x0, #0xbd0
  4199f0:	mov	w1, #0x61                  	// #97
  4199f4:	mov	w0, w3
  4199f8:	bl	40318c <printf@plt+0x19fc>
  4199fc:	ldr	x0, [sp, #32]
  419a00:	ldrb	w0, [x0]
  419a04:	cmp	w0, #0x2f
  419a08:	b.eq	419a20 <_ZdlPvm@@Base+0x5fc>  // b.none
  419a0c:	ldr	x0, [sp, #40]
  419a10:	ldr	x0, [x0]
  419a14:	ldrb	w0, [x0]
  419a18:	cmp	w0, #0x0
  419a1c:	b.ne	419a70 <_ZdlPvm@@Base+0x64c>  // b.any
  419a20:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419a24:	add	x1, x0, #0xbf8
  419a28:	ldr	x0, [sp, #32]
  419a2c:	bl	401670 <fopen@plt>
  419a30:	str	x0, [sp, #56]
  419a34:	ldr	x0, [sp, #56]
  419a38:	cmp	x0, #0x0
  419a3c:	b.eq	419a68 <_ZdlPvm@@Base+0x644>  // b.none
  419a40:	ldr	x0, [sp, #24]
  419a44:	cmp	x0, #0x0
  419a48:	b.eq	419a60 <_ZdlPvm@@Base+0x63c>  // b.none
  419a4c:	ldr	x0, [sp, #32]
  419a50:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  419a54:	mov	x1, x0
  419a58:	ldr	x0, [sp, #24]
  419a5c:	str	x1, [x0]
  419a60:	ldr	x0, [sp, #56]
  419a64:	b	419c2c <_ZdlPvm@@Base+0x808>
  419a68:	mov	x0, #0x0                   	// #0
  419a6c:	b	419c2c <_ZdlPvm@@Base+0x808>
  419a70:	ldr	x0, [sp, #32]
  419a74:	bl	401490 <strlen@plt>
  419a78:	str	w0, [sp, #92]
  419a7c:	ldr	x0, [sp, #40]
  419a80:	ldr	x0, [x0]
  419a84:	str	x0, [sp, #104]
  419a88:	mov	w1, #0x3a                  	// #58
  419a8c:	ldr	x0, [sp, #104]
  419a90:	bl	401520 <strchr@plt>
  419a94:	str	x0, [sp, #96]
  419a98:	ldr	x0, [sp, #96]
  419a9c:	cmp	x0, #0x0
  419aa0:	b.ne	419ab4 <_ZdlPvm@@Base+0x690>  // b.any
  419aa4:	mov	w1, #0x0                   	// #0
  419aa8:	ldr	x0, [sp, #104]
  419aac:	bl	401520 <strchr@plt>
  419ab0:	str	x0, [sp, #96]
  419ab4:	ldr	x1, [sp, #96]
  419ab8:	ldr	x0, [sp, #104]
  419abc:	cmp	x1, x0
  419ac0:	b.ls	419af0 <_ZdlPvm@@Base+0x6cc>  // b.plast
  419ac4:	ldr	x0, [sp, #96]
  419ac8:	sub	x0, x0, #0x1
  419acc:	ldrb	w0, [x0]
  419ad0:	mov	w1, w0
  419ad4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419ad8:	add	x0, x0, #0xc00
  419adc:	bl	401520 <strchr@plt>
  419ae0:	cmp	x0, #0x0
  419ae4:	b.ne	419af0 <_ZdlPvm@@Base+0x6cc>  // b.any
  419ae8:	mov	w0, #0x1                   	// #1
  419aec:	b	419af4 <_ZdlPvm@@Base+0x6d0>
  419af0:	mov	w0, #0x0                   	// #0
  419af4:	str	w0, [sp, #88]
  419af8:	ldr	x1, [sp, #96]
  419afc:	ldr	x0, [sp, #104]
  419b00:	sub	x1, x1, x0
  419b04:	ldrsw	x0, [sp, #88]
  419b08:	add	x1, x1, x0
  419b0c:	ldr	w0, [sp, #92]
  419b10:	add	x0, x1, x0
  419b14:	add	x0, x0, #0x1
  419b18:	bl	401440 <_Znam@plt>
  419b1c:	str	x0, [sp, #80]
  419b20:	ldr	x1, [sp, #96]
  419b24:	ldr	x0, [sp, #104]
  419b28:	sub	x0, x1, x0
  419b2c:	mov	x2, x0
  419b30:	ldr	x1, [sp, #104]
  419b34:	ldr	x0, [sp, #80]
  419b38:	bl	401460 <memcpy@plt>
  419b3c:	ldr	w0, [sp, #88]
  419b40:	cmp	w0, #0x0
  419b44:	b.eq	419b68 <_ZdlPvm@@Base+0x744>  // b.none
  419b48:	ldr	x1, [sp, #96]
  419b4c:	ldr	x0, [sp, #104]
  419b50:	sub	x0, x1, x0
  419b54:	mov	x1, x0
  419b58:	ldr	x0, [sp, #80]
  419b5c:	add	x0, x0, x1
  419b60:	mov	w1, #0x2f                  	// #47
  419b64:	strb	w1, [x0]
  419b68:	ldr	x1, [sp, #96]
  419b6c:	ldr	x0, [sp, #104]
  419b70:	sub	x0, x1, x0
  419b74:	mov	x1, x0
  419b78:	ldrsw	x0, [sp, #88]
  419b7c:	add	x0, x1, x0
  419b80:	ldr	x1, [sp, #80]
  419b84:	add	x0, x1, x0
  419b88:	ldr	x1, [sp, #32]
  419b8c:	bl	401550 <strcpy@plt>
  419b90:	ldr	x0, [sp, #80]
  419b94:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  419b98:	str	x0, [sp, #72]
  419b9c:	ldr	x0, [sp, #80]
  419ba0:	cmp	x0, #0x0
  419ba4:	b.eq	419bb0 <_ZdlPvm@@Base+0x78c>  // b.none
  419ba8:	ldr	x0, [sp, #80]
  419bac:	bl	401650 <_ZdaPv@plt>
  419bb0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419bb4:	add	x1, x0, #0xbf8
  419bb8:	ldr	x0, [sp, #72]
  419bbc:	bl	401670 <fopen@plt>
  419bc0:	str	x0, [sp, #64]
  419bc4:	ldr	x0, [sp, #64]
  419bc8:	cmp	x0, #0x0
  419bcc:	b.eq	419bfc <_ZdlPvm@@Base+0x7d8>  // b.none
  419bd0:	ldr	x0, [sp, #24]
  419bd4:	cmp	x0, #0x0
  419bd8:	b.eq	419bec <_ZdlPvm@@Base+0x7c8>  // b.none
  419bdc:	ldr	x0, [sp, #24]
  419be0:	ldr	x1, [sp, #72]
  419be4:	str	x1, [x0]
  419be8:	b	419bf4 <_ZdlPvm@@Base+0x7d0>
  419bec:	ldr	x0, [sp, #72]
  419bf0:	bl	401510 <free@plt>
  419bf4:	ldr	x0, [sp, #64]
  419bf8:	b	419c2c <_ZdlPvm@@Base+0x808>
  419bfc:	ldr	x0, [sp, #72]
  419c00:	bl	401510 <free@plt>
  419c04:	ldr	x0, [sp, #96]
  419c08:	ldrb	w0, [x0]
  419c0c:	cmp	w0, #0x0
  419c10:	b.eq	419c24 <_ZdlPvm@@Base+0x800>  // b.none
  419c14:	ldr	x0, [sp, #96]
  419c18:	add	x0, x0, #0x1
  419c1c:	str	x0, [sp, #104]
  419c20:	b	419a88 <_ZdlPvm@@Base+0x664>
  419c24:	nop
  419c28:	mov	x0, #0x0                   	// #0
  419c2c:	ldp	x29, x30, [sp], #112
  419c30:	ret
  419c34:	stp	x29, x30, [sp, #-128]!
  419c38:	mov	x29, sp
  419c3c:	str	x0, [sp, #40]
  419c40:	str	x1, [sp, #32]
  419c44:	str	x2, [sp, #24]
  419c48:	str	x3, [sp, #16]
  419c4c:	ldr	x0, [sp, #16]
  419c50:	cmp	x0, #0x0
  419c54:	b.ne	419c64 <_ZdlPvm@@Base+0x840>  // b.any
  419c58:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419c5c:	add	x0, x0, #0xbf8
  419c60:	str	x0, [sp, #16]
  419c64:	mov	w1, #0x72                  	// #114
  419c68:	ldr	x0, [sp, #16]
  419c6c:	bl	401520 <strchr@plt>
  419c70:	cmp	x0, #0x0
  419c74:	cset	w0, ne  // ne = any
  419c78:	strb	w0, [sp, #111]
  419c7c:	ldr	x0, [sp, #32]
  419c80:	cmp	x0, #0x0
  419c84:	b.eq	419ca0 <_ZdlPvm@@Base+0x87c>  // b.none
  419c88:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419c8c:	add	x1, x0, #0xc08
  419c90:	ldr	x0, [sp, #32]
  419c94:	bl	401690 <strcmp@plt>
  419c98:	cmp	w0, #0x0
  419c9c:	b.ne	419d08 <_ZdlPvm@@Base+0x8e4>  // b.any
  419ca0:	ldr	x0, [sp, #24]
  419ca4:	cmp	x0, #0x0
  419ca8:	b.eq	419cdc <_ZdlPvm@@Base+0x8b8>  // b.none
  419cac:	ldrb	w0, [sp, #111]
  419cb0:	cmp	w0, #0x0
  419cb4:	b.eq	419cc4 <_ZdlPvm@@Base+0x8a0>  // b.none
  419cb8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419cbc:	add	x0, x0, #0xc10
  419cc0:	b	419ccc <_ZdlPvm@@Base+0x8a8>
  419cc4:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419cc8:	add	x0, x0, #0xc18
  419ccc:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  419cd0:	mov	x1, x0
  419cd4:	ldr	x0, [sp, #24]
  419cd8:	str	x1, [x0]
  419cdc:	ldrb	w0, [sp, #111]
  419ce0:	cmp	w0, #0x0
  419ce4:	b.eq	419cf8 <_ZdlPvm@@Base+0x8d4>  // b.none
  419ce8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  419cec:	add	x0, x0, #0xa08
  419cf0:	ldr	x0, [x0]
  419cf4:	b	419f84 <_ZdlPvm@@Base+0xb60>
  419cf8:	adrp	x0, 43c000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  419cfc:	add	x0, x0, #0xa10
  419d00:	ldr	x0, [x0]
  419d04:	b	419f84 <_ZdlPvm@@Base+0xb60>
  419d08:	ldrb	w0, [sp, #111]
  419d0c:	eor	w0, w0, #0x1
  419d10:	and	w0, w0, #0xff
  419d14:	cmp	w0, #0x0
  419d18:	b.ne	419d40 <_ZdlPvm@@Base+0x91c>  // b.any
  419d1c:	ldr	x0, [sp, #32]
  419d20:	ldrb	w0, [x0]
  419d24:	cmp	w0, #0x2f
  419d28:	b.eq	419d40 <_ZdlPvm@@Base+0x91c>  // b.none
  419d2c:	ldr	x0, [sp, #40]
  419d30:	ldr	x0, [x0]
  419d34:	ldrb	w0, [x0]
  419d38:	cmp	w0, #0x0
  419d3c:	b.ne	419d8c <_ZdlPvm@@Base+0x968>  // b.any
  419d40:	ldr	x1, [sp, #16]
  419d44:	ldr	x0, [sp, #32]
  419d48:	bl	401670 <fopen@plt>
  419d4c:	str	x0, [sp, #56]
  419d50:	ldr	x0, [sp, #56]
  419d54:	cmp	x0, #0x0
  419d58:	b.eq	419d84 <_ZdlPvm@@Base+0x960>  // b.none
  419d5c:	ldr	x0, [sp, #24]
  419d60:	cmp	x0, #0x0
  419d64:	b.eq	419d7c <_ZdlPvm@@Base+0x958>  // b.none
  419d68:	ldr	x0, [sp, #32]
  419d6c:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  419d70:	mov	x1, x0
  419d74:	ldr	x0, [sp, #24]
  419d78:	str	x1, [x0]
  419d7c:	ldr	x0, [sp, #56]
  419d80:	b	419f84 <_ZdlPvm@@Base+0xb60>
  419d84:	mov	x0, #0x0                   	// #0
  419d88:	b	419f84 <_ZdlPvm@@Base+0xb60>
  419d8c:	ldr	x0, [sp, #32]
  419d90:	bl	401490 <strlen@plt>
  419d94:	str	w0, [sp, #104]
  419d98:	ldr	x0, [sp, #40]
  419d9c:	ldr	x0, [x0]
  419da0:	str	x0, [sp, #120]
  419da4:	mov	w1, #0x3a                  	// #58
  419da8:	ldr	x0, [sp, #120]
  419dac:	bl	401520 <strchr@plt>
  419db0:	str	x0, [sp, #112]
  419db4:	ldr	x0, [sp, #112]
  419db8:	cmp	x0, #0x0
  419dbc:	b.ne	419dd0 <_ZdlPvm@@Base+0x9ac>  // b.any
  419dc0:	mov	w1, #0x0                   	// #0
  419dc4:	ldr	x0, [sp, #120]
  419dc8:	bl	401520 <strchr@plt>
  419dcc:	str	x0, [sp, #112]
  419dd0:	ldr	x1, [sp, #112]
  419dd4:	ldr	x0, [sp, #120]
  419dd8:	cmp	x1, x0
  419ddc:	b.ls	419e0c <_ZdlPvm@@Base+0x9e8>  // b.plast
  419de0:	ldr	x0, [sp, #112]
  419de4:	sub	x0, x0, #0x1
  419de8:	ldrb	w0, [x0]
  419dec:	mov	w1, w0
  419df0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  419df4:	add	x0, x0, #0xc00
  419df8:	bl	401520 <strchr@plt>
  419dfc:	cmp	x0, #0x0
  419e00:	b.ne	419e0c <_ZdlPvm@@Base+0x9e8>  // b.any
  419e04:	mov	w0, #0x1                   	// #1
  419e08:	b	419e10 <_ZdlPvm@@Base+0x9ec>
  419e0c:	mov	w0, #0x0                   	// #0
  419e10:	str	w0, [sp, #100]
  419e14:	ldr	x1, [sp, #112]
  419e18:	ldr	x0, [sp, #120]
  419e1c:	sub	x1, x1, x0
  419e20:	ldrsw	x0, [sp, #100]
  419e24:	add	x1, x1, x0
  419e28:	ldr	w0, [sp, #104]
  419e2c:	add	x0, x1, x0
  419e30:	add	x0, x0, #0x1
  419e34:	bl	401440 <_Znam@plt>
  419e38:	str	x0, [sp, #88]
  419e3c:	ldr	x1, [sp, #112]
  419e40:	ldr	x0, [sp, #120]
  419e44:	sub	x0, x1, x0
  419e48:	mov	x2, x0
  419e4c:	ldr	x1, [sp, #120]
  419e50:	ldr	x0, [sp, #88]
  419e54:	bl	401460 <memcpy@plt>
  419e58:	ldr	w0, [sp, #100]
  419e5c:	cmp	w0, #0x0
  419e60:	b.eq	419e84 <_ZdlPvm@@Base+0xa60>  // b.none
  419e64:	ldr	x1, [sp, #112]
  419e68:	ldr	x0, [sp, #120]
  419e6c:	sub	x0, x1, x0
  419e70:	mov	x1, x0
  419e74:	ldr	x0, [sp, #88]
  419e78:	add	x0, x0, x1
  419e7c:	mov	w1, #0x2f                  	// #47
  419e80:	strb	w1, [x0]
  419e84:	ldr	x1, [sp, #112]
  419e88:	ldr	x0, [sp, #120]
  419e8c:	sub	x0, x1, x0
  419e90:	mov	x1, x0
  419e94:	ldrsw	x0, [sp, #100]
  419e98:	add	x0, x1, x0
  419e9c:	ldr	x1, [sp, #88]
  419ea0:	add	x0, x1, x0
  419ea4:	ldr	x1, [sp, #32]
  419ea8:	bl	401550 <strcpy@plt>
  419eac:	ldr	x0, [sp, #88]
  419eb0:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  419eb4:	str	x0, [sp, #80]
  419eb8:	ldr	x0, [sp, #88]
  419ebc:	cmp	x0, #0x0
  419ec0:	b.eq	419ecc <_ZdlPvm@@Base+0xaa8>  // b.none
  419ec4:	ldr	x0, [sp, #88]
  419ec8:	bl	401650 <_ZdaPv@plt>
  419ecc:	ldr	x1, [sp, #16]
  419ed0:	ldr	x0, [sp, #80]
  419ed4:	bl	401670 <fopen@plt>
  419ed8:	str	x0, [sp, #72]
  419edc:	ldr	x0, [sp, #72]
  419ee0:	cmp	x0, #0x0
  419ee4:	b.eq	419f14 <_ZdlPvm@@Base+0xaf0>  // b.none
  419ee8:	ldr	x0, [sp, #24]
  419eec:	cmp	x0, #0x0
  419ef0:	b.eq	419f04 <_ZdlPvm@@Base+0xae0>  // b.none
  419ef4:	ldr	x0, [sp, #24]
  419ef8:	ldr	x1, [sp, #80]
  419efc:	str	x1, [x0]
  419f00:	b	419f0c <_ZdlPvm@@Base+0xae8>
  419f04:	ldr	x0, [sp, #80]
  419f08:	bl	401510 <free@plt>
  419f0c:	ldr	x0, [sp, #72]
  419f10:	b	419f84 <_ZdlPvm@@Base+0xb60>
  419f14:	bl	401660 <__errno_location@plt>
  419f18:	ldr	w0, [x0]
  419f1c:	str	w0, [sp, #68]
  419f20:	ldr	x0, [sp, #80]
  419f24:	bl	401510 <free@plt>
  419f28:	ldr	w0, [sp, #68]
  419f2c:	cmp	w0, #0x2
  419f30:	b.eq	419f4c <_ZdlPvm@@Base+0xb28>  // b.none
  419f34:	bl	401660 <__errno_location@plt>
  419f38:	mov	x1, x0
  419f3c:	ldr	w0, [sp, #68]
  419f40:	str	w0, [x1]
  419f44:	mov	x0, #0x0                   	// #0
  419f48:	b	419f84 <_ZdlPvm@@Base+0xb60>
  419f4c:	ldr	x0, [sp, #112]
  419f50:	ldrb	w0, [x0]
  419f54:	cmp	w0, #0x0
  419f58:	b.eq	419f6c <_ZdlPvm@@Base+0xb48>  // b.none
  419f5c:	ldr	x0, [sp, #112]
  419f60:	add	x0, x0, #0x1
  419f64:	str	x0, [sp, #120]
  419f68:	b	419da4 <_ZdlPvm@@Base+0x980>
  419f6c:	nop
  419f70:	bl	401660 <__errno_location@plt>
  419f74:	mov	x1, x0
  419f78:	mov	w0, #0x2                   	// #2
  419f7c:	str	w0, [x1]
  419f80:	mov	x0, #0x0                   	// #0
  419f84:	ldp	x29, x30, [sp], #128
  419f88:	ret
  419f8c:	stp	x29, x30, [sp, #-32]!
  419f90:	mov	x29, sp
  419f94:	str	w0, [sp, #28]
  419f98:	str	x1, [sp, #16]
  419f9c:	ldr	w0, [sp, #28]
  419fa0:	cmp	w0, #0x0
  419fa4:	b.ne	419fb8 <_ZdlPvm@@Base+0xb94>  // b.any
  419fa8:	ldr	x0, [sp, #16]
  419fac:	str	wzr, [x0]
  419fb0:	mov	x0, #0x0                   	// #0
  419fb4:	b	419fd8 <_ZdlPvm@@Base+0xbb4>
  419fb8:	ldr	w0, [sp, #28]
  419fbc:	lsl	w1, w0, #1
  419fc0:	ldr	x0, [sp, #16]
  419fc4:	str	w1, [x0]
  419fc8:	ldr	x0, [sp, #16]
  419fcc:	ldr	w0, [x0]
  419fd0:	sxtw	x0, w0
  419fd4:	bl	401440 <_Znam@plt>
  419fd8:	ldp	x29, x30, [sp], #32
  419fdc:	ret
  419fe0:	stp	x29, x30, [sp, #-32]!
  419fe4:	mov	x29, sp
  419fe8:	str	x0, [sp, #24]
  419fec:	str	w1, [sp, #20]
  419ff0:	ldr	x0, [sp, #24]
  419ff4:	cmp	x0, #0x0
  419ff8:	b.eq	41a004 <_ZdlPvm@@Base+0xbe0>  // b.none
  419ffc:	ldr	x0, [sp, #24]
  41a000:	bl	401650 <_ZdaPv@plt>
  41a004:	nop
  41a008:	ldp	x29, x30, [sp], #32
  41a00c:	ret
  41a010:	stp	x29, x30, [sp, #-48]!
  41a014:	mov	x29, sp
  41a018:	str	x0, [sp, #40]
  41a01c:	str	w1, [sp, #36]
  41a020:	str	w2, [sp, #32]
  41a024:	str	x3, [sp, #24]
  41a028:	ldr	w1, [sp, #36]
  41a02c:	ldr	w0, [sp, #32]
  41a030:	cmp	w1, w0
  41a034:	b.lt	41a04c <_ZdlPvm@@Base+0xc28>  // b.tstop
  41a038:	ldr	x0, [sp, #24]
  41a03c:	ldr	w1, [sp, #36]
  41a040:	str	w1, [x0]
  41a044:	ldr	x0, [sp, #40]
  41a048:	b	41a09c <_ZdlPvm@@Base+0xc78>
  41a04c:	ldr	x0, [sp, #40]
  41a050:	cmp	x0, #0x0
  41a054:	b.eq	41a060 <_ZdlPvm@@Base+0xc3c>  // b.none
  41a058:	ldr	x0, [sp, #40]
  41a05c:	bl	401650 <_ZdaPv@plt>
  41a060:	ldr	w0, [sp, #32]
  41a064:	cmp	w0, #0x0
  41a068:	b.ne	41a07c <_ZdlPvm@@Base+0xc58>  // b.any
  41a06c:	ldr	x0, [sp, #24]
  41a070:	str	wzr, [x0]
  41a074:	mov	x0, #0x0                   	// #0
  41a078:	b	41a09c <_ZdlPvm@@Base+0xc78>
  41a07c:	ldr	w0, [sp, #32]
  41a080:	lsl	w1, w0, #1
  41a084:	ldr	x0, [sp, #24]
  41a088:	str	w1, [x0]
  41a08c:	ldr	x0, [sp, #24]
  41a090:	ldr	w0, [x0]
  41a094:	sxtw	x0, w0
  41a098:	bl	401440 <_Znam@plt>
  41a09c:	ldp	x29, x30, [sp], #48
  41a0a0:	ret
  41a0a4:	stp	x29, x30, [sp, #-64]!
  41a0a8:	mov	x29, sp
  41a0ac:	str	x0, [sp, #40]
  41a0b0:	str	w1, [sp, #36]
  41a0b4:	str	w2, [sp, #32]
  41a0b8:	str	w3, [sp, #28]
  41a0bc:	str	x4, [sp, #16]
  41a0c0:	ldr	w1, [sp, #36]
  41a0c4:	ldr	w0, [sp, #28]
  41a0c8:	cmp	w1, w0
  41a0cc:	b.lt	41a0e4 <_ZdlPvm@@Base+0xcc0>  // b.tstop
  41a0d0:	ldr	x0, [sp, #16]
  41a0d4:	ldr	w1, [sp, #36]
  41a0d8:	str	w1, [x0]
  41a0dc:	ldr	x0, [sp, #40]
  41a0e0:	b	41a180 <_ZdlPvm@@Base+0xd5c>
  41a0e4:	ldr	w0, [sp, #28]
  41a0e8:	cmp	w0, #0x0
  41a0ec:	b.ne	41a114 <_ZdlPvm@@Base+0xcf0>  // b.any
  41a0f0:	ldr	x0, [sp, #40]
  41a0f4:	cmp	x0, #0x0
  41a0f8:	b.eq	41a104 <_ZdlPvm@@Base+0xce0>  // b.none
  41a0fc:	ldr	x0, [sp, #40]
  41a100:	bl	401650 <_ZdaPv@plt>
  41a104:	ldr	x0, [sp, #16]
  41a108:	str	wzr, [x0]
  41a10c:	mov	x0, #0x0                   	// #0
  41a110:	b	41a180 <_ZdlPvm@@Base+0xd5c>
  41a114:	ldr	w0, [sp, #28]
  41a118:	lsl	w1, w0, #1
  41a11c:	ldr	x0, [sp, #16]
  41a120:	str	w1, [x0]
  41a124:	ldr	x0, [sp, #16]
  41a128:	ldr	w0, [x0]
  41a12c:	sxtw	x0, w0
  41a130:	bl	401440 <_Znam@plt>
  41a134:	str	x0, [sp, #56]
  41a138:	ldr	w1, [sp, #32]
  41a13c:	ldr	w0, [sp, #28]
  41a140:	cmp	w1, w0
  41a144:	b.ge	41a168 <_ZdlPvm@@Base+0xd44>  // b.tcont
  41a148:	ldr	w0, [sp, #32]
  41a14c:	cmp	w0, #0x0
  41a150:	b.eq	41a168 <_ZdlPvm@@Base+0xd44>  // b.none
  41a154:	ldrsw	x0, [sp, #32]
  41a158:	mov	x2, x0
  41a15c:	ldr	x1, [sp, #40]
  41a160:	ldr	x0, [sp, #56]
  41a164:	bl	401460 <memcpy@plt>
  41a168:	ldr	x0, [sp, #40]
  41a16c:	cmp	x0, #0x0
  41a170:	b.eq	41a17c <_ZdlPvm@@Base+0xd58>  // b.none
  41a174:	ldr	x0, [sp, #40]
  41a178:	bl	401650 <_ZdaPv@plt>
  41a17c:	ldr	x0, [sp, #56]
  41a180:	ldp	x29, x30, [sp], #64
  41a184:	ret
  41a188:	sub	sp, sp, #0x10
  41a18c:	str	x0, [sp, #8]
  41a190:	ldr	x0, [sp, #8]
  41a194:	str	xzr, [x0]
  41a198:	ldr	x0, [sp, #8]
  41a19c:	str	wzr, [x0, #8]
  41a1a0:	ldr	x0, [sp, #8]
  41a1a4:	str	wzr, [x0, #12]
  41a1a8:	nop
  41a1ac:	add	sp, sp, #0x10
  41a1b0:	ret
  41a1b4:	stp	x29, x30, [sp, #-48]!
  41a1b8:	mov	x29, sp
  41a1bc:	str	x0, [sp, #40]
  41a1c0:	str	x1, [sp, #32]
  41a1c4:	str	w2, [sp, #28]
  41a1c8:	ldr	x0, [sp, #40]
  41a1cc:	ldr	w1, [sp, #28]
  41a1d0:	str	w1, [x0, #8]
  41a1d4:	ldr	w0, [sp, #28]
  41a1d8:	mvn	w0, w0
  41a1dc:	lsr	w0, w0, #31
  41a1e0:	and	w0, w0, #0xff
  41a1e4:	mov	w3, w0
  41a1e8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  41a1ec:	add	x2, x0, #0xc28
  41a1f0:	mov	w1, #0x57                  	// #87
  41a1f4:	mov	w0, w3
  41a1f8:	bl	40318c <printf@plt+0x19fc>
  41a1fc:	ldr	x0, [sp, #40]
  41a200:	add	x0, x0, #0xc
  41a204:	mov	x1, x0
  41a208:	ldr	w0, [sp, #28]
  41a20c:	bl	419f8c <_ZdlPvm@@Base+0xb68>
  41a210:	mov	x1, x0
  41a214:	ldr	x0, [sp, #40]
  41a218:	str	x1, [x0]
  41a21c:	ldr	w0, [sp, #28]
  41a220:	cmp	w0, #0x0
  41a224:	b.eq	41a240 <_ZdlPvm@@Base+0xe1c>  // b.none
  41a228:	ldr	x0, [sp, #40]
  41a22c:	ldr	x0, [x0]
  41a230:	ldrsw	x1, [sp, #28]
  41a234:	mov	x2, x1
  41a238:	ldr	x1, [sp, #32]
  41a23c:	bl	401460 <memcpy@plt>
  41a240:	nop
  41a244:	ldp	x29, x30, [sp], #48
  41a248:	ret
  41a24c:	stp	x29, x30, [sp, #-32]!
  41a250:	mov	x29, sp
  41a254:	str	x0, [sp, #24]
  41a258:	str	x1, [sp, #16]
  41a25c:	ldr	x0, [sp, #16]
  41a260:	cmp	x0, #0x0
  41a264:	b.ne	41a284 <_ZdlPvm@@Base+0xe60>  // b.any
  41a268:	ldr	x0, [sp, #24]
  41a26c:	str	wzr, [x0, #8]
  41a270:	ldr	x0, [sp, #24]
  41a274:	str	xzr, [x0]
  41a278:	ldr	x0, [sp, #24]
  41a27c:	str	wzr, [x0, #12]
  41a280:	b	41a2f4 <_ZdlPvm@@Base+0xed0>
  41a284:	ldr	x0, [sp, #16]
  41a288:	bl	401490 <strlen@plt>
  41a28c:	mov	w1, w0
  41a290:	ldr	x0, [sp, #24]
  41a294:	str	w1, [x0, #8]
  41a298:	ldr	x0, [sp, #24]
  41a29c:	ldr	w2, [x0, #8]
  41a2a0:	ldr	x0, [sp, #24]
  41a2a4:	add	x0, x0, #0xc
  41a2a8:	mov	x1, x0
  41a2ac:	mov	w0, w2
  41a2b0:	bl	419f8c <_ZdlPvm@@Base+0xb68>
  41a2b4:	mov	x1, x0
  41a2b8:	ldr	x0, [sp, #24]
  41a2bc:	str	x1, [x0]
  41a2c0:	ldr	x0, [sp, #24]
  41a2c4:	ldr	w0, [x0, #8]
  41a2c8:	cmp	w0, #0x0
  41a2cc:	b.eq	41a2f4 <_ZdlPvm@@Base+0xed0>  // b.none
  41a2d0:	ldr	x0, [sp, #24]
  41a2d4:	ldr	x3, [x0]
  41a2d8:	ldr	x0, [sp, #24]
  41a2dc:	ldr	w0, [x0, #8]
  41a2e0:	sxtw	x0, w0
  41a2e4:	mov	x2, x0
  41a2e8:	ldr	x1, [sp, #16]
  41a2ec:	mov	x0, x3
  41a2f0:	bl	401460 <memcpy@plt>
  41a2f4:	nop
  41a2f8:	ldp	x29, x30, [sp], #32
  41a2fc:	ret
  41a300:	stp	x29, x30, [sp, #-32]!
  41a304:	mov	x29, sp
  41a308:	str	x0, [sp, #24]
  41a30c:	strb	w1, [sp, #23]
  41a310:	ldr	x0, [sp, #24]
  41a314:	mov	w1, #0x1                   	// #1
  41a318:	str	w1, [x0, #8]
  41a31c:	ldr	x0, [sp, #24]
  41a320:	add	x0, x0, #0xc
  41a324:	mov	x1, x0
  41a328:	mov	w0, #0x1                   	// #1
  41a32c:	bl	419f8c <_ZdlPvm@@Base+0xb68>
  41a330:	mov	x1, x0
  41a334:	ldr	x0, [sp, #24]
  41a338:	str	x1, [x0]
  41a33c:	ldr	x0, [sp, #24]
  41a340:	ldr	x0, [x0]
  41a344:	ldrb	w1, [sp, #23]
  41a348:	strb	w1, [x0]
  41a34c:	nop
  41a350:	ldp	x29, x30, [sp], #32
  41a354:	ret
  41a358:	stp	x29, x30, [sp, #-32]!
  41a35c:	mov	x29, sp
  41a360:	str	x0, [sp, #24]
  41a364:	str	x1, [sp, #16]
  41a368:	ldr	x0, [sp, #16]
  41a36c:	ldr	w1, [x0, #8]
  41a370:	ldr	x0, [sp, #24]
  41a374:	str	w1, [x0, #8]
  41a378:	ldr	x0, [sp, #24]
  41a37c:	ldr	w2, [x0, #8]
  41a380:	ldr	x0, [sp, #24]
  41a384:	add	x0, x0, #0xc
  41a388:	mov	x1, x0
  41a38c:	mov	w0, w2
  41a390:	bl	419f8c <_ZdlPvm@@Base+0xb68>
  41a394:	mov	x1, x0
  41a398:	ldr	x0, [sp, #24]
  41a39c:	str	x1, [x0]
  41a3a0:	ldr	x0, [sp, #24]
  41a3a4:	ldr	w0, [x0, #8]
  41a3a8:	cmp	w0, #0x0
  41a3ac:	b.eq	41a3d8 <_ZdlPvm@@Base+0xfb4>  // b.none
  41a3b0:	ldr	x0, [sp, #24]
  41a3b4:	ldr	x3, [x0]
  41a3b8:	ldr	x0, [sp, #16]
  41a3bc:	ldr	x1, [x0]
  41a3c0:	ldr	x0, [sp, #24]
  41a3c4:	ldr	w0, [x0, #8]
  41a3c8:	sxtw	x0, w0
  41a3cc:	mov	x2, x0
  41a3d0:	mov	x0, x3
  41a3d4:	bl	401460 <memcpy@plt>
  41a3d8:	nop
  41a3dc:	ldp	x29, x30, [sp], #32
  41a3e0:	ret
  41a3e4:	stp	x29, x30, [sp, #-32]!
  41a3e8:	mov	x29, sp
  41a3ec:	str	x0, [sp, #24]
  41a3f0:	ldr	x0, [sp, #24]
  41a3f4:	ldr	x2, [x0]
  41a3f8:	ldr	x0, [sp, #24]
  41a3fc:	ldr	w0, [x0, #12]
  41a400:	mov	w1, w0
  41a404:	mov	x0, x2
  41a408:	bl	419fe0 <_ZdlPvm@@Base+0xbbc>
  41a40c:	nop
  41a410:	ldp	x29, x30, [sp], #32
  41a414:	ret
  41a418:	stp	x29, x30, [sp, #-32]!
  41a41c:	mov	x29, sp
  41a420:	str	x0, [sp, #24]
  41a424:	str	x1, [sp, #16]
  41a428:	ldr	x0, [sp, #24]
  41a42c:	ldr	x4, [x0]
  41a430:	ldr	x0, [sp, #24]
  41a434:	ldr	w1, [x0, #12]
  41a438:	ldr	x0, [sp, #16]
  41a43c:	ldr	w2, [x0, #8]
  41a440:	ldr	x0, [sp, #24]
  41a444:	add	x0, x0, #0xc
  41a448:	mov	x3, x0
  41a44c:	mov	x0, x4
  41a450:	bl	41a010 <_ZdlPvm@@Base+0xbec>
  41a454:	mov	x1, x0
  41a458:	ldr	x0, [sp, #24]
  41a45c:	str	x1, [x0]
  41a460:	ldr	x0, [sp, #16]
  41a464:	ldr	w1, [x0, #8]
  41a468:	ldr	x0, [sp, #24]
  41a46c:	str	w1, [x0, #8]
  41a470:	ldr	x0, [sp, #24]
  41a474:	ldr	w0, [x0, #8]
  41a478:	cmp	w0, #0x0
  41a47c:	b.eq	41a4a8 <_ZdlPvm@@Base+0x1084>  // b.none
  41a480:	ldr	x0, [sp, #24]
  41a484:	ldr	x3, [x0]
  41a488:	ldr	x0, [sp, #16]
  41a48c:	ldr	x1, [x0]
  41a490:	ldr	x0, [sp, #24]
  41a494:	ldr	w0, [x0, #8]
  41a498:	sxtw	x0, w0
  41a49c:	mov	x2, x0
  41a4a0:	mov	x0, x3
  41a4a4:	bl	401460 <memcpy@plt>
  41a4a8:	ldr	x0, [sp, #24]
  41a4ac:	ldp	x29, x30, [sp], #32
  41a4b0:	ret
  41a4b4:	stp	x29, x30, [sp, #-48]!
  41a4b8:	mov	x29, sp
  41a4bc:	str	x0, [sp, #24]
  41a4c0:	str	x1, [sp, #16]
  41a4c4:	ldr	x0, [sp, #16]
  41a4c8:	cmp	x0, #0x0
  41a4cc:	b.ne	41a508 <_ZdlPvm@@Base+0x10e4>  // b.any
  41a4d0:	ldr	x0, [sp, #24]
  41a4d4:	ldr	x2, [x0]
  41a4d8:	ldr	x0, [sp, #24]
  41a4dc:	ldr	w0, [x0, #8]
  41a4e0:	mov	w1, w0
  41a4e4:	mov	x0, x2
  41a4e8:	bl	419fe0 <_ZdlPvm@@Base+0xbbc>
  41a4ec:	ldr	x0, [sp, #24]
  41a4f0:	str	wzr, [x0, #8]
  41a4f4:	ldr	x0, [sp, #24]
  41a4f8:	str	xzr, [x0]
  41a4fc:	ldr	x0, [sp, #24]
  41a500:	str	wzr, [x0, #12]
  41a504:	b	41a588 <_ZdlPvm@@Base+0x1164>
  41a508:	ldr	x0, [sp, #16]
  41a50c:	bl	401490 <strlen@plt>
  41a510:	str	w0, [sp, #44]
  41a514:	ldr	x0, [sp, #24]
  41a518:	ldr	x4, [x0]
  41a51c:	ldr	x0, [sp, #24]
  41a520:	ldr	w1, [x0, #12]
  41a524:	ldr	x0, [sp, #24]
  41a528:	add	x0, x0, #0xc
  41a52c:	mov	x3, x0
  41a530:	ldr	w2, [sp, #44]
  41a534:	mov	x0, x4
  41a538:	bl	41a010 <_ZdlPvm@@Base+0xbec>
  41a53c:	mov	x1, x0
  41a540:	ldr	x0, [sp, #24]
  41a544:	str	x1, [x0]
  41a548:	ldr	x0, [sp, #24]
  41a54c:	ldr	w1, [sp, #44]
  41a550:	str	w1, [x0, #8]
  41a554:	ldr	x0, [sp, #24]
  41a558:	ldr	w0, [x0, #8]
  41a55c:	cmp	w0, #0x0
  41a560:	b.eq	41a588 <_ZdlPvm@@Base+0x1164>  // b.none
  41a564:	ldr	x0, [sp, #24]
  41a568:	ldr	x3, [x0]
  41a56c:	ldr	x0, [sp, #24]
  41a570:	ldr	w0, [x0, #8]
  41a574:	sxtw	x0, w0
  41a578:	mov	x2, x0
  41a57c:	ldr	x1, [sp, #16]
  41a580:	mov	x0, x3
  41a584:	bl	401460 <memcpy@plt>
  41a588:	ldr	x0, [sp, #24]
  41a58c:	ldp	x29, x30, [sp], #48
  41a590:	ret
  41a594:	stp	x29, x30, [sp, #-32]!
  41a598:	mov	x29, sp
  41a59c:	str	x0, [sp, #24]
  41a5a0:	strb	w1, [sp, #23]
  41a5a4:	ldr	x0, [sp, #24]
  41a5a8:	ldr	x4, [x0]
  41a5ac:	ldr	x0, [sp, #24]
  41a5b0:	ldr	w1, [x0, #12]
  41a5b4:	ldr	x0, [sp, #24]
  41a5b8:	add	x0, x0, #0xc
  41a5bc:	mov	x3, x0
  41a5c0:	mov	w2, #0x1                   	// #1
  41a5c4:	mov	x0, x4
  41a5c8:	bl	41a010 <_ZdlPvm@@Base+0xbec>
  41a5cc:	mov	x1, x0
  41a5d0:	ldr	x0, [sp, #24]
  41a5d4:	str	x1, [x0]
  41a5d8:	ldr	x0, [sp, #24]
  41a5dc:	mov	w1, #0x1                   	// #1
  41a5e0:	str	w1, [x0, #8]
  41a5e4:	ldr	x0, [sp, #24]
  41a5e8:	ldr	x0, [x0]
  41a5ec:	ldrb	w1, [sp, #23]
  41a5f0:	strb	w1, [x0]
  41a5f4:	ldr	x0, [sp, #24]
  41a5f8:	ldp	x29, x30, [sp], #32
  41a5fc:	ret
  41a600:	stp	x29, x30, [sp, #-32]!
  41a604:	mov	x29, sp
  41a608:	str	x0, [sp, #24]
  41a60c:	str	x1, [sp, #16]
  41a610:	ldr	x0, [sp, #24]
  41a614:	ldr	x2, [x0]
  41a618:	ldr	x0, [sp, #24]
  41a61c:	ldr	w0, [x0, #12]
  41a620:	mov	w1, w0
  41a624:	mov	x0, x2
  41a628:	bl	419fe0 <_ZdlPvm@@Base+0xbbc>
  41a62c:	ldr	x0, [sp, #16]
  41a630:	ldr	x1, [x0]
  41a634:	ldr	x0, [sp, #24]
  41a638:	str	x1, [x0]
  41a63c:	ldr	x0, [sp, #16]
  41a640:	ldr	w1, [x0, #8]
  41a644:	ldr	x0, [sp, #24]
  41a648:	str	w1, [x0, #8]
  41a64c:	ldr	x0, [sp, #16]
  41a650:	ldr	w1, [x0, #12]
  41a654:	ldr	x0, [sp, #24]
  41a658:	str	w1, [x0, #12]
  41a65c:	ldr	x0, [sp, #16]
  41a660:	str	xzr, [x0]
  41a664:	ldr	x0, [sp, #16]
  41a668:	str	wzr, [x0, #8]
  41a66c:	ldr	x0, [sp, #16]
  41a670:	str	wzr, [x0, #12]
  41a674:	nop
  41a678:	ldp	x29, x30, [sp], #32
  41a67c:	ret
  41a680:	stp	x29, x30, [sp, #-32]!
  41a684:	mov	x29, sp
  41a688:	str	x0, [sp, #24]
  41a68c:	ldr	x0, [sp, #24]
  41a690:	ldr	x5, [x0]
  41a694:	ldr	x0, [sp, #24]
  41a698:	ldr	w1, [x0, #12]
  41a69c:	ldr	x0, [sp, #24]
  41a6a0:	ldr	w2, [x0, #8]
  41a6a4:	ldr	x0, [sp, #24]
  41a6a8:	ldr	w0, [x0, #8]
  41a6ac:	add	w3, w0, #0x1
  41a6b0:	ldr	x0, [sp, #24]
  41a6b4:	add	x0, x0, #0xc
  41a6b8:	mov	x4, x0
  41a6bc:	mov	x0, x5
  41a6c0:	bl	41a0a4 <_ZdlPvm@@Base+0xc80>
  41a6c4:	mov	x1, x0
  41a6c8:	ldr	x0, [sp, #24]
  41a6cc:	str	x1, [x0]
  41a6d0:	nop
  41a6d4:	ldp	x29, x30, [sp], #32
  41a6d8:	ret
  41a6dc:	stp	x29, x30, [sp, #-48]!
  41a6e0:	mov	x29, sp
  41a6e4:	str	x0, [sp, #24]
  41a6e8:	str	x1, [sp, #16]
  41a6ec:	ldr	x0, [sp, #16]
  41a6f0:	cmp	x0, #0x0
  41a6f4:	b.eq	41a79c <_ZdlPvm@@Base+0x1378>  // b.none
  41a6f8:	ldr	x0, [sp, #16]
  41a6fc:	bl	401490 <strlen@plt>
  41a700:	str	w0, [sp, #44]
  41a704:	ldr	x0, [sp, #24]
  41a708:	ldr	w0, [x0, #8]
  41a70c:	ldr	w1, [sp, #44]
  41a710:	add	w0, w1, w0
  41a714:	str	w0, [sp, #40]
  41a718:	ldr	x0, [sp, #24]
  41a71c:	ldr	w0, [x0, #12]
  41a720:	ldr	w1, [sp, #40]
  41a724:	cmp	w1, w0
  41a728:	b.le	41a768 <_ZdlPvm@@Base+0x1344>
  41a72c:	ldr	x0, [sp, #24]
  41a730:	ldr	x5, [x0]
  41a734:	ldr	x0, [sp, #24]
  41a738:	ldr	w1, [x0, #12]
  41a73c:	ldr	x0, [sp, #24]
  41a740:	ldr	w2, [x0, #8]
  41a744:	ldr	x0, [sp, #24]
  41a748:	add	x0, x0, #0xc
  41a74c:	mov	x4, x0
  41a750:	ldr	w3, [sp, #40]
  41a754:	mov	x0, x5
  41a758:	bl	41a0a4 <_ZdlPvm@@Base+0xc80>
  41a75c:	mov	x1, x0
  41a760:	ldr	x0, [sp, #24]
  41a764:	str	x1, [x0]
  41a768:	ldr	x0, [sp, #24]
  41a76c:	ldr	x1, [x0]
  41a770:	ldr	x0, [sp, #24]
  41a774:	ldr	w0, [x0, #8]
  41a778:	sxtw	x0, w0
  41a77c:	add	x0, x1, x0
  41a780:	ldrsw	x1, [sp, #44]
  41a784:	mov	x2, x1
  41a788:	ldr	x1, [sp, #16]
  41a78c:	bl	401460 <memcpy@plt>
  41a790:	ldr	x0, [sp, #24]
  41a794:	ldr	w1, [sp, #40]
  41a798:	str	w1, [x0, #8]
  41a79c:	ldr	x0, [sp, #24]
  41a7a0:	ldp	x29, x30, [sp], #48
  41a7a4:	ret
  41a7a8:	stp	x29, x30, [sp, #-48]!
  41a7ac:	mov	x29, sp
  41a7b0:	str	x0, [sp, #24]
  41a7b4:	str	x1, [sp, #16]
  41a7b8:	ldr	x0, [sp, #16]
  41a7bc:	ldr	w0, [x0, #8]
  41a7c0:	cmp	w0, #0x0
  41a7c4:	b.eq	41a874 <_ZdlPvm@@Base+0x1450>  // b.none
  41a7c8:	ldr	x0, [sp, #24]
  41a7cc:	ldr	w1, [x0, #8]
  41a7d0:	ldr	x0, [sp, #16]
  41a7d4:	ldr	w0, [x0, #8]
  41a7d8:	add	w0, w1, w0
  41a7dc:	str	w0, [sp, #44]
  41a7e0:	ldr	x0, [sp, #24]
  41a7e4:	ldr	w0, [x0, #12]
  41a7e8:	ldr	w1, [sp, #44]
  41a7ec:	cmp	w1, w0
  41a7f0:	b.le	41a830 <_ZdlPvm@@Base+0x140c>
  41a7f4:	ldr	x0, [sp, #24]
  41a7f8:	ldr	x5, [x0]
  41a7fc:	ldr	x0, [sp, #24]
  41a800:	ldr	w1, [x0, #12]
  41a804:	ldr	x0, [sp, #24]
  41a808:	ldr	w2, [x0, #8]
  41a80c:	ldr	x0, [sp, #24]
  41a810:	add	x0, x0, #0xc
  41a814:	mov	x4, x0
  41a818:	ldr	w3, [sp, #44]
  41a81c:	mov	x0, x5
  41a820:	bl	41a0a4 <_ZdlPvm@@Base+0xc80>
  41a824:	mov	x1, x0
  41a828:	ldr	x0, [sp, #24]
  41a82c:	str	x1, [x0]
  41a830:	ldr	x0, [sp, #24]
  41a834:	ldr	x1, [x0]
  41a838:	ldr	x0, [sp, #24]
  41a83c:	ldr	w0, [x0, #8]
  41a840:	sxtw	x0, w0
  41a844:	add	x3, x1, x0
  41a848:	ldr	x0, [sp, #16]
  41a84c:	ldr	x1, [x0]
  41a850:	ldr	x0, [sp, #16]
  41a854:	ldr	w0, [x0, #8]
  41a858:	sxtw	x0, w0
  41a85c:	mov	x2, x0
  41a860:	mov	x0, x3
  41a864:	bl	401460 <memcpy@plt>
  41a868:	ldr	x0, [sp, #24]
  41a86c:	ldr	w1, [sp, #44]
  41a870:	str	w1, [x0, #8]
  41a874:	ldr	x0, [sp, #24]
  41a878:	ldp	x29, x30, [sp], #48
  41a87c:	ret
  41a880:	stp	x29, x30, [sp, #-64]!
  41a884:	mov	x29, sp
  41a888:	str	x0, [sp, #40]
  41a88c:	str	x1, [sp, #32]
  41a890:	str	w2, [sp, #28]
  41a894:	ldr	w0, [sp, #28]
  41a898:	cmp	w0, #0x0
  41a89c:	b.le	41a938 <_ZdlPvm@@Base+0x1514>
  41a8a0:	ldr	x0, [sp, #40]
  41a8a4:	ldr	w0, [x0, #8]
  41a8a8:	ldr	w1, [sp, #28]
  41a8ac:	add	w0, w1, w0
  41a8b0:	str	w0, [sp, #60]
  41a8b4:	ldr	x0, [sp, #40]
  41a8b8:	ldr	w0, [x0, #12]
  41a8bc:	ldr	w1, [sp, #60]
  41a8c0:	cmp	w1, w0
  41a8c4:	b.le	41a904 <_ZdlPvm@@Base+0x14e0>
  41a8c8:	ldr	x0, [sp, #40]
  41a8cc:	ldr	x5, [x0]
  41a8d0:	ldr	x0, [sp, #40]
  41a8d4:	ldr	w1, [x0, #12]
  41a8d8:	ldr	x0, [sp, #40]
  41a8dc:	ldr	w2, [x0, #8]
  41a8e0:	ldr	x0, [sp, #40]
  41a8e4:	add	x0, x0, #0xc
  41a8e8:	mov	x4, x0
  41a8ec:	ldr	w3, [sp, #60]
  41a8f0:	mov	x0, x5
  41a8f4:	bl	41a0a4 <_ZdlPvm@@Base+0xc80>
  41a8f8:	mov	x1, x0
  41a8fc:	ldr	x0, [sp, #40]
  41a900:	str	x1, [x0]
  41a904:	ldr	x0, [sp, #40]
  41a908:	ldr	x1, [x0]
  41a90c:	ldr	x0, [sp, #40]
  41a910:	ldr	w0, [x0, #8]
  41a914:	sxtw	x0, w0
  41a918:	add	x0, x1, x0
  41a91c:	ldrsw	x1, [sp, #28]
  41a920:	mov	x2, x1
  41a924:	ldr	x1, [sp, #32]
  41a928:	bl	401460 <memcpy@plt>
  41a92c:	ldr	x0, [sp, #40]
  41a930:	ldr	w1, [sp, #60]
  41a934:	str	w1, [x0, #8]
  41a938:	nop
  41a93c:	ldp	x29, x30, [sp], #64
  41a940:	ret
  41a944:	stp	x29, x30, [sp, #-48]!
  41a948:	mov	x29, sp
  41a94c:	str	x0, [sp, #40]
  41a950:	str	x1, [sp, #32]
  41a954:	str	w2, [sp, #28]
  41a958:	str	x3, [sp, #16]
  41a95c:	str	w4, [sp, #24]
  41a960:	ldr	w0, [sp, #28]
  41a964:	cmp	w0, #0x0
  41a968:	b.lt	41a980 <_ZdlPvm@@Base+0x155c>  // b.tstop
  41a96c:	ldr	w0, [sp, #24]
  41a970:	cmp	w0, #0x0
  41a974:	b.lt	41a980 <_ZdlPvm@@Base+0x155c>  // b.tstop
  41a978:	mov	w0, #0x1                   	// #1
  41a97c:	b	41a984 <_ZdlPvm@@Base+0x1560>
  41a980:	mov	w0, #0x0                   	// #0
  41a984:	mov	w3, w0
  41a988:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  41a98c:	add	x2, x0, #0xc28
  41a990:	mov	w1, #0xd7                  	// #215
  41a994:	mov	w0, w3
  41a998:	bl	40318c <printf@plt+0x19fc>
  41a99c:	ldr	w1, [sp, #28]
  41a9a0:	ldr	w0, [sp, #24]
  41a9a4:	add	w1, w1, w0
  41a9a8:	ldr	x0, [sp, #40]
  41a9ac:	str	w1, [x0, #8]
  41a9b0:	ldr	x0, [sp, #40]
  41a9b4:	ldr	w0, [x0, #8]
  41a9b8:	cmp	w0, #0x0
  41a9bc:	b.ne	41a9d4 <_ZdlPvm@@Base+0x15b0>  // b.any
  41a9c0:	ldr	x0, [sp, #40]
  41a9c4:	str	wzr, [x0, #12]
  41a9c8:	ldr	x0, [sp, #40]
  41a9cc:	str	xzr, [x0]
  41a9d0:	b	41aa68 <_ZdlPvm@@Base+0x1644>
  41a9d4:	ldr	x0, [sp, #40]
  41a9d8:	ldr	w2, [x0, #8]
  41a9dc:	ldr	x0, [sp, #40]
  41a9e0:	add	x0, x0, #0xc
  41a9e4:	mov	x1, x0
  41a9e8:	mov	w0, w2
  41a9ec:	bl	419f8c <_ZdlPvm@@Base+0xb68>
  41a9f0:	mov	x1, x0
  41a9f4:	ldr	x0, [sp, #40]
  41a9f8:	str	x1, [x0]
  41a9fc:	ldr	w0, [sp, #28]
  41aa00:	cmp	w0, #0x0
  41aa04:	b.ne	41aa24 <_ZdlPvm@@Base+0x1600>  // b.any
  41aa08:	ldr	x0, [sp, #40]
  41aa0c:	ldr	x0, [x0]
  41aa10:	ldrsw	x1, [sp, #24]
  41aa14:	mov	x2, x1
  41aa18:	ldr	x1, [sp, #16]
  41aa1c:	bl	401460 <memcpy@plt>
  41aa20:	b	41aa68 <_ZdlPvm@@Base+0x1644>
  41aa24:	ldr	x0, [sp, #40]
  41aa28:	ldr	x0, [x0]
  41aa2c:	ldrsw	x1, [sp, #28]
  41aa30:	mov	x2, x1
  41aa34:	ldr	x1, [sp, #32]
  41aa38:	bl	401460 <memcpy@plt>
  41aa3c:	ldr	w0, [sp, #24]
  41aa40:	cmp	w0, #0x0
  41aa44:	b.eq	41aa68 <_ZdlPvm@@Base+0x1644>  // b.none
  41aa48:	ldr	x0, [sp, #40]
  41aa4c:	ldr	x1, [x0]
  41aa50:	ldrsw	x0, [sp, #28]
  41aa54:	add	x0, x1, x0
  41aa58:	ldrsw	x1, [sp, #24]
  41aa5c:	mov	x2, x1
  41aa60:	ldr	x1, [sp, #16]
  41aa64:	bl	401460 <memcpy@plt>
  41aa68:	nop
  41aa6c:	ldp	x29, x30, [sp], #48
  41aa70:	ret
  41aa74:	stp	x29, x30, [sp, #-32]!
  41aa78:	mov	x29, sp
  41aa7c:	str	x0, [sp, #24]
  41aa80:	str	x1, [sp, #16]
  41aa84:	ldr	x0, [sp, #24]
  41aa88:	ldr	w1, [x0, #8]
  41aa8c:	ldr	x0, [sp, #16]
  41aa90:	ldr	w0, [x0, #8]
  41aa94:	cmp	w1, w0
  41aa98:	b.gt	41aaec <_ZdlPvm@@Base+0x16c8>
  41aa9c:	ldr	x0, [sp, #24]
  41aaa0:	ldr	w0, [x0, #8]
  41aaa4:	cmp	w0, #0x0
  41aaa8:	b.eq	41aadc <_ZdlPvm@@Base+0x16b8>  // b.none
  41aaac:	ldr	x0, [sp, #24]
  41aab0:	ldr	x3, [x0]
  41aab4:	ldr	x0, [sp, #16]
  41aab8:	ldr	x1, [x0]
  41aabc:	ldr	x0, [sp, #24]
  41aac0:	ldr	w0, [x0, #8]
  41aac4:	sxtw	x0, w0
  41aac8:	mov	x2, x0
  41aacc:	mov	x0, x3
  41aad0:	bl	4014f0 <memcmp@plt>
  41aad4:	cmp	w0, #0x0
  41aad8:	b.gt	41aae4 <_ZdlPvm@@Base+0x16c0>
  41aadc:	mov	w0, #0x1                   	// #1
  41aae0:	b	41aae8 <_ZdlPvm@@Base+0x16c4>
  41aae4:	mov	w0, #0x0                   	// #0
  41aae8:	b	41ab38 <_ZdlPvm@@Base+0x1714>
  41aaec:	ldr	x0, [sp, #16]
  41aaf0:	ldr	w0, [x0, #8]
  41aaf4:	cmp	w0, #0x0
  41aaf8:	b.eq	41ab34 <_ZdlPvm@@Base+0x1710>  // b.none
  41aafc:	ldr	x0, [sp, #24]
  41ab00:	ldr	x3, [x0]
  41ab04:	ldr	x0, [sp, #16]
  41ab08:	ldr	x1, [x0]
  41ab0c:	ldr	x0, [sp, #16]
  41ab10:	ldr	w0, [x0, #8]
  41ab14:	sxtw	x0, w0
  41ab18:	mov	x2, x0
  41ab1c:	mov	x0, x3
  41ab20:	bl	4014f0 <memcmp@plt>
  41ab24:	cmp	w0, #0x0
  41ab28:	b.ge	41ab34 <_ZdlPvm@@Base+0x1710>  // b.tcont
  41ab2c:	mov	w0, #0x1                   	// #1
  41ab30:	b	41ab38 <_ZdlPvm@@Base+0x1714>
  41ab34:	mov	w0, #0x0                   	// #0
  41ab38:	ldp	x29, x30, [sp], #32
  41ab3c:	ret
  41ab40:	stp	x29, x30, [sp, #-32]!
  41ab44:	mov	x29, sp
  41ab48:	str	x0, [sp, #24]
  41ab4c:	str	x1, [sp, #16]
  41ab50:	ldr	x0, [sp, #24]
  41ab54:	ldr	w1, [x0, #8]
  41ab58:	ldr	x0, [sp, #16]
  41ab5c:	ldr	w0, [x0, #8]
  41ab60:	cmp	w1, w0
  41ab64:	b.ge	41abb8 <_ZdlPvm@@Base+0x1794>  // b.tcont
  41ab68:	ldr	x0, [sp, #24]
  41ab6c:	ldr	w0, [x0, #8]
  41ab70:	cmp	w0, #0x0
  41ab74:	b.eq	41aba8 <_ZdlPvm@@Base+0x1784>  // b.none
  41ab78:	ldr	x0, [sp, #24]
  41ab7c:	ldr	x3, [x0]
  41ab80:	ldr	x0, [sp, #16]
  41ab84:	ldr	x1, [x0]
  41ab88:	ldr	x0, [sp, #24]
  41ab8c:	ldr	w0, [x0, #8]
  41ab90:	sxtw	x0, w0
  41ab94:	mov	x2, x0
  41ab98:	mov	x0, x3
  41ab9c:	bl	4014f0 <memcmp@plt>
  41aba0:	cmp	w0, #0x0
  41aba4:	b.gt	41abb0 <_ZdlPvm@@Base+0x178c>
  41aba8:	mov	w0, #0x1                   	// #1
  41abac:	b	41abb4 <_ZdlPvm@@Base+0x1790>
  41abb0:	mov	w0, #0x0                   	// #0
  41abb4:	b	41ac04 <_ZdlPvm@@Base+0x17e0>
  41abb8:	ldr	x0, [sp, #16]
  41abbc:	ldr	w0, [x0, #8]
  41abc0:	cmp	w0, #0x0
  41abc4:	b.eq	41ac00 <_ZdlPvm@@Base+0x17dc>  // b.none
  41abc8:	ldr	x0, [sp, #24]
  41abcc:	ldr	x3, [x0]
  41abd0:	ldr	x0, [sp, #16]
  41abd4:	ldr	x1, [x0]
  41abd8:	ldr	x0, [sp, #16]
  41abdc:	ldr	w0, [x0, #8]
  41abe0:	sxtw	x0, w0
  41abe4:	mov	x2, x0
  41abe8:	mov	x0, x3
  41abec:	bl	4014f0 <memcmp@plt>
  41abf0:	cmp	w0, #0x0
  41abf4:	b.ge	41ac00 <_ZdlPvm@@Base+0x17dc>  // b.tcont
  41abf8:	mov	w0, #0x1                   	// #1
  41abfc:	b	41ac04 <_ZdlPvm@@Base+0x17e0>
  41ac00:	mov	w0, #0x0                   	// #0
  41ac04:	ldp	x29, x30, [sp], #32
  41ac08:	ret
  41ac0c:	stp	x29, x30, [sp, #-32]!
  41ac10:	mov	x29, sp
  41ac14:	str	x0, [sp, #24]
  41ac18:	str	x1, [sp, #16]
  41ac1c:	ldr	x0, [sp, #24]
  41ac20:	ldr	w1, [x0, #8]
  41ac24:	ldr	x0, [sp, #16]
  41ac28:	ldr	w0, [x0, #8]
  41ac2c:	cmp	w1, w0
  41ac30:	b.lt	41ac84 <_ZdlPvm@@Base+0x1860>  // b.tstop
  41ac34:	ldr	x0, [sp, #16]
  41ac38:	ldr	w0, [x0, #8]
  41ac3c:	cmp	w0, #0x0
  41ac40:	b.eq	41ac74 <_ZdlPvm@@Base+0x1850>  // b.none
  41ac44:	ldr	x0, [sp, #24]
  41ac48:	ldr	x3, [x0]
  41ac4c:	ldr	x0, [sp, #16]
  41ac50:	ldr	x1, [x0]
  41ac54:	ldr	x0, [sp, #16]
  41ac58:	ldr	w0, [x0, #8]
  41ac5c:	sxtw	x0, w0
  41ac60:	mov	x2, x0
  41ac64:	mov	x0, x3
  41ac68:	bl	4014f0 <memcmp@plt>
  41ac6c:	cmp	w0, #0x0
  41ac70:	b.lt	41ac7c <_ZdlPvm@@Base+0x1858>  // b.tstop
  41ac74:	mov	w0, #0x1                   	// #1
  41ac78:	b	41ac80 <_ZdlPvm@@Base+0x185c>
  41ac7c:	mov	w0, #0x0                   	// #0
  41ac80:	b	41acd0 <_ZdlPvm@@Base+0x18ac>
  41ac84:	ldr	x0, [sp, #24]
  41ac88:	ldr	w0, [x0, #8]
  41ac8c:	cmp	w0, #0x0
  41ac90:	b.eq	41accc <_ZdlPvm@@Base+0x18a8>  // b.none
  41ac94:	ldr	x0, [sp, #24]
  41ac98:	ldr	x3, [x0]
  41ac9c:	ldr	x0, [sp, #16]
  41aca0:	ldr	x1, [x0]
  41aca4:	ldr	x0, [sp, #24]
  41aca8:	ldr	w0, [x0, #8]
  41acac:	sxtw	x0, w0
  41acb0:	mov	x2, x0
  41acb4:	mov	x0, x3
  41acb8:	bl	4014f0 <memcmp@plt>
  41acbc:	cmp	w0, #0x0
  41acc0:	b.le	41accc <_ZdlPvm@@Base+0x18a8>
  41acc4:	mov	w0, #0x1                   	// #1
  41acc8:	b	41acd0 <_ZdlPvm@@Base+0x18ac>
  41accc:	mov	w0, #0x0                   	// #0
  41acd0:	ldp	x29, x30, [sp], #32
  41acd4:	ret
  41acd8:	stp	x29, x30, [sp, #-32]!
  41acdc:	mov	x29, sp
  41ace0:	str	x0, [sp, #24]
  41ace4:	str	x1, [sp, #16]
  41ace8:	ldr	x0, [sp, #24]
  41acec:	ldr	w1, [x0, #8]
  41acf0:	ldr	x0, [sp, #16]
  41acf4:	ldr	w0, [x0, #8]
  41acf8:	cmp	w1, w0
  41acfc:	b.le	41ad50 <_ZdlPvm@@Base+0x192c>
  41ad00:	ldr	x0, [sp, #16]
  41ad04:	ldr	w0, [x0, #8]
  41ad08:	cmp	w0, #0x0
  41ad0c:	b.eq	41ad40 <_ZdlPvm@@Base+0x191c>  // b.none
  41ad10:	ldr	x0, [sp, #24]
  41ad14:	ldr	x3, [x0]
  41ad18:	ldr	x0, [sp, #16]
  41ad1c:	ldr	x1, [x0]
  41ad20:	ldr	x0, [sp, #16]
  41ad24:	ldr	w0, [x0, #8]
  41ad28:	sxtw	x0, w0
  41ad2c:	mov	x2, x0
  41ad30:	mov	x0, x3
  41ad34:	bl	4014f0 <memcmp@plt>
  41ad38:	cmp	w0, #0x0
  41ad3c:	b.lt	41ad48 <_ZdlPvm@@Base+0x1924>  // b.tstop
  41ad40:	mov	w0, #0x1                   	// #1
  41ad44:	b	41ad4c <_ZdlPvm@@Base+0x1928>
  41ad48:	mov	w0, #0x0                   	// #0
  41ad4c:	b	41ad9c <_ZdlPvm@@Base+0x1978>
  41ad50:	ldr	x0, [sp, #24]
  41ad54:	ldr	w0, [x0, #8]
  41ad58:	cmp	w0, #0x0
  41ad5c:	b.eq	41ad98 <_ZdlPvm@@Base+0x1974>  // b.none
  41ad60:	ldr	x0, [sp, #24]
  41ad64:	ldr	x3, [x0]
  41ad68:	ldr	x0, [sp, #16]
  41ad6c:	ldr	x1, [x0]
  41ad70:	ldr	x0, [sp, #24]
  41ad74:	ldr	w0, [x0, #8]
  41ad78:	sxtw	x0, w0
  41ad7c:	mov	x2, x0
  41ad80:	mov	x0, x3
  41ad84:	bl	4014f0 <memcmp@plt>
  41ad88:	cmp	w0, #0x0
  41ad8c:	b.le	41ad98 <_ZdlPvm@@Base+0x1974>
  41ad90:	mov	w0, #0x1                   	// #1
  41ad94:	b	41ad9c <_ZdlPvm@@Base+0x1978>
  41ad98:	mov	w0, #0x0                   	// #0
  41ad9c:	ldp	x29, x30, [sp], #32
  41ada0:	ret
  41ada4:	stp	x29, x30, [sp, #-32]!
  41ada8:	mov	x29, sp
  41adac:	str	x0, [sp, #24]
  41adb0:	str	w1, [sp, #20]
  41adb4:	ldr	w0, [sp, #20]
  41adb8:	mvn	w0, w0
  41adbc:	lsr	w0, w0, #31
  41adc0:	and	w0, w0, #0xff
  41adc4:	mov	w3, w0
  41adc8:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  41adcc:	add	x2, x0, #0xc28
  41add0:	mov	w1, #0x107                 	// #263
  41add4:	mov	w0, w3
  41add8:	bl	40318c <printf@plt+0x19fc>
  41addc:	ldr	x0, [sp, #24]
  41ade0:	ldr	w0, [x0, #12]
  41ade4:	ldr	w1, [sp, #20]
  41ade8:	cmp	w1, w0
  41adec:	b.le	41ae2c <_ZdlPvm@@Base+0x1a08>
  41adf0:	ldr	x0, [sp, #24]
  41adf4:	ldr	x5, [x0]
  41adf8:	ldr	x0, [sp, #24]
  41adfc:	ldr	w1, [x0, #12]
  41ae00:	ldr	x0, [sp, #24]
  41ae04:	ldr	w2, [x0, #8]
  41ae08:	ldr	x0, [sp, #24]
  41ae0c:	add	x0, x0, #0xc
  41ae10:	mov	x4, x0
  41ae14:	ldr	w3, [sp, #20]
  41ae18:	mov	x0, x5
  41ae1c:	bl	41a0a4 <_ZdlPvm@@Base+0xc80>
  41ae20:	mov	x1, x0
  41ae24:	ldr	x0, [sp, #24]
  41ae28:	str	x1, [x0]
  41ae2c:	ldr	x0, [sp, #24]
  41ae30:	ldr	w1, [sp, #20]
  41ae34:	str	w1, [x0, #8]
  41ae38:	nop
  41ae3c:	ldp	x29, x30, [sp], #32
  41ae40:	ret
  41ae44:	sub	sp, sp, #0x10
  41ae48:	str	x0, [sp, #8]
  41ae4c:	ldr	x0, [sp, #8]
  41ae50:	str	wzr, [x0, #8]
  41ae54:	nop
  41ae58:	add	sp, sp, #0x10
  41ae5c:	ret
  41ae60:	stp	x29, x30, [sp, #-48]!
  41ae64:	mov	x29, sp
  41ae68:	str	x0, [sp, #24]
  41ae6c:	strb	w1, [sp, #23]
  41ae70:	ldr	x0, [sp, #24]
  41ae74:	ldr	x0, [x0]
  41ae78:	cmp	x0, #0x0
  41ae7c:	b.eq	41aea8 <_ZdlPvm@@Base+0x1a84>  // b.none
  41ae80:	ldr	x0, [sp, #24]
  41ae84:	ldr	x3, [x0]
  41ae88:	ldrb	w1, [sp, #23]
  41ae8c:	ldr	x0, [sp, #24]
  41ae90:	ldr	w0, [x0, #8]
  41ae94:	sxtw	x0, w0
  41ae98:	mov	x2, x0
  41ae9c:	mov	x0, x3
  41aea0:	bl	4015a0 <memchr@plt>
  41aea4:	b	41aeac <_ZdlPvm@@Base+0x1a88>
  41aea8:	mov	x0, #0x0                   	// #0
  41aeac:	str	x0, [sp, #40]
  41aeb0:	ldr	x0, [sp, #40]
  41aeb4:	cmp	x0, #0x0
  41aeb8:	b.eq	41aed0 <_ZdlPvm@@Base+0x1aac>  // b.none
  41aebc:	ldr	x0, [sp, #24]
  41aec0:	ldr	x0, [x0]
  41aec4:	ldr	x1, [sp, #40]
  41aec8:	sub	x0, x1, x0
  41aecc:	b	41aed4 <_ZdlPvm@@Base+0x1ab0>
  41aed0:	mov	w0, #0xffffffff            	// #-1
  41aed4:	ldp	x29, x30, [sp], #48
  41aed8:	ret
  41aedc:	stp	x29, x30, [sp, #-80]!
  41aee0:	mov	x29, sp
  41aee4:	str	x0, [sp, #24]
  41aee8:	ldr	x0, [sp, #24]
  41aeec:	ldr	x0, [x0]
  41aef0:	str	x0, [sp, #56]
  41aef4:	ldr	x0, [sp, #24]
  41aef8:	ldr	w0, [x0, #8]
  41aefc:	str	w0, [sp, #52]
  41af00:	str	wzr, [sp, #76]
  41af04:	str	wzr, [sp, #72]
  41af08:	ldr	w1, [sp, #72]
  41af0c:	ldr	w0, [sp, #52]
  41af10:	cmp	w1, w0
  41af14:	b.ge	41af4c <_ZdlPvm@@Base+0x1b28>  // b.tcont
  41af18:	ldrsw	x0, [sp, #72]
  41af1c:	ldr	x1, [sp, #56]
  41af20:	add	x0, x1, x0
  41af24:	ldrb	w0, [x0]
  41af28:	cmp	w0, #0x0
  41af2c:	b.ne	41af3c <_ZdlPvm@@Base+0x1b18>  // b.any
  41af30:	ldr	w0, [sp, #76]
  41af34:	add	w0, w0, #0x1
  41af38:	str	w0, [sp, #76]
  41af3c:	ldr	w0, [sp, #72]
  41af40:	add	w0, w0, #0x1
  41af44:	str	w0, [sp, #72]
  41af48:	b	41af08 <_ZdlPvm@@Base+0x1ae4>
  41af4c:	ldr	w0, [sp, #52]
  41af50:	add	w1, w0, #0x1
  41af54:	ldr	w0, [sp, #76]
  41af58:	sub	w0, w1, w0
  41af5c:	sxtw	x0, w0
  41af60:	bl	4016b0 <malloc@plt>
  41af64:	str	x0, [sp, #40]
  41af68:	ldr	x0, [sp, #40]
  41af6c:	str	x0, [sp, #64]
  41af70:	str	wzr, [sp, #72]
  41af74:	ldr	w1, [sp, #72]
  41af78:	ldr	w0, [sp, #52]
  41af7c:	cmp	w1, w0
  41af80:	b.ge	41afcc <_ZdlPvm@@Base+0x1ba8>  // b.tcont
  41af84:	ldrsw	x0, [sp, #72]
  41af88:	ldr	x1, [sp, #56]
  41af8c:	add	x0, x1, x0
  41af90:	ldrb	w0, [x0]
  41af94:	cmp	w0, #0x0
  41af98:	b.eq	41afbc <_ZdlPvm@@Base+0x1b98>  // b.none
  41af9c:	ldrsw	x0, [sp, #72]
  41afa0:	ldr	x1, [sp, #56]
  41afa4:	add	x1, x1, x0
  41afa8:	ldr	x0, [sp, #64]
  41afac:	add	x2, x0, #0x1
  41afb0:	str	x2, [sp, #64]
  41afb4:	ldrb	w1, [x1]
  41afb8:	strb	w1, [x0]
  41afbc:	ldr	w0, [sp, #72]
  41afc0:	add	w0, w0, #0x1
  41afc4:	str	w0, [sp, #72]
  41afc8:	b	41af74 <_ZdlPvm@@Base+0x1b50>
  41afcc:	ldr	x0, [sp, #64]
  41afd0:	strb	wzr, [x0]
  41afd4:	ldr	x0, [sp, #40]
  41afd8:	ldp	x29, x30, [sp], #80
  41afdc:	ret
  41afe0:	stp	x29, x30, [sp, #-64]!
  41afe4:	mov	x29, sp
  41afe8:	str	x0, [sp, #24]
  41afec:	ldr	x0, [sp, #24]
  41aff0:	ldr	w0, [x0, #8]
  41aff4:	sub	w0, w0, #0x1
  41aff8:	str	w0, [sp, #60]
  41affc:	ldr	w0, [sp, #60]
  41b000:	cmp	w0, #0x0
  41b004:	b.lt	41b034 <_ZdlPvm@@Base+0x1c10>  // b.tstop
  41b008:	ldr	x0, [sp, #24]
  41b00c:	ldr	x1, [x0]
  41b010:	ldrsw	x0, [sp, #60]
  41b014:	add	x0, x1, x0
  41b018:	ldrb	w0, [x0]
  41b01c:	cmp	w0, #0x20
  41b020:	b.ne	41b034 <_ZdlPvm@@Base+0x1c10>  // b.any
  41b024:	ldr	w0, [sp, #60]
  41b028:	sub	w0, w0, #0x1
  41b02c:	str	w0, [sp, #60]
  41b030:	b	41affc <_ZdlPvm@@Base+0x1bd8>
  41b034:	ldr	x0, [sp, #24]
  41b038:	ldr	x0, [x0]
  41b03c:	str	x0, [sp, #48]
  41b040:	ldr	w0, [sp, #60]
  41b044:	cmp	w0, #0x0
  41b048:	b.le	41b078 <_ZdlPvm@@Base+0x1c54>
  41b04c:	ldr	x0, [sp, #48]
  41b050:	ldrb	w0, [x0]
  41b054:	cmp	w0, #0x20
  41b058:	b.ne	41b078 <_ZdlPvm@@Base+0x1c54>  // b.any
  41b05c:	ldr	x0, [sp, #48]
  41b060:	add	x0, x0, #0x1
  41b064:	str	x0, [sp, #48]
  41b068:	ldr	w0, [sp, #60]
  41b06c:	sub	w0, w0, #0x1
  41b070:	str	w0, [sp, #60]
  41b074:	b	41b04c <_ZdlPvm@@Base+0x1c28>
  41b078:	ldr	x0, [sp, #24]
  41b07c:	ldr	w0, [x0, #8]
  41b080:	sub	w0, w0, #0x1
  41b084:	ldr	w1, [sp, #60]
  41b088:	cmp	w1, w0
  41b08c:	b.eq	41b14c <_ZdlPvm@@Base+0x1d28>  // b.none
  41b090:	ldr	w0, [sp, #60]
  41b094:	cmp	w0, #0x0
  41b098:	b.lt	41b108 <_ZdlPvm@@Base+0x1ce4>  // b.tstop
  41b09c:	ldr	w0, [sp, #60]
  41b0a0:	add	w1, w0, #0x1
  41b0a4:	ldr	x0, [sp, #24]
  41b0a8:	str	w1, [x0, #8]
  41b0ac:	ldr	x0, [sp, #24]
  41b0b0:	ldr	w0, [x0, #12]
  41b0b4:	sxtw	x0, w0
  41b0b8:	bl	401440 <_Znam@plt>
  41b0bc:	str	x0, [sp, #40]
  41b0c0:	ldr	x0, [sp, #24]
  41b0c4:	ldr	w0, [x0, #8]
  41b0c8:	sxtw	x0, w0
  41b0cc:	mov	x2, x0
  41b0d0:	ldr	x1, [sp, #48]
  41b0d4:	ldr	x0, [sp, #40]
  41b0d8:	bl	401460 <memcpy@plt>
  41b0dc:	ldr	x0, [sp, #24]
  41b0e0:	ldr	x0, [x0]
  41b0e4:	cmp	x0, #0x0
  41b0e8:	b.eq	41b0f8 <_ZdlPvm@@Base+0x1cd4>  // b.none
  41b0ec:	ldr	x0, [sp, #24]
  41b0f0:	ldr	x0, [x0]
  41b0f4:	bl	401650 <_ZdaPv@plt>
  41b0f8:	ldr	x0, [sp, #24]
  41b0fc:	ldr	x1, [sp, #40]
  41b100:	str	x1, [x0]
  41b104:	b	41b14c <_ZdlPvm@@Base+0x1d28>
  41b108:	ldr	x0, [sp, #24]
  41b10c:	str	wzr, [x0, #8]
  41b110:	ldr	x0, [sp, #24]
  41b114:	ldr	x0, [x0]
  41b118:	cmp	x0, #0x0
  41b11c:	b.eq	41b14c <_ZdlPvm@@Base+0x1d28>  // b.none
  41b120:	ldr	x0, [sp, #24]
  41b124:	ldr	x0, [x0]
  41b128:	cmp	x0, #0x0
  41b12c:	b.eq	41b13c <_ZdlPvm@@Base+0x1d18>  // b.none
  41b130:	ldr	x0, [sp, #24]
  41b134:	ldr	x0, [x0]
  41b138:	bl	401650 <_ZdaPv@plt>
  41b13c:	ldr	x0, [sp, #24]
  41b140:	str	xzr, [x0]
  41b144:	ldr	x0, [sp, #24]
  41b148:	str	wzr, [x0, #12]
  41b14c:	nop
  41b150:	ldp	x29, x30, [sp], #64
  41b154:	ret
  41b158:	stp	x29, x30, [sp, #-48]!
  41b15c:	mov	x29, sp
  41b160:	str	x0, [sp, #24]
  41b164:	str	x1, [sp, #16]
  41b168:	ldr	x0, [sp, #24]
  41b16c:	bl	403230 <printf@plt+0x1aa0>
  41b170:	str	w0, [sp, #40]
  41b174:	ldr	x0, [sp, #24]
  41b178:	bl	403248 <printf@plt+0x1ab8>
  41b17c:	str	x0, [sp, #32]
  41b180:	str	wzr, [sp, #44]
  41b184:	ldr	w1, [sp, #44]
  41b188:	ldr	w0, [sp, #40]
  41b18c:	cmp	w1, w0
  41b190:	b.ge	41b1bc <_ZdlPvm@@Base+0x1d98>  // b.tcont
  41b194:	ldrsw	x0, [sp, #44]
  41b198:	ldr	x1, [sp, #32]
  41b19c:	add	x0, x1, x0
  41b1a0:	ldrb	w0, [x0]
  41b1a4:	ldr	x1, [sp, #16]
  41b1a8:	bl	4014b0 <putc@plt>
  41b1ac:	ldr	w0, [sp, #44]
  41b1b0:	add	w0, w0, #0x1
  41b1b4:	str	w0, [sp, #44]
  41b1b8:	b	41b184 <_ZdlPvm@@Base+0x1d60>
  41b1bc:	nop
  41b1c0:	ldp	x29, x30, [sp], #48
  41b1c4:	ret
  41b1c8:	stp	x29, x30, [sp, #-48]!
  41b1cc:	mov	x29, sp
  41b1d0:	str	x19, [sp, #16]
  41b1d4:	mov	x19, x8
  41b1d8:	str	w0, [sp, #44]
  41b1dc:	ldr	w2, [sp, #44]
  41b1e0:	adrp	x0, 423000 <_ZdlPvm@@Base+0x9bdc>
  41b1e4:	add	x1, x0, #0xc48
  41b1e8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41b1ec:	add	x0, x0, #0xf68
  41b1f0:	bl	401560 <sprintf@plt>
  41b1f4:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41b1f8:	add	x1, x0, #0xf68
  41b1fc:	mov	x0, x19
  41b200:	bl	41a24c <_ZdlPvm@@Base+0xe28>
  41b204:	mov	x0, x19
  41b208:	ldr	x19, [sp, #16]
  41b20c:	ldp	x29, x30, [sp], #48
  41b210:	ret
  41b214:	stp	x29, x30, [sp, #-48]!
  41b218:	mov	x29, sp
  41b21c:	str	x0, [sp, #24]
  41b220:	ldr	x0, [sp, #24]
  41b224:	cmp	x0, #0x0
  41b228:	b.ne	41b234 <_ZdlPvm@@Base+0x1e10>  // b.any
  41b22c:	mov	x0, #0x0                   	// #0
  41b230:	b	41b258 <_ZdlPvm@@Base+0x1e34>
  41b234:	ldr	x0, [sp, #24]
  41b238:	bl	401490 <strlen@plt>
  41b23c:	add	x0, x0, #0x1
  41b240:	bl	4016b0 <malloc@plt>
  41b244:	str	x0, [sp, #40]
  41b248:	ldr	x1, [sp, #24]
  41b24c:	ldr	x0, [sp, #40]
  41b250:	bl	401550 <strcpy@plt>
  41b254:	ldr	x0, [sp, #40]
  41b258:	ldp	x29, x30, [sp], #48
  41b25c:	ret
  41b260:	stp	x29, x30, [sp, #-32]!
  41b264:	mov	x29, sp
  41b268:	str	x0, [sp, #24]
  41b26c:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41b270:	add	x0, x0, #0xeb0
  41b274:	ldr	x0, [x0]
  41b278:	cmp	x0, #0x0
  41b27c:	b.eq	41b29c <_ZdlPvm@@Base+0x1e78>  // b.none
  41b280:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41b284:	add	x0, x0, #0xeb0
  41b288:	ldr	x0, [x0]
  41b28c:	ldr	x1, [sp, #24]
  41b290:	bl	401690 <strcmp@plt>
  41b294:	cmp	w0, #0x0
  41b298:	b.eq	41b2b8 <_ZdlPvm@@Base+0x1e94>  // b.none
  41b29c:	ldr	x0, [sp, #24]
  41b2a0:	bl	41b214 <_ZdlPvm@@Base+0x1df0>
  41b2a4:	mov	x1, x0
  41b2a8:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41b2ac:	add	x0, x0, #0xeb0
  41b2b0:	str	x1, [x0]
  41b2b4:	b	41b2bc <_ZdlPvm@@Base+0x1e98>
  41b2b8:	nop
  41b2bc:	ldp	x29, x30, [sp], #32
  41b2c0:	ret
  41b2c4:	sub	sp, sp, #0x10
  41b2c8:	str	w0, [sp, #12]
  41b2cc:	adrp	x0, 43f000 <stderr@@GLIBC_2.17+0x25e8>
  41b2d0:	add	x0, x0, #0xf2c
  41b2d4:	ldr	w1, [sp, #12]
  41b2d8:	str	w1, [x0]
  41b2dc:	nop
  41b2e0:	add	sp, sp, #0x10
  41b2e4:	ret
  41b2e8:	stp	x29, x30, [sp, #-64]!
  41b2ec:	mov	x29, sp
  41b2f0:	stp	x19, x20, [sp, #16]
  41b2f4:	adrp	x20, 439000 <_ZdlPvm@@Base+0x1fbdc>
  41b2f8:	add	x20, x20, #0xd10
  41b2fc:	stp	x21, x22, [sp, #32]
  41b300:	adrp	x21, 439000 <_ZdlPvm@@Base+0x1fbdc>
  41b304:	add	x21, x21, #0xc70
  41b308:	sub	x20, x20, x21
  41b30c:	mov	w22, w0
  41b310:	stp	x23, x24, [sp, #48]
  41b314:	mov	x23, x1
  41b318:	mov	x24, x2
  41b31c:	bl	401400 <_Znam@plt-0x40>
  41b320:	cmp	xzr, x20, asr #3
  41b324:	b.eq	41b350 <_ZdlPvm@@Base+0x1f2c>  // b.none
  41b328:	asr	x20, x20, #3
  41b32c:	mov	x19, #0x0                   	// #0
  41b330:	ldr	x3, [x21, x19, lsl #3]
  41b334:	mov	x2, x24
  41b338:	add	x19, x19, #0x1
  41b33c:	mov	x1, x23
  41b340:	mov	w0, w22
  41b344:	blr	x3
  41b348:	cmp	x20, x19
  41b34c:	b.ne	41b330 <_ZdlPvm@@Base+0x1f0c>  // b.any
  41b350:	ldp	x19, x20, [sp, #16]
  41b354:	ldp	x21, x22, [sp, #32]
  41b358:	ldp	x23, x24, [sp, #48]
  41b35c:	ldp	x29, x30, [sp], #64
  41b360:	ret
  41b364:	nop
  41b368:	ret

Disassembly of section .fini:

000000000041b36c <.fini>:
  41b36c:	stp	x29, x30, [sp, #-16]!
  41b370:	mov	x29, sp
  41b374:	ldp	x29, x30, [sp], #16
  41b378:	ret
