#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b7baac2d90 .scope module, "adder" "adder" 2 23;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
o000001b7baad1fd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001b7baac90e0_0 .net "a", 7 0, o000001b7baad1fd8;  0 drivers
o000001b7baad2008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001b7baac8d20_0 .net "b", 7 0, o000001b7baad2008;  0 drivers
v000001b7baac99a0_0 .net "c", 7 0, L_000001b7bab2dd20;  1 drivers
L_000001b7bab2dd20 .arith/sum 8, o000001b7baad1fd8, o000001b7baad2008;
S_000001b7baaab4a0 .scope module, "tb_RISC_16" "tb_RISC_16" 3 3;
 .timescale -9 -12;
v000001b7bab287d0_0 .net "ALU_src", 0 0, v000001b7baac9400_0;  1 drivers
v000001b7bab28d70_0 .net "alu_result", 7 0, v000001b7baac95e0_0;  1 drivers
v000001b7bab28ff0_0 .net "branch", 0 0, v000001b7baac97c0_0;  1 drivers
v000001b7bab2d1e0_0 .net "branch_increment_signal", 0 0, L_000001b7baad11d0;  1 drivers
v000001b7bab2d000_0 .var "clk", 0 0;
v000001b7bab2e4a0_0 .net "compare", 0 0, v000001b7baac94a0_0;  1 drivers
v000001b7bab2d280_0 .net "immediate", 7 0, v000001b7bab28cd0_0;  1 drivers
v000001b7bab2cba0_0 .net "instruction", 15 0, L_000001b7baad1860;  1 drivers
v000001b7bab2dbe0_0 .net "instruction_addr", 3 0, v000001b7bab285f0_0;  1 drivers
v000001b7bab2c920_0 .net "jump", 0 0, v000001b7baac9900_0;  1 drivers
v000001b7bab2d820_0 .net "load_signal", 0 0, v000001b7bab28e10_0;  1 drivers
v000001b7bab2c9c0_0 .net "mem_write", 0 0, v000001b7bab29450_0;  1 drivers
v000001b7bab2cce0_0 .net "opcode", 3 0, v000001b7bab29e50_0;  1 drivers
v000001b7bab2e2c0_0 .net "pc_increment", 7 0, v000001b7baac9860_0;  1 drivers
v000001b7bab2de60_0 .net "read_data", 7 0, v000001b7bab29590_0;  1 drivers
v000001b7bab2d460_0 .net "read_data1", 7 0, v000001b7bab28410_0;  1 drivers
v000001b7bab2ca60_0 .net "read_data1_mux", 7 0, v000001b7baac8dc0_0;  1 drivers
v000001b7bab2da00_0 .net "read_data2", 7 0, v000001b7bab28190_0;  1 drivers
v000001b7bab2cb00_0 .net "read_reg1", 3 0, v000001b7bab29090_0;  1 drivers
v000001b7bab2e540_0 .net "read_reg2", 3 0, v000001b7bab29950_0;  1 drivers
v000001b7bab2cf60_0 .net "reg_write", 0 0, v000001b7bab29f90_0;  1 drivers
v000001b7bab2d3c0_0 .var "rst", 0 0;
v000001b7bab2e5e0_0 .net "write_data", 7 0, v000001b7bab29db0_0;  1 drivers
v000001b7bab2d6e0_0 .net "write_reg", 3 0, v000001b7bab28b90_0;  1 drivers
S_000001b7baaab630 .scope module, "alu" "ALU" 3 84, 4 3 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in1";
    .port_info 1 /INPUT 8 "data_in2";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /INPUT 1 "ALU_src";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 8 "result";
    .port_info 6 /OUTPUT 1 "compare";
v000001b7baac9360_0 .net "ALU_src", 0 0, v000001b7baac9400_0;  alias, 1 drivers
v000001b7baac9a40_0 .net "clk", 0 0, v000001b7bab2d000_0;  1 drivers
v000001b7baac94a0_0 .var "compare", 0 0;
v000001b7baac9180_0 .net "data_in1", 7 0, v000001b7baac8dc0_0;  alias, 1 drivers
v000001b7baac9540_0 .net "data_in2", 7 0, v000001b7bab28190_0;  alias, 1 drivers
v000001b7baac92c0_0 .net "opcode", 3 0, v000001b7bab29e50_0;  alias, 1 drivers
v000001b7baac95e0_0 .var "result", 7 0;
E_000001b7baab7fc0 .event anyedge, v000001b7baac9360_0, v000001b7baac92c0_0, v000001b7baac9180_0, v000001b7baac9540_0;
S_000001b7baaab7c0 .scope module, "alu_input_selector" "MUX" 3 115, 5 23 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
v000001b7baac9680_0 .net "mux_in1", 7 0, v000001b7bab28410_0;  alias, 1 drivers
v000001b7baac8e60_0 .net "mux_in2", 7 0, v000001b7bab28cd0_0;  alias, 1 drivers
v000001b7baac8dc0_0 .var "mux_out", 7 0;
v000001b7baac8f00_0 .net "signal", 0 0, v000001b7bab28e10_0;  alias, 1 drivers
E_000001b7baab81c0 .event anyedge, v000001b7baac8f00_0, v000001b7baac9680_0, v000001b7baac8e60_0;
S_000001b7baa9e900 .scope module, "branch_ALU" "AND" 3 109, 6 23 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_000001b7baad11d0 .functor AND 1, v000001b7baac97c0_0, v000001b7baac94a0_0, C4<1>, C4<1>;
v000001b7baac9ae0_0 .net "a", 0 0, v000001b7baac97c0_0;  alias, 1 drivers
v000001b7baac8be0_0 .net "b", 0 0, v000001b7baac94a0_0;  alias, 1 drivers
v000001b7baac9720_0 .net "c", 0 0, L_000001b7baad11d0;  alias, 1 drivers
S_000001b7baa9ea90 .scope module, "branch_mux" "MUX" 3 122, 5 23 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
L_000001b7bac300d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001b7baac8c80_0 .net "mux_in1", 7 0, L_000001b7bac300d0;  1 drivers
v000001b7baac8fa0_0 .net "mux_in2", 7 0, v000001b7bab28cd0_0;  alias, 1 drivers
v000001b7baac9860_0 .var "mux_out", 7 0;
v000001b7baac9040_0 .net "signal", 0 0, L_000001b7baad11d0;  alias, 1 drivers
E_000001b7baab82c0 .event anyedge, v000001b7baac9720_0, v000001b7baac8c80_0, v000001b7baac8e60_0;
S_000001b7baa9ec20 .scope module, "cu" "control_unit" 3 64, 7 22 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "ALU_src";
    .port_info 4 /OUTPUT 1 "load";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "jump";
v000001b7baac9400_0 .var "ALU_src", 0 0;
v000001b7baac97c0_0 .var "branch", 0 0;
v000001b7baac9900_0 .var "jump", 0 0;
v000001b7bab28e10_0 .var "load", 0 0;
v000001b7bab29450_0 .var "mem_write", 0 0;
v000001b7bab294f0_0 .net "opcode", 3 0, v000001b7bab29e50_0;  alias, 1 drivers
v000001b7bab29f90_0 .var "reg_write", 0 0;
E_000001b7baab8000 .event anyedge, v000001b7baac92c0_0;
S_000001b7baa971e0 .scope module, "id" "instruction_decoder" 3 55, 8 1 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "opcode";
    .port_info 2 /OUTPUT 4 "read_reg1";
    .port_info 3 /OUTPUT 4 "read_reg2";
    .port_info 4 /OUTPUT 4 "write_reg";
    .port_info 5 /OUTPUT 8 "immediate";
v000001b7bab28870_0 .var "extended_value", 7 0;
v000001b7bab28cd0_0 .var "immediate", 7 0;
v000001b7bab28370_0 .net "instruction", 15 0, L_000001b7baad1860;  alias, 1 drivers
v000001b7bab29e50_0 .var "opcode", 3 0;
v000001b7bab29090_0 .var "read_reg1", 3 0;
v000001b7bab29950_0 .var "read_reg2", 3 0;
v000001b7bab28b90_0 .var "write_reg", 3 0;
E_000001b7baab8340 .event anyedge, v000001b7bab28370_0, v000001b7baac92c0_0, v000001b7bab28870_0;
S_000001b7baa97370 .scope module, "im" "instruction_memory" 3 50, 9 4 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 16 "instruction";
L_000001b7baad1860 .functor BUFZ 16, L_000001b7bab2d500, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001b7bab28eb0_0 .net *"_ivl_0", 15 0, L_000001b7bab2d500;  1 drivers
v000001b7bab28c30_0 .net *"_ivl_2", 5 0, L_000001b7bab2e7c0;  1 drivers
L_000001b7bac30088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b7bab289b0_0 .net *"_ivl_5", 1 0, L_000001b7bac30088;  1 drivers
v000001b7bab29630_0 .net "addr", 3 0, v000001b7bab285f0_0;  alias, 1 drivers
v000001b7bab282d0_0 .var/i "i", 31 0;
v000001b7bab28910_0 .net "instruction", 15 0, L_000001b7baad1860;  alias, 1 drivers
v000001b7bab29bd0 .array "register_memory", 0 15, 15 0;
L_000001b7bab2d500 .array/port v000001b7bab29bd0, L_000001b7bab2e7c0;
L_000001b7bab2e7c0 .concat [ 4 2 0 0], v000001b7bab285f0_0, L_000001b7bac30088;
S_000001b7baa97500 .scope module, "memory_ALU_mux" "MUX" 3 102, 5 23 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
v000001b7bab291d0_0 .net "mux_in1", 7 0, v000001b7baac95e0_0;  alias, 1 drivers
v000001b7bab296d0_0 .net "mux_in2", 7 0, v000001b7bab29590_0;  alias, 1 drivers
v000001b7bab29db0_0 .var "mux_out", 7 0;
v000001b7bab29d10_0 .net "signal", 0 0, v000001b7bab28e10_0;  alias, 1 drivers
E_000001b7baab8900 .event anyedge, v000001b7baac8f00_0, v000001b7baac95e0_0, v000001b7bab296d0_0;
S_000001b7baa92590 .scope module, "mm" "data_memory" 3 94, 10 4 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "read_addr";
    .port_info 2 /INPUT 8 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /OUTPUT 8 "read_data";
o000001b7baad2d58 .functor BUFZ 1, C4<z>; HiZ drive
v000001b7bab28f50_0 .net "clk", 0 0, o000001b7baad2d58;  0 drivers
v000001b7bab29310_0 .var/i "i", 31 0;
v000001b7bab28a50_0 .net "mem_write", 0 0, v000001b7bab29450_0;  alias, 1 drivers
v000001b7bab280f0 .array "memory", 0 255, 7 0;
v000001b7bab29c70_0 .net "read_addr", 7 0, v000001b7baac95e0_0;  alias, 1 drivers
v000001b7bab29590_0 .var "read_data", 7 0;
v000001b7bab29b30_0 .net "write_addr", 7 0, v000001b7baac95e0_0;  alias, 1 drivers
v000001b7bab293b0_0 .net "write_data", 7 0, v000001b7bab28410_0;  alias, 1 drivers
E_000001b7baab8bc0/0 .event anyedge, v000001b7bab29450_0, v000001b7baac9680_0, v000001b7baac95e0_0, v000001b7baac95e0_0;
v000001b7bab280f0_0 .array/port v000001b7bab280f0, 0;
v000001b7bab280f0_1 .array/port v000001b7bab280f0, 1;
v000001b7bab280f0_2 .array/port v000001b7bab280f0, 2;
v000001b7bab280f0_3 .array/port v000001b7bab280f0, 3;
E_000001b7baab8bc0/1 .event anyedge, v000001b7bab280f0_0, v000001b7bab280f0_1, v000001b7bab280f0_2, v000001b7bab280f0_3;
v000001b7bab280f0_4 .array/port v000001b7bab280f0, 4;
v000001b7bab280f0_5 .array/port v000001b7bab280f0, 5;
v000001b7bab280f0_6 .array/port v000001b7bab280f0, 6;
v000001b7bab280f0_7 .array/port v000001b7bab280f0, 7;
E_000001b7baab8bc0/2 .event anyedge, v000001b7bab280f0_4, v000001b7bab280f0_5, v000001b7bab280f0_6, v000001b7bab280f0_7;
v000001b7bab280f0_8 .array/port v000001b7bab280f0, 8;
v000001b7bab280f0_9 .array/port v000001b7bab280f0, 9;
v000001b7bab280f0_10 .array/port v000001b7bab280f0, 10;
v000001b7bab280f0_11 .array/port v000001b7bab280f0, 11;
E_000001b7baab8bc0/3 .event anyedge, v000001b7bab280f0_8, v000001b7bab280f0_9, v000001b7bab280f0_10, v000001b7bab280f0_11;
v000001b7bab280f0_12 .array/port v000001b7bab280f0, 12;
v000001b7bab280f0_13 .array/port v000001b7bab280f0, 13;
v000001b7bab280f0_14 .array/port v000001b7bab280f0, 14;
v000001b7bab280f0_15 .array/port v000001b7bab280f0, 15;
E_000001b7baab8bc0/4 .event anyedge, v000001b7bab280f0_12, v000001b7bab280f0_13, v000001b7bab280f0_14, v000001b7bab280f0_15;
v000001b7bab280f0_16 .array/port v000001b7bab280f0, 16;
v000001b7bab280f0_17 .array/port v000001b7bab280f0, 17;
v000001b7bab280f0_18 .array/port v000001b7bab280f0, 18;
v000001b7bab280f0_19 .array/port v000001b7bab280f0, 19;
E_000001b7baab8bc0/5 .event anyedge, v000001b7bab280f0_16, v000001b7bab280f0_17, v000001b7bab280f0_18, v000001b7bab280f0_19;
v000001b7bab280f0_20 .array/port v000001b7bab280f0, 20;
v000001b7bab280f0_21 .array/port v000001b7bab280f0, 21;
v000001b7bab280f0_22 .array/port v000001b7bab280f0, 22;
v000001b7bab280f0_23 .array/port v000001b7bab280f0, 23;
E_000001b7baab8bc0/6 .event anyedge, v000001b7bab280f0_20, v000001b7bab280f0_21, v000001b7bab280f0_22, v000001b7bab280f0_23;
v000001b7bab280f0_24 .array/port v000001b7bab280f0, 24;
v000001b7bab280f0_25 .array/port v000001b7bab280f0, 25;
v000001b7bab280f0_26 .array/port v000001b7bab280f0, 26;
v000001b7bab280f0_27 .array/port v000001b7bab280f0, 27;
E_000001b7baab8bc0/7 .event anyedge, v000001b7bab280f0_24, v000001b7bab280f0_25, v000001b7bab280f0_26, v000001b7bab280f0_27;
v000001b7bab280f0_28 .array/port v000001b7bab280f0, 28;
v000001b7bab280f0_29 .array/port v000001b7bab280f0, 29;
v000001b7bab280f0_30 .array/port v000001b7bab280f0, 30;
v000001b7bab280f0_31 .array/port v000001b7bab280f0, 31;
E_000001b7baab8bc0/8 .event anyedge, v000001b7bab280f0_28, v000001b7bab280f0_29, v000001b7bab280f0_30, v000001b7bab280f0_31;
v000001b7bab280f0_32 .array/port v000001b7bab280f0, 32;
v000001b7bab280f0_33 .array/port v000001b7bab280f0, 33;
v000001b7bab280f0_34 .array/port v000001b7bab280f0, 34;
v000001b7bab280f0_35 .array/port v000001b7bab280f0, 35;
E_000001b7baab8bc0/9 .event anyedge, v000001b7bab280f0_32, v000001b7bab280f0_33, v000001b7bab280f0_34, v000001b7bab280f0_35;
v000001b7bab280f0_36 .array/port v000001b7bab280f0, 36;
v000001b7bab280f0_37 .array/port v000001b7bab280f0, 37;
v000001b7bab280f0_38 .array/port v000001b7bab280f0, 38;
v000001b7bab280f0_39 .array/port v000001b7bab280f0, 39;
E_000001b7baab8bc0/10 .event anyedge, v000001b7bab280f0_36, v000001b7bab280f0_37, v000001b7bab280f0_38, v000001b7bab280f0_39;
v000001b7bab280f0_40 .array/port v000001b7bab280f0, 40;
v000001b7bab280f0_41 .array/port v000001b7bab280f0, 41;
v000001b7bab280f0_42 .array/port v000001b7bab280f0, 42;
v000001b7bab280f0_43 .array/port v000001b7bab280f0, 43;
E_000001b7baab8bc0/11 .event anyedge, v000001b7bab280f0_40, v000001b7bab280f0_41, v000001b7bab280f0_42, v000001b7bab280f0_43;
v000001b7bab280f0_44 .array/port v000001b7bab280f0, 44;
v000001b7bab280f0_45 .array/port v000001b7bab280f0, 45;
v000001b7bab280f0_46 .array/port v000001b7bab280f0, 46;
v000001b7bab280f0_47 .array/port v000001b7bab280f0, 47;
E_000001b7baab8bc0/12 .event anyedge, v000001b7bab280f0_44, v000001b7bab280f0_45, v000001b7bab280f0_46, v000001b7bab280f0_47;
v000001b7bab280f0_48 .array/port v000001b7bab280f0, 48;
v000001b7bab280f0_49 .array/port v000001b7bab280f0, 49;
v000001b7bab280f0_50 .array/port v000001b7bab280f0, 50;
v000001b7bab280f0_51 .array/port v000001b7bab280f0, 51;
E_000001b7baab8bc0/13 .event anyedge, v000001b7bab280f0_48, v000001b7bab280f0_49, v000001b7bab280f0_50, v000001b7bab280f0_51;
v000001b7bab280f0_52 .array/port v000001b7bab280f0, 52;
v000001b7bab280f0_53 .array/port v000001b7bab280f0, 53;
v000001b7bab280f0_54 .array/port v000001b7bab280f0, 54;
v000001b7bab280f0_55 .array/port v000001b7bab280f0, 55;
E_000001b7baab8bc0/14 .event anyedge, v000001b7bab280f0_52, v000001b7bab280f0_53, v000001b7bab280f0_54, v000001b7bab280f0_55;
v000001b7bab280f0_56 .array/port v000001b7bab280f0, 56;
v000001b7bab280f0_57 .array/port v000001b7bab280f0, 57;
v000001b7bab280f0_58 .array/port v000001b7bab280f0, 58;
v000001b7bab280f0_59 .array/port v000001b7bab280f0, 59;
E_000001b7baab8bc0/15 .event anyedge, v000001b7bab280f0_56, v000001b7bab280f0_57, v000001b7bab280f0_58, v000001b7bab280f0_59;
v000001b7bab280f0_60 .array/port v000001b7bab280f0, 60;
v000001b7bab280f0_61 .array/port v000001b7bab280f0, 61;
v000001b7bab280f0_62 .array/port v000001b7bab280f0, 62;
v000001b7bab280f0_63 .array/port v000001b7bab280f0, 63;
E_000001b7baab8bc0/16 .event anyedge, v000001b7bab280f0_60, v000001b7bab280f0_61, v000001b7bab280f0_62, v000001b7bab280f0_63;
v000001b7bab280f0_64 .array/port v000001b7bab280f0, 64;
v000001b7bab280f0_65 .array/port v000001b7bab280f0, 65;
v000001b7bab280f0_66 .array/port v000001b7bab280f0, 66;
v000001b7bab280f0_67 .array/port v000001b7bab280f0, 67;
E_000001b7baab8bc0/17 .event anyedge, v000001b7bab280f0_64, v000001b7bab280f0_65, v000001b7bab280f0_66, v000001b7bab280f0_67;
v000001b7bab280f0_68 .array/port v000001b7bab280f0, 68;
v000001b7bab280f0_69 .array/port v000001b7bab280f0, 69;
v000001b7bab280f0_70 .array/port v000001b7bab280f0, 70;
v000001b7bab280f0_71 .array/port v000001b7bab280f0, 71;
E_000001b7baab8bc0/18 .event anyedge, v000001b7bab280f0_68, v000001b7bab280f0_69, v000001b7bab280f0_70, v000001b7bab280f0_71;
v000001b7bab280f0_72 .array/port v000001b7bab280f0, 72;
v000001b7bab280f0_73 .array/port v000001b7bab280f0, 73;
v000001b7bab280f0_74 .array/port v000001b7bab280f0, 74;
v000001b7bab280f0_75 .array/port v000001b7bab280f0, 75;
E_000001b7baab8bc0/19 .event anyedge, v000001b7bab280f0_72, v000001b7bab280f0_73, v000001b7bab280f0_74, v000001b7bab280f0_75;
v000001b7bab280f0_76 .array/port v000001b7bab280f0, 76;
v000001b7bab280f0_77 .array/port v000001b7bab280f0, 77;
v000001b7bab280f0_78 .array/port v000001b7bab280f0, 78;
v000001b7bab280f0_79 .array/port v000001b7bab280f0, 79;
E_000001b7baab8bc0/20 .event anyedge, v000001b7bab280f0_76, v000001b7bab280f0_77, v000001b7bab280f0_78, v000001b7bab280f0_79;
v000001b7bab280f0_80 .array/port v000001b7bab280f0, 80;
v000001b7bab280f0_81 .array/port v000001b7bab280f0, 81;
v000001b7bab280f0_82 .array/port v000001b7bab280f0, 82;
v000001b7bab280f0_83 .array/port v000001b7bab280f0, 83;
E_000001b7baab8bc0/21 .event anyedge, v000001b7bab280f0_80, v000001b7bab280f0_81, v000001b7bab280f0_82, v000001b7bab280f0_83;
v000001b7bab280f0_84 .array/port v000001b7bab280f0, 84;
v000001b7bab280f0_85 .array/port v000001b7bab280f0, 85;
v000001b7bab280f0_86 .array/port v000001b7bab280f0, 86;
v000001b7bab280f0_87 .array/port v000001b7bab280f0, 87;
E_000001b7baab8bc0/22 .event anyedge, v000001b7bab280f0_84, v000001b7bab280f0_85, v000001b7bab280f0_86, v000001b7bab280f0_87;
v000001b7bab280f0_88 .array/port v000001b7bab280f0, 88;
v000001b7bab280f0_89 .array/port v000001b7bab280f0, 89;
v000001b7bab280f0_90 .array/port v000001b7bab280f0, 90;
v000001b7bab280f0_91 .array/port v000001b7bab280f0, 91;
E_000001b7baab8bc0/23 .event anyedge, v000001b7bab280f0_88, v000001b7bab280f0_89, v000001b7bab280f0_90, v000001b7bab280f0_91;
v000001b7bab280f0_92 .array/port v000001b7bab280f0, 92;
v000001b7bab280f0_93 .array/port v000001b7bab280f0, 93;
v000001b7bab280f0_94 .array/port v000001b7bab280f0, 94;
v000001b7bab280f0_95 .array/port v000001b7bab280f0, 95;
E_000001b7baab8bc0/24 .event anyedge, v000001b7bab280f0_92, v000001b7bab280f0_93, v000001b7bab280f0_94, v000001b7bab280f0_95;
v000001b7bab280f0_96 .array/port v000001b7bab280f0, 96;
v000001b7bab280f0_97 .array/port v000001b7bab280f0, 97;
v000001b7bab280f0_98 .array/port v000001b7bab280f0, 98;
v000001b7bab280f0_99 .array/port v000001b7bab280f0, 99;
E_000001b7baab8bc0/25 .event anyedge, v000001b7bab280f0_96, v000001b7bab280f0_97, v000001b7bab280f0_98, v000001b7bab280f0_99;
v000001b7bab280f0_100 .array/port v000001b7bab280f0, 100;
v000001b7bab280f0_101 .array/port v000001b7bab280f0, 101;
v000001b7bab280f0_102 .array/port v000001b7bab280f0, 102;
v000001b7bab280f0_103 .array/port v000001b7bab280f0, 103;
E_000001b7baab8bc0/26 .event anyedge, v000001b7bab280f0_100, v000001b7bab280f0_101, v000001b7bab280f0_102, v000001b7bab280f0_103;
v000001b7bab280f0_104 .array/port v000001b7bab280f0, 104;
v000001b7bab280f0_105 .array/port v000001b7bab280f0, 105;
v000001b7bab280f0_106 .array/port v000001b7bab280f0, 106;
v000001b7bab280f0_107 .array/port v000001b7bab280f0, 107;
E_000001b7baab8bc0/27 .event anyedge, v000001b7bab280f0_104, v000001b7bab280f0_105, v000001b7bab280f0_106, v000001b7bab280f0_107;
v000001b7bab280f0_108 .array/port v000001b7bab280f0, 108;
v000001b7bab280f0_109 .array/port v000001b7bab280f0, 109;
v000001b7bab280f0_110 .array/port v000001b7bab280f0, 110;
v000001b7bab280f0_111 .array/port v000001b7bab280f0, 111;
E_000001b7baab8bc0/28 .event anyedge, v000001b7bab280f0_108, v000001b7bab280f0_109, v000001b7bab280f0_110, v000001b7bab280f0_111;
v000001b7bab280f0_112 .array/port v000001b7bab280f0, 112;
v000001b7bab280f0_113 .array/port v000001b7bab280f0, 113;
v000001b7bab280f0_114 .array/port v000001b7bab280f0, 114;
v000001b7bab280f0_115 .array/port v000001b7bab280f0, 115;
E_000001b7baab8bc0/29 .event anyedge, v000001b7bab280f0_112, v000001b7bab280f0_113, v000001b7bab280f0_114, v000001b7bab280f0_115;
v000001b7bab280f0_116 .array/port v000001b7bab280f0, 116;
v000001b7bab280f0_117 .array/port v000001b7bab280f0, 117;
v000001b7bab280f0_118 .array/port v000001b7bab280f0, 118;
v000001b7bab280f0_119 .array/port v000001b7bab280f0, 119;
E_000001b7baab8bc0/30 .event anyedge, v000001b7bab280f0_116, v000001b7bab280f0_117, v000001b7bab280f0_118, v000001b7bab280f0_119;
v000001b7bab280f0_120 .array/port v000001b7bab280f0, 120;
v000001b7bab280f0_121 .array/port v000001b7bab280f0, 121;
v000001b7bab280f0_122 .array/port v000001b7bab280f0, 122;
v000001b7bab280f0_123 .array/port v000001b7bab280f0, 123;
E_000001b7baab8bc0/31 .event anyedge, v000001b7bab280f0_120, v000001b7bab280f0_121, v000001b7bab280f0_122, v000001b7bab280f0_123;
v000001b7bab280f0_124 .array/port v000001b7bab280f0, 124;
v000001b7bab280f0_125 .array/port v000001b7bab280f0, 125;
v000001b7bab280f0_126 .array/port v000001b7bab280f0, 126;
v000001b7bab280f0_127 .array/port v000001b7bab280f0, 127;
E_000001b7baab8bc0/32 .event anyedge, v000001b7bab280f0_124, v000001b7bab280f0_125, v000001b7bab280f0_126, v000001b7bab280f0_127;
v000001b7bab280f0_128 .array/port v000001b7bab280f0, 128;
v000001b7bab280f0_129 .array/port v000001b7bab280f0, 129;
v000001b7bab280f0_130 .array/port v000001b7bab280f0, 130;
v000001b7bab280f0_131 .array/port v000001b7bab280f0, 131;
E_000001b7baab8bc0/33 .event anyedge, v000001b7bab280f0_128, v000001b7bab280f0_129, v000001b7bab280f0_130, v000001b7bab280f0_131;
v000001b7bab280f0_132 .array/port v000001b7bab280f0, 132;
v000001b7bab280f0_133 .array/port v000001b7bab280f0, 133;
v000001b7bab280f0_134 .array/port v000001b7bab280f0, 134;
v000001b7bab280f0_135 .array/port v000001b7bab280f0, 135;
E_000001b7baab8bc0/34 .event anyedge, v000001b7bab280f0_132, v000001b7bab280f0_133, v000001b7bab280f0_134, v000001b7bab280f0_135;
v000001b7bab280f0_136 .array/port v000001b7bab280f0, 136;
v000001b7bab280f0_137 .array/port v000001b7bab280f0, 137;
v000001b7bab280f0_138 .array/port v000001b7bab280f0, 138;
v000001b7bab280f0_139 .array/port v000001b7bab280f0, 139;
E_000001b7baab8bc0/35 .event anyedge, v000001b7bab280f0_136, v000001b7bab280f0_137, v000001b7bab280f0_138, v000001b7bab280f0_139;
v000001b7bab280f0_140 .array/port v000001b7bab280f0, 140;
v000001b7bab280f0_141 .array/port v000001b7bab280f0, 141;
v000001b7bab280f0_142 .array/port v000001b7bab280f0, 142;
v000001b7bab280f0_143 .array/port v000001b7bab280f0, 143;
E_000001b7baab8bc0/36 .event anyedge, v000001b7bab280f0_140, v000001b7bab280f0_141, v000001b7bab280f0_142, v000001b7bab280f0_143;
v000001b7bab280f0_144 .array/port v000001b7bab280f0, 144;
v000001b7bab280f0_145 .array/port v000001b7bab280f0, 145;
v000001b7bab280f0_146 .array/port v000001b7bab280f0, 146;
v000001b7bab280f0_147 .array/port v000001b7bab280f0, 147;
E_000001b7baab8bc0/37 .event anyedge, v000001b7bab280f0_144, v000001b7bab280f0_145, v000001b7bab280f0_146, v000001b7bab280f0_147;
v000001b7bab280f0_148 .array/port v000001b7bab280f0, 148;
v000001b7bab280f0_149 .array/port v000001b7bab280f0, 149;
v000001b7bab280f0_150 .array/port v000001b7bab280f0, 150;
v000001b7bab280f0_151 .array/port v000001b7bab280f0, 151;
E_000001b7baab8bc0/38 .event anyedge, v000001b7bab280f0_148, v000001b7bab280f0_149, v000001b7bab280f0_150, v000001b7bab280f0_151;
v000001b7bab280f0_152 .array/port v000001b7bab280f0, 152;
v000001b7bab280f0_153 .array/port v000001b7bab280f0, 153;
v000001b7bab280f0_154 .array/port v000001b7bab280f0, 154;
v000001b7bab280f0_155 .array/port v000001b7bab280f0, 155;
E_000001b7baab8bc0/39 .event anyedge, v000001b7bab280f0_152, v000001b7bab280f0_153, v000001b7bab280f0_154, v000001b7bab280f0_155;
v000001b7bab280f0_156 .array/port v000001b7bab280f0, 156;
v000001b7bab280f0_157 .array/port v000001b7bab280f0, 157;
v000001b7bab280f0_158 .array/port v000001b7bab280f0, 158;
v000001b7bab280f0_159 .array/port v000001b7bab280f0, 159;
E_000001b7baab8bc0/40 .event anyedge, v000001b7bab280f0_156, v000001b7bab280f0_157, v000001b7bab280f0_158, v000001b7bab280f0_159;
v000001b7bab280f0_160 .array/port v000001b7bab280f0, 160;
v000001b7bab280f0_161 .array/port v000001b7bab280f0, 161;
v000001b7bab280f0_162 .array/port v000001b7bab280f0, 162;
v000001b7bab280f0_163 .array/port v000001b7bab280f0, 163;
E_000001b7baab8bc0/41 .event anyedge, v000001b7bab280f0_160, v000001b7bab280f0_161, v000001b7bab280f0_162, v000001b7bab280f0_163;
v000001b7bab280f0_164 .array/port v000001b7bab280f0, 164;
v000001b7bab280f0_165 .array/port v000001b7bab280f0, 165;
v000001b7bab280f0_166 .array/port v000001b7bab280f0, 166;
v000001b7bab280f0_167 .array/port v000001b7bab280f0, 167;
E_000001b7baab8bc0/42 .event anyedge, v000001b7bab280f0_164, v000001b7bab280f0_165, v000001b7bab280f0_166, v000001b7bab280f0_167;
v000001b7bab280f0_168 .array/port v000001b7bab280f0, 168;
v000001b7bab280f0_169 .array/port v000001b7bab280f0, 169;
v000001b7bab280f0_170 .array/port v000001b7bab280f0, 170;
v000001b7bab280f0_171 .array/port v000001b7bab280f0, 171;
E_000001b7baab8bc0/43 .event anyedge, v000001b7bab280f0_168, v000001b7bab280f0_169, v000001b7bab280f0_170, v000001b7bab280f0_171;
v000001b7bab280f0_172 .array/port v000001b7bab280f0, 172;
v000001b7bab280f0_173 .array/port v000001b7bab280f0, 173;
v000001b7bab280f0_174 .array/port v000001b7bab280f0, 174;
v000001b7bab280f0_175 .array/port v000001b7bab280f0, 175;
E_000001b7baab8bc0/44 .event anyedge, v000001b7bab280f0_172, v000001b7bab280f0_173, v000001b7bab280f0_174, v000001b7bab280f0_175;
v000001b7bab280f0_176 .array/port v000001b7bab280f0, 176;
v000001b7bab280f0_177 .array/port v000001b7bab280f0, 177;
v000001b7bab280f0_178 .array/port v000001b7bab280f0, 178;
v000001b7bab280f0_179 .array/port v000001b7bab280f0, 179;
E_000001b7baab8bc0/45 .event anyedge, v000001b7bab280f0_176, v000001b7bab280f0_177, v000001b7bab280f0_178, v000001b7bab280f0_179;
v000001b7bab280f0_180 .array/port v000001b7bab280f0, 180;
v000001b7bab280f0_181 .array/port v000001b7bab280f0, 181;
v000001b7bab280f0_182 .array/port v000001b7bab280f0, 182;
v000001b7bab280f0_183 .array/port v000001b7bab280f0, 183;
E_000001b7baab8bc0/46 .event anyedge, v000001b7bab280f0_180, v000001b7bab280f0_181, v000001b7bab280f0_182, v000001b7bab280f0_183;
v000001b7bab280f0_184 .array/port v000001b7bab280f0, 184;
v000001b7bab280f0_185 .array/port v000001b7bab280f0, 185;
v000001b7bab280f0_186 .array/port v000001b7bab280f0, 186;
v000001b7bab280f0_187 .array/port v000001b7bab280f0, 187;
E_000001b7baab8bc0/47 .event anyedge, v000001b7bab280f0_184, v000001b7bab280f0_185, v000001b7bab280f0_186, v000001b7bab280f0_187;
v000001b7bab280f0_188 .array/port v000001b7bab280f0, 188;
v000001b7bab280f0_189 .array/port v000001b7bab280f0, 189;
v000001b7bab280f0_190 .array/port v000001b7bab280f0, 190;
v000001b7bab280f0_191 .array/port v000001b7bab280f0, 191;
E_000001b7baab8bc0/48 .event anyedge, v000001b7bab280f0_188, v000001b7bab280f0_189, v000001b7bab280f0_190, v000001b7bab280f0_191;
v000001b7bab280f0_192 .array/port v000001b7bab280f0, 192;
v000001b7bab280f0_193 .array/port v000001b7bab280f0, 193;
v000001b7bab280f0_194 .array/port v000001b7bab280f0, 194;
v000001b7bab280f0_195 .array/port v000001b7bab280f0, 195;
E_000001b7baab8bc0/49 .event anyedge, v000001b7bab280f0_192, v000001b7bab280f0_193, v000001b7bab280f0_194, v000001b7bab280f0_195;
v000001b7bab280f0_196 .array/port v000001b7bab280f0, 196;
v000001b7bab280f0_197 .array/port v000001b7bab280f0, 197;
v000001b7bab280f0_198 .array/port v000001b7bab280f0, 198;
v000001b7bab280f0_199 .array/port v000001b7bab280f0, 199;
E_000001b7baab8bc0/50 .event anyedge, v000001b7bab280f0_196, v000001b7bab280f0_197, v000001b7bab280f0_198, v000001b7bab280f0_199;
v000001b7bab280f0_200 .array/port v000001b7bab280f0, 200;
v000001b7bab280f0_201 .array/port v000001b7bab280f0, 201;
v000001b7bab280f0_202 .array/port v000001b7bab280f0, 202;
v000001b7bab280f0_203 .array/port v000001b7bab280f0, 203;
E_000001b7baab8bc0/51 .event anyedge, v000001b7bab280f0_200, v000001b7bab280f0_201, v000001b7bab280f0_202, v000001b7bab280f0_203;
v000001b7bab280f0_204 .array/port v000001b7bab280f0, 204;
v000001b7bab280f0_205 .array/port v000001b7bab280f0, 205;
v000001b7bab280f0_206 .array/port v000001b7bab280f0, 206;
v000001b7bab280f0_207 .array/port v000001b7bab280f0, 207;
E_000001b7baab8bc0/52 .event anyedge, v000001b7bab280f0_204, v000001b7bab280f0_205, v000001b7bab280f0_206, v000001b7bab280f0_207;
v000001b7bab280f0_208 .array/port v000001b7bab280f0, 208;
v000001b7bab280f0_209 .array/port v000001b7bab280f0, 209;
v000001b7bab280f0_210 .array/port v000001b7bab280f0, 210;
v000001b7bab280f0_211 .array/port v000001b7bab280f0, 211;
E_000001b7baab8bc0/53 .event anyedge, v000001b7bab280f0_208, v000001b7bab280f0_209, v000001b7bab280f0_210, v000001b7bab280f0_211;
v000001b7bab280f0_212 .array/port v000001b7bab280f0, 212;
v000001b7bab280f0_213 .array/port v000001b7bab280f0, 213;
v000001b7bab280f0_214 .array/port v000001b7bab280f0, 214;
v000001b7bab280f0_215 .array/port v000001b7bab280f0, 215;
E_000001b7baab8bc0/54 .event anyedge, v000001b7bab280f0_212, v000001b7bab280f0_213, v000001b7bab280f0_214, v000001b7bab280f0_215;
v000001b7bab280f0_216 .array/port v000001b7bab280f0, 216;
v000001b7bab280f0_217 .array/port v000001b7bab280f0, 217;
v000001b7bab280f0_218 .array/port v000001b7bab280f0, 218;
v000001b7bab280f0_219 .array/port v000001b7bab280f0, 219;
E_000001b7baab8bc0/55 .event anyedge, v000001b7bab280f0_216, v000001b7bab280f0_217, v000001b7bab280f0_218, v000001b7bab280f0_219;
v000001b7bab280f0_220 .array/port v000001b7bab280f0, 220;
v000001b7bab280f0_221 .array/port v000001b7bab280f0, 221;
v000001b7bab280f0_222 .array/port v000001b7bab280f0, 222;
v000001b7bab280f0_223 .array/port v000001b7bab280f0, 223;
E_000001b7baab8bc0/56 .event anyedge, v000001b7bab280f0_220, v000001b7bab280f0_221, v000001b7bab280f0_222, v000001b7bab280f0_223;
v000001b7bab280f0_224 .array/port v000001b7bab280f0, 224;
v000001b7bab280f0_225 .array/port v000001b7bab280f0, 225;
v000001b7bab280f0_226 .array/port v000001b7bab280f0, 226;
v000001b7bab280f0_227 .array/port v000001b7bab280f0, 227;
E_000001b7baab8bc0/57 .event anyedge, v000001b7bab280f0_224, v000001b7bab280f0_225, v000001b7bab280f0_226, v000001b7bab280f0_227;
v000001b7bab280f0_228 .array/port v000001b7bab280f0, 228;
v000001b7bab280f0_229 .array/port v000001b7bab280f0, 229;
v000001b7bab280f0_230 .array/port v000001b7bab280f0, 230;
v000001b7bab280f0_231 .array/port v000001b7bab280f0, 231;
E_000001b7baab8bc0/58 .event anyedge, v000001b7bab280f0_228, v000001b7bab280f0_229, v000001b7bab280f0_230, v000001b7bab280f0_231;
v000001b7bab280f0_232 .array/port v000001b7bab280f0, 232;
v000001b7bab280f0_233 .array/port v000001b7bab280f0, 233;
v000001b7bab280f0_234 .array/port v000001b7bab280f0, 234;
v000001b7bab280f0_235 .array/port v000001b7bab280f0, 235;
E_000001b7baab8bc0/59 .event anyedge, v000001b7bab280f0_232, v000001b7bab280f0_233, v000001b7bab280f0_234, v000001b7bab280f0_235;
v000001b7bab280f0_236 .array/port v000001b7bab280f0, 236;
v000001b7bab280f0_237 .array/port v000001b7bab280f0, 237;
v000001b7bab280f0_238 .array/port v000001b7bab280f0, 238;
v000001b7bab280f0_239 .array/port v000001b7bab280f0, 239;
E_000001b7baab8bc0/60 .event anyedge, v000001b7bab280f0_236, v000001b7bab280f0_237, v000001b7bab280f0_238, v000001b7bab280f0_239;
v000001b7bab280f0_240 .array/port v000001b7bab280f0, 240;
v000001b7bab280f0_241 .array/port v000001b7bab280f0, 241;
v000001b7bab280f0_242 .array/port v000001b7bab280f0, 242;
v000001b7bab280f0_243 .array/port v000001b7bab280f0, 243;
E_000001b7baab8bc0/61 .event anyedge, v000001b7bab280f0_240, v000001b7bab280f0_241, v000001b7bab280f0_242, v000001b7bab280f0_243;
v000001b7bab280f0_244 .array/port v000001b7bab280f0, 244;
v000001b7bab280f0_245 .array/port v000001b7bab280f0, 245;
v000001b7bab280f0_246 .array/port v000001b7bab280f0, 246;
v000001b7bab280f0_247 .array/port v000001b7bab280f0, 247;
E_000001b7baab8bc0/62 .event anyedge, v000001b7bab280f0_244, v000001b7bab280f0_245, v000001b7bab280f0_246, v000001b7bab280f0_247;
v000001b7bab280f0_248 .array/port v000001b7bab280f0, 248;
v000001b7bab280f0_249 .array/port v000001b7bab280f0, 249;
v000001b7bab280f0_250 .array/port v000001b7bab280f0, 250;
v000001b7bab280f0_251 .array/port v000001b7bab280f0, 251;
E_000001b7baab8bc0/63 .event anyedge, v000001b7bab280f0_248, v000001b7bab280f0_249, v000001b7bab280f0_250, v000001b7bab280f0_251;
v000001b7bab280f0_252 .array/port v000001b7bab280f0, 252;
v000001b7bab280f0_253 .array/port v000001b7bab280f0, 253;
v000001b7bab280f0_254 .array/port v000001b7bab280f0, 254;
v000001b7bab280f0_255 .array/port v000001b7bab280f0, 255;
E_000001b7baab8bc0/64 .event anyedge, v000001b7bab280f0_252, v000001b7bab280f0_253, v000001b7bab280f0_254, v000001b7bab280f0_255;
E_000001b7baab8bc0 .event/or E_000001b7baab8bc0/0, E_000001b7baab8bc0/1, E_000001b7baab8bc0/2, E_000001b7baab8bc0/3, E_000001b7baab8bc0/4, E_000001b7baab8bc0/5, E_000001b7baab8bc0/6, E_000001b7baab8bc0/7, E_000001b7baab8bc0/8, E_000001b7baab8bc0/9, E_000001b7baab8bc0/10, E_000001b7baab8bc0/11, E_000001b7baab8bc0/12, E_000001b7baab8bc0/13, E_000001b7baab8bc0/14, E_000001b7baab8bc0/15, E_000001b7baab8bc0/16, E_000001b7baab8bc0/17, E_000001b7baab8bc0/18, E_000001b7baab8bc0/19, E_000001b7baab8bc0/20, E_000001b7baab8bc0/21, E_000001b7baab8bc0/22, E_000001b7baab8bc0/23, E_000001b7baab8bc0/24, E_000001b7baab8bc0/25, E_000001b7baab8bc0/26, E_000001b7baab8bc0/27, E_000001b7baab8bc0/28, E_000001b7baab8bc0/29, E_000001b7baab8bc0/30, E_000001b7baab8bc0/31, E_000001b7baab8bc0/32, E_000001b7baab8bc0/33, E_000001b7baab8bc0/34, E_000001b7baab8bc0/35, E_000001b7baab8bc0/36, E_000001b7baab8bc0/37, E_000001b7baab8bc0/38, E_000001b7baab8bc0/39, E_000001b7baab8bc0/40, E_000001b7baab8bc0/41, E_000001b7baab8bc0/42, E_000001b7baab8bc0/43, E_000001b7baab8bc0/44, E_000001b7baab8bc0/45, E_000001b7baab8bc0/46, E_000001b7baab8bc0/47, E_000001b7baab8bc0/48, E_000001b7baab8bc0/49, E_000001b7baab8bc0/50, E_000001b7baab8bc0/51, E_000001b7baab8bc0/52, E_000001b7baab8bc0/53, E_000001b7baab8bc0/54, E_000001b7baab8bc0/55, E_000001b7baab8bc0/56, E_000001b7baab8bc0/57, E_000001b7baab8bc0/58, E_000001b7baab8bc0/59, E_000001b7baab8bc0/60, E_000001b7baab8bc0/61, E_000001b7baab8bc0/62, E_000001b7baab8bc0/63, E_000001b7baab8bc0/64;
S_000001b7baa92720 .scope module, "rf" "Register_file" 3 74, 11 4 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "read_reg1";
    .port_info 2 /INPUT 4 "read_reg2";
    .port_info 3 /INPUT 4 "write_reg";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
o000001b7baad5ed8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b7bab29ef0_0 .net "clk", 0 0, o000001b7baad5ed8;  0 drivers
v000001b7bab28550_0 .var/i "i", 31 0;
v000001b7bab28410_0 .var "read_data1", 7 0;
v000001b7bab28190_0 .var "read_data2", 7 0;
v000001b7bab299f0_0 .net "read_reg1", 3 0, v000001b7bab29090_0;  alias, 1 drivers
v000001b7bab29770_0 .net "read_reg2", 3 0, v000001b7bab29950_0;  alias, 1 drivers
v000001b7bab28af0_0 .net "reg_write", 0 0, v000001b7bab29f90_0;  alias, 1 drivers
v000001b7bab29a90 .array "register_memory", 0 15, 7 0;
v000001b7bab28230_0 .net "write_data", 7 0, v000001b7bab29db0_0;  alias, 1 drivers
v000001b7bab284b0_0 .net "write_reg", 3 0, v000001b7bab28b90_0;  alias, 1 drivers
v000001b7bab29a90_0 .array/port v000001b7bab29a90, 0;
v000001b7bab29a90_1 .array/port v000001b7bab29a90, 1;
v000001b7bab29a90_2 .array/port v000001b7bab29a90, 2;
E_000001b7baab8980/0 .event anyedge, v000001b7bab29090_0, v000001b7bab29a90_0, v000001b7bab29a90_1, v000001b7bab29a90_2;
v000001b7bab29a90_3 .array/port v000001b7bab29a90, 3;
v000001b7bab29a90_4 .array/port v000001b7bab29a90, 4;
v000001b7bab29a90_5 .array/port v000001b7bab29a90, 5;
v000001b7bab29a90_6 .array/port v000001b7bab29a90, 6;
E_000001b7baab8980/1 .event anyedge, v000001b7bab29a90_3, v000001b7bab29a90_4, v000001b7bab29a90_5, v000001b7bab29a90_6;
v000001b7bab29a90_7 .array/port v000001b7bab29a90, 7;
v000001b7bab29a90_8 .array/port v000001b7bab29a90, 8;
v000001b7bab29a90_9 .array/port v000001b7bab29a90, 9;
v000001b7bab29a90_10 .array/port v000001b7bab29a90, 10;
E_000001b7baab8980/2 .event anyedge, v000001b7bab29a90_7, v000001b7bab29a90_8, v000001b7bab29a90_9, v000001b7bab29a90_10;
v000001b7bab29a90_11 .array/port v000001b7bab29a90, 11;
v000001b7bab29a90_12 .array/port v000001b7bab29a90, 12;
v000001b7bab29a90_13 .array/port v000001b7bab29a90, 13;
v000001b7bab29a90_14 .array/port v000001b7bab29a90, 14;
E_000001b7baab8980/3 .event anyedge, v000001b7bab29a90_11, v000001b7bab29a90_12, v000001b7bab29a90_13, v000001b7bab29a90_14;
v000001b7bab29a90_15 .array/port v000001b7bab29a90, 15;
E_000001b7baab8980/4 .event anyedge, v000001b7bab29a90_15, v000001b7bab29950_0;
E_000001b7baab8980 .event/or E_000001b7baab8980/0, E_000001b7baab8980/1, E_000001b7baab8980/2, E_000001b7baab8980/3, E_000001b7baab8980/4;
E_000001b7baab8800 .event anyedge, v000001b7bab29f90_0, v000001b7bab29db0_0, v000001b7bab28b90_0;
S_000001b7baa928b0 .scope module, "uut" "program_counter" 3 41, 12 3 0, S_000001b7baaab4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pc_increment";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 8 "jump_label";
    .port_info 5 /OUTPUT 4 "instruction_addr";
v000001b7bab29810_0 .net "clk", 0 0, v000001b7bab2d000_0;  alias, 1 drivers
v000001b7bab285f0_0 .var "instruction_addr", 3 0;
v000001b7bab29270_0 .net "jump", 0 0, v000001b7baac9900_0;  alias, 1 drivers
v000001b7bab29130_0 .net "jump_label", 7 0, v000001b7bab28cd0_0;  alias, 1 drivers
v000001b7bab28690_0 .net "pc_increment", 7 0, v000001b7baac9860_0;  alias, 1 drivers
v000001b7bab28730_0 .net "rst", 0 0, v000001b7bab2d3c0_0;  1 drivers
E_000001b7baab8300 .event posedge, v000001b7bab28730_0, v000001b7baac9a40_0;
    .scope S_000001b7baa928b0;
T_0 ;
    %wait E_000001b7baab8300;
    %load/vec4 v000001b7bab28730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b7bab285f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b7bab28690_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000001b7bab285f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001b7bab285f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001b7bab29270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001b7bab29130_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000001b7bab285f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001b7bab285f0_0;
    %load/vec4 v000001b7bab28690_0;
    %parti/s 4, 0, 2;
    %add;
    %assign/vec4 v000001b7bab285f0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b7baa97370;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7bab282d0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b7bab282d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001b7bab282d0_0;
    %store/vec4a v000001b7bab29bd0, 4, 0;
    %load/vec4 v000001b7bab282d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7bab282d0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 40982, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b7bab29bd0, 4, 0;
    %pushi/vec4 38166, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b7bab29bd0, 4, 0;
    %pushi/vec4 20613, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b7bab29bd0, 4, 0;
    %pushi/vec4 25991, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b7bab29bd0, 4, 0;
    %pushi/vec4 32882, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b7bab29bd0, 4, 0;
    %pushi/vec4 20496, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b7bab29bd0, 4, 0;
    %pushi/vec4 20498, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b7bab29bd0, 4, 0;
    %pushi/vec4 45056, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b7bab29bd0, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001b7baa971e0;
T_2 ;
    %wait E_000001b7baab8340;
    %load/vec4 v000001b7bab28370_0;
    %parti/s 4, 12, 5;
    %store/vec4 v000001b7bab29e50_0, 0, 4;
    %load/vec4 v000001b7bab28370_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000001b7bab29090_0, 0, 4;
    %load/vec4 v000001b7bab28370_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000001b7bab29950_0, 0, 4;
    %load/vec4 v000001b7bab29e50_0;
    %cmpi/u 7, 0, 4;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v000001b7bab28370_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001b7bab28b90_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b7bab28cd0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001b7bab28370_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b7bab28870_0, 0, 8;
    %load/vec4 v000001b7bab28370_0;
    %parti/s 4, 8, 5;
    %store/vec4 v000001b7bab28b90_0, 0, 4;
    %load/vec4 v000001b7bab28870_0;
    %store/vec4 v000001b7bab28cd0_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b7baa9ec20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab29f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7baac97c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7baac9400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab28e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab29450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7baac9900_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001b7baa9ec20;
T_4 ;
    %wait E_000001b7baab8000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab29f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7baac97c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7baac9400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab28e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab29450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7baac9900_0, 0, 1;
    %load/vec4 v000001b7bab294f0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7bab29f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7baac9400_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b7bab294f0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7baac9400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7baac97c0_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7baac9400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7baac97c0_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7baac9400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7bab28e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7bab29f90_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7baac9400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7bab28e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7bab29450_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7baac9900_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001b7baa92720;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7bab28550_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b7bab28550_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 5, 0, 8;
    %ix/getv/s 4, v000001b7bab28550_0;
    %store/vec4a v000001b7bab29a90, 4, 0;
    %load/vec4 v000001b7bab28550_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7bab28550_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b7baa92720;
T_6 ;
    %wait E_000001b7baab8800;
    %load/vec4 v000001b7bab28af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001b7bab28230_0;
    %load/vec4 v000001b7bab284b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7bab29a90, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b7baa92720;
T_7 ;
    %wait E_000001b7baab8980;
    %load/vec4 v000001b7bab299f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001b7bab29a90, 4;
    %store/vec4 v000001b7bab28410_0, 0, 8;
    %load/vec4 v000001b7bab29770_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001b7bab29a90, 4;
    %store/vec4 v000001b7bab28190_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b7baaab630;
T_8 ;
    %wait E_000001b7baab7fc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b7baac94a0_0, 0;
    %load/vec4 v000001b7baac9360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001b7baac92c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.2 ;
    %load/vec4 v000001b7baac9180_0;
    %load/vec4 v000001b7baac9540_0;
    %add;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.3 ;
    %load/vec4 v000001b7baac9180_0;
    %load/vec4 v000001b7baac9540_0;
    %sub;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.4 ;
    %load/vec4 v000001b7baac9180_0;
    %load/vec4 v000001b7baac9540_0;
    %and;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.5 ;
    %load/vec4 v000001b7baac9180_0;
    %load/vec4 v000001b7baac9540_0;
    %or;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.6 ;
    %load/vec4 v000001b7baac9180_0;
    %load/vec4 v000001b7baac9540_0;
    %xor;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.7 ;
    %load/vec4 v000001b7baac9180_0;
    %ix/getv 4, v000001b7baac9540_0;
    %shiftr 4;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.8 ;
    %load/vec4 v000001b7baac9180_0;
    %ix/getv 4, v000001b7baac9540_0;
    %shiftl 4;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.9 ;
    %load/vec4 v000001b7baac9180_0;
    %load/vec4 v000001b7baac9540_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %assign/vec4 v000001b7baac94a0_0, 0;
    %jmp T_8.14;
T_8.10 ;
    %load/vec4 v000001b7baac9180_0;
    %load/vec4 v000001b7baac9540_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_8.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.18, 8;
T_8.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.18, 8;
 ; End of false expr.
    %blend;
T_8.18;
    %assign/vec4 v000001b7baac94a0_0, 0;
    %jmp T_8.14;
T_8.11 ;
    %load/vec4 v000001b7baac9180_0;
    %load/vec4 v000001b7baac9540_0;
    %add;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.12 ;
    %load/vec4 v000001b7baac9180_0;
    %load/vec4 v000001b7baac9540_0;
    %add;
    %assign/vec4 v000001b7baac95e0_0, 0;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b7baa92590;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b7bab29310_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b7bab29310_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 9, 0, 8;
    %ix/getv/s 4, v000001b7bab29310_0;
    %store/vec4a v000001b7bab280f0, 4, 0;
    %load/vec4 v000001b7bab29310_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b7bab29310_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b7baa92590;
T_10 ;
    %wait E_000001b7baab8bc0;
    %load/vec4 v000001b7bab28a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001b7bab293b0_0;
    %load/vec4 v000001b7bab29b30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b7bab280f0, 0, 4;
T_10.0 ;
    %load/vec4 v000001b7bab29c70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001b7bab280f0, 4;
    %store/vec4 v000001b7bab29590_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b7baa97500;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b7bab29db0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_000001b7baa97500;
T_12 ;
    %wait E_000001b7baab8900;
    %load/vec4 v000001b7bab29d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v000001b7bab291d0_0;
    %store/vec4 v000001b7bab29db0_0, 0, 8;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v000001b7bab296d0_0;
    %store/vec4 v000001b7bab29db0_0, 0, 8;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001b7baaab7c0;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b7baac8dc0_0, 0, 8;
    %end;
    .thread T_13;
    .scope S_000001b7baaab7c0;
T_14 ;
    %wait E_000001b7baab81c0;
    %load/vec4 v000001b7baac8f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v000001b7baac9680_0;
    %store/vec4 v000001b7baac8dc0_0, 0, 8;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v000001b7baac8e60_0;
    %store/vec4 v000001b7baac8dc0_0, 0, 8;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b7baa9ea90;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b7baac9860_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_000001b7baa9ea90;
T_16 ;
    %wait E_000001b7baab82c0;
    %load/vec4 v000001b7baac9040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v000001b7baac8c80_0;
    %store/vec4 v000001b7baac9860_0, 0, 8;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v000001b7baac8fa0_0;
    %store/vec4 v000001b7baac9860_0, 0, 8;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001b7baaab4a0;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v000001b7bab2d000_0;
    %inv;
    %store/vec4 v000001b7bab2d000_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b7baaab4a0;
T_18 ;
    %vpi_call 3 136 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 3 137 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b7baaab4a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab2d000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab2d3c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b7bab2d3c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab2d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b7bab2d000_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000001b7bab2d000_0;
    %inv;
    %store/vec4 v000001b7bab2d000_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 3 156 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_000001b7baaab4a0;
T_19 ;
    %vpi_call 3 164 "$monitor", "Time: %0t | clk: %b | rst: %b | pc_increment: %b | instruction_addr: %b", $time, v000001b7bab2d000_0, v000001b7bab2d3c0_0, v000001b7bab2e2c0_0, v000001b7bab2dbe0_0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "adder.v";
    "tb_RISC_16.v";
    "ALU.v";
    "MUX.v";
    "AND.v";
    "control_unit.v";
    "instruction_decoder.v";
    "instruction_memory.v";
    "data_memory.v";
    "Register_file.v";
    "program_counter.v";
