// part 1 

module DFF(Q,D,CLK);
output Q;
input D,CLK;
reg Q;
always @ (posedge CLK)
	Q=D;
endmodule


// part 2

whats multiplexers ?

Mux ann(y0,i0,s0n,s1n)
//s0n = s o not
1 multi plexter 4*1
1 full adder sade
fpga4student.com

// part 3

test bench
barresi vasizat haye khoroji

moris mano medar manteghi