#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec  3 02:27:04 2020
# Process ID: 15564
# Current directory: C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1688
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_controller_2' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/button_controller_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_7' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_13' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/pipeline_13.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_13' (2#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/pipeline_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_7' (3#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/button_conditioner_7.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_8' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_8' (4#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/edge_detector_8.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_controller_2' (5#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/button_controller_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_3' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/counter_3.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 4'b1111 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 16'b0111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_3' (6#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/counter_3.v:14]
INFO: [Synth 8-6157] synthesizing module 'game_Controller_4' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/game_Controller_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_component_9' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/alu_component_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'adderUnit_14' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/adderUnit_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/adderUnit_14.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adderUnit_14' (7#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/adderUnit_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'booleanUnit_15' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/booleanUnit_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'booleanUnit_15' (8#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/booleanUnit_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifterUnit_16' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/shifterUnit_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifterUnit_16' (9#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/shifterUnit_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'compareUnit_17' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/compareUnit_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compareUnit_17' (10#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/compareUnit_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/alu_component_9.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_component_9' (11#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/alu_component_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_regFiles_10' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/game_regFiles_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_18' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_18' (12#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/edge_detector_18.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_19' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/counter_19.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_19' (13#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/counter_19.v:14]
INFO: [Synth 8-6155] done synthesizing module 'game_regFiles_10' (14#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/game_regFiles_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_fsm_11' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/game_fsm_11.v:7]
	Parameter IDLE_full_fsm bound to: 5'b00000 
	Parameter START_full_fsm bound to: 5'b00001 
	Parameter INIT_full_fsm bound to: 5'b00010 
	Parameter QUESTION_GETA_full_fsm bound to: 5'b00011 
	Parameter QUESTION_GETB_full_fsm bound to: 5'b00100 
	Parameter QUESTION_GETLOGIC_full_fsm bound to: 5'b00101 
	Parameter QUESTION_GETANSWER_full_fsm bound to: 5'b00110 
	Parameter QUESTION_GETTIMER_full_fsm bound to: 5'b00111 
	Parameter COUNTDOWN_IDLE_full_fsm bound to: 5'b01000 
	Parameter COUNTDOWN_LOADAINPUT_full_fsm bound to: 5'b01001 
	Parameter COUNTDOWN_LOADBINPUT_full_fsm bound to: 5'b01010 
	Parameter COUNTDOWN_CHECKAINPUT_full_fsm bound to: 5'b01011 
	Parameter COUNTDOWN_CHECKBINPUT_full_fsm bound to: 5'b01100 
	Parameter COUNTDOWN_UPDATEASCORE_full_fsm bound to: 5'b01101 
	Parameter COUNTDOWN_UPDATEBSCORE_full_fsm bound to: 5'b01110 
	Parameter ANSWERED_full_fsm bound to: 5'b01111 
	Parameter ROUNDPLUSONE_full_fsm bound to: 5'b10000 
	Parameter SETWINNERTIMER_full_fsm bound to: 5'b10001 
	Parameter WINNER_full_fsm bound to: 5'b10010 
	Parameter DISPLAYWINNERA_full_fsm bound to: 5'b10011 
	Parameter DISPLAYWINNERB_full_fsm bound to: 5'b10100 
	Parameter RESET_full_fsm bound to: 5'b10101 
INFO: [Synth 8-6157] synthesizing module 'variable_3bit_generator_20' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/variable_3bit_generator_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_21' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/counter_21.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_21' (15#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/counter_21.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_22' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/counter_22.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 1'b1 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'counter_22' (16#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/counter_22.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_23' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/pn_gen_23.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_23' (17#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/pn_gen_23.v:11]
INFO: [Synth 8-6155] done synthesizing module 'variable_3bit_generator_20' (18#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/variable_3bit_generator_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'game_fsm_11' (19#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/game_fsm_11.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/game_Controller_4.v:138]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/game_Controller_4.v:169]
INFO: [Synth 8-6155] done synthesizing module 'game_Controller_4' (20#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/game_Controller_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_select_digit_5' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/seven_seg_select_digit_5.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/seven_seg_select_digit_5.v:17]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_select_digit_5' (21#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/seven_seg_select_digit_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_select_value_negate_6' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/seven_seg_select_value_negate_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_12' [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/seven_seg_12.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_12' (22#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/seven_seg_12.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/seven_seg_select_value_negate_6.v:25]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_select_value_negate_6' (23#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/seven_seg_select_value_negate_6.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (24#1) [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1013.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_full_fsm_q_reg' in module 'game_fsm_11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00000 |                            00000
*
           INIT_full_fsm |                            00001 |                            00010
          START_full_fsm |                            00010 |                            00001
  QUESTION_GETA_full_fsm |                            00011 |                            00011
  QUESTION_GETB_full_fsm |                            00100 |                            00100
QUESTION_GETLOGIC_full_fsm |                            00101 |                            00101
QUESTION_GETANSWER_full_fsm |                            00110 |                            00110
QUESTION_GETTIMER_full_fsm |                            00111 |                            00111
 COUNTDOWN_IDLE_full_fsm |                            01000 |                            01000
COUNTDOWN_LOADBINPUT_full_fsm |                            01001 |                            01010
COUNTDOWN_CHECKBINPUT_full_fsm |                            01010 |                            01100
COUNTDOWN_UPDATEBSCORE_full_fsm |                            01011 |                            01110
COUNTDOWN_LOADAINPUT_full_fsm |                            01100 |                            01001
COUNTDOWN_CHECKAINPUT_full_fsm |                            01101 |                            01011
COUNTDOWN_UPDATEASCORE_full_fsm |                            01110 |                            01101
       ANSWERED_full_fsm |                            01111 |                            01111
   ROUNDPLUSONE_full_fsm |                            10000 |                            10000
 SETWINNERTIMER_full_fsm |                            10001 |                            10001
         WINNER_full_fsm |                            10010 |                            10010
 DISPLAYWINNERA_full_fsm |                            10011 |                            10011
 DISPLAYWINNERB_full_fsm |                            10100 |                            10100
          RESET_full_fsm |                            10101 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_full_fsm_q_reg' using encoding 'sequential' in module 'game_fsm_11'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 3     
	   2 Input  144 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 3     
	   7 Input   20 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 8     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 3     
	  22 Input    6 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 3     
	  22 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  22 Input    3 Bit        Muxes := 1     
	  22 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	  22 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP game/alu/out0, operation Mode is: A*B.
DSP Report: operator game/alu/out0 is absorbed into DSP game/alu/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------+------------------------------+---------------+----------------+
|Module Name  | RTL Object                   | Depth x Width | Implemented As | 
+-------------+------------------------------+---------------+----------------+
|seven_seg_12 | segs                         | 32x8          | LUT            | 
|au_top_0     | seven_seg_value/seg/segs     | 32x8          | LUT            | 
|au_top_0     | section_A_seg_value/seg/segs | 32x8          | LUT            | 
|au_top_0     | section_B_seg_value/seg/segs | 32x8          | LUT            | 
+-------------+------------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu_component_9 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1013.863 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1029.293 ; gain = 15.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1030.277 ; gain = 16.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1036.063 ; gain = 22.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1036.063 ; gain = 22.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1036.063 ; gain = 22.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1036.063 ; gain = 22.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1036.063 ; gain = 22.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1036.063 ; gain = 22.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |    30|
|4     |LUT2   |    43|
|5     |LUT3   |    52|
|6     |LUT4   |    48|
|7     |LUT5   |    93|
|8     |LUT6   |   317|
|9     |MUXF7  |    14|
|10    |FDRE   |   367|
|11    |FDSE   |    50|
|12    |IBUF   |    11|
|13    |OBUF   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1036.063 ; gain = 22.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 1036.063 ; gain = 22.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1036.063 ; gain = 22.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1048.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1048.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1048.121 ; gain = 34.258
INFO: [Common 17-1381] The checkpoint 'C:/Users/YK/Desktop/School/50.002 Comp Struc/Alchitry/testComponent/work/vivado/testComponent/testComponent.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 02:28:03 2020...
