<!DOCTYPE html>
<html lang="en">
<head>
<title>List of Eligible Papers for the Micro Test of Time Award 2015</title>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="http://maxcdn.bootstrapcdn.com/bootstrap/3.2.0/css/bootstrap.min.css">
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.1/jquery.min.js"></script>
<script src="http://maxcdn.bootstrapcdn.com/bootstrap/3.2.0/js/bootstrap.min.js"></script>
</head>
<body>

<div class="container">
<h2>List of Eligible Papers for the Micro Test of Time Award 2015</h2>
<table class="table table-striped">
<thead>
<tr><th>Which MICRO?</th><th>Year</th><th>Paper Title</th><th>Authors</th></tr>
</thead>
<tbody>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255239&CFID=474952332&CFTOKEN=29632357">Efficient Scheduling of Fine Grain Parallelism in Loops</a></td><td>M. Rajagopalan, V. H. Allan</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255242&CFID=474952332&CFTOKEN=29632357">Employing Finite Automata for Resource Scheduling</a></td><td>Thomas M&#252;ller</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255243&CFID=474952332&CFTOKEN=29632357">GPMB&Mdash;Software Pipelining Branch-Intensive Loops</a></td><td>Zhihong Tang, Gang Chen, Chihong Zhang, Yingwei Zhang, Bogong Su, Stanley Habib</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255246&CFID=474952332&CFTOKEN=29632357">A Microarchitectural Performance Evaluation of a 3.2 Gbyte/S Microprocessor Bus</a></td><td>Tim Stanley, Michael Upton, Patrick Sherhart, Trevor Mudge, Richard Brown</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255250&CFID=474952332&CFTOKEN=29632357">Two-Ported Cache Alternatives for Superscalar Processors</a></td><td>Andrew Wolfe, Rodney Boleyn</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255251&CFID=474952332&CFTOKEN=29632357">A Study On the Number of Memory Ports in Multiple Instruction Issue Machines</a></td><td>Soo-Mook Moon, Kemal Ebcio&#287;lu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255256&CFID=474952332&CFTOKEN=29632357">The 16-Fold Way: A Microparallel Taxonomy</a></td><td>Barton J. Sano, Alvin M. Despain</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255258&CFID=474952332&CFTOKEN=29632357">A Comparative Performance Evaluation of Various State Maintenance Mechanisms</a></td><td>Michael Butler, Yale Patt</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255260&CFID=474952332&CFTOKEN=29632357">Dynamically Scheduled VLIW Processors</a></td><td>B. Ramakrishna Rau</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255263&CFID=474952332&CFTOKEN=29632357">Prophetic Branches: A Branch Architecture for Code Compaction and Efficient Execution</a></td><td>Apoorv Srivastava, Alvin M. Despain</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255265&CFID=474952332&CFTOKEN=29632357">A Comparision of Superscalar and Decoupled Access/Execute Architectures</a></td><td>Matthew K. Farrens, Pius Ng, Phil Nico</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255268&CFID=474952332&CFTOKEN=29632357">Measuring Limits of Parallelism and Characterizing Its Vulnerability to Resource Constraints</a></td><td>Lawrence Rauchwerger, Pradeep K. Dubey, Ravi Nair</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255270&CFID=474952332&CFTOKEN=29632357">An Evaluation of Bottom-Up and Top-Down Thread Generation Techniques</a></td><td>A. P. W. B&#246;hm, W. A. Najjar, B. Shankar, L. Roh</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255273&CFID=474952332&CFTOKEN=29632357">Techniques for Extracting Instruction Level Parallelism On MIMD Architectures</a></td><td>Gary Tyson, Matthew Farrens</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255275&CFID=474952332&CFTOKEN=29632357">Predictability of Load/Store Instruction Latencies</a></td><td>Santosh G. Abraham, Rabin A. Sugumar, Daniel Windheiser, B. R. Rau, Rajiv Gupta</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255277&CFID=474952332&CFTOKEN=29632357">Control Flow Prediction for Dynamic ILP Processors</a></td><td>Dionisios N. Pnevmatikatos, Manoj Franklin, Gurindar S. Sohi</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255279&CFID=474952332&CFTOKEN=29632357">Branch History Table Indexing to Prevent Pipeline Bubbles in Wide-Issue Superscalar Processors</a></td><td>Tse-Yu Yeh, Yale N. Patt</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255282&CFID=474952332&CFTOKEN=29632357">Clocked and Asynchronous Instruction Pipelines</a></td><td>Mark A. Franklin, Tienyo Pan</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255284&CFID=474952332&CFTOKEN=29632357">An Analysis of Dynamic Scheduling Techniques for Symbolic Applications</a></td><td>Alessandra Costa, Alessandro De Gloria, Paolo Faraboschi, Mauro Olivieri</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255286&CFID=474952332&CFTOKEN=29632357">MIDEE: Smoothing Branch and Instruction Cache Miss Penalties On Deep Pipelines</a></td><td>Nathalie Drach, Andr&#233; Seznec</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255288&CFID=474952332&CFTOKEN=29632357">Register Renaming and Dynamic Speculation: An Alternative Approach</a></td><td>Mayan Moudgill, Keshav Pingali, Stamatis Vassiliadis</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255290&CFID=474952332&CFTOKEN=29632357">Speculative Execution Exception Recovery Using Write-Back Suppression</a></td><td>Roger A. Bringmann, Scott A. Mahlke, Richard E. Hank, John C. Gyllenhaal, Wen-mei W. Hwu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255293&CFID=474952332&CFTOKEN=29632357">EXPLORER: A Retargetable and Visualization-Based Trace-Driven Simulator for Superscalar Processors</a></td><td>Trung A. Diep, John P. Shen, Mike Phillip</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255296&CFID=474952332&CFTOKEN=29632357">An Extended Classification of Inter-Instruction Dependency and Its Application in Automatic Synthesis of Pipelined Processors</a></td><td>Ing-Jer Huang, Alvin M. Despain</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255298&CFID=474952332&CFTOKEN=29632357">Superblock Formation Using Static Program Analysis</a></td><td>Richard E. Hank, Scott A. Mahlke, Roger A. Bringmann, John C. Gyllenhaal, Wen-mei W. Hwu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255299&CFID=474952332&CFTOKEN=29632357">Instruction Scheduling for the Motorola 88110</a></td><td>Mark Smotherman, Shuchi Chawla, Stan Cox, Brian Malloy</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=255235">micro26</a></td><td>1993</td><td><a href="http://dl.acm.org/citation.cfm?id=255300&CFID=474952332&CFTOKEN=29632357">A VLIW Architecture Based On Shifting Register Files</a></td><td>H. Fatih U&#287;urda&#287;, Christos A. Papachristou</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192725&CFID=460031057&CFTOKEN=26833464">Static Branch Frequency and Program Profile Analysis</a></td><td>Youfeng Wu, James R. Larus</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192726&CFID=460031057&CFTOKEN=26833464">Using Branch Handling Hardware to Support Profile-Driven Optimization</a></td><td>Thomas M. Conte, Burzin A. Patel, J. Stan Cox</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192727&CFID=460031057&CFTOKEN=26833464">Branch Classification: A New Mechanism for Improving Branch Predictor Performance</a></td><td>Po-Yung Chang, Eric Hao, Tse-Yu Yeh, Yale Patt</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192728&CFID=460031057&CFTOKEN=26833464">Techniques for Compressing Program Address Traces</a></td><td>Andrew R. Pleszkun</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192729&CFID=460031057&CFTOKEN=26833464">Height Reduction of Control Recurrences for ILP Processors</a></td><td>Michael Schlansker, Vinod Kathail, Sadun Anik</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192730&CFID=460031057&CFTOKEN=26833464">Theoretical Modeling of Superscalar Processor Performance</a></td><td>Derek B. Noonburg, John P. Shen</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192731&CFID=460031057&CFTOKEN=26833464">Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops</a></td><td>B. Ramakrishna Rau</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192732&CFID=460031057&CFTOKEN=26833464">Minimum Register Requirements for a Modulo Schedule</a></td><td>Alexandre E. Eichenberger, Edward S. Davidson, Santosh G. Abraham</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192733&CFID=460031057&CFTOKEN=26833464">Minimizing Register Requirements Under Resource-Constrained Rate-Optimal Software Pipelining</a></td><td>R. Govindarajan, Erik R. Altman, Guang R. Gao</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192734&CFID=460031057&CFTOKEN=26833464">Software Pipelining with Register Allocation and Spilling</a></td><td>Jian Wang, Andreas Krall, M. Anton Ertl, Christine Eisenbeis</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192735&CFID=460031057&CFTOKEN=26833464">Reducing Memory Traffic with CRegs</a></td><td>Peter Dahl, Matthew O'Keefe</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192737&CFID=460031057&CFTOKEN=26833464">Dynamic Memory Disambiguation for Array References</a></td><td>David Bernstein, Doron Cohen, Dror E. Maydan</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192738&CFID=460031057&CFTOKEN=26833464">A Study of Pointer Aliasing for Software Pipelining Using Run-Time Disambiguation</a></td><td>Bogong Su, Stanley Habib, Wei Zhao, Jian Wang, Youfeng Wu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192740&CFID=460031057&CFTOKEN=26833464">Data Relocation and Prefetching for Programs with Large Data Sets</a></td><td>Yoji Yamada, John Gyllenhall, Grant Haab, Wen-mei Hwu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192742&CFID=460031057&CFTOKEN=26833464">Cache Designs with Partial Address Matching</a></td><td>Lishing Liu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192743&CFID=460031057&CFTOKEN=26833464">Minimizing Branch Misprediction Penalties for Superpipelined Processors</a></td><td>Ching-Long Su, Alvin M. Despain</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=197407&CFID=460031057&CFTOKEN=26833464">Facilitating Superscalar Processing Via a Combined Static/Dynamic Register Renaming Scheme</a></td><td>Eric Sprangle, Yale Patt</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192745&CFID=460031057&CFTOKEN=26833464">Improving Resource Utilization of the MIPS R8000 Via Post-Scheduling Global Instruction Distribution</a></td><td>Raymond Lo, Sun Chan, Fred Chow, Shin-Ming Liu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192747&CFID=460031057&CFTOKEN=26833464">A Comparison of Two Pipeline Organizations</a></td><td>Michael Golden, Trevor Mudge</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192748&CFID=460031057&CFTOKEN=26833464">A Fill-Unit Approach to Multiple Instruction Issue</a></td><td>Manoj Franklin, Mark Smotherman</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192749&CFID=460031057&CFTOKEN=26833464">A High-Performance Microarchitecture with Hardware-Programmable Functional Units</a></td><td>Rahul Razdan, Michael D. Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192750&CFID=460031057&CFTOKEN=26833464">The Anatomy of the Register File in a Multiscalar Processor</a></td><td>Scott E. Breach, T. N. Vijaykumar, Gurindar S. Sohi</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192751&CFID=460031057&CFTOKEN=26833464">Register File Port Requirements of Transport Triggered Architectures</a></td><td>Jan Hoogerbrugge, Henk Corporaal</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192753&CFID=460031057&CFTOKEN=26833464">The Effects of Predicated Execution On Branch Prediction</a></td><td>Gary Scott Tyson</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192754&CFID=460031057&CFTOKEN=26833464">Analysis of the Conditional Skip Instructions of the HP Precision Architecture</a></td><td>Jonathan P. Vogel, Bruce K. Holmer</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192755&CFID=460031057&CFTOKEN=26833464">Characterizing the Impact of Predicated Execution On Branch Prediction</a></td><td>Scott A. Mahlke, Richard E. Hank, Roger A. Bringmann, John C. Gyllenhaal, David M. Gallagher, Wen-mei W. Hwu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=192724">micro27</a></td><td>1994</td><td><a href="http://dl.acm.org/citation.cfm?id=192756&CFID=460031057&CFTOKEN=26833464">The Effect of Speculatively Updating Branch History On Branch Prediction Accuracy, Revisited</a></td><td>Eric Hao, Po-Yung Chang, Yale N. Patt</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225164&CFID=460031057&CFTOKEN=26833464">Performance Issues in Correlated Branch Prediction Schemes</a></td><td>Nicolas Gloy, Michael D. Smith, Cliff Young</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225168&CFID=460031057&CFTOKEN=26833464">Dynamic Path-Based Branch Correlation</a></td><td>Ravi Nair</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225169&CFID=460031057&CFTOKEN=26833464">The Predictability of Branches in Libraries</a></td><td>Brad Calder, Dirk Grunwald, Amitabh Srivastava</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225170&CFID=460031057&CFTOKEN=26833464">The Performance Impact of Incomplete Bypassing in Processor Pipelines</a></td><td>Pritpal S. Ahuja, Douglas W. Clark, Anne Rogers</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225172&CFID=460031057&CFTOKEN=26833464">Efficient Instruction Scheduling Using Finite State Automata</a></td><td>Vasanth Bala, Norman Rubin</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225174&CFID=460031057&CFTOKEN=26833464">Critical Path Reduction for Scalar Programs</a></td><td>Michael Schlansker, Vinod Kathail</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225175&CFID=460031057&CFTOKEN=26833464">A Limit Study of Local Memory Requirements Using Value Reuse Profiles</a></td><td>Andrew S. Huang, John P. Shen</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225176&CFID=460031057&CFTOKEN=26833464">Zero-Cycle Loads: Microarchitecture Support for Reducing Load Latency</a></td><td>Todd M. Austin, Gurindar S. Sohi</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225177&CFID=460031057&CFTOKEN=26833464">A Modified Approach to Data Cache Management</a></td><td>Gary Tyson, Matthew Farrens, John Matthews, Andrew R. Pleszkun</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225179&CFID=460031057&CFTOKEN=26833464">Petri Net Versus Modulo Scheduling for Software Pipelining</a></td><td>Vicki H. Allan, U. R. Shah, K. M. Reddy</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225180&CFID=460031057&CFTOKEN=26833464">Modulo Scheduling with Multiple Initiation Intervals</a></td><td>Nancy J. Warter-Perez, Noubar Partamian</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225182&CFID=460031057&CFTOKEN=26833464">Spill-Free Parallel Scheduling of Basic Blocks</a></td><td>B. Natarajan, M. Schlansker</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225184&CFID=460031057&CFTOKEN=26833464">Improving Instruction-Level Parallelism by Loop Unrolling and Dynamic Memory Disambiguation</a></td><td>Jack W. Davidson, Sanjay Jinturkar</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225185&CFID=460031057&CFTOKEN=26833464">Self-Regulation of Workload in the Manchester Data-Flow Computer</a></td><td>John R. Gurd, David F. Snelling</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225187&CFID=460031057&CFTOKEN=26833464">The M-Machine Multicomputer</a></td><td>Marco Fillo, Stephen W. Keckler, William J. Dally, Nicholas P. Carter, Andrew Chang, Yevgeny Gurevich, Whay S. Lee</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225189&CFID=460031057&CFTOKEN=26833464">Region-Based Compilation: An Introduction and Motivation</a></td><td>Richard E. Hank, Wen-Mei W. Hwu, B. Ramakrishna Rau</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225190&CFID=460031057&CFTOKEN=26833464">An Experimental Study of Several Cooperative Register Allocation and Instruction Scheduling Strategies</a></td><td>Cindy Norris, Lori L. Pollock</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225192&CFID=460031057&CFTOKEN=26833464">Register Allocation for Predicated Code</a></td><td>Alexandre E. Eichenberger, Edward S. Davidson</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225193&CFID=460031057&CFTOKEN=26833464">Partial Resolution in Branch Target Buffers</a></td><td>Barry Fagin, Kathryn Russell</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225194&CFID=460031057&CFTOKEN=26833464">A System Level Perspective On Branch Architecture Performance</a></td><td>Brad Calder, Dirk Grunwald, Joel Emer</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225195&CFID=460031057&CFTOKEN=26833464">Dynamic Rescheduling: A Technique for Object Code Compatibility in VLIW Architectures</a></td><td>Thomas M. Conte, Sumedh W. Sathaye</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225196&CFID=460031057&CFTOKEN=26833464">Improving CISC Instruction Decoding Performance Using a Fill Unit</a></td><td>Mark Smotherman, Manoj Franklin</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225197&CFID=460031057&CFTOKEN=26833464">SPAID: Software Prefetching in Pointer- and Call-Intensive Environments</a></td><td>Mikko H. Lipasti, William J. Schmidt, Steven R. Kunkel, Robert R. Roediger</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225198&CFID=460031057&CFTOKEN=26833464">An Effective Programmable Prefetch Engine for On-Chip Caches</a></td><td>Tien-Fu Chen</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225199&CFID=460031057&CFTOKEN=26833464">Cache Miss Heuristics and Preloading Techniques for General-Purpose Programs</a></td><td>Toshihiro Ozawa, Yasunori Kimura, Shin'ichiro Nishizaki</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225200&CFID=460031057&CFTOKEN=26833464">Alternative Implementations of Hybrid Branch Predictors</a></td><td>Po-Ying Chang, Eric Hao, Yale N. Patt</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225201&CFID=460031057&CFTOKEN=26833464">Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors</a></td><td>Simonjit Dutta, Manoj Franklin</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225202&CFID=460031057&CFTOKEN=26833464">The Role of Adaptivity in Two-Level Adaptive Branch Prediction</a></td><td>Stuart Sechrest, Chih-Chieh Lee, Trevor Mudge</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225203&CFID=460031057&CFTOKEN=26833464">Design of Storage Hierarchy in Multithreaded Architectures</a></td><td>Lucas Roh, Walid A. Najjar</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225204&CFID=460031057&CFTOKEN=26833464">An Investigation of the Performance of Various Instruction-Issue Buffer Topologies</a></td><td>St&#233;phan Jourdan, Pascal Sainrat, Daniel Litaize</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225205&CFID=460031057&CFTOKEN=26833464">Decoupling Integer Execution in Superscalar Processors</a></td><td>Subbarao Palacharla, J. E. Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225206&CFID=460031057&CFTOKEN=26833464">Exploiting Short-Lived Variables in Superscalar Processors</a></td><td>Luis A. Lozano, Guang R. Gao</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225207&CFID=460031057&CFTOKEN=26833464">Partitioned Register File for TTAs</a></td><td>Johan Janssen, Henk Corporaal</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225208&CFID=460031057&CFTOKEN=26833464">Disjoint Eager Execution: An Optimal Form of Speculative Execution</a></td><td>Augustus K. Uht, Vijay Sindagi, Kelley Hall</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225209&CFID=460031057&CFTOKEN=26833464">Unrolling-Based Optimizations for Modulo Scheduling</a></td><td>Daniel M. Lavery, Wen-Mei W. Hwu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225210&CFID=460031057&CFTOKEN=26833464">Stage Scheduling: A Technique to Reduce the Register Requirements of a Modulo Schedule</a></td><td>Alexandre E. Eichenberger, Edward S. Davidson</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=225160">micro28</a></td><td>1995</td><td><a href="http://dl.acm.org/citation.cfm?id=225211&CFID=460031057&CFTOKEN=26833464">Hypernode Reduction Modulo Scheduling</a></td><td>Josep Llosa, Mateo Valero, Eduard Ayguad&#233;, Antonio Gonz&#225;lez</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243850&CFID=460031057&CFTOKEN=26833464">A Persistent Rescheduled-Page Cache for Low Overhead Object Code Compatibility in VLIW Architectures</a></td><td>Thomas M. Conte, Sumedh W. Sathaye, Sanjeev Banerjia</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243852&CFID=460031057&CFTOKEN=26833464">Integrating a Misprediction Recovery Cache (MRC) Into a Superscalar Pipeline</a></td><td>James O. Bondi, Ashwini K. Nanda, Simonjit Dutta</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243854&CFID=460031057&CFTOKEN=26833464">Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching</a></td><td>Eric Rotenberg, Steve Bennett, James E. Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243855&CFID=460031057&CFTOKEN=26833464">Accurate and Practical Profile-Driven Compilation Using the Profile Buffer</a></td><td>Thomas M. Conte, Kishore N. Menezes, Mary Ann Hirsch</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243857&CFID=460031057&CFTOKEN=26833464">Efficient Path Profiling</a></td><td>Thomas Ball, James R. Larus</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243858&CFID=460031057&CFTOKEN=26833464">Profile-Driven Instruction Level Parallel Scheduling with Application to Super Blocks</a></td><td>C. Chekuri, R. Johnson, R. Motwani, B. Natarajan, B. R. Rau, M. Schlansker</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243859&CFID=460031057&CFTOKEN=26833464">Speculative Hedge: Regulating Compile-Time Speculation Against Profile Variations</a></td><td>Brian L. Deitrich, Wen-mei W. Hwu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243861&CFID=460031057&CFTOKEN=26833464">Hot Cold Optimization of Large Windows/NT Applications</a></td><td>Robert Cohn, P. Geoffrey Lowney</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243864&CFID=460031057&CFTOKEN=26833464">Java Bytecode to Native Code Translation: The Caffeine Prototype and Preliminary Results</a></td><td>Cheng-Hsueh A. Hsieh, John C. Gyllenhaal, Wen-mei W. Hwu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243867&CFID=460031057&CFTOKEN=26833464">Analysis Techniques for Predicated Code</a></td><td>Richard Johnson, Michael Schlansker</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243868&CFID=460031057&CFTOKEN=26833464">Global Predicate Analysis and Its Application to Register Allocation</a></td><td>David M. Gillies, Dz-ching Roy Ju, Richard Johnson, Michael Schlansker</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243879&CFID=460031057&CFTOKEN=26833464">Modulo Scheduling of Loops in Control-Intensive Non-Numeric Programs</a></td><td>Daniel M. Lavery, Wen-mei W. Hwu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243880&CFID=460031057&CFTOKEN=26833464">Assigning Confidence to Conditional Branch Predictions</a></td><td>Erik Jacobsen, Eric Rotenberg, J. E. Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243881&CFID=460031057&CFTOKEN=26833464">Compiler Synthesized Dynamic Branch Prediction</a></td><td>Scott Mahlke, Balas Natarajan</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243882&CFID=460031057&CFTOKEN=26833464">Wrong-Path Instruction Prefetching</a></td><td>Jim Pierce, Trevor Mudge</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243884&CFID=460031057&CFTOKEN=26833464">Design Decisions Influencing the UltraSPARC's Instruction Fetch Architecture</a></td><td>Robert Yung</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243885&CFID=460031057&CFTOKEN=26833464">Increasing the Instruction Fetch Rate Via Block-Structured Instruction Set Architectures</a></td><td>Eric Hao, Po-Yung Chang, Marius Evers, Yale N. Patt</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243886&CFID=460031057&CFTOKEN=26833464">Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings</a></td><td>Thomas M. Conte, Sanjeev Banerjia, Sergei Y. Larin, Kishore N. Menezes, Sumedh W. Sathaye</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243887&CFID=460031057&CFTOKEN=26833464">Tango: A Hardware-Based Data Prefetching Technique for Superscalar Processors</a></td><td>Shlomit S. Pinter, Adi Yoaz</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243889&CFID=460031057&CFTOKEN=26833464">Exceeding the Dataflow Limit Via Value Prediction</a></td><td>Mikko H. Lipasti, John Paul Shen</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243890&CFID=460031057&CFTOKEN=26833464">The Performance Potential of Data Dependence Speculation &Amp; Collapsing</a></td><td>Yiannakis Sazeides, Stamatis Vassiliadis, James E. Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243892&CFID=460031057&CFTOKEN=26833464">Heuristics for Register-Constrained Software Pipelining</a></td><td>Josep Llosa, Mateo Valero, Eduard Ayguad&#233;</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243893&CFID=460031057&CFTOKEN=26833464">Software Pipelining Loops with Conditional Branches</a></td><td>Mark G. Stoodley, Corinna G. Lee</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243895&CFID=460031057&CFTOKEN=26833464">Combining Loop Transformations Considering Caches and Scheduling</a></td><td>Michael E. Wolf, Dror E. Maydan, Ding-Kai Chen</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243898&CFID=460031057&CFTOKEN=26833464">Instruction Scheduling and Executable Editing</a></td><td>Eric Schnarr, James R. Larus</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243900&CFID=460031057&CFTOKEN=26833464">Instruction Scheduling for the HP PA-8000</a></td><td>David A. Dunn, Wei-Chung Hsu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243903&CFID=460031057&CFTOKEN=26833464">Meld Scheduling: Relaxing Scheduling Constraints Across Region Boundaries</a></td><td>Santosh G. Abraham, Vinod Kathail, Brian L. Deitrich</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243905&CFID=460031057&CFTOKEN=26833464">Custom-Fit Processors: Letting Applications Define Architectures</a></td><td>Joseph A. Fisher, Paolo Faraboschi, Giuseppe Desoli</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243907&CFID=460031057&CFTOKEN=26833464">Optimization for a Superscalar Out-of-Order Machine</a></td><td>Anne M. Holler</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=243846">micro29</a></td><td>1996</td><td><a href="http://dl.acm.org/citation.cfm?id=243909&CFID=460031057&CFTOKEN=26833464">Optimization of Machine Descriptions for Efficient Use</a></td><td>John C. Gyllenhaal, Wen-mei W. Hwu, B. Ramabriohna Rau</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266801&CFID=460031057&CFTOKEN=26833464">The Bi-Mode Branch Predictor</a></td><td>Chih-Chieh Lee, I-Cheng K. Chen, Trevor N. Mudge</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266802&CFID=460031057&CFTOKEN=26833464">Path-Based Next Trace Prediction</a></td><td>Quinn Jacobson, Eric Rotenberg, James E. Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266803&CFID=460031057&CFTOKEN=26833464">Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism</a></td><td>Daniel Holmes Friendly, Sanjay Jeram Patel, Yale N. Patt</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266804&CFID=460031057&CFTOKEN=26833464">Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions Into the Reservation Stations Out-of-Order</a></td><td>Jared Stark, Paul Racunas, Yale N. Patt</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266805&CFID=460031057&CFTOKEN=26833464">On High-Bandwidth Data Cache Design for Multi-Issue Processors</a></td><td>Jude A. Rivers, Gary S. Tyson, Edward S. Davidson, Todd M. Austin</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266806&CFID=460031057&CFTOKEN=26833464">Run-Time Spatial Locality Detection and Optimization</a></td><td>Teresa L. Johnson, Matthew C. Merten, Wen-Mei W. Hwu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266807&CFID=460031057&CFTOKEN=26833464">A Comparison of Data Prefetching On an Access Decoupled and Superscalar Machine</a></td><td>G. P. Jones, N. P. Topham</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266808&CFID=460031057&CFTOKEN=26833464">The Design and Performance of a Conflict-Avoiding Cache</a></td><td>Nigel Topham, Antonio Gonz&#225;lez, Jos&#233; Gonz&#225;lez</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266809&CFID=460031057&CFTOKEN=26833464">Prediction Caches for Superscalar Processors</a></td><td>James E. Bennett, Michael J. Flynn</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266810&CFID=460031057&CFTOKEN=26833464">A Framework for Balancing Control Flow and Predication</a></td><td>David I. August, Wen-mei W. Hwu, Scott A. Mahlke</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266811&CFID=460031057&CFTOKEN=26833464">Evaluation of Scheduling Techniques On a SPARC-Based VLIW Testbed</a></td><td>Seongbae Park, SangMin Shim, Soo-Mook Moon</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266812&CFID=460031057&CFTOKEN=26833464">Tuning Compiler Optimizations for Simultaneous Multithreading</a></td><td>Jack L. Lo, Susan J. Eggers, Henry M. Levy, Sujay S. Parekh, Dean M. Tullsen</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266813&CFID=460031057&CFTOKEN=26833464">Exploiting Dead Value Information</a></td><td>Milo M. Martin, Amir Roth, Charles N. Fischer</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266814&CFID=460031057&CFTOKEN=26833464">Trace Processors</a></td><td>Eric Rotenberg, Quinn Jacobson, Yiannakis Sazeides, Jim Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266815&CFID=460031057&CFTOKEN=26833464">The Multicluster Architecture: Reducing Cycle Time Through Partitioning</a></td><td>Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvonko Vranesic</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266816&CFID=460031057&CFTOKEN=26833464">Out-of-Order Vector Architectures</a></td><td>Roger Espasa, Mateo Valero, James E. Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266817&CFID=460031057&CFTOKEN=26833464">Initial Results On the Performance and Cost of Vector Microprocessors</a></td><td>Corinna G. Lee, Derek J. DeVries</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266818&CFID=460031057&CFTOKEN=26833464">The Filter Cache: An Energy Efficient Memory Structure</a></td><td>Johnson Kin, Munish Gupta, William H. Mangione-Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266819&CFID=460031057&CFTOKEN=26833464">Improving Code Density Using Compression Techniques</a></td><td>Charles Lefurgy, Peter Bird, I-Cheng Chen, Trevor Mudge</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266820&CFID=460031057&CFTOKEN=26833464">Procedure Based Program Compression</a></td><td>Darko Kirovski, Johnson Kin, William H. Mangione-Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266821&CFID=460031057&CFTOKEN=26833464">Improving the Accuracy and Performance of Memory Communication Through Renaming</a></td><td>Gary S. Tyson, Todd M. Austin</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266822&CFID=460031057&CFTOKEN=26833464">Microarchitecture Support for Improving the Performance of Load Target Prediction</a></td><td>Chung-Ho Chen, Akida Wu</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266823&CFID=460031057&CFTOKEN=26833464">Streamlining Inter-Operation Memory Communication Via Data Dependence Prediction</a></td><td>Andreas Moshovos, Gurindar S. Sohi</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266824&CFID=460031057&CFTOKEN=26833464">The Predictability of Data Values</a></td><td>Yiannakis Sazeides, James E. Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266825&CFID=460031057&CFTOKEN=26833464">Value Profiling</a></td><td>Brad Calder, Peter Feller, Alan Eustace</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266826&CFID=460031057&CFTOKEN=26833464">Can Program Profiling Support Value Prediction?</a></td><td>Freddy Gabbay, Avi Mendelson</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266827&CFID=460031057&CFTOKEN=26833464">Highly Accurate Data Value Prediction Using Hybrid Predictors</a></td><td>Kai Wang, Manoj Franklin</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266828&CFID=460031057&CFTOKEN=26833464">ProfileMe: Hardware Support for Instruction-Level Profiling On Out-of-Order Processors</a></td><td>Jeffrey Dean, James E. Hicks, Carl A. Waldspurger, William E. Weihl, George Chrysos</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266829&CFID=460031057&CFTOKEN=26833464">Procedure Placement Using Temporal Ordering Information</a></td><td>Nikolas Gloy, Trevor Blackwell, Michael D. Smith, Brad Calder</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266830&CFID=460031057&CFTOKEN=26833464">Predicting Data Cache Misses in Non-Numeric Applications Through Correlation Profiling</a></td><td>Todd C. Mowry, Chi-Keung Luk</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266831&CFID=460031057&CFTOKEN=26833464">Available Paralellism in Video Applications</a></td><td>Heng Liao, Andrew Wolfe</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266832&CFID=460031057&CFTOKEN=26833464">MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems</a></td><td>Chunho Lee, Miodrag Potkonjak, William H. Mangione-Smith</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266833&CFID=460031057&CFTOKEN=26833464">Cache Sensitive Modulo Scheduling</a></td><td>F. Jes&#250;s S&#225;nchez, Antonio Gonz&#225;lez</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266835&CFID=460031057&CFTOKEN=26833464">Unroll-and-Jam Using Uniformly Generated Sets</a></td><td>Steve Carr, Yiping Guan</td></tr>
<tr><td><a href="http://dl.acm.org/citation.cfm?id=266800">micro30</a></td><td>1997</td><td><a href="http://dl.acm.org/citation.cfm?id=266836&CFID=460031057&CFTOKEN=26833464">Resource-Sensitive Profile-Directed Data Flow Analysis for Code Optimization</a></td><td>Rajiv Gupta, David A. Berson, Jesse Z. Fang</td></tr>
</tbody>
</table>
</div>

</body>
</html>
