library ieee;
use ieee.std_logic_1164.all;
use work.cpu_lib.all;

entity BRANCH is
	port(
		-- Input ports
		instruction_type : INSTRUCTION_TYPE_TYPE;
		N, C, V, Z: std_logic;
		cond : COND_TYPE;
		
		--out
	);
end entity BRANCH;