// Seed: 1355317917
module module_0 (
    output tri  id_0,
    output wand id_1
);
  wire id_4;
  assign {""} = 1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri id_2,
    output supply1 id_3,
    output tri id_4,
    input uwire id_5
);
  assign id_3 = 1;
  wire id_7;
  logic [7:0] id_8;
  wire id_9, id_10;
  module_0 modCall_1 (
      id_3,
      id_4
  );
  assign id_8[-1] = 1;
  assign id_4 = "" * -1'b0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = -1;
  genvar id_12;
  assign id_6 = 1 >> id_2;
  assign module_0.id_0 = 0;
  assign id_3 = 1;
  wire id_13;
  assign id_12 = id_1;
  assign id_7  = id_6 + -1;
endmodule
