Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 928826 Thu Jun  5 18:17:50 MDT 2014
| Date         : Sat Jun 07 13:03:27 2014
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7k325t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    77 |
| Minimum Number of register sites lost to control set restrictions |   246 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           46 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |            2937 |         1048 |
| Yes          | No                    | No                     |              55 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             976 |          328 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                      Enable Signal                                                                                      |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/n_0_dclk_rst_reg1_i_1         |                1 |              1 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 |                                                                                                                                                                                         |                                                                                                                                           |                1 |              1 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[21]_i_1                                               |                                                                                                                                           |                2 |              2 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/n_0_user_reset_out_i_1                                                        |                1 |              2 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/n_0_reset_n_reg1_i_1                                  |                1 |              2 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[21]_i_1                                               | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[13]_i_1 |                1 |              3 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | kc705_pcie_x8_gen2_support_i/I20[0]                                                                                                                                                     | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                1 |              4 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | kc705_pcie_x8_gen2_support_i/I13[0]                                                                                                                                                     | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                2 |              4 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__5                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                1 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__5                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__6                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                3 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[33]_i_1                                                                                                                  |                                                                                                                                           |                3 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__3                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__0                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__1                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                3 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/n_0_index[4]_i_1                                                   | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1                                     | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__0                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__2                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__4                                  | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                4 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__1                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__2                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                1 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__6                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__3                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                1 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__4                                                | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                1 |              5 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[5]_i_1__0 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                3 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/n_0_crscode[5]_i_1    | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                3 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1                                              |                                                                                                                                           |                2 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__0                                           |                                                                                                                                           |                2 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__3                                           |                                                                                                                                           |                2 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__1                                           |                                                                                                                                           |                2 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__2                                           |                                                                                                                                           |                2 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__4                                           |                                                                                                                                           |                2 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__5                                           |                                                                                                                                           |                2 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__6                                           |                                                                                                                                           |                3 |              6 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[33]_i_1                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[70]_i_1                                                                    |                4 |              7 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/n_0_pl_ltssm_state_q[5]_i_1                                          |                3 |              7 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[33]_i_1                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[111]_i_1                                                                   |                3 |              8 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[33]_i_1                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[119]_i_1                                                                   |                2 |              8 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[33]_i_1                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[127]_i_1                                                                   |                3 |              8 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[33]_i_1                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[103]_i_1                                                                   |                6 |              9 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.wr_addr[10]_i_1                                                                                                                        | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                6 |             11 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.req_addr[12]_i_1                                                                                                                       | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                7 |             11 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                   | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/n_0_cfg_bus_number_d[7]_i_1                                        |                3 |             16 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.tlp_type[7]_i_1                                                                                                                        | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |               10 |             18 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__0                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                7 |             19 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__1                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                8 |             19 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__2                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                8 |             19 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__3                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                7 |             19 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__4                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                7 |             19 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1                                             | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                9 |             19 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__5                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                6 |             19 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__6                                          | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |                8 |             19 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 |                                                                                                                                                                                         | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                9 |             22 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/n_0_converge_cnt[0]_i_1__7   |                6 |             22 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_converge_cnt[0]_i_1__3   |                6 |             22 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/n_0_converge_cnt[0]_i_1__9   |                6 |             22 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/n_0_converge_cnt[0]_i_1__11  |                6 |             22 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_converge_cnt[0]_i_1      |                6 |             22 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_converge_cnt[0]_i_1__1   |                6 |             22 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt[0]_i_1__5   |                6 |             22 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                        | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/n_0_converge_cnt[0]_i_1__13  |                6 |             22 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | kc705_pcie_x8_gen2_support_i/E[0]                                                                                                                                                       | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |               11 |             31 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_MEM_inst/n_0_post_wr_data[31]_i_1                                                                                                                                | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                8 |             32 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_MEM_inst/n_0_pre_wr_data[31]_i_1                                                                                                                                 | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |               13 |             32 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_RX_inst/n_0_pio_rx_sm_128.wr_en_i_1                                                                                                                              | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |               12 |             32 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 |                                                                                                                                                                                         |                                                                                                                                           |               19 |             51 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[33]_i_1                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/n_0_gen_cpl_128.s_axis_tx_tdata[95]_i_1                                                                    |               19 |             58 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 |                                                                                                                                                                                         |                                                                                                                                           |               26 |             59 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tdata[127]_i_1                                              | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/user_reset_out                                                                |               41 |            129 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/E[0]                                                                      | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/user_reset_out                                                                |               30 |            135 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2             |               48 |            144 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O5 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/user_reset_out                                                                |               45 |            145 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/O1                            |               57 |            178 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |              186 |            605 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O3 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |              248 |            696 |
|  kc705_pcie_x8_gen2_support_i/pipe_clock_i/O2 |                                                                                                                                                                                         | kc705_pcie_x8_gen2_support_i/kc705_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                     |              454 |           1146 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


