{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688747229245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688747229258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 09:27:06 2023 " "Processing started: Fri Jul 07 09:27:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688747229258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688747229258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic " "Command: quartus_map --read_settings_files=on --write_settings_files=off cordic -c cordic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688747229259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688747230865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688747230866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic " "Found entity 1: cordic" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688747245805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688747245805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_to_amplitude.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_to_amplitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_to_amplitude " "Found entity 1: phase_to_amplitude" {  } { { "phase_to_amplitude.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/phase_to_amplitude.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688747245812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688747245812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/phase_accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688747245820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688747245820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688747245828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688747245828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cordic " "Elaborating entity \"cordic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688747245878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator phase_accumulator:pa " "Elaborating entity \"phase_accumulator\" for hierarchy \"phase_accumulator:pa\"" {  } { { "cordic.v" "pa" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688747245887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_to_amplitude phase_to_amplitude:pta " "Elaborating entity \"phase_to_amplitude\" for hierarchy \"phase_to_amplitude:pta\"" {  } { { "cordic.v" "pta" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688747245890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688747247259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688747248071 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688747248071 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[4\] " "No output dependent on input pin \"A\[4\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[5\] " "No output dependent on input pin \"A\[5\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[8\] " "No output dependent on input pin \"A\[8\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[9\] " "No output dependent on input pin \"A\[9\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[10\] " "No output dependent on input pin \"A\[10\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[11\] " "No output dependent on input pin \"A\[11\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[12\] " "No output dependent on input pin \"A\[12\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[13\] " "No output dependent on input pin \"A\[13\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[14\] " "No output dependent on input pin \"A\[14\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[15\] " "No output dependent on input pin \"A\[15\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[16\] " "No output dependent on input pin \"A\[16\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[17\] " "No output dependent on input pin \"A\[17\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[18\] " "No output dependent on input pin \"A\[18\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[19\] " "No output dependent on input pin \"A\[19\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[20\] " "No output dependent on input pin \"A\[20\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[21\] " "No output dependent on input pin \"A\[21\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[22\] " "No output dependent on input pin \"A\[22\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[23\] " "No output dependent on input pin \"A\[23\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[24\] " "No output dependent on input pin \"A\[24\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[25\] " "No output dependent on input pin \"A\[25\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[26\] " "No output dependent on input pin \"A\[26\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[27\] " "No output dependent on input pin \"A\[27\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[28\] " "No output dependent on input pin \"A\[28\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[29\] " "No output dependent on input pin \"A\[29\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[30\] " "No output dependent on input pin \"A\[30\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[31\] " "No output dependent on input pin \"A\[31\]\"" {  } { { "cordic.v" "" { Text "C:/intelFPGA_lite/18.0/my_designs/cordic/cordic.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688747248280 "|cordic|A[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688747248280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1299 " "Implemented 1299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688747248288 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688747248288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1168 " "Implemented 1168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688747248288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688747248288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688747248319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 09:27:28 2023 " "Processing ended: Fri Jul 07 09:27:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688747248319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688747248319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688747248319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688747248319 ""}
