instance-name: ADC_32
instruction: ADC
section: C6.6.1
page: C6-387
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ADC <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"ADC %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: ADC_64
instruction: ADC
section: C6.6.1
page: C6-387
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ADC <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"ADC %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: ADCS_32
instruction: ADCS
section: C6.6.2
page: C6-388
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ADCS <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"ADCS %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: ADCS_64
instruction: ADCS
section: C6.6.2
page: C6-388
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ADCS <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"ADCS %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: ADD_REG_32
notes: ADD (extended register)
instruction: ADD
section: C6.6.3
page: C6-389
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <R>,<Wm>,<Wn|WSP>,<Xn|SP>,<m>
assembly: ADD <Wd|WSP>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
printf:   sprintf(tbuf,"ADD %s, %s, %s, %s #%u\n",XnSP(packet->Rd.Value(),true).c_str(),XnSP(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: ADD_REG_64
notes: ADD (extended register)
instruction: ADD
section: C6.6.3
page: C6-389
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <R>,<Wm>,<Wn|WSP>,<Xn|SP>,<m>,<Rm>
assembly: ADD <Xd|SP>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}
printf:   sprintf(tbuf,"ADD %s, %s, %c%s, %s #%u\n",XnSP(packet->Rd.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: ADD_IMM_32
notes: ADD (immediate)
instruction: ADD
section: C6.6.4
page: C6-391
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn|WSP>,<Xn|SP>,<imm>
assembly: ADD <Wd|WSP>, <Wn|WSP>, #<imm>{, <shift>}
printf:   sprintf(tbuf,"ADD %s, %s, #%s, %s\n",XnSP(packet->Rd.Value(),true).c_str(),XnSP(packet->Rn.Value(),true).c_str(),ZeroExtend(packet->imm12.Value(),12,0).c_str(),as_imm_shift(packet->shift.Value()).c_str());

instance-name: ADD_IMM_64
notes: ADD (immediate)
instruction: ADD
section: C6.6.4
page: C6-391
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn|WSP>,<Xn|SP>,<imm>
assembly: ADD <Xd|SP>, <Xn|SP>, #<imm>{, <shift>}
printf:   sprintf(tbuf,"ADD %s, %s, #%s, %s\n",XnSP(packet->Rd.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),ZeroExtend(packet->imm12.Value(),12,0).c_str(),as_imm_shift(packet->shift.Value()).c_str());

instance-name: ADD_SHIFT_REG_32
notes: ADD (shifted register)
instruction: ADD
section: C6.6.5
page: C6-393
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ADD <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ADD %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ADD_SHIFT_REG_64
notes: ADD (shifted register)
instruction: ADD
section: C6.6.5
page: C6-393
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ADD <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ADD %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ADDS_REG_32
notes: ADDS (extended register)
instruction: ADDS
section: C6.6.6
page: C6-395
destination operands: <Wd>,<Xd>
source operands: <R>,<Wm>,<Wn|WSP>,<Xn|SP>,<m>
assembly: ADDS <Wd>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
printf:   sprintf(tbuf,"ADDS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnSP(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: ADDS_REG_64
notes: ADDS (extended register)
instruction: ADDS
section: C6.6.6
page: C6-395
destination operands: <Wd>,<Xd>
source operands: <R>,<Wm>,<Wn|WSP>,<Xn|SP>,<m>,<Rm>
assembly: ADDS <Xd>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}
printf:   sprintf(tbuf,"ADDS %s, %s, %c%s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: ADDS_IMM_32
notes: ADDS (immediate)
instruction: ADDS
section: C6.6.7
page: C6-397
destination operands: <Wd>,<Xd>
source operands: <Wn|WSP>,<Xn|SP>,<imm>
assembly: ADDS <Wd>, <Wn|WSP>, #<imm>{, <shift>}
printf:   sprintf(tbuf,"ADDS %s, %s, #%s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnSP(packet->Rn.Value(),true).c_str(),ZeroExtend(packet->imm12.Value(),12,0).c_str(),as_imm_shift(packet->shift.Value()).c_str());

instance-name: ADDS_IMM_64
notes: ADDS (immediate)
instruction: ADDS
section: C6.6.7
page: C6-397
destination operands: <Wd>,<Xd>
source operands: <Wn|WSP>,<Xn|SP>,<imm>
assembly: ADDS <Xd>, <Xn|SP>, #<imm>{, <shift>}
printf:   sprintf(tbuf,"ADDS %s, %s, #%s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),ZeroExtend(packet->imm12.Value(),12,0).c_str(),as_imm_shift(packet->shift.Value()).c_str());

instance-name: ADDS_SHIFT_REG_32
notes: ADDS (shifted register)
instruction: ADDS
section: C6.6.8
page: C6-399
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ADDS <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ADDS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ADDS_SHIFT_REG_64
notes: ADDS (shifted register)
instruction: ADDS
section: C6.6.8
page: C6-399
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ADDS <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ADDS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ADR
instruction: ADR
section: C6.6.9
page: C6-401
destination operands: <Xd>
source operands: <label>
assembly: ADR <Xd>, <label>
printf:   sprintf(tbuf,"ADR %s, %lld\n",XnXZR(packet->Rd.Value(),false).c_str(),(packet->op.Value() == 1) ? SignExtend((packet->immhi.Value()<<2 | packet->immlo.Value())<<12,32) : SignExtend(packet->immhi.Value()<<2 | packet->immlo.Value(),21));

instance-name: ADRP
instruction: ADRP
section: C6.6.10
page: C6-402
destination operands: <Xd>
source operands: <label>
assembly: ADRP <Xd>, <label>
printf:   sprintf(tbuf,"ADRP %s, %lld\n",XnXZR(packet->Rd.Value(),false).c_str(),(packet->op.Value() == 1) ? SignExtend((packet->immhi.Value()<<2 | packet->immlo.Value())<<12,32) : SignExtend(packet->immhi.Value()<<2 | packet->immlo.Value(),21));

instance-name: AND_IMM_32
notes: AND (immediate)
instruction: AND
section: C6.6.11
page: C6-403
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn>,<Xn>,<imm>
assembly: AND <Wd|WSP>, <Wn>, #<imm>
printf:   sprintf(tbuf,"AND %s, %s, #%llu\n",XnSP(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),DecodeBitMasks(tmask,packet->N.Value(),packet->imms.Value(),packet->immr.Value(),true));

instance-name: AND_IMM_64
notes: AND (immediate)
instruction: AND
section: C6.6.11
page: C6-403
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn>,<Xn>,<imm>
assembly: AND <Xd|SP>, <Xn>, #<imm>
printf:   sprintf(tbuf,"AND %s, %s, #%llu\n",XnSP(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),DecodeBitMasks(tmask,packet->N.Value(),packet->imms.Value(),packet->immr.Value(),true));

instance-name: AND_SHIFT_REG_32
notes: AND (shifted register)
instruction: AND
section: C6.6.12
page: C6-404
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: AND <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"AND %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: AND_SHIFT_REG_64
notes: AND (shifted register)
instruction: AND
section: C6.6.12
page: C6-404
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: AND <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"AND %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ANDS_IMM_32
notes: ANDS (immediate)
instruction: ANDS
section: C6.6.13
page: C6-406
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>,<imm>
assembly: ANDS <Wd>, <Wn>, #<imm>
printf:   sprintf(tbuf,"ANDS %s, %s, #%llu\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),DecodeBitMasks(tmask,packet->N.Value(),packet->imms.Value(),packet->immr.Value(),true));

instance-name: ANDS_IMM_64
notes: ANDS (immediate)
instruction: ANDS
section: C6.6.13
page: C6-406
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>,<imm>
assembly: ANDS <Xd>, <Xn>, #<imm>
printf:   sprintf(tbuf,"ANDS %s, %s, #%llu\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),DecodeBitMasks(tmask,packet->N.Value(),packet->imms.Value(),packet->immr.Value(),true));

instance-name: ANDS_SHIFT_REG_32
notes: ANDS (shifted register)
instruction: ANDS
section: C6.6.14
page: C6-408
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ANDS <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ANDS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ANDS_SHIFT_REG_64
notes: ANDS (shifted register)
instruction: ANDS
section: C6.6.14
page: C6-408
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ANDS <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ANDS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

'ASR (register)' (ALIAS IGNORED)

'ASR (immediate)' (ALIAS IGNORED)

instance-name: ASRV_32
instruction: ASRV
section: C6.6.17
page: C6-412
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ASRV <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"ASRV %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: ASRV_64
instruction: ASRV
section: C6.6.17
page: C6-412
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ASRV <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"ASRV %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

'AT' (ALIAS IGNORED)

instance-name: B_COND_IMM
instruction: B.cond
section: C6.6.19
page: C6-414
destination operands: 
source operands: <cond>,<label>
assembly: B.<cond> <label>
printf:   sprintf(tbuf,"B.%s %lld\n",Bcond(packet->cond.Value()).c_str(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: B_IMM
instruction: B
section: C6.6.20
page: C6-415
destination operands: 
source operands: <label>
assembly: B <label>
printf:   sprintf(tbuf,"B %lld\n",SignExtend(packet->imm26.Value()<<2,28));

'BFI' (ALIAS IGNORED)

instance-name: BFM_32
instruction: BFM
section: C6.6.22
page: C6-417
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: BFM <Wd>, <Wn>, #<immr>, #<imms>
printf:   sprintf(tbuf,"BFM %s, %s, #%u, #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),packet->immr.Value(),packet->imms.Value());

instance-name: BFM_64
instruction: BFM
section: C6.6.22
page: C6-417
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: BFM <Xd>, <Xn>, #<immr>, #<imms>
printf:   sprintf(tbuf,"BFM %s, %s, #%u, #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),packet->immr.Value(),packet->imms.Value());

'BFXIL' (ALIAS IGNORED)

instance-name: BIC_SHIFT_REG_32
notes: BIC (shifted register)
instruction: BIC
section: C6.6.24
page: C6-420
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: BIC <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"BIC %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm3.Value());

instance-name: BIC_SHIFT_REG_64
notes: BIC (shifted register)
instruction: BIC
section: C6.6.24
page: C6-420
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: BIC <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"BIC %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm3.Value());

instance-name: BICS_SHIFT_REG_32
notes: BICS (shifted register)
instruction: BICS
section: C6.6.25
page: C6-422
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: BICS <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"BICS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm3.Value());

instance-name: BICS_SHIFT_REG_64
notes: BICS (shifted register)
instruction: BICS
section: C6.6.25
page: C6-422
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: BICS <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"BICS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm3.Value());

instance-name: BL
instruction: BL
section: C6.6.26
page: C6-424
destination operands: 
source operands: <label>
assembly: BL <label>
printf:   sprintf(tbuf,"BL %lld\n",SignExtend(packet->imm26.Value()<<2,28));

instance-name: BLR
instruction: BLR
section: C6.6.27
page: C6-425
destination operands: 
source operands: <Xn>
assembly: BLR <Xn>
printf:   sprintf(tbuf,"BLR %s\n",XnXZR(packet->Rn.Value(),false).c_str());

instance-name: BR
instruction: BR
section: C6.6.28
page: C6-426
destination operands: 
source operands: <Xn>
assembly: BR <Xn>
printf:   sprintf(tbuf,"BR %s\n",XnXZR(packet->Rn.Value(),false).c_str());

instance-name: BRK
instruction: BRK
section: C6.6.29
page: C6-427
destination operands: 
source operands: <imm>
assembly: BRK #<imm>
printf:   sprintf(tbuf,"BRK #%d\n",packet->imm16.Value());

instance-name: CBNZ_IMM_32
instruction: CBNZ
section: C6.6.30
page: C6-428
destination operands: 
source operands: <Wt>,<Xt>,<label>
assembly: CBNZ <Wt>, <label>
printf:   sprintf(tbuf,"CBNZ %s, %lld\n",XnXZR(packet->Rt.Value(),true).c_str(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: CBNZ_IMM_64
instruction: CBNZ
section: C6.6.30
page: C6-428
destination operands: 
source operands: <Wt>,<Xt>,<label>
assembly: CBNZ <Xt>, <label>
printf:   sprintf(tbuf,"CBNZ %s, %lld\n",XnXZR(packet->Rt.Value(),false).c_str(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: CBZ_IMM_32
instruction: CBZ
section: C6.6.31
page: C6-429
destination operands: 
source operands: <Wt>,<Xt>,<label>
assembly: CBZ <Wt>, <label>
printf:   sprintf(tbuf,"CBZ %s, %lld\n",XnXZR(packet->Rt.Value(),true).c_str(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: CBZ_IMM_64
instruction: CBZ
section: C6.6.31
page: C6-429
destination operands: 
source operands: <Wt>,<Xt>,<label>
assembly: CBZ <Xt>, <label>
printf:   sprintf(tbuf,"CBZ %s, %lld\n",XnXZR(packet->Rt.Value(),false).c_str(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: CCMN_IMM_32
notes: CCMN (immediate)
instruction: CCMN
section: C6.6.32
page: C6-430
destination operands: 
source operands: <Wn>,<Xn>,<cond>,<imm>
assembly: CCMN <Wn>, #<imm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"CCMN %s, #%d, #%u, %s\n",XnXZR(packet->Rn.Value(),true).c_str(),packet->imm5.Value(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: CCMN_IMM_64
notes: CCMN (immediate)
instruction: CCMN
section: C6.6.32
page: C6-430
destination operands: 
source operands: <Wn>,<Xn>,<cond>,<imm>
assembly: CCMN <Xn>, #<imm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"CCMN %s, #%d, #%u, %s\n",XnXZR(packet->Rn.Value(),false).c_str(),packet->imm5.Value(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: CCMN_REG_32
notes: CCMN (register)
instruction: CCMN
section: C6.6.33
page: C6-431
destination operands: 
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CCMN <Wn>, <Wm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"CCMN %s, %s, #%u, %s\n",XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: CCMN_REG_64
notes: CCMN (register)
instruction: CCMN
section: C6.6.33
page: C6-431
destination operands: 
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CCMN <Xn>, <Xm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"CCMN %s, %s, #%u, %s\n",XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: CCMP_IMM_32
notes: CCMP (immediate)
instruction: CCMP
section: C6.6.34
page: C6-432
destination operands: 
source operands: <Wn>,<Xn>,<cond>,<imm>
assembly: CCMP <Wn>, #<imm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"CCMP %s, #%d, #%u, %s\n",XnXZR(packet->Rn.Value(),true).c_str(),packet->imm5.Value(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: CCMP_IMM_64
notes: CCMP (immediate)
instruction: CCMP
section: C6.6.34
page: C6-432
destination operands: 
source operands: <Wn>,<Xn>,<cond>,<imm>
assembly: CCMP <Xn>, #<imm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"CCMP %s, #%d, #%u, %s\n",XnXZR(packet->Rn.Value(),false).c_str(),packet->imm5.Value(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: CCMP_REG_32
notes: CCMP (register)
instruction: CCMP
section: C6.6.35
page: C6-433
destination operands: 
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CCMP <Wn>, <Wm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"CCMP %s, %s, #%u, %s\n",XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: CCMP_REG_64
notes: CCMP (register)
instruction: CCMP
section: C6.6.35
page: C6-433
destination operands: 
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CCMP <Xn>, <Xm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"CCMP %s, %s, #%u, %s\n",XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

'CINC' (ALIAS IGNORED)

'CINV' (ALIAS IGNORED)

instance-name: CLREX
instruction: CLREX
section: C6.6.38
page: C6-436
destination operands: 
source operands: <imm>
assembly: CLREX {#<imm>}
printf:   sprintf(tbuf,"CLREX #%u\n",packet->CRm.Value());

instance-name: CLS_32
instruction: CLS
section: C6.6.39
page: C6-437
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: CLS <Wd>, <Wn>
printf:   sprintf(tbuf,"CLS %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: CLS_64
instruction: CLS
section: C6.6.39
page: C6-437
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: CLS <Xd>, <Xn>
printf:   sprintf(tbuf,"CLS %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: CLZ_32
instruction: CLZ
section: C6.6.40
page: C6-438
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: CLZ <Wd>, <Wn>
printf:   sprintf(tbuf,"CLZ %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: CLZ_64
instruction: CLZ
section: C6.6.40
page: C6-438
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: CLZ <Xd>, <Xn>
printf:   sprintf(tbuf,"CLZ %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str());

'CMN (extended register)' (ALIAS IGNORED)

'CMN (immediate)' (ALIAS IGNORED)

'CMN (shifted register)' (ALIAS IGNORED)

'CMP (extended register)' (ALIAS IGNORED)

'CMP (immediate)' (ALIAS IGNORED)

'CMP (shifted register)' (ALIAS IGNORED)

'CNEG' (ALIAS IGNORED)

instance-name: CRC32B
instance-num: 1
instruction: CRC32B
section: C6.6.48
page: C6-448
destination operands: 
source operands: <Wd>,<Wm>,<Wn>,<Xm>
assembly: CRC32B <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"CRC32B %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: CRC32H
instance-num: 2
instruction: CRC32H
section: C6.6.48
page: C6-448
destination operands: 
source operands: <Wd>,<Wm>,<Wn>,<Xm>
assembly: CRC32H <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"CRC32H %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: CRC32W
instance-num: 3
instruction: CRC32W
section: C6.6.48
page: C6-448
destination operands: 
source operands: <Wd>,<Wm>,<Wn>,<Xm>
assembly: CRC32W <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"CRC32W %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: CRC32X
instance-num: 4
instruction: CRC32X
section: C6.6.48
page: C6-448
destination operands: 
source operands: <Wd>,<Wm>,<Wn>,<Xm>
assembly: CRC32X <Wd>, <Wn>, <Xm>
printf:   sprintf(tbuf,"CRC32X %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: CRC32CB
instance-num: 1
instruction: CRC32CB
section: C6.6.49
page: C6-449
destination operands: 
source operands: <Wd>,<Wm>,<Wn>,<Xm>
assembly: CRC32CB <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"CRC32CB %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: CRC32CH
instance-num: 2
instruction: CRC32CH
section: C6.6.49
page: C6-449
destination operands: 
source operands: <Wd>,<Wm>,<Wn>,<Xm>
assembly: CRC32CH <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"CRC32CH %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: CRC32CW
instance-num: 3
instruction: CRC32CW
section: C6.6.49
page: C6-449
destination operands: 
source operands: <Wd>,<Wm>,<Wn>,<Xm>
assembly: CRC32CW <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"CRC32CW %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: CRC32CX
instance-num: 4
instruction: CRC32CX
section: C6.6.49
page: C6-449
destination operands: 
source operands: <Wd>,<Wm>,<Wn>,<Xm>
assembly: CRC32CX <Wd>, <Wn>, <Xm>
printf:   sprintf(tbuf,"CRC32CX %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: CSEL_32
instruction: CSEL
section: C6.6.50
page: C6-450
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CSEL <Wd>, <Wn>, <Wm>, <cond>
printf:   sprintf(tbuf,"CSEL %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),Bcond(packet->cond.Value()).c_str());

instance-name: CSEL_64
instruction: CSEL
section: C6.6.50
page: C6-450
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CSEL <Xd>, <Xn>, <Xm>, <cond>
printf:   sprintf(tbuf,"CSEL %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),Bcond(packet->cond.Value()).c_str());

'CSET' (ALIAS IGNORED)

'CSETM' (ALIAS IGNORED)

instance-name: CSINC_32
instruction: CSINC
section: C6.6.53
page: C6-453
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CSINC <Wd>, <Wn>, <Wm>, <cond>
printf:   sprintf(tbuf,"CSINC %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),Bcond(packet->cond.Value()).c_str());

instance-name: CSINC_64
instruction: CSINC
section: C6.6.53
page: C6-453
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CSINC <Xd>, <Xn>, <Xm>, <cond>
printf:   sprintf(tbuf,"CSINC %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),Bcond(packet->cond.Value()).c_str());

instance-name: CSINV_32
instruction: CSINV
section: C6.6.54
page: C6-455
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CSINV <Wd>, <Wn>, <Wm>, <cond>
printf:   sprintf(tbuf,"CSINV %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),Bcond(packet->cond.Value()).c_str());

instance-name: CSINV_64
instruction: CSINV
section: C6.6.54
page: C6-455
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CSINV <Xd>, <Xn>, <Xm>, <cond>
printf:   sprintf(tbuf,"CSINV %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),Bcond(packet->cond.Value()).c_str());

instance-name: CSNEG_32
instruction: CSNEG
section: C6.6.55
page: C6-457
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CSNEG <Wd>, <Wn>, <Wm>, <cond>
printf:   sprintf(tbuf,"CSNEG %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),Bcond(packet->cond.Value()).c_str());

instance-name: CSNEG_64
instruction: CSNEG
section: C6.6.55
page: C6-457
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>,<cond>
assembly: CSNEG <Xd>, <Xn>, <Xm>, <cond>
printf:   sprintf(tbuf,"CSNEG %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),Bcond(packet->cond.Value()).c_str());

'DC' (ALIAS IGNORED)

instance-name: DCPS1
instruction: DCPS1
section: C6.6.57
page: C6-460
destination operands: 
source operands: <imm>
assembly: DCPS1 {#<imm>}
printf:   sprintf(tbuf,"DCPS1 #%d\n",packet->imm16.Value());

instance-name: DCPS2
instruction: DCPS2
section: C6.6.58
page: C6-461
destination operands: 
source operands: <imm>
assembly: DCPS2 {#<imm>}
printf:   sprintf(tbuf,"DCPS2 #%d\n",packet->imm16.Value());

instance-name: DCPS3
instruction: DCPS3
section: C6.6.59
page: C6-462
destination operands: 
source operands: <imm>
assembly: DCPS3 {#<imm>}
printf:   sprintf(tbuf,"DCPS3 #%d\n",packet->imm16.Value());

instance-name: DMB
instruction: DMB
section: C6.6.60
page: C6-463
destination operands: 
source operands: <imm>,<option>
assembly: DMB <option>|#<imm>
printf:   sprintf(tbuf,"DMB %s\n",barrier_option(packet->CRm.Value(), packet->op2.Value()==6).c_str());

instance-name: DRPS
instruction: DRPS
section: C6.6.61
page: C6-465
destination operands: 
source operands: 
assembly: DRPS
printf:   sprintf(tbuf,"DRPS\n");

instance-name: DSB
instruction: DSB
section: C6.6.62
page: C6-466
destination operands: 
source operands: <imm>,<option>
assembly: DSB <option>|#<imm>
printf:   sprintf(tbuf,"DSB %s\n",barrier_option(packet->CRm.Value(), packet->op2.Value()==6).c_str());

instance-name: EON_SHIFT_REG_32
notes: EON (shifted register)
instruction: EON
section: C6.6.63
page: C6-468
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: EON <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"EON %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),eon_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: EON_SHIFT_REG_64
notes: EON (shifted register)
instruction: EON
section: C6.6.63
page: C6-468
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: EON <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"EON %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),eon_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: EOR_IMM_32
notes: EOR (immediate)
instruction: EOR
section: C6.6.64
page: C6-470
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn>,<Xn>,<imm>
assembly: EOR <Wd|WSP>, <Wn>, #<imm>
printf:   sprintf(tbuf,"EOR %s, %s, #%llu\n",XnSP(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),DecodeBitMasks(tmask,packet->N.Value(),packet->imms.Value(),packet->immr.Value(),true));

instance-name: EOR_IMM_64
notes: EOR (immediate)
instruction: EOR
section: C6.6.64
page: C6-470
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn>,<Xn>,<imm>
assembly: EOR <Xd|SP>, <Xn>, #<imm>
printf:   sprintf(tbuf,"EOR %s, %s, #%llu\n",XnSP(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),DecodeBitMasks(tmask,packet->N.Value(),packet->imms.Value(),packet->immr.Value(),true));

instance-name: EOR_SHIFT_REG_32
notes: EOR (shifted register)
instruction: EOR
section: C6.6.65
page: C6-471
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: EOR <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"EOR %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),eon_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: EOR_SHIFT_REG_64
notes: EOR (shifted register)
instruction: EOR
section: C6.6.65
page: C6-471
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: EOR <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"EOR %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),eon_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ERET
instruction: ERET
section: C6.6.66
page: C6-473
destination operands: 
source operands: 
assembly: ERET
printf:   sprintf(tbuf,"ERET\n");

instance-name: EXTR_32
instruction: EXTR
section: C6.6.67
page: C6-474
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: EXTR <Wd>, <Wn>, <Wm>, #<lsb>
printf:   sprintf(tbuf,"EXTR %s, %s, %s, #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),packet->imms.Value());

instance-name: EXTR_64
instruction: EXTR
section: C6.6.67
page: C6-474
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: EXTR <Xd>, <Xn>, <Xm>, #<lsb>
printf:   sprintf(tbuf,"EXTR %s, %s, %s, #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),packet->imms.Value());

instance-name: HINT
instruction: HINT
section: C6.6.68
page: C6-476
destination operands: 
source operands: <imm>
assembly: HINT #<imm>
printf:   sprintf(tbuf,"HINT #%u\n",packet->CRm.Value()<<3 | packet->op2.Value());

instance-name: HLT
instruction: HLT
section: C6.6.69
page: C6-478
destination operands: 
source operands: <imm>
assembly: HLT #<imm>
printf:   sprintf(tbuf,"HLT #%u\n",packet->imm16.Value());

instance-name: HVC
instruction: HVC
section: C6.6.70
page: C6-479
destination operands: 
source operands: <imm>
assembly: HVC #<imm>
printf:   sprintf(tbuf,"HVC #%d\n",packet->imm16.Value());

'IC' (ALIAS IGNORED)

instance-name: ISB
instruction: ISB
section: C6.6.72
page: C6-481
destination operands: 
source operands: <imm>,<option>
assembly: ISB {<option>|#<imm>}
printf:   sprintf(tbuf,"ISB %s\n",barrier_option(packet->CRm.Value(), packet->op2.Value()==6).c_str());

instance-name: LDAR_32
instruction: LDAR
section: C6.6.73
page: C6-482
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>
assembly: LDAR <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDAR %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDAR_64
instruction: LDAR
section: C6.6.73
page: C6-482
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>
assembly: LDAR <Xt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDAR %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDARB
instruction: LDARB
section: C6.6.74
page: C6-485
destination operands: 
source operands: <Wt>,<Xn|SP>
assembly: LDARB <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDARB %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDARH
instruction: LDARH
section: C6.6.75
page: C6-488
destination operands: 
source operands: <Wt>,<Xn|SP>
assembly: LDARH <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDARH %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDAXP_32
instruction: LDAXP
section: C6.6.76
page: C6-491
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>
assembly: LDAXP <Wt1>, <Wt2>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDAXP %s, %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDAXP_64
instruction: LDAXP
section: C6.6.76
page: C6-491
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>
assembly: LDAXP <Xt1>, <Xt2>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDAXP %s, %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDAXR_32
instruction: LDAXR
section: C6.6.77
page: C6-494
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>
assembly: LDAXR <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDAXR %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDAXR_64
instruction: LDAXR
section: C6.6.77
page: C6-494
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>
assembly: LDAXR <Xt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDAXR %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDAXRB
instruction: LDAXRB
section: C6.6.78
page: C6-497
destination operands: 
source operands: <Wt>,<Xn|SP>
assembly: LDAXRB <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDAXRB %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDAXRH
instruction: LDAXRH
section: C6.6.79
page: C6-500
destination operands: 
source operands: <Wt>,<Xn|SP>
assembly: LDAXRH <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDAXRH %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDNP_OFF_32
qualifier: opc = 00
notes: 32-bit variant 
instruction: LDNP
section: C6.6.80
page: C6-503
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDNP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDNP %s, %s, [%s, #%lld]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: LDNP_OFF_64
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDNP
section: C6.6.80
page: C6-503
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDNP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDNP %s, %s, [%s, #%lld]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: LDP_REG_POST_32
instance-num: 1
qualifier: opc = 00
notes: 32-bit variant 
instruction: LDP
section: C6.6.81
page: C6-505
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDP <Wt1>, <Wt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"LDP %s, %s, [%s], #%lld\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: LDP_REG_POST_64
instance-num: 1
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDP
section: C6.6.81
page: C6-505
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDP <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"LDP %s, %s, [%s], #%lld\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: LDP_REG_PRE_32
instance-num: 2
qualifier: opc = 00
notes: 32-bit variant 
instruction: LDP
section: C6.6.81
page: C6-505
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDP <Wt1>, <Wt2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"LDP %s, %s, [%s, #%lld]!\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: LDP_REG_PRE_64
instance-num: 2
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDP
section: C6.6.81
page: C6-505
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDP <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"LDP %s, %s, [%s, #%lld]!\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: LDP_REG_OFF_32
instance-num: 3
qualifier: opc = 00
notes: 32-bit variant 
instruction: LDP
section: C6.6.81
page: C6-505
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDP %s, %s, [%s, #%lld]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: LDP_REG_OFF_64
instance-num: 3
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDP
section: C6.6.81
page: C6-505
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDP %s, %s, [%s, #%lld]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: LDPSW_REG_POST
instance-num: 1
notes: LDPSW (Post-index)
instruction: LDPSW
section: C6.6.82
page: C6-508
destination operands: 
source operands: <Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDPSW <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"LDPSW %s, %s, [%s], #%lld\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: LDPSW_REG_PRE
instance-num: 2
notes: LDPSW (Pre-index)
instruction: LDPSW
section: C6.6.82
page: C6-508
destination operands: 
source operands: <Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDPSW <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"LDPSW %s, %s, [%s], #%lld\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: LDPSW_REG_OFF
instance-num: 3
notes: LDPSW (Signed offset)
instruction: LDPSW
section: C6.6.82
page: C6-508
destination operands: 
source operands: <Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: LDPSW <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"LDPSW %s, %s, [%s], #%lld\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: LDR_IMM_REG_POST_32
instance-num: 1
notes: LDR (immediate) (Post-index)
instruction: LDR
section: C6.6.83
page: C6-511
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDR <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDR_IMM_REG_POST_64
instance-num: 1
notes: LDR (immediate) (Post-index)
instruction: LDR
section: C6.6.83
page: C6-511
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDR <Xt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDR_IMM_REG_PRE_32
instance-num: 2
notes: LDR (immediate) (Pre-index)
instruction: LDR
section: C6.6.83
page: C6-511
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDR <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDR_IMM_REG_PRE_64
instance-num: 2
notes: LDR (immediate) (Pre-index)
instruction: LDR
section: C6.6.83
page: C6-511
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDR <Xt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDR_IMM_REG_32
instance-num: 3
notes: LDR (immediate) (Unsigned offset)
instruction: LDR
section: C6.6.83
page: C6-511
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDR <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDR_IMM_REG_64
instance-num: 3
notes: LDR (immediate) (Unsigned offset)
instruction: LDR
section: C6.6.83
page: C6-511
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDR <Xt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDR_REG_32
qualifier: opc = 00
notes: 32-bit variant 
instruction: LDR
section: C6.6.84
page: C6-514
destination operands: 
source operands: <Wt>,<Xt>,<label>
assembly: LDR <Wt>, <label>
printf:   sprintf(tbuf,"LDR %s, %lld\n",XnXZR(packet->Rt.Value(),true).c_str(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: LDR_REG_64
qualifier: opc = 01
notes: 64-bit variant 
instruction: LDR
section: C6.6.84
page: C6-514
destination operands: 
source operands: <Wt>,<Xt>,<label>
assembly: LDR <Xt>, <label>
printf:   sprintf(tbuf,"LDR %s, %lld\n",XnXZR(packet->Rt.Value(),false).c_str(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: LDR_REG_OFF_32
notes: LDR (register)
instruction: LDR
section: C6.6.85
page: C6-515
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<Xt>,<m>,<Rm>
assembly: LDR <Wt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDR %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: LDR_REG_OFF_64
notes: LDR (register)
instruction: LDR
section: C6.6.85
page: C6-515
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<Xt>,<m>,<Rm>
assembly: LDR <Xt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDR %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: LDRB_IMM_REG_POST
instance-num: 1
notes: LDRB (immediate) (Post-index)
instruction: LDRB
section: C6.6.86
page: C6-518
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: LDRB <Wt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDRB %s, [%s], #%d\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRB_IMM_REG_PRE
instance-num: 2
notes: LDRB (immediate) (Pre-index)
instruction: LDRB
section: C6.6.86
page: C6-518
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: LDRB <Wt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDRB %s, [%s, #%d]!\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRB_IMM_REG_OFF
instance-num: 3
notes: LDRB (immediate) (Unsigned offset)
instruction: LDRB
section: C6.6.86
page: C6-518
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: LDRB <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDRB %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDRB_REG_OFF
notes: LDRB (register)
instruction: LDRB
section: C6.6.87
page: C6-521
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<m>,<Rm>
assembly: LDRB <Wt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDRB %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: LDRH_IMM_REG_POST
instance-num: 1
notes: LDRH (immediate) (Post-index)
instruction: LDRH
section: C6.6.88
page: C6-524
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: LDRH <Wt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDRH %s, [%s], #%d\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRH_IMM_REG_PRE
instance-num: 2
notes: LDRH (immediate) (Pre-index)
instruction: LDRH
section: C6.6.88
page: C6-524
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: LDRH <Wt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDRH %s, [%s, #%d]!\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRH_IMM_REG_OFF
instance-num: 3
notes: LDRH (immediate) (Unsigned offset)
instruction: LDRH
section: C6.6.88
page: C6-524
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: LDRH <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDRH %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDRH_REG_OFF
notes: LDRH (register)
instruction: LDRH
section: C6.6.89
page: C6-527
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<m>,<Rm>
assembly: LDRH <Wt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDRH %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: LDRSB_IMM_REG_POST_32
instance-num: 1
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDRSB
section: C6.6.90
page: C6-530
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSB <Wt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDRSB %s, [%s], #%d\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSB_IMM_REG_POST_64
instance-num: 1
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDRSB
section: C6.6.90
page: C6-530
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSB <Xt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDRSB %s, [%s], #%d\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSB_IMM_REG_PRE_32
instance-num: 2
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDRSB
section: C6.6.90
page: C6-530
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSB <Wt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDRSB %s, [%s, #%d]!\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSB_IMM_REG_PRE_64
instance-num: 2
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDRSB
section: C6.6.90
page: C6-530
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSB <Xt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDRSB %s, [%s, #%d]!\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSB_IMM_REG_32
instance-num: 3
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDRSB
section: C6.6.90
page: C6-530
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSB <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDRSB %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDRSB_IMM_REG_64
instance-num: 3
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDRSB
section: C6.6.90
page: C6-530
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSB <Xt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDRSB %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDRSB_REG_OFF_32
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDRSB
section: C6.6.91
page: C6-533
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<Xt>,<m>,<Rm>
assembly: LDRSB <Wt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDRSB %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: LDRSB_REG_OFF_64
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDRSB
section: C6.6.91
page: C6-533
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<Xt>,<m>,<Rm>
assembly: LDRSB <Xt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDRSB %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: LDRSH_IMM_REG_POST_32
instance-num: 1
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDRSH
section: C6.6.92
page: C6-536
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSH <Wt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDRSH %s, [%s], #%d\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSH_IMM_REG_POST_64
instance-num: 1
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDRSH
section: C6.6.92
page: C6-536
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSH <Xt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDRSH %s, [%s], #%d\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSH_IMM_REG_PRE_32
instance-num: 2
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDRSH
section: C6.6.92
page: C6-536
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSH <Wt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDRSH %s, [%s, #%d]!\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSH_IMM_REG_PRE_64
instance-num: 2
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDRSH
section: C6.6.92
page: C6-536
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSH <Xt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDRSH %s, [%s, #%d]!\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSH_IMM_REG_32
instance-num: 3
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDRSH
section: C6.6.92
page: C6-536
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSH <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDRSH %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDRSH_IMM_REG_64
instance-num: 3
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDRSH
section: C6.6.92
page: C6-536
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSH <Xt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDRSH %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDRSH_REG_OFF_32
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDRSH
section: C6.6.93
page: C6-539
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<Xt>,<m>,<Rm>
assembly: LDRSH <Wt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDRSH %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: LDRSH_REG_OFF_64
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDRSH
section: C6.6.93
page: C6-539
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<Xt>,<m>,<Rm>
assembly: LDRSH <Xt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDRSH %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: LDRSW_IMM_REG_POST
instance-num: 1
notes: LDRSW (immediate) (Post-index)
instruction: LDRSW
section: C6.6.94
page: C6-542
destination operands: 
source operands: <Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSW <Xt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDRSW %s, [%s], #%d\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSW_IMM_REG_PRE
instance-num: 2
notes: LDRSW (immediate) (Pre-index)
instruction: LDRSW
section: C6.6.94
page: C6-542
destination operands: 
source operands: <Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSW <Xt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDRSW %s, [%s, #%d]!\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDRSW_IMM_REG_OFF
instance-num: 3
notes: LDRSW (immediate) (Unsigned offset)
instruction: LDRSW
section: C6.6.94
page: C6-542
destination operands: 
source operands: <Xn|SP>,<Xt>,<pimm>,<simm>
assembly: LDRSW <Xt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDRSW %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: LDRSW_REG
notes: LDRSW (literal)
instruction: LDRSW
section: C6.6.95
page: C6-545
destination operands: 
source operands: <Xt>,<label>
assembly: LDRSW <Xt>, <label>
printf:   sprintf(tbuf,"LDRSW %s, %lld\n",XnXZR(packet->Rt.Value(),false).c_str(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: LDRSW_REG_OFF
notes: LDRSW (register)
instruction: LDRSW
section: C6.6.96
page: C6-546
destination operands: 
source operands: <R>,<Xn|SP>,<Xt>,<m>,<Rm>
assembly: LDRSW <Xt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDRSW %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: LDTR_REG_32
instruction: LDTR
section: C6.6.97
page: C6-549
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDTR <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDTR %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDTR_REG_64
instruction: LDTR
section: C6.6.97
page: C6-549
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDTR <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDTR %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDTRB_REG
instruction: LDTRB
section: C6.6.98
page: C6-551
destination operands: 
source operands: <Wt>,<Xn|SP>,<simm>
assembly: LDTRB <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDTRB %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDTRH_REG
instruction: LDTRH
section: C6.6.99
page: C6-553
destination operands: 
source operands: <Wt>,<Xn|SP>,<simm>
assembly: LDTRH <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDTRH %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDTRSB_REG_32
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDTRSB
section: C6.6.100
page: C6-555
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDTRSB <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDTRSB %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDTRSB_REG_64
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDTRSB
section: C6.6.100
page: C6-555
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDTRSB <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDTRSB %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDTRSH_REG_32
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDTRSH
section: C6.6.101
page: C6-557
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDTRSH <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDTRSH %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDTRSH_REG_64
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDTRSH
section: C6.6.101
page: C6-557
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDTRSH <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDTRSH %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDTRSW_REG
instruction: LDTRSW
section: C6.6.102
page: C6-559
destination operands: 
source operands: <Xn|SP>,<Xt>,<simm>
assembly: LDTRSW <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDTRSW %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDUR_IMM_REG_32
instruction: LDUR
section: C6.6.103
page: C6-561
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDUR <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDUR %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDUR_IMM_REG_64
instruction: LDUR
section: C6.6.103
page: C6-561
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDUR <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDUR %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDURB_IMM_REG
instruction: LDURB
section: C6.6.104
page: C6-563
destination operands: 
source operands: <Wt>,<Xn|SP>,<simm>
assembly: LDURB <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDURB %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDURH_IMM_REG
instruction: LDURH
section: C6.6.105
page: C6-565
destination operands: 
source operands: <Wt>,<Xn|SP>,<simm>
assembly: LDURH <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDURH %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDURSB_IMM_REG_32
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDURSB
section: C6.6.106
page: C6-567
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDURSB <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDURSB %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDURSB_IMM_REG_64
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDURSB
section: C6.6.106
page: C6-567
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDURSB <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDURSB %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDURSH_IMM_REG_32
qualifier: opc = 11
notes: 32-bit variant 
instruction: LDURSH
section: C6.6.107
page: C6-569
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDURSH <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDURSH %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDURSH_IMM_REG_64
qualifier: opc = 10
notes: 64-bit variant 
instruction: LDURSH
section: C6.6.107
page: C6-569
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: LDURSH <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDURSH %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDURSW_IMM_REG
instruction: LDURSW
section: C6.6.108
page: C6-571
destination operands: 
source operands: <Xn|SP>,<Xt>,<simm>
assembly: LDURSW <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDURSW %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: LDXP_32
instruction: LDXP
section: C6.6.109
page: C6-573
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>
assembly: LDXP <Wt1>, <Wt2>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDXP %s, %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDXP_64
instruction: LDXP
section: C6.6.109
page: C6-573
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>
assembly: LDXP <Xt1>, <Xt2>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDXP %s, %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDXR_32
instruction: LDXR
section: C6.6.110
page: C6-576
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>
assembly: LDXR <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDXR %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDXR_64
instruction: LDXR
section: C6.6.110
page: C6-576
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>
assembly: LDXR <Xt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDXR %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDXRB
instruction: LDXRB
section: C6.6.111
page: C6-579
destination operands: 
source operands: <Wt>,<Xn|SP>
assembly: LDXRB <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDXRB %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: LDXRH
instruction: LDXRH
section: C6.6.112
page: C6-582
destination operands: 
source operands: <Wt>,<Xn|SP>
assembly: LDXRH <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"LDXRH %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

'LSL (register)' (ALIAS IGNORED)

'LSL (immediate)' (ALIAS IGNORED)

instance-name: LSLV_32
instruction: LSLV
section: C6.6.115
page: C6-587
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: LSLV <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"LSLV %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: LSLV_64
instruction: LSLV
section: C6.6.115
page: C6-587
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: LSLV <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"LSLV %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

'LSR (register)' (ALIAS IGNORED)

'LSR (immediate)' (ALIAS IGNORED)

instance-name: LSRV_32
instruction: LSRV
section: C6.6.118
page: C6-590
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: LSRV <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"LSRV %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: LSRV_64
instruction: LSRV
section: C6.6.118
page: C6-590
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: LSRV <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"LSRV %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: MADD_32
instruction: MADD
section: C6.6.119
page: C6-591
destination operands: <Wd>,<Xd>
source operands: <Wa>,<Wm>,<Wn>,<Xa>,<Xm>,<Xn>
assembly: MADD <Wd>, <Wn>, <Wm>, <Wa>
printf:   sprintf(tbuf,"MADD %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),XnXZR(packet->Ra.Value(),true).c_str());

instance-name: MADD_64
instruction: MADD
section: C6.6.119
page: C6-591
destination operands: <Wd>,<Xd>
source operands: <Wa>,<Wm>,<Wn>,<Xa>,<Xm>,<Xn>
assembly: MADD <Xd>, <Xn>, <Xm>, <Xa>
printf:   sprintf(tbuf,"MADD %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),XnXZR(packet->Ra.Value(),false).c_str());

'MNEG' (ALIAS IGNORED)

'MOV (to' (ALIAS IGNORED)

'MOV (inverted wide immediate)' (ALIAS IGNORED)

'MOV (wide immediate)' (ALIAS IGNORED)

'MOV (bitmask immediate)' (ALIAS IGNORED)

'MOV (register)' (ALIAS IGNORED)

instance-name: MOVK_IMM_32
instruction: MOVK
section: C6.6.126
page: C6-599
destination operands: <Wd>,<Xd>
source operands: <imm>
assembly: MOVK <Wd>, #<imm>{, LSL #<shift>}
printf:   sprintf(tbuf,"MOVK %s, #%d, LSL #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->imm16.Value(),packet->hw.Value()<<4);

instance-name: MOVK_IMM_64
instruction: MOVK
section: C6.6.126
page: C6-599
destination operands: <Wd>,<Xd>
source operands: <imm>
assembly: MOVK <Xd>, #<imm>{, LSL #<shift>}
printf:   sprintf(tbuf,"MOVK %s, #%d, LSL #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->imm16.Value(),packet->hw.Value()<<4);

instance-name: MOVN_IMM_32
instruction: MOVN
section: C6.6.127
page: C6-600
destination operands: <Wd>,<Xd>
source operands: <imm>
assembly: MOVN <Wd>, #<imm>{, LSL #<shift>}
printf:   sprintf(tbuf,"MOVN %s, #%d, LSL #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->imm16.Value(),packet->hw.Value()<<4);

instance-name: MOVN_IMM_64
instruction: MOVN
section: C6.6.127
page: C6-600
destination operands: <Wd>,<Xd>
source operands: <imm>
assembly: MOVN <Xd>, #<imm>{, LSL #<shift>}
printf:   sprintf(tbuf,"MOVN %s, #%d, LSL #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->imm16.Value(),packet->hw.Value()<<4);

instance-name: MOVZ_IMM_32
instruction: MOVZ
section: C6.6.128
page: C6-602
destination operands: <Wd>,<Xd>
source operands: <imm>
assembly: MOVZ <Wd>, #<imm>{, LSL #<shift>}
printf:   sprintf(tbuf,"MOVZ %s, #%d, LSL #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->imm16.Value(),packet->hw.Value()<<4);

instance-name: MOVZ_IMM_64
instruction: MOVZ
section: C6.6.128
page: C6-602
destination operands: <Wd>,<Xd>
source operands: <imm>
assembly: MOVZ <Xd>, #<imm>{, LSL #<shift>}
printf:   sprintf(tbuf,"MOVZ %s, #%d, LSL #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->imm16.Value(),packet->hw.Value()<<4);

instance-name: MRS
instruction: MRS
section: C6.6.129
page: C6-604
destination operands: <Xt>
source operands: 
assembly: MRS <Xt>, <systemreg>
printf:   sprintf(tbuf,"MRS %s, %s\n",XnXZR(packet->Rt.Value(),false).c_str(),systemRegisterName(packet->op0.Value(),packet->op1.Value(),packet->CRn.Value(),packet->CRm.Value(),packet->op2.Value(),true).c_str());

instance-name: MSR_IMM
notes: MSR (immediate)
instruction: MSR
section: C6.6.130
page: C6-605
destination operands: 
source operands: <imm>
assembly: MSR <pstatefield>, #<imm>
printf:   sprintf(tbuf,"MSR %s, #%u\n",pstateFieldName(packet->op1.Value(),packet->op2.Value()).c_str(),packet->CRm.Value());

instance-name: MSR_REG
notes: MSR (register)
instruction: MSR
section: C6.6.131
page: C6-607
destination operands: 
source operands: <Xt>
assembly: MSR <systemreg>, <Xt>
printf:   sprintf(tbuf,"MSR %s, %s\n",systemRegisterName(packet->op0.Value(),packet->op1.Value(),packet->CRn.Value(),packet->CRm.Value(),packet->op2.Value(),false).c_str(),XnXZR(packet->Rt.Value(),false).c_str());

instance-name: MSUB_32
instruction: MSUB
section: C6.6.132
page: C6-608
destination operands: <Wd>,<Xd>
source operands: <Wa>,<Wm>,<Wn>,<Xa>,<Xm>,<Xn>
assembly: MSUB <Wd>, <Wn>, <Wm>, <Wa>
printf:   sprintf(tbuf,"MSUB %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),XnXZR(packet->Ra.Value(),true).c_str());

instance-name: MSUB_64
instruction: MSUB
section: C6.6.132
page: C6-608
destination operands: <Wd>,<Xd>
source operands: <Wa>,<Wm>,<Wn>,<Xa>,<Xm>,<Xn>
assembly: MSUB <Xd>, <Xn>, <Xm>, <Xa>
printf:   sprintf(tbuf,"MSUB %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),XnXZR(packet->Ra.Value(),false).c_str());

'MUL' (ALIAS IGNORED)

'MVN' (ALIAS IGNORED)

'NEG' (ALIAS IGNORED)

'NEGS' (ALIAS IGNORED)

'NGC' (ALIAS IGNORED)

'NGCS' (ALIAS IGNORED)

instance-name: NOP
notes: NOP (ALIAS)
instruction: NOP
alias of: HINT
section: C6.6.139
page: C6-616
destination operands: 
source operands: 
assembly: NOP
printf:   sprintf(tbuf,"NOP\n");

instance-name: ORN_SHIFT_REG_32
notes: ORN (shifted register)
instruction: ORN
section: C6.6.140
page: C6-617
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ORN <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ORN %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),eon_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ORN_SHIFT_REG_64
notes: ORN (shifted register)
instruction: ORN
section: C6.6.140
page: C6-617
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ORN <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ORN %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),eon_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ORR_IMM_32
notes: ORR (immediate)
instruction: ORR
section: C6.6.141
page: C6-619
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn>,<Xn>,<imm>
assembly: ORR <Wd|WSP>, <Wn>, #<imm>
printf:   sprintf(tbuf,"ORR %s, %s, #%llu\n",XnSP(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),DecodeBitMasks(tmask,packet->N.Value(),packet->imms.Value(),packet->immr.Value(),true));

instance-name: ORR_IMM_64
notes: ORR (immediate)
instruction: ORR
section: C6.6.141
page: C6-619
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn>,<Xn>,<imm>
assembly: ORR <Xd|SP>, <Xn>, #<imm>
printf:   sprintf(tbuf,"ORR %s, %s, #%llu\n",XnSP(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),DecodeBitMasks(tmask,packet->N.Value(),packet->imms.Value(),packet->immr.Value(),true));

instance-name: ORR_SHIFT_REG_32
notes: ORR (shifted register)
instruction: ORR
section: C6.6.142
page: C6-621
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ORR <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ORR %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),eon_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: ORR_SHIFT_REG_64
notes: ORR (shifted register)
instruction: ORR
section: C6.6.142
page: C6-621
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: ORR <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"ORR %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),eon_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: PRFM_REG_OFF
notes: PRFM (immediate)
instruction: PRFM
section: C6.6.143
page: C6-623
destination operands: 
source operands: <Xn|SP>,<pimm>
assembly: PRFM <prfop>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"PRFM %s, [%s, #%u]\n",prfop_name(packet->Rt.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: PRFM_REG
notes: PRFM (literal)
instruction: PRFM
section: C6.6.144
page: C6-626
destination operands: 
source operands: 
assembly: PRFM <prfop>, <label>
printf:   sprintf(tbuf,"PRFM %s, %lld\n",prfop_name(packet->Rt.Value()).c_str(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: PRFM_IMM_REG
notes: PRFM (register)
instruction: PRFM
section: C6.6.145
page: C6-628
destination operands: 
source operands: <R>,<Xn|SP>,<Rm>
assembly: PRFM <prfop>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"PRFM %s, [%s, %c%s, %s %u]\n",prfop_name(packet->Rt.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: PRFUM_IMM_REG
instruction: PRFUM
section: C6.6.146
page: C6-631
destination operands: 
source operands: <Xn|SP>,<simm>
assembly: PRFUM <prfop>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"PRFUM %s, [%s, #%d]\n",prfop_name(packet->Rt.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: RBIT_32
instruction: RBIT
section: C6.6.147
page: C6-634
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: RBIT <Wd>, <Wn>
printf:   sprintf(tbuf,"RBIT %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: RBIT_64
instruction: RBIT
section: C6.6.147
page: C6-634
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: RBIT <Xd>, <Xn>
printf:   sprintf(tbuf,"RBIT %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: RET
instruction: RET
section: C6.6.148
page: C6-636
destination operands: 
source operands: <Xn>
assembly: RET {<Xn>}
printf:   sprintf(tbuf,"RET %s\n",XnXZR(packet->Rn.Value(),false).c_str());

instance-name: REV_32
instruction: REV
section: C6.6.149
page: C6-637
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: REV <Wd>, <Wn>
printf:   sprintf(tbuf,"REV %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: REV_64
instruction: REV
section: C6.6.149
page: C6-637
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: REV <Xd>, <Xn>
printf:   sprintf(tbuf,"REV %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: REV16_32
instruction: REV16
section: C6.6.150
page: C6-639
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: REV16 <Wd>, <Wn>
printf:   sprintf(tbuf,"REV16 %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: REV16_64
instruction: REV16
section: C6.6.150
page: C6-639
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: REV16 <Xd>, <Xn>
printf:   sprintf(tbuf,"REV16 %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: REV32
instruction: REV32
section: C6.6.151
page: C6-641
destination operands: <Xd>
source operands: <Xn>
assembly: REV32 <Xd>, <Xn>
printf:   sprintf(tbuf,"REV32 %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str());

'ROR (immediate)' (ALIAS IGNORED)

'ROR (register)' (ALIAS IGNORED)

instance-name: RORV_32
instruction: RORV
section: C6.6.154
page: C6-644
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: RORV <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"RORV %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: RORV_64
instruction: RORV
section: C6.6.154
page: C6-644
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: RORV <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"RORV %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SBC_32
instruction: SBC
section: C6.6.155
page: C6-645
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SBC <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"SBC %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: SBC_64
instruction: SBC
section: C6.6.155
page: C6-645
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SBC <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"SBC %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SBCS_32
instruction: SBCS
section: C6.6.156
page: C6-647
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SBCS <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"SBCS %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: SBCS_64
instruction: SBCS
section: C6.6.156
page: C6-647
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SBCS <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"SBCS %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

'SBFIZ' (ALIAS IGNORED)

instance-name: SBFM_32
instruction: SBFM
section: C6.6.158
page: C6-650
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: SBFM <Wd>, <Wn>, #<immr>, #<imms>
printf:   sprintf(tbuf,"SBFM %s, %s, #%u, #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),packet->immr.Value(),packet->imms.Value());

instance-name: SBFM_64
instruction: SBFM
section: C6.6.158
page: C6-650
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: SBFM <Xd>, <Xn>, #<immr>, #<imms>
printf:   sprintf(tbuf,"SBFM %s, %s, #%u, #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),packet->immr.Value(),packet->imms.Value());

'SBFX' (ALIAS IGNORED)

instance-name: SDIV_32
instruction: SDIV
section: C6.6.160
page: C6-653
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SDIV <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"SDIV %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: SDIV_64
instruction: SDIV
section: C6.6.160
page: C6-653
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SDIV <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"SDIV %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SEV
notes: SEV (ALIAS)
instruction: SEV
alias of: HINT
section: C6.6.161
page: C6-654
destination operands: 
source operands: 
assembly: SEV
printf:   sprintf(tbuf,"SEV\n");

instance-name: SEVL
notes: SEVL (ALIAS)
instruction: SEVL
alias of: HINT
section: C6.6.162
page: C6-655
destination operands: 
source operands: 
assembly: SEVL
printf:   sprintf(tbuf,"SEVL\n");

instance-name: SMADDL
instruction: SMADDL
section: C6.6.163
page: C6-656
destination operands: <Xd>
source operands: <Wm>,<Wn>,<Xa>
assembly: SMADDL <Xd>, <Wn>, <Wm>, <Xa>
printf:   sprintf(tbuf,"SMADDL %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),XnXZR(packet->Ra.Value(),false).c_str());

instance-name: SMC
instruction: SMC
section: C6.6.164
page: C6-657
destination operands: 
source operands: <imm>
assembly: SMC #<imm>
printf:   sprintf(tbuf,"SMC #%d\n",packet->imm16.Value());

'SMNEGL' (ALIAS IGNORED)

instance-name: SMSUBL
instruction: SMSUBL
section: C6.6.166
page: C6-659
destination operands: <Xd>
source operands: <Wm>,<Wn>,<Xa>
assembly: SMSUBL <Xd>, <Wn>, <Wm>, <Xa>
printf:   sprintf(tbuf,"SMSUBL %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),XnXZR(packet->Ra.Value(),false).c_str());

instance-name: SMULH
instruction: SMULH
section: C6.6.167
page: C6-660
destination operands: <Xd>
source operands: <Xm>,<Xn>
assembly: SMULH <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"SMULH %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

'SMULL' (ALIAS IGNORED)

instance-name: STLR_32
instruction: STLR
section: C6.6.169
page: C6-662
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>
assembly: STLR <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLR %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STLR_64
instruction: STLR
section: C6.6.169
page: C6-662
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>
assembly: STLR <Xt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLR %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STLRB
instruction: STLRB
section: C6.6.170
page: C6-665
destination operands: 
source operands: <Wt>,<Xn|SP>
assembly: STLRB <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLRB %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STLRH
instruction: STLRH
section: C6.6.171
page: C6-668
destination operands: 
source operands: <Wt>,<Xn|SP>
assembly: STLRH <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLRH %s, [%s,#0]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STLXP_32
instruction: STLXP
section: C6.6.172
page: C6-671
destination operands: 
source operands: <Ws>,<Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>
assembly: STLXP <Ws>, <Wt1>, <Wt2>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLXP %s, %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STLXP_64
instruction: STLXP
section: C6.6.172
page: C6-671
destination operands: 
source operands: <Ws>,<Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>
assembly: STLXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLXP %s, %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STLXR_32
instruction: STLXR
section: C6.6.173
page: C6-674
destination operands: 
source operands: <Ws>,<Wt>,<Xn|SP>,<Xt>
assembly: STLXR <Ws>, <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLXR %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STLXR_64
instruction: STLXR
section: C6.6.173
page: C6-674
destination operands: 
source operands: <Ws>,<Wt>,<Xn|SP>,<Xt>
assembly: STLXR <Ws>, <Xt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLXR %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STLXRB
instruction: STLXRB
section: C6.6.174
page: C6-677
destination operands: 
source operands: <Ws>,<Wt>,<Xn|SP>
assembly: STLXRB <Ws>, <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLXRB %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STLXRH
instruction: STLXRH
section: C6.6.175
page: C6-680
destination operands: 
source operands: <Ws>,<Wt>,<Xn|SP>
assembly: STLXRH <Ws>, <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STLXRH %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STNP_OFF_32
qualifier: opc = 00
notes: 32-bit variant 
instruction: STNP
section: C6.6.176
page: C6-683
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: STNP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STNP %s, %s, [%s, #%lld]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: STNP_OFF_64
qualifier: opc = 10
notes: 64-bit variant 
instruction: STNP
section: C6.6.176
page: C6-683
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: STNP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STNP %s, %s, [%s, #%lld]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: STP_REG_POST_32
instance-num: 1
qualifier: opc = 00
notes: 32-bit variant 
instruction: STP
section: C6.6.177
page: C6-685
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: STP <Wt1>, <Wt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"STP %s, %s, [%s], #%lld\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: STP_REG_POST_64
instance-num: 1
qualifier: opc = 10
notes: 64-bit variant 
instruction: STP
section: C6.6.177
page: C6-685
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: STP <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"STP %s, %s, [%s], #%lld\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: STP_REG_PRE_32
instance-num: 2
qualifier: opc = 00
notes: 32-bit variant 
instruction: STP
section: C6.6.177
page: C6-685
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: STP <Wt1>, <Wt2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"STP %s, %s, [%s, #%lld]!\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: STP_REG_PRE_64
instance-num: 2
qualifier: opc = 10
notes: 64-bit variant 
instruction: STP
section: C6.6.177
page: C6-685
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: STP <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"STP %s, %s, [%s, #%lld]!\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: STP_REG_OFF_32
instance-num: 3
qualifier: opc = 00
notes: 32-bit variant 
instruction: STP
section: C6.6.177
page: C6-685
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: STP <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STP %s, %s, [%s, #%lld]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: STP_REG_OFF_64
instance-num: 3
qualifier: opc = 10
notes: 64-bit variant 
instruction: STP
section: C6.6.177
page: C6-685
destination operands: 
source operands: <Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>,<imm>
assembly: STP <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STP %s, %s, [%s, #%lld]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: STR_IMM_REG_POST_32
instance-num: 1
notes: STR (immediate) (Post-index)
instruction: STR
section: C6.6.178
page: C6-688
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: STR <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: STR_IMM_REG_POST_64
instance-num: 1
notes: STR (immediate) (Post-index)
instruction: STR
section: C6.6.178
page: C6-688
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: STR <Xt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: STR_IMM_REG_PRE_32
instance-num: 2
notes: STR (immediate) (Pre-index)
instruction: STR
section: C6.6.178
page: C6-688
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: STR <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: STR_IMM_REG_PRE_64
instance-num: 2
notes: STR (immediate) (Pre-index)
instruction: STR
section: C6.6.178
page: C6-688
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: STR <Xt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: STR_IMM_REG_32
instance-num: 3
notes: STR (immediate) (Unsigned offset)
instruction: STR
section: C6.6.178
page: C6-688
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: STR <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: STR_IMM_REG_64
instance-num: 3
notes: STR (immediate) (Unsigned offset)
instruction: STR
section: C6.6.178
page: C6-688
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<pimm>,<simm>
assembly: STR <Xt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: STR_REG_OFF_32
notes: STR (register)
instruction: STR
section: C6.6.179
page: C6-691
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<Xt>,<m>,<Rm>
assembly: STR <Wt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"STR %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: STR_REG_OFF_64
notes: STR (register)
instruction: STR
section: C6.6.179
page: C6-691
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<Xt>,<m>,<Rm>
assembly: STR <Xt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"STR %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: STRB_IMM_REG_POST
instance-num: 1
notes: STRB (immediate) (Post-index)
instruction: STRB
section: C6.6.180
page: C6-694
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: STRB <Wt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"STRB %s, [%s], #%d\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STRB_IMM_REG_PRE
instance-num: 2
notes: STRB (immediate) (Pre-index)
instruction: STRB
section: C6.6.180
page: C6-694
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: STRB <Wt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"STRB %s, [%s, #%d]!\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STRB_IMM_REG_OFF
instance-num: 3
notes: STRB (immediate) (Unsigned offset)
instruction: STRB
section: C6.6.180
page: C6-694
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: STRB <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STRB %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: STRB_REG_OFF
notes: STRB (register)
instruction: STRB
section: C6.6.181
page: C6-697
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<m>,<Rm>
assembly: STRB <Wt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"STRB %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: STRH_IMM_REG_POST
instance-num: 1
notes: STRH (immediate) (Post-index)
instruction: STRH
section: C6.6.182
page: C6-700
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: STRH <Wt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"STRH %s, [%s], #%d\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STRH_IMM_REG_PRE
instance-num: 2
notes: STRH (immediate) (Pre-index)
instruction: STRH
section: C6.6.182
page: C6-700
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: STRH <Wt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"STRH %s, [%s, #%d]!\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STRH_IMM_REG_OFF
instance-num: 3
notes: STRH (immediate) (Unsigned offset)
instruction: STRH
section: C6.6.182
page: C6-700
destination operands: 
source operands: <Wt>,<Xn|SP>,<pimm>,<simm>
assembly: STRH <Wt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STRH %s, [%s, #%u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: STRH_REG_OFF
notes: STRH (register)
instruction: STRH
section: C6.6.183
page: C6-703
destination operands: 
source operands: <R>,<Wt>,<Xn|SP>,<m>,<Rm>
assembly: STRH <Wt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"STRH %s, [%s, %c%s, %s %u]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: STTR_REG_32
instruction: STTR
section: C6.6.184
page: C6-706
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: STTR <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STTR %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STTR_REG_64
instruction: STTR
section: C6.6.184
page: C6-706
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: STTR <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STTR %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STTRB_REG
instruction: STTRB
section: C6.6.185
page: C6-708
destination operands: 
source operands: <Wt>,<Xn|SP>,<simm>
assembly: STTRB <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STTRB %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STTRH_REG
instruction: STTRH
section: C6.6.186
page: C6-710
destination operands: 
source operands: <Wt>,<Xn|SP>,<simm>
assembly: STTRH <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STTRH %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STUR_IMM_REG_32
instruction: STUR
section: C6.6.187
page: C6-712
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: STUR <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STUR %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STUR_IMM_REG_64
instruction: STUR
section: C6.6.187
page: C6-712
destination operands: 
source operands: <Wt>,<Xn|SP>,<Xt>,<simm>
assembly: STUR <Xt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STUR %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STURB_IMM_REG
instruction: STURB
section: C6.6.188
page: C6-714
destination operands: 
source operands: <Wt>,<Xn|SP>,<simm>
assembly: STURB <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STURB %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STURH_IMM_REG
instruction: STURH
section: C6.6.189
page: C6-716
destination operands: 
source operands: <Wt>,<Xn|SP>,<simm>
assembly: STURH <Wt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STURH %s, [%s, #%d]\n",XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: STXP_32
instruction: STXP
section: C6.6.190
page: C6-718
destination operands: 
source operands: <Ws>,<Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>
assembly: STXP <Ws>, <Wt1>, <Wt2>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STXP %s, %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),true).c_str(),XnXZR(packet->Rt2.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STXP_64
instruction: STXP
section: C6.6.190
page: C6-718
destination operands: 
source operands: <Ws>,<Wt1>,<Wt2>,<Xn|SP>,<Xt1>,<Xt2>
assembly: STXP <Ws>, <Xt1>, <Xt2>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STXP %s, %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),false).c_str(),XnXZR(packet->Rt2.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STXR_32
instruction: STXR
section: C6.6.191
page: C6-721
destination operands: 
source operands: <Ws>,<Wt>,<Xn|SP>,<Xt>
assembly: STXR <Ws>, <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STXR %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STXR_64
instruction: STXR
section: C6.6.191
page: C6-721
destination operands: 
source operands: <Ws>,<Wt>,<Xn|SP>,<Xt>
assembly: STXR <Ws>, <Xt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STXR %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STXRB
instruction: STXRB
section: C6.6.192
page: C6-724
destination operands: 
source operands: <Ws>,<Wt>,<Xn|SP>
assembly: STXRB <Ws>, <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STXRB %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: STXRH
instruction: STXRH
section: C6.6.193
page: C6-727
destination operands: 
source operands: <Ws>,<Wt>,<Xn|SP>
assembly: STXRH <Ws>, <Wt>, [<Xn|SP>{,#0}]
printf:   sprintf(tbuf,"STXRH %s, %s, [%s,#0]\n",XnXZR(packet->Rs.Value(),true).c_str(),XnXZR(packet->Rt.Value(),true).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SUB_REG_32
notes: SUB (extended register)
instruction: SUB
section: C6.6.194
page: C6-730
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <R>,<Wm>,<Wn|WSP>,<Xn|SP>,<m>
assembly: SUB <Wd|WSP>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
printf:   sprintf(tbuf,"SUB %s, %s, %s, %s #%u\n",XnSP(packet->Rd.Value(),true).c_str(),XnSP(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SUB_REG_64
notes: SUB (extended register)
instruction: SUB
section: C6.6.194
page: C6-730
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <R>,<Wm>,<Wn|WSP>,<Xn|SP>,<m>,<Rm>
assembly: SUB <Xd|SP>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}
printf:   sprintf(tbuf,"SUB %s, %s, %c%s, %s #%u\n",XnSP(packet->Rd.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SUB_IMM_32
notes: SUB (immediate)
instruction: SUB
section: C6.6.195
page: C6-732
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn|WSP>,<Xn|SP>,<imm>
assembly: SUB <Wd|WSP>, <Wn|WSP>, #<imm>{, <shift>}
printf:   sprintf(tbuf,"SUB %s, %s, #%u, %s\n",XnSP(packet->Rd.Value(),true).c_str(),XnSP(packet->Rn.Value(),true).c_str(),packet->imm12.Value(),as_imm_shift(packet->shift.Value()).c_str());

instance-name: SUB_IMM_64
notes: SUB (immediate)
instruction: SUB
section: C6.6.195
page: C6-732
destination operands: <Wd|WSP>,<Xd|SP>
source operands: <Wn|WSP>,<Xn|SP>,<imm>
assembly: SUB <Xd|SP>, <Xn|SP>, #<imm>{, <shift>}
printf:   sprintf(tbuf,"SUB %s, %s, #%u, %s\n",XnSP(packet->Rd.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),packet->imm12.Value(),as_imm_shift(packet->shift.Value()).c_str());

instance-name: SUB_SHIFT_REG_32
notes: SUB (shifted register)
instruction: SUB
section: C6.6.196
page: C6-734
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SUB <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"SUB %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: SUB_SHIFT_REG_64
notes: SUB (shifted register)
instruction: SUB
section: C6.6.196
page: C6-734
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SUB <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"SUB %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: SUBS_REG_32
notes: SUBS (extended register)
instruction: SUBS
section: C6.6.197
page: C6-736
destination operands: <Wd>,<Xd>
source operands: <R>,<Wm>,<Wn|WSP>,<Xn|SP>,<m>
assembly: SUBS <Wd>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
printf:   sprintf(tbuf,"SUBS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnSP(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SUBS_REG_64
notes: SUBS (extended register)
instruction: SUBS
section: C6.6.197
page: C6-736
destination operands: <Wd>,<Xd>
source operands: <R>,<Wm>,<Wn|WSP>,<Xn|SP>,<m>,<Rm>
assembly: SUBS <Xd>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}
printf:   sprintf(tbuf,"SUBS %s, %s, %c%s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SUBS_IMM_32
notes: SUBS (immediate)
instruction: SUBS
section: C6.6.198
page: C6-738
destination operands: <Wd>,<Xd>
source operands: <Wn|WSP>,<Xn|SP>,<imm>
assembly: SUBS <Wd>, <Wn|WSP>, #<imm>{, <shift>}
printf:   sprintf(tbuf,"SUBS %s, %s, #%u, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnSP(packet->Rn.Value(),true).c_str(),packet->imm12.Value(),as_imm_shift(packet->shift.Value()).c_str());

instance-name: SUBS_IMM_64
notes: SUBS (immediate)
instruction: SUBS
section: C6.6.198
page: C6-738
destination operands: <Wd>,<Xd>
source operands: <Wn|WSP>,<Xn|SP>,<imm>
assembly: SUBS <Xd>, <Xn|SP>, #<imm>{, <shift>}
printf:   sprintf(tbuf,"SUBS %s, %s, #%u, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnSP(packet->Rn.Value(),false).c_str(),packet->imm12.Value(),as_imm_shift(packet->shift.Value()).c_str());

instance-name: SUBS_SHIFT_REG_32
notes: SUBS (shifted register)
instruction: SUBS
section: C6.6.199
page: C6-740
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SUBS <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"SUBS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: SUBS_SHIFT_REG_64
notes: SUBS (shifted register)
instruction: SUBS
section: C6.6.199
page: C6-740
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: SUBS <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
printf:   sprintf(tbuf,"SUBS %s, %s, %s, %s #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str(),as_reg_shift(packet->shift.Value()).c_str(),packet->imm6.Value());

instance-name: SVC
instruction: SVC
section: C6.6.200
page: C6-742
destination operands: 
source operands: <imm>
assembly: SVC #<imm>
printf:   sprintf(tbuf,"SVC #%d\n",packet->imm16.Value());

'SXTB' (ALIAS IGNORED)

'SXTH' (ALIAS IGNORED)

'SXTW' (ALIAS IGNORED)

instance-name: SYS
instruction: SYS
section: C6.6.204
page: C6-746
destination operands: 
source operands: <Cm>,<Cn>,<Xt>,<op1>,<op2>
assembly: SYS #<op1>, <Cn>, <Cm>, #<op2>{, <Xt>}
printf:   sprintf(tbuf,"SYS #%d, C%u, C%u, #%d, %s\n",packet->op1.Value(),packet->CRm.Value(),packet->CRm.Value(),packet->op2.Value(),XnXZR(packet->Rt.Value(),false).c_str());

instance-name: SYSL
instruction: SYSL
section: C6.6.205
page: C6-747
destination operands: <Xt>
source operands: <Cm>,<Cn>,<op1>,<op2>
assembly: SYSL <Xt>, #<op1>, <Cn>, <Cm>, #<op2>
printf:   sprintf(tbuf,"SYSL %s, #%d, C%u, C%u, #%d\n",XnXZR(packet->Rt.Value(),false).c_str(),packet->op1.Value(),packet->CRm.Value(),packet->CRm.Value(),packet->op2.Value());

instance-name: TBNZ
instruction: TBNZ
section: C6.6.206
page: C6-748
destination operands: 
source operands: <R>,<imm>,<label>,<Rt>
assembly: TBNZ <R><t>, #<imm>, <label>
printf:   sprintf(tbuf,"TBNZ %c%s, #%u, %lld\n",((packet->option.Value() & 3)==3) ? 'X' : 'W',t_or_sp(packet->Rt.Value()).c_str(),packet->b5.Value()<<4 | packet->b40.Value(),SignExtend(packet->imm14.Value()<<2,16));

instance-name: TBZ
instruction: TBZ
section: C6.6.207
page: C6-749
destination operands: 
source operands: <R>,<imm>,<label>,<Rt>
assembly: TBZ <R><t>, #<imm>, <label>
printf:   sprintf(tbuf,"TBZ %c%s, #%u, %lld\n",((packet->option.Value() & 3)==3) ? 'X' : 'W',t_or_sp(packet->Rt.Value()).c_str(),packet->b5.Value()<<4 | packet->b40.Value(),SignExtend(packet->imm14.Value()<<2,16));

'TLBI' (ALIAS IGNORED)

'TST (immediate)' (ALIAS IGNORED)

'TST (shifted register)' (ALIAS IGNORED)

'UBFIZ' (ALIAS IGNORED)

instance-name: UBFM_32
instruction: UBFM
section: C6.6.212
page: C6-754
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: UBFM <Wd>, <Wn>, #<immr>, #<imms>
printf:   sprintf(tbuf,"UBFM %s, %s, #%u, #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),packet->immr.Value(),packet->imms.Value());

instance-name: UBFM_64
instruction: UBFM
section: C6.6.212
page: C6-754
destination operands: <Wd>,<Xd>
source operands: <Wn>,<Xn>
assembly: UBFM <Xd>, <Xn>, #<immr>, #<imms>
printf:   sprintf(tbuf,"UBFM %s, %s, #%u, #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),packet->immr.Value(),packet->imms.Value());

'UBFX' (ALIAS IGNORED)

instance-name: UDIV_32
instruction: UDIV
section: C6.6.214
page: C6-757
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: UDIV <Wd>, <Wn>, <Wm>
printf:   sprintf(tbuf,"UDIV %s, %s, %s\n",XnXZR(packet->Rd.Value(),true).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str());

instance-name: UDIV_64
instruction: UDIV
section: C6.6.214
page: C6-757
destination operands: <Wd>,<Xd>
source operands: <Wm>,<Wn>,<Xm>,<Xn>
assembly: UDIV <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"UDIV %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: UMADDL
instruction: UMADDL
section: C6.6.215
page: C6-758
destination operands: <Xd>
source operands: <Wm>,<Wn>,<Xa>
assembly: UMADDL <Xd>, <Wn>, <Wm>, <Xa>
printf:   sprintf(tbuf,"UMADDL %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),XnXZR(packet->Ra.Value(),false).c_str());

'UMNEGL' (ALIAS IGNORED)

instance-name: UMSUBL
instruction: UMSUBL
section: C6.6.217
page: C6-760
destination operands: <Xd>
source operands: <Wm>,<Wn>,<Xa>
assembly: UMSUBL <Xd>, <Wn>, <Wm>, <Xa>
printf:   sprintf(tbuf,"UMSUBL %s, %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),true).c_str(),XnXZR(packet->Rm.Value(),true).c_str(),XnXZR(packet->Ra.Value(),false).c_str());

instance-name: UMULH
instruction: UMULH
section: C6.6.218
page: C6-761
destination operands: <Xd>
source operands: <Xm>,<Xn>
assembly: UMULH <Xd>, <Xn>, <Xm>
printf:   sprintf(tbuf,"UMULH %s, %s, %s\n",XnXZR(packet->Rd.Value(),false).c_str(),XnXZR(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

'UMULL' (ALIAS IGNORED)

'UXTB' (ALIAS IGNORED)

'UXTH' (ALIAS IGNORED)

instance-name: WFE
notes: WFE (ALIAS)
instruction: WFE
alias of: HINT
section: C6.6.222
page: C6-765
destination operands: 
source operands: 
assembly: WFE
printf:   sprintf(tbuf,"WFE\n");

instance-name: WFI
notes: WFI (ALIAS)
instruction: WFI
alias of: HINT
section: C6.6.223
page: C6-766
destination operands: 
source operands: 
assembly: WFI
printf:   sprintf(tbuf,"WFI\n");

instance-name: YIELD
notes: YIELD (ALIAS)
instruction: YIELD
alias of: HINT
section: C6.6.224
page: C6-767
destination operands: 
source operands: 
assembly: YIELD
printf:   sprintf(tbuf,"YIELD\n");

instance-name: SIMD_ABS_REG_SCALAR
instruction: ABS
section: C7.3.1
page: C7-772
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: ABS <V><d>, <V><n>
printf:   sprintf(tbuf,"ABS %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_ABS_REG_VEC
instruction: ABS
section: C7.3.1
page: C7-772
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: ABS <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"ABS V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_ADD_SCALAR_VEC
notes: ADD (vector)
instruction: ADD
section: C7.3.2
page: C7-774
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: ADD <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"ADD %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_ADD_VEC_VEC
notes: ADD (vector)
instruction: ADD
section: C7.3.2
page: C7-774
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: ADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"ADD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_ADDHN
instance-num: 1
qualifier: Q==0
instruction: ADDHN
section: C7.3.3
page: C7-776
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: ADDHN <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta> 
printf:   sprintf(tbuf,"ADDHN V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_ADDHN
instance-num: 2
qualifier: Q==1
instruction: ADDHN
section: C7.3.3
page: C7-776
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: ADDHN2 <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta> (Q==1)
printf:   sprintf(tbuf,"ADDHN2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_ADDP
notes: ADDP (scalar)
instruction: ADDP
section: C7.3.4
page: C7-778
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: ADDP <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"ADDP %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_ADDP_VEC
notes: ADDP (vector)
instruction: ADDP
section: C7.3.5
page: C7-779
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: ADDP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"ADDP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_ADDV
instruction: ADDV
section: C7.3.6
page: C7-780
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: ADDV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"ADDV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: AESD
instruction: AESD
section: C7.3.7
page: C7-781
destination operands: <Vd>
source operands: <Vn>
assembly: AESD <Vd>.16B, <Vn>.16B
printf:   sprintf(tbuf,"AESD V%d.16B, V%d.16B\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: AESE
instruction: AESE
section: C7.3.8
page: C7-782
destination operands: <Vd>
source operands: <Vn>
assembly: AESE <Vd>.16B, <Vn>.16B
printf:   sprintf(tbuf,"AESE V%d.16B, V%d.16B\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: AESIMC
instruction: AESIMC
section: C7.3.9
page: C7-783
destination operands: <Vd>
source operands: <Vn>
assembly: AESIMC <Vd>.16B, <Vn>.16B
printf:   sprintf(tbuf,"AESIMC V%d.16B, V%d.16B\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: AESMC
instruction: AESMC
section: C7.3.10
page: C7-784
destination operands: <Vd>
source operands: <Vn>
assembly: AESMC <Vd>.16B, <Vn>.16B
printf:   sprintf(tbuf,"AESMC V%d.16B, V%d.16B\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_AND_VEC
notes: AND (vector)
instruction: AND
section: C7.3.11
page: C7-785
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: AND <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"AND V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_BIC_IMM_MOD_VEC_32
qualifier: cmode = 0xx1
notes: BIC (vector, immediate)
instruction: BIC
section: C7.3.12
page: C7-786
destination operands: <Vd>
source operands: <T>,<Vd>,<imm8>
assembly: BIC <Vd>.<T>, #<imm8>{, LSL #<amount>}
printf:   sprintf(tbuf,"BIC V%d.%s, #%d, LSL #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->imm8.Value(),packet->imm3.Value());

instance-name: SIMD_BIC_IMM_MOD_VEC_16
qualifier: cmode = 10x1
notes: BIC (vector, immediate)
instruction: BIC
section: C7.3.12
page: C7-786
destination operands: <Vd>
source operands: <T>,<Vd>,<imm8>
assembly: BIC <Vd>.<T>, #<imm8>{, LSL #<amount>}   
printf:   sprintf(tbuf,"BIC V%d.%s, #%d, LSL #%u   \n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->imm8.Value(),packet->imm3.Value());

instance-name: SIMD_BIC_REG_VEC
notes: BIC (vector, register)
instruction: BIC
section: C7.3.13
page: C7-788
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: BIC <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"BIC V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_BIF
instruction: BIF
section: C7.3.14
page: C7-789
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: BIF <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"BIF V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_BIT
instruction: BIT
section: C7.3.15
page: C7-791
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: BIT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"BIT V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_BSL
instruction: BSL
section: C7.3.16
page: C7-793
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: BSL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"BSL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CLS_REG_VEC
notes: CLS (vector)
instruction: CLS
section: C7.3.17
page: C7-795
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: CLS <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"CLS V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CLZ_REG_VEC
notes: CLZ (vector)
instruction: CLZ
section: C7.3.18
page: C7-796
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: CLZ <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"CLZ V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMEQ_REG_SCALAR
notes: CMEQ (register)
instruction: CMEQ
section: C7.3.19
page: C7-797
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: CMEQ <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"CMEQ %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_CMEQ_REG_VEC
notes: CMEQ (register)
instruction: CMEQ
section: C7.3.19
page: C7-797
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: CMEQ <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"CMEQ V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMEQ_REG_SCALAR_ZERO
notes: CMEQ (zero)
instruction: CMEQ
section: C7.3.20
page: C7-799
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: CMEQ <V><d>, <V><n>, #0
printf:   sprintf(tbuf,"CMEQ %s%u, %s%u, #0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_CMEQ_REG_VEC_ZERO
notes: CMEQ (zero)
instruction: CMEQ
section: C7.3.20
page: C7-799
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: CMEQ <Vd>.<T>, <Vn>.<T>, #0
printf:   sprintf(tbuf,"CMEQ V%d.%s, V%d.%s, #0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMGE_REG_SCALAR
notes: CMGE (register)
instruction: CMGE
section: C7.3.21
page: C7-801
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMGE <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"CMGE %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_CMGE_REG_VEC
notes: CMGE (register)
instruction: CMGE
section: C7.3.21
page: C7-801
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"CMGE V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMGE_REG_SCALAR_ZERO
notes: CMGE (zero)
instruction: CMGE
section: C7.3.22
page: C7-803
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: CMGE <V><d>, <V><n>, #0
printf:   sprintf(tbuf,"CMGE %s%u, %s%u, #0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_CMGE_REG_VEC_ZERO
notes: CMGE (zero)
instruction: CMGE
section: C7.3.22
page: C7-803
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: CMGE <Vd>.<T>, <Vn>.<T>, #0
printf:   sprintf(tbuf,"CMGE V%d.%s, V%d.%s, #0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMGT_REG_SCALAR
notes: CMGT (register)
instruction: CMGT
section: C7.3.23
page: C7-805
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMGT <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"CMGT %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_CMGT_REG_VEC
notes: CMGT (register)
instruction: CMGT
section: C7.3.23
page: C7-805
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"CMGT V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMGT_REG_SCALAR_ZERO
notes: CMGT (zero)
instruction: CMGT
section: C7.3.24
page: C7-807
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: CMGT <V><d>, <V><n>, #0
printf:   sprintf(tbuf,"CMGT %s%u, %s%u, #0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_CMGT_REG_VEC_ZERO
notes: CMGT (zero)
instruction: CMGT
section: C7.3.24
page: C7-807
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: CMGT <Vd>.<T>, <Vn>.<T>, #0
printf:   sprintf(tbuf,"CMGT V%d.%s, V%d.%s, #0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMHI_REG_SCALAR
notes: CMHI (register)
instruction: CMHI
section: C7.3.25
page: C7-809
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMHI <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"CMHI %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_CMHI_REG_VEC
notes: CMHI (register)
instruction: CMHI
section: C7.3.25
page: C7-809
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMHI <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"CMHI V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMHS_REG_SCALAR
notes: CMHS (register)
instruction: CMHS
section: C7.3.26
page: C7-811
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMHS <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"CMHS %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_CMHS_REG_VEC
notes: CMHS (register)
instruction: CMHS
section: C7.3.26
page: C7-811
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMHS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"CMHS V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMLE_REG_SCALAR_ZERO
notes: CMLE (zero)
instruction: CMLE
section: C7.3.27
page: C7-813
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: CMLE <V><d>, <V><n>, #0
printf:   sprintf(tbuf,"CMLE %s%u, %s%u, #0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_CMLE_REG_VEC_ZERO
notes: CMLE (zero)
instruction: CMLE
section: C7.3.27
page: C7-813
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: CMLE <Vd>.<T>, <Vn>.<T>, #0
printf:   sprintf(tbuf,"CMLE V%d.%s, V%d.%s, #0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMLT_REG_SCALAR_ZERO
notes: CMLT (zero)
instruction: CMLT
section: C7.3.28
page: C7-815
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: CMLT <V><d>, <V><n>, #0
printf:   sprintf(tbuf,"CMLT %s%u, %s%u, #0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_CMLT_REG_VEC_ZERO
notes: CMLT (zero)
instruction: CMLT
section: C7.3.28
page: C7-815
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: CMLT <Vd>.<T>, <Vn>.<T>, #0
printf:   sprintf(tbuf,"CMLT V%d.%s, V%d.%s, #0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CMTST_SCALAR
instruction: CMTST
section: C7.3.29
page: C7-817
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMTST <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"CMTST %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_CMTST_VEC
instruction: CMTST
section: C7.3.29
page: C7-817
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: CMTST <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"CMTST V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_CNT_REG
instruction: CNT
section: C7.3.30
page: C7-819
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: CNT <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"CNT V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_DUP_SCALAR_ELEM
notes: DUP (element)
instruction: DUP
section: C7.3.31
page: C7-820
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: DUP <V><d>, <Vn>.<T>[<index>]
printf:   sprintf(tbuf,"DUP %s%u, V%d.%s[%s]\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex(packet->imm5.Value()).c_str());

instance-name: SIMD_DUP_VEC_ELEM
notes: DUP (element)
instruction: DUP
section: C7.3.31
page: C7-820
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: DUP <Vd>.<T>, <Vn>.<Ts>[<index>]
printf:   sprintf(tbuf,"DUP V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tvect(packet->imm5.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex(packet->imm5.Value()).c_str());

instance-name: SIMD_DUP
notes: DUP (general)
instruction: DUP
section: C7.3.32
page: C7-822
destination operands: <Vd>
source operands: <R>,<T>,<Rn>
assembly: DUP <Vd>.<T>, <R><n>
printf:   sprintf(tbuf,"DUP V%d.%s, %c%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',packet->Rn.Value());

instance-name: SIMD_EOR_VEC
notes: EOR (vector)
instruction: EOR
section: C7.3.33
page: C7-824
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: EOR <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"EOR V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_EXT
instruction: EXT
section: C7.3.34
page: C7-826
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: EXT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>, #<index>
printf:   sprintf(tbuf,"EXT V%d.%s, V%d.%s, V%d.%s, #%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),simdLowByteNum(packet->Q.Value(),packet->imm4.Value()).c_str());

instance-name: SIMD_FABD_SCALAR
instruction: FABD
section: C7.3.35
page: C7-827
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: FABD <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"FABD %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_FABD_VEC
instruction: FABD
section: C7.3.35
page: C7-827
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: FABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FABD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FABS_REG_VEC
notes: FABS (vector)
instruction: FABS
section: C7.3.36
page: C7-829
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FABS <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FABS V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FABS_SINGLE_FROM_SP
notes: FABS (scalar)
instruction: FABS
section: C7.3.37
page: C7-830
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FABS <Sd>, <Sn>
printf:   sprintf(tbuf,"FABS S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FABS_FROM_DP
notes: FABS (scalar)
instruction: FABS
section: C7.3.37
page: C7-830
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FABS <Dd>, <Dn>
printf:   sprintf(tbuf,"FABS D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FACGE_SCALAR
instruction: FACGE
section: C7.3.38
page: C7-831
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FACGE <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"FACGE %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_FACGE_VEC
instruction: FACGE
section: C7.3.38
page: C7-831
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FACGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FACGE V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FACGT_SCALAR
instruction: FACGT
section: C7.3.39
page: C7-833
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FACGT <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"FACGT %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_FACGT_VEC
instruction: FACGT
section: C7.3.39
page: C7-833
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FACGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FACGT V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FADD_VEC
notes: FADD (vector)
instruction: FADD
section: C7.3.40
page: C7-835
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FADD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FADD_SINGLE_FROM_SP
notes: FADD (scalar)
instruction: FADD
section: C7.3.41
page: C7-836
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FADD <Sd>, <Sn>, <Sm>
printf:   sprintf(tbuf,"FADD S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FADD_FROM_DP
notes: FADD (scalar)
instruction: FADD
section: C7.3.41
page: C7-836
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FADD <Dd>, <Dn>, <Dm>
printf:   sprintf(tbuf,"FADD D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SIMD_FADDP
notes: FADDP (scalar)
instruction: FADDP
section: C7.3.42
page: C7-837
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: FADDP <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"FADDP %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FADDP_VEC
notes: FADDP (vector)
instruction: FADDP
section: C7.3.43
page: C7-838
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FADDP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FADDP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCCMP_SINGLE_FROM_SP
instruction: FCCMP
section: C7.3.44
page: C7-839
destination operands: 
source operands: <Dm>,<Dn>,<Sm>,<Sn>,<cond>
assembly: FCCMP <Sn>, <Sm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"FCCMP S%d, S%d, #%u, %s\n",packet->Rn.Value(),packet->Rm.Value(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: FCCMP_FROM_DP
instruction: FCCMP
section: C7.3.44
page: C7-839
destination operands: 
source operands: <Dm>,<Dn>,<Sm>,<Sn>,<cond>
assembly: FCCMP <Dn>, <Dm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"FCCMP D%d, D%d, #%u, %s\n",packet->Rn.Value(),packet->Rm.Value(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: FCCMPE_SINGLE_FROM_SP
instruction: FCCMPE
section: C7.3.45
page: C7-840
destination operands: 
source operands: <Dm>,<Dn>,<Sm>,<Sn>,<cond>
assembly: FCCMPE <Sn>, <Sm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"FCCMPE S%d, S%d, #%u, %s\n",packet->Rn.Value(),packet->Rm.Value(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: FCCMPE_FROM_DP
instruction: FCCMPE
section: C7.3.45
page: C7-840
destination operands: 
source operands: <Dm>,<Dn>,<Sm>,<Sn>,<cond>
assembly: FCCMPE <Dn>, <Dm>, #<nzcv>, <cond>
printf:   sprintf(tbuf,"FCCMPE D%d, D%d, #%u, %s\n",packet->Rn.Value(),packet->Rm.Value(),packet->nzcv.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: SIMD_FCMEQ_REG_SCALAR
notes: FCMEQ (register)
instruction: FCMEQ
section: C7.3.46
page: C7-841
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FCMEQ <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"FCMEQ %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_FCMEQ_REG_VEC
notes: FCMEQ (register)
instruction: FCMEQ
section: C7.3.46
page: C7-841
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FCMEQ <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FCMEQ V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FCMEQ_REG_SCALAR_ZERO
notes: FCMEQ (zero)
instruction: FCMEQ
section: C7.3.47
page: C7-843
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCMEQ <V><d>, <V><n>, #0.0
printf:   sprintf(tbuf,"FCMEQ %s%u, %s%u, #0.0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCMEQ_REG_VEC_ZERO
notes: FCMEQ (zero)
instruction: FCMEQ
section: C7.3.47
page: C7-843
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCMEQ <Vd>.<T>, <Vn>.<T>, #0.0
printf:   sprintf(tbuf,"FCMEQ V%d.%s, V%d.%s, #0.0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FCMGE_REG_SCALAR
notes: FCMGE (register)
instruction: FCMGE
section: C7.3.48
page: C7-845
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FCMGE <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"FCMGE %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_FCMGE_REG_VEC
notes: FCMGE (register)
instruction: FCMGE
section: C7.3.48
page: C7-845
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FCMGE <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FCMGE V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FCMGE_REG_SCALAR_ZERO
notes: FCMGE (zero)
instruction: FCMGE
section: C7.3.49
page: C7-847
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCMGE <V><d>, <V><n>, #0.0
printf:   sprintf(tbuf,"FCMGE %s%u, %s%u, #0.0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCMGE_REG_VEC_ZERO
notes: FCMGE (zero)
instruction: FCMGE
section: C7.3.49
page: C7-847
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCMGE <Vd>.<T>, <Vn>.<T>, #0.0
printf:   sprintf(tbuf,"FCMGE V%d.%s, V%d.%s, #0.0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FCMGT_REG_SCALAR
notes: FCMGT (register)
instruction: FCMGT
section: C7.3.50
page: C7-849
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FCMGT <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"FCMGT %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_FCMGT_REG_VEC
notes: FCMGT (register)
instruction: FCMGT
section: C7.3.50
page: C7-849
destination operands: <Vd>
source operands: <T>,<V>,<Vm>,<Vn>,<m>
assembly: FCMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FCMGT V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FCMGT_REG_SCALAR_ZERO
notes: FCMGT (zero)
instruction: FCMGT
section: C7.3.51
page: C7-851
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCMGT <V><d>, <V><n>, #0.0
printf:   sprintf(tbuf,"FCMGT %s%u, %s%u, #0.0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCMGT_REG_VEC_ZERO
notes: FCMGT (zero)
instruction: FCMGT
section: C7.3.51
page: C7-851
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCMGT <Vd>.<T>, <Vn>.<T>, #0.0
printf:   sprintf(tbuf,"FCMGT V%d.%s, V%d.%s, #0.0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FCMLE_REG_SCALAR_ZERO
notes: FCMLE (zero)
instruction: FCMLE
section: C7.3.52
page: C7-853
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCMLE <V><d>, <V><n>, #0.0
printf:   sprintf(tbuf,"FCMLE %s%u, %s%u, #0.0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCMLE_REG_VEC_ZERO
notes: FCMLE (zero)
instruction: FCMLE
section: C7.3.52
page: C7-853
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCMLE <Vd>.<T>, <Vn>.<T>, #0.0
printf:   sprintf(tbuf,"FCMLE V%d.%s, V%d.%s, #0.0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FCMLT_REG_SCALAR_ZERO
notes: FCMLT (zero)
instruction: FCMLT
section: C7.3.53
page: C7-855
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCMLT <V><d>, <V><n>, #0.0
printf:   sprintf(tbuf,"FCMLT %s%u, %s%u, #0.0\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCMLT_REG_VEC_ZERO
notes: FCMLT (zero)
instruction: FCMLT
section: C7.3.53
page: C7-855
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCMLT <Vd>.<T>, <Vn>.<T>, #0.0
printf:   sprintf(tbuf,"FCMLT V%d.%s, V%d.%s, #0.0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCMP_SINGLE_FROM_SP
instruction: FCMP
section: C7.3.54
page: C7-857
destination operands: 
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FCMP <Sn>, <Sm>
printf:   sprintf(tbuf,"FCMP S%d, S%d\n",packet->Rn.Value(),packet->Rm.Value());

instance-name: FCMP_FROM_DP
instruction: FCMP
section: C7.3.54
page: C7-857
destination operands: 
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FCMP <Dn>, <Dm>
printf:   sprintf(tbuf,"FCMP D%d, D%d\n",packet->Rn.Value(),packet->Rm.Value());

instance-name: FCMPE_SINGLE_FROM_SP
instruction: FCMPE
section: C7.3.55
page: C7-858
destination operands: 
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FCMPE <Sn>, <Sm>
printf:   sprintf(tbuf,"FCMPE S%d, S%d\n",packet->Rn.Value(),packet->Rm.Value());

instance-name: FCMPE_FROM_DP
instruction: FCMPE
section: C7.3.55
page: C7-858
destination operands: 
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FCMPE <Dn>, <Dm>
printf:   sprintf(tbuf,"FCMPE D%d, D%d\n",packet->Rn.Value(),packet->Rm.Value());

instance-name: FCSEL_SINGLE_FROM_SP
instruction: FCSEL
section: C7.3.56
page: C7-859
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>,<cond>
assembly: FCSEL <Sd>, <Sn>, <Sm>, <cond>
printf:   sprintf(tbuf,"FCSEL S%d, S%d, S%d, %s\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: FCSEL_FROM_DP
instruction: FCSEL
section: C7.3.56
page: C7-859
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>,<cond>
assembly: FCSEL <Dd>, <Dn>, <Dm>, <cond>
printf:   sprintf(tbuf,"FCSEL D%d, D%d, D%d, %s\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),Bcond(packet->cond.Value()).c_str());

instance-name: FCVT_SINGLE_FROM_HP_TO_SP
instruction: FCVT
section: C7.3.57
page: C7-860
destination operands: <Dd>,<Hd>,<Sd>
source operands: <Dn>,<Hn>,<Sn>
assembly: FCVT <Sd>, <Hn>
printf:   sprintf(tbuf,"FCVT S%d, H%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FCVT_FROM_HP_TO_DP
instruction: FCVT
section: C7.3.57
page: C7-860
destination operands: <Dd>,<Hd>,<Sd>
source operands: <Dn>,<Hn>,<Sn>
assembly: FCVT <Dd>, <Hn>
printf:   sprintf(tbuf,"FCVT D%d, H%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FCVT_SINGLE_FROM_SP_TO_HP
instruction: FCVT
section: C7.3.57
page: C7-860
destination operands: <Dd>,<Hd>,<Sd>
source operands: <Dn>,<Hn>,<Sn>
assembly: FCVT <Hd>, <Sn>
printf:   sprintf(tbuf,"FCVT H%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FCVT_SINGLE_FROM_SP_TO_DP
instruction: FCVT
section: C7.3.57
page: C7-860
destination operands: <Dd>,<Hd>,<Sd>
source operands: <Dn>,<Hn>,<Sn>
assembly: FCVT <Dd>, <Sn>
printf:   sprintf(tbuf,"FCVT D%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FCVT_FROM_DP_TO_HP
instruction: FCVT
section: C7.3.57
page: C7-860
destination operands: <Dd>,<Hd>,<Sd>
source operands: <Dn>,<Hn>,<Sn>
assembly: FCVT <Hd>, <Dn>
printf:   sprintf(tbuf,"FCVT H%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FCVT_SINGLE_FROM_DP_TO_SP
instruction: FCVT
section: C7.3.57
page: C7-860
destination operands: <Dd>,<Hd>,<Sd>
source operands: <Dn>,<Hn>,<Sn>
assembly: FCVT <Sd>, <Dn>
printf:   sprintf(tbuf,"FCVT S%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FCVTAS_REG_SCALAR_VEC
notes: FCVTAS (vector)
instruction: FCVTAS
section: C7.3.58
page: C7-862
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTAS <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTAS %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTAS_REG_VEC_VEC
notes: FCVTAS (vector)
instruction: FCVTAS
section: C7.3.58
page: C7-862
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTAS <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTAS V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTAS_SINGLE_FROM_SP_FP_32
notes: FCVTAS (scalar)
instruction: FCVTAS
section: C7.3.59
page: C7-864
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTAS <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTAS %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTAS_SINGLE_FROM_SP_FP_64
notes: FCVTAS (scalar)
instruction: FCVTAS
section: C7.3.59
page: C7-864
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTAS <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTAS %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTAS_FROM_DP_FP_32
notes: FCVTAS (scalar)
instruction: FCVTAS
section: C7.3.59
page: C7-864
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTAS <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTAS %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTAS_FROM_DP_FP_64
notes: FCVTAS (scalar)
instruction: FCVTAS
section: C7.3.59
page: C7-864
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTAS <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTAS %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTAU_REG_SCALAR_VEC
notes: FCVTAU (vector)
instruction: FCVTAU
section: C7.3.60
page: C7-866
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTAU <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTAU %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTAU_REG_VEC_VEC
notes: FCVTAU (vector)
instruction: FCVTAU
section: C7.3.60
page: C7-866
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTAU <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTAU V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTAU_SINGLE_FROM_SP_FP_32
notes: FCVTAU (scalar)
instruction: FCVTAU
section: C7.3.61
page: C7-868
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTAU <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTAU %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTAU_SINGLE_FROM_SP_FP_64
notes: FCVTAU (scalar)
instruction: FCVTAU
section: C7.3.61
page: C7-868
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTAU <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTAU %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTAU_FROM_DP_FP_32
notes: FCVTAU (scalar)
instruction: FCVTAU
section: C7.3.61
page: C7-868
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTAU <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTAU %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTAU_FROM_DP_FP_64
notes: FCVTAU (scalar)
instruction: FCVTAU
section: C7.3.61
page: C7-868
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTAU <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTAU %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTL_REG
instance-num: 1
qualifier: Q==0
instruction: FCVTL
section: C7.3.62
page: C7-870
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: FCVTL <Vd>.<Ta>, <Vn>.<Tb>
printf:   sprintf(tbuf,"FCVTL V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FCVTL_REG
instance-num: 2
qualifier: Q==1
instruction: FCVTL
section: C7.3.62
page: C7-870
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: FCVTL2 <Vd>.<Ta>, <Vn>.<Tb>
printf:   sprintf(tbuf,"FCVTL2 V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FCVTMS_REG_SCALAR_VEC
notes: FCVTMS (vector)
instruction: FCVTMS
section: C7.3.63
page: C7-871
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTMS <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTMS %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTMS_REG_VEC_VEC
notes: FCVTMS (vector)
instruction: FCVTMS
section: C7.3.63
page: C7-871
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTMS <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTMS V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTMS_SINGLE_FROM_SP_FP_32
notes: FCVTMS (scalar)
instruction: FCVTMS
section: C7.3.64
page: C7-873
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTMS <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTMS %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTMS_SINGLE_FROM_SP_FP_64
notes: FCVTMS (scalar)
instruction: FCVTMS
section: C7.3.64
page: C7-873
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTMS <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTMS %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTMS_FROM_DP_FP_32
notes: FCVTMS (scalar)
instruction: FCVTMS
section: C7.3.64
page: C7-873
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTMS <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTMS %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTMS_FROM_DP_FP_64
notes: FCVTMS (scalar)
instruction: FCVTMS
section: C7.3.64
page: C7-873
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTMS <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTMS %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTMU_REG_SCALAR_VEC
notes: FCVTMU (vector)
instruction: FCVTMU
section: C7.3.65
page: C7-875
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTMU <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTMU %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTMU_REG_VEC_VEC
notes: FCVTMU (vector)
instruction: FCVTMU
section: C7.3.65
page: C7-875
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTMU <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTMU V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTMU_SINGLE_FROM_SP_FP_32
notes: FCVTMU (scalar)
instruction: FCVTMU
section: C7.3.66
page: C7-877
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTMU <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTMU %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTMU_SINGLE_FROM_SP_FP_64
notes: FCVTMU (scalar)
instruction: FCVTMU
section: C7.3.66
page: C7-877
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTMU <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTMU %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTMU_FROM_DP_FP_32
notes: FCVTMU (scalar)
instruction: FCVTMU
section: C7.3.66
page: C7-877
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTMU <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTMU %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTMU_FROM_DP_FP_64
notes: FCVTMU (scalar)
instruction: FCVTMU
section: C7.3.66
page: C7-877
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTMU <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTMU %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTN_REG
instance-num: 1
qualifier: Q==0
instruction: FCVTN
section: C7.3.67
page: C7-879
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: FCVTN <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"FCVTN V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_FCVTN_REG
instance-num: 2
qualifier: Q==1
instruction: FCVTN
section: C7.3.67
page: C7-879
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: FCVTN2 <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"FCVTN2 V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_FCVTNS_REG_SCALAR_VEC
notes: FCVTNS (vector)
instruction: FCVTNS
section: C7.3.68
page: C7-880
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTNS <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTNS %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTNS_REG_VEC_VEC
notes: FCVTNS (vector)
instruction: FCVTNS
section: C7.3.68
page: C7-880
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTNS <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTNS V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTNS_SINGLE_FROM_SP_FP_32
notes: FCVTNS (scalar)
instruction: FCVTNS
section: C7.3.69
page: C7-882
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTNS <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTNS %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTNS_SINGLE_FROM_SP_FP_64
notes: FCVTNS (scalar)
instruction: FCVTNS
section: C7.3.69
page: C7-882
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTNS <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTNS %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTNS_FROM_DP_FP_32
notes: FCVTNS (scalar)
instruction: FCVTNS
section: C7.3.69
page: C7-882
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTNS <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTNS %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTNS_FROM_DP_FP_64
notes: FCVTNS (scalar)
instruction: FCVTNS
section: C7.3.69
page: C7-882
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTNS <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTNS %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTNU_REG_SCALAR_VEC
notes: FCVTNU (vector)
instruction: FCVTNU
section: C7.3.70
page: C7-884
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTNU <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTNU %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTNU_REG_VEC_VEC
notes: FCVTNU (vector)
instruction: FCVTNU
section: C7.3.70
page: C7-884
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTNU <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTNU V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTNU_SINGLE_FROM_SP_FP_32
notes: FCVTNU (scalar)
instruction: FCVTNU
section: C7.3.71
page: C7-886
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTNU <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTNU %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTNU_SINGLE_FROM_SP_FP_64
notes: FCVTNU (scalar)
instruction: FCVTNU
section: C7.3.71
page: C7-886
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTNU <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTNU %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTNU_FROM_DP_FP_32
notes: FCVTNU (scalar)
instruction: FCVTNU
section: C7.3.71
page: C7-886
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTNU <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTNU %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTNU_FROM_DP_FP_64
notes: FCVTNU (scalar)
instruction: FCVTNU
section: C7.3.71
page: C7-886
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTNU <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTNU %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTPS_REG_SCALAR_VEC
notes: FCVTPS (vector)
instruction: FCVTPS
section: C7.3.72
page: C7-888
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTPS <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTPS %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTPS_REG_VEC_VEC
notes: FCVTPS (vector)
instruction: FCVTPS
section: C7.3.72
page: C7-888
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTPS <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTPS V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTPS_SINGLE_FROM_SP_FP_32
notes: FCVTPS (scalar)
instruction: FCVTPS
section: C7.3.73
page: C7-890
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTPS <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTPS %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTPS_SINGLE_FROM_SP_FP_64
notes: FCVTPS (scalar)
instruction: FCVTPS
section: C7.3.73
page: C7-890
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTPS <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTPS %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTPS_FROM_DP_FP_32
notes: FCVTPS (scalar)
instruction: FCVTPS
section: C7.3.73
page: C7-890
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTPS <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTPS %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTPS_FROM_DP_FP_64
notes: FCVTPS (scalar)
instruction: FCVTPS
section: C7.3.73
page: C7-890
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTPS <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTPS %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTPU_REG_SCALAR_VEC
notes: FCVTPU (vector)
instruction: FCVTPU
section: C7.3.74
page: C7-892
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTPU <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTPU %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTPU_REG_VEC_VEC
notes: FCVTPU (vector)
instruction: FCVTPU
section: C7.3.74
page: C7-892
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTPU <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTPU V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTPU_SINGLE_FROM_SP_FP_32
notes: FCVTPU (scalar)
instruction: FCVTPU
section: C7.3.75
page: C7-894
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTPU <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTPU %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTPU_SINGLE_FROM_SP_FP_64
notes: FCVTPU (scalar)
instruction: FCVTPU
section: C7.3.75
page: C7-894
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTPU <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTPU %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTPU_FROM_DP_FP_32
notes: FCVTPU (scalar)
instruction: FCVTPU
section: C7.3.75
page: C7-894
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTPU <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTPU %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTPU_FROM_DP_FP_64
notes: FCVTPU (scalar)
instruction: FCVTPU
section: C7.3.75
page: C7-894
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTPU <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTPU %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTXN_REG_SCALAR
instance-num: 1
instruction: FCVTXN
section: C7.3.76
page: C7-896
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: FCVTXN <Vb><d>, <Va><n>
printf:   sprintf(tbuf,"FCVTXN %s%u, %s%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value());

instance-name: SIMD_FCVTXN_REG_VEC
instance-num: 1
qualifier: Q==0
instruction: FCVTXN
section: C7.3.76
page: C7-896
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: FCVTXN <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"FCVTXN V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_FCVTXN_REG_VEC
instance-num: 2
qualifier: Q==1
instruction: FCVTXN
section: C7.3.76
page: C7-896
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: FCVTXN2 <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"FCVTXN2 V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_FCVTZS_SHIFT_IMM_SCALAR_VEC_FIXED
notes: FCVTZS (vector, fixed-point)
instruction: FCVTZS
section: C7.3.77
page: C7-898
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCVTZS <V><d>, <V><n>, #<fbits>
printf:   sprintf(tbuf,"FCVTZS %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SIMD_FCVTZS_SHIFT_IMM_VEC_VEC_FIXED
notes: FCVTZS (vector, fixed-point)
instruction: FCVTZS
section: C7.3.77
page: C7-898
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCVTZS <Vd>.<T>, <Vn>.<T>, #<fbits>
printf:   sprintf(tbuf,"FCVTZS V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SIMD_FCVTZS_REG_SCALAR_VEC
notes: FCVTZS (vector, integer)
instruction: FCVTZS
section: C7.3.78
page: C7-900
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTZS <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTZS %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTZS_REG_VEC_VEC
notes: FCVTZS (vector, integer)
instruction: FCVTZS
section: C7.3.78
page: C7-900
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTZS <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTZS V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTZS_SINGLE_FROM_SP_FP_FIXED_32
notes: FCVTZS (scalar, fixed-point)
instruction: FCVTZS
section: C7.3.79
page: C7-902
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZS <Wd>, <Sn>, #<fbits>
printf:   sprintf(tbuf,"FCVTZS %s, S%d, #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: FCVTZS_SINGLE_FROM_SP_FP_FIXED_64
notes: FCVTZS (scalar, fixed-point)
instruction: FCVTZS
section: C7.3.79
page: C7-902
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZS <Xd>, <Sn>, #<fbits>
printf:   sprintf(tbuf,"FCVTZS %s, S%d, #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: FCVTZS_FROM_DP_FP_FIXED_32
notes: FCVTZS (scalar, fixed-point)
instruction: FCVTZS
section: C7.3.79
page: C7-902
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZS <Wd>, <Dn>, #<fbits>
printf:   sprintf(tbuf,"FCVTZS %s, D%d, #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: FCVTZS_FROM_DP_FP_FIXED_64
notes: FCVTZS (scalar, fixed-point)
instruction: FCVTZS
section: C7.3.79
page: C7-902
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZS <Xd>, <Dn>, #<fbits>
printf:   sprintf(tbuf,"FCVTZS %s, D%d, #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: FCVTZS_SINGLE_FROM_SP_FP_32
notes: FCVTZS (scalar, integer)
instruction: FCVTZS
section: C7.3.80
page: C7-904
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZS <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTZS %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTZS_SINGLE_FROM_SP_FP_64
notes: FCVTZS (scalar, integer)
instruction: FCVTZS
section: C7.3.80
page: C7-904
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZS <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTZS %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTZS_FROM_DP_FP_32
notes: FCVTZS (scalar, integer)
instruction: FCVTZS
section: C7.3.80
page: C7-904
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZS <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTZS %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTZS_FROM_DP_FP_64
notes: FCVTZS (scalar, integer)
instruction: FCVTZS
section: C7.3.80
page: C7-904
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZS <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTZS %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTZU_SHIFT_IMM_SCALAR_VEC_FIXED
notes: FCVTZU (vector, fixed-point)
instruction: FCVTZU
section: C7.3.81
page: C7-906
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCVTZU <V><d>, <V><n>, #<fbits>
printf:   sprintf(tbuf,"FCVTZU %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SIMD_FCVTZU_SHIFT_IMM_VEC_VEC_FIXED
notes: FCVTZU (vector, fixed-point)
instruction: FCVTZU
section: C7.3.81
page: C7-906
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FCVTZU <Vd>.<T>, <Vn>.<T>, #<fbits>
printf:   sprintf(tbuf,"FCVTZU V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SIMD_FCVTZU_REG_SCALAR_VEC
notes: FCVTZU (vector, integer)
instruction: FCVTZU
section: C7.3.82
page: C7-908
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTZU <V><d>, <V><n>
printf:   sprintf(tbuf,"FCVTZU %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FCVTZU_REG_VEC_VEC
notes: FCVTZU (vector, integer)
instruction: FCVTZU
section: C7.3.82
page: C7-908
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FCVTZU <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FCVTZU V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FCVTZU_SINGLE_FROM_SP_FP_FIXED_32
notes: FCVTZU (scalar, fixed-point)
instruction: FCVTZU
section: C7.3.83
page: C7-910
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZU <Wd>, <Sn>, #<fbits>
printf:   sprintf(tbuf,"FCVTZU %s, S%d, #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: FCVTZU_SINGLE_FROM_SP_FP_FIXED_64
notes: FCVTZU (scalar, fixed-point)
instruction: FCVTZU
section: C7.3.83
page: C7-910
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZU <Xd>, <Sn>, #<fbits>
printf:   sprintf(tbuf,"FCVTZU %s, S%d, #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: FCVTZU_FROM_DP_FP_FIXED_32
notes: FCVTZU (scalar, fixed-point)
instruction: FCVTZU
section: C7.3.83
page: C7-910
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZU <Wd>, <Dn>, #<fbits>
printf:   sprintf(tbuf,"FCVTZU %s, D%d, #%u\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: FCVTZU_FROM_DP_FP_FIXED_64
notes: FCVTZU (scalar, fixed-point)
instruction: FCVTZU
section: C7.3.83
page: C7-910
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZU <Xd>, <Dn>, #<fbits>
printf:   sprintf(tbuf,"FCVTZU %s, D%d, #%u\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: FCVTZU_SINGLE_FROM_SP_FP_32
notes: FCVTZU (scalar, integer)
instruction: FCVTZU
section: C7.3.84
page: C7-912
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZU <Wd>, <Sn>
printf:   sprintf(tbuf,"FCVTZU %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTZU_SINGLE_FROM_SP_FP_64
notes: FCVTZU (scalar, integer)
instruction: FCVTZU
section: C7.3.84
page: C7-912
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZU <Xd>, <Sn>
printf:   sprintf(tbuf,"FCVTZU %s, S%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FCVTZU_FROM_DP_FP_32
notes: FCVTZU (scalar, integer)
instruction: FCVTZU
section: C7.3.84
page: C7-912
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZU <Wd>, <Dn>
printf:   sprintf(tbuf,"FCVTZU %s, D%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FCVTZU_FROM_DP_FP_64
notes: FCVTZU (scalar, integer)
instruction: FCVTZU
section: C7.3.84
page: C7-912
destination operands: <Wd>,<Xd>
source operands: <Dn>,<Sn>
assembly: FCVTZU <Xd>, <Dn>
printf:   sprintf(tbuf,"FCVTZU %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: SIMD_FDIV_VEC
notes: FDIV (vector)
instruction: FDIV
section: C7.3.85
page: C7-914
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FDIV <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FDIV V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FDIV_SINGLE_FROM_SP
notes: FDIV (scalar)
instruction: FDIV
section: C7.3.86
page: C7-915
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FDIV <Sd>, <Sn>, <Sm>
printf:   sprintf(tbuf,"FDIV S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FDIV_FROM_DP
notes: FDIV (scalar)
instruction: FDIV
section: C7.3.86
page: C7-915
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FDIV <Dd>, <Dn>, <Dm>
printf:   sprintf(tbuf,"FDIV D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FMADD_SINGLE_FROM_SP
instruction: FMADD
section: C7.3.87
page: C7-916
destination operands: <Dd>,<Sd>
source operands: <Da>,<Dm>,<Dn>,<Sa>,<Sm>,<Sn>
assembly: FMADD <Sd>, <Sn>, <Sm>, <Sa>
printf:   sprintf(tbuf,"FMADD S%d, S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),packet->Ra.Value());

instance-name: FMADD_FROM_DP
instruction: FMADD
section: C7.3.87
page: C7-916
destination operands: <Dd>,<Sd>
source operands: <Da>,<Dm>,<Dn>,<Sa>,<Sm>,<Sn>
assembly: FMADD <Dd>, <Dn>, <Dm>, <Da>
printf:   sprintf(tbuf,"FMADD D%d, D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),packet->Ra.Value());

instance-name: SIMD_FMAX_VEC
notes: FMAX (vector)
instruction: FMAX
section: C7.3.88
page: C7-918
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMAX V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FMAX_SINGLE_FROM_SP
notes: FMAX (scalar)
instruction: FMAX
section: C7.3.89
page: C7-920
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMAX <Sd>, <Sn>, <Sm>
printf:   sprintf(tbuf,"FMAX S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FMAX_FROM_DP
notes: FMAX (scalar)
instruction: FMAX
section: C7.3.89
page: C7-920
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMAX <Dd>, <Dn>, <Dm>
printf:   sprintf(tbuf,"FMAX D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SIMD_FMAXNM_VEC
notes: FMAXNM (vector)
instruction: FMAXNM
section: C7.3.90
page: C7-921
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMAXNM <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMAXNM V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FMAXNM_SINGLE_FROM_SP
notes: FMAXNM (scalar)
instruction: FMAXNM
section: C7.3.91
page: C7-923
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMAXNM <Sd>, <Sn>, <Sm>
printf:   sprintf(tbuf,"FMAXNM S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FMAXNM_FROM_DP
notes: FMAXNM (scalar)
instruction: FMAXNM
section: C7.3.91
page: C7-923
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMAXNM <Dd>, <Dn>, <Dm>
printf:   sprintf(tbuf,"FMAXNM D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SIMD_FMAXNMP
notes: FMAXNMP (scalar)
instruction: FMAXNMP
section: C7.3.92
page: C7-924
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: FMAXNMP <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"FMAXNMP %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMAXNMP_VEC
notes: FMAXNMP (vector)
instruction: FMAXNMP
section: C7.3.93
page: C7-925
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMAXNMP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMAXNMP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMAXNMV
instruction: FMAXNMV
section: C7.3.94
page: C7-927
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: FMAXNMV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"FMAXNMV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMAXP
notes: FMAXP (scalar)
instruction: FMAXP
section: C7.3.95
page: C7-928
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: FMAXP <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"FMAXP %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMAXP_VEC
notes: FMAXP (vector)
instruction: FMAXP
section: C7.3.96
page: C7-929
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMAXP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMAXV
instruction: FMAXV
section: C7.3.97
page: C7-931
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: FMAXV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"FMAXV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMIN_VEC
notes: FMIN (vector)
instruction: FMIN
section: C7.3.98
page: C7-932
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMIN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMIN V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FMIN_SINGLE_FROM_SP
notes: FMIN (scalar)
instruction: FMIN
section: C7.3.99
page: C7-934
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMIN <Sd>, <Sn>, <Sm>
printf:   sprintf(tbuf,"FMIN S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FMIN_FROM_DP
notes: FMIN (scalar)
instruction: FMIN
section: C7.3.99
page: C7-934
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMIN <Dd>, <Dn>, <Dm>
printf:   sprintf(tbuf,"FMIN D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SIMD_FMINNM_VEC
notes: FMINNM (vector)
instruction: FMINNM
section: C7.3.100
page: C7-935
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMINNM <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMINNM V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FMINNM_SINGLE_FROM_SP
notes: FMINNM (scalar)
instruction: FMINNM
section: C7.3.101
page: C7-937
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMINNM <Sd>, <Sn>, <Sm>
printf:   sprintf(tbuf,"FMINNM S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FMINNM_FROM_DP
notes: FMINNM (scalar)
instruction: FMINNM
section: C7.3.101
page: C7-937
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMINNM <Dd>, <Dn>, <Dm>
printf:   sprintf(tbuf,"FMINNM D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SIMD_FMINNMP
notes: FMINNMP (scalar)
instruction: FMINNMP
section: C7.3.102
page: C7-938
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: FMINNMP <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"FMINNMP %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMINNMP_VEC
notes: FMINNMP (vector)
instruction: FMINNMP
section: C7.3.103
page: C7-939
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMINNMP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMINNMP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMINNMV
instruction: FMINNMV
section: C7.3.104
page: C7-941
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: FMINNMV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"FMINNMV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMINP
notes: FMINP (scalar)
instruction: FMINP
section: C7.3.105
page: C7-942
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: FMINP <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"FMINP %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMINP_VEC
notes: FMINP (vector)
instruction: FMINP
section: C7.3.106
page: C7-943
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMINP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMINV
instruction: FMINV
section: C7.3.107
page: C7-945
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: FMINV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"FMINV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMLA_SCALAR_ELEM
notes: FMLA (by element)
instruction: FMLA
section: C7.3.108
page: C7-946
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: FMLA <V><d>, <V><n>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"FMLA %s%u, %s%u, V%d.%s[%s]\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),fpElementIndex(packet->size.Value(),packet->L.Value(),packet->H.Value()).c_str());

instance-name: SIMD_FMLA_VEC_VEC_ELEM
notes: FMLA (by element)
instruction: FMLA
section: C7.3.108
page: C7-946
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: FMLA <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"FMLA V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),fpElementIndex(packet->size.Value(),packet->L.Value(),packet->H.Value()).c_str());

instance-name: SIMD_FMLA_VEC
notes: FMLA (vector)
instruction: FMLA
section: C7.3.109
page: C7-948
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMLA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMLA V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMLS_SCALAR_ELEM
notes: FMLS (by element)
instruction: FMLS
section: C7.3.110
page: C7-949
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: FMLS <V><d>, <V><n>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"FMLS %s%u, %s%u, V%d.%s[%s]\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),fpElementIndex(packet->size.Value(),packet->L.Value(),packet->H.Value()).c_str());

instance-name: SIMD_FMLS_VEC_VEC_ELEM
notes: FMLS (by element)
instruction: FMLS
section: C7.3.110
page: C7-949
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: FMLS <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"FMLS V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),fpElementIndex(packet->size.Value(),packet->L.Value(),packet->H.Value()).c_str());

instance-name: SIMD_FMLS_VEC
notes: FMLS (vector)
instruction: FMLS
section: C7.3.111
page: C7-951
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMLS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMLS V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FMOV_IMM_MOD_SINGLE_VEC_FROM_SP
notes: FMOV (vector, immediate)
instruction: FMOV
section: C7.3.112
page: C7-952
destination operands: <Vd>
source operands: <T>,<imm>
assembly: FMOV <Vd>.<T>, #<imm>
printf:   sprintf(tbuf,"FMOV V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->a.Value()<<7|packet->b.Value()<<6|packet->c.Value()<<5|packet->d.Value()<<4|packet->e.Value()<<3|packet->f.Value()<<2|packet->g.Value()<<1|packet->h.Value());

instance-name: SIMD_FMOV_IMM_MOD_VEC_FROM_DP
notes: FMOV (vector, immediate)
instruction: FMOV
section: C7.3.112
page: C7-952
destination operands: <Vd>
source operands: <T>,<imm>
assembly: FMOV <Vd>.2D, #<imm>
printf:   sprintf(tbuf,"FMOV V%d.2D, #%u\n",packet->Rd.Value(),packet->a.Value()<<7|packet->b.Value()<<6|packet->c.Value()<<5|packet->d.Value()<<4|packet->e.Value()<<3|packet->f.Value()<<2|packet->g.Value()<<1|packet->h.Value());

instance-name: FMOV_SINGLE_REG_FROM_SP
notes: FMOV (register)
instruction: FMOV
section: C7.3.113
page: C7-954
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FMOV <Sd>, <Sn>
printf:   sprintf(tbuf,"FMOV S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FMOV_REG_FROM_DP
notes: FMOV (register)
instruction: FMOV
section: C7.3.113
page: C7-954
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FMOV <Dd>, <Dn>
printf:   sprintf(tbuf,"FMOV D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FMOV_SINGLE_TO_SP_FP_32
notes: FMOV (general)
instruction: FMOV
section: C7.3.114
page: C7-955
destination operands: <Dd>,<Sd>,<Vd>,<Wd>,<Xd>
source operands: <Dn>,<Sn>,<Vn>,<Wn>,<Xn>
assembly: FMOV <Sd>, <Wn>
printf:   sprintf(tbuf,"FMOV S%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: FMOV_SINGLE_FROM_SP_FP_32
notes: FMOV (general)
instruction: FMOV
section: C7.3.114
page: C7-955
destination operands: <Dd>,<Sd>,<Vd>,<Wd>,<Xd>
source operands: <Dn>,<Sn>,<Vn>,<Wn>,<Xn>
assembly: FMOV <Wd>, <Sn>
printf:   sprintf(tbuf,"FMOV %s, S%d\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value());

instance-name: FMOV_TO_DP_FP_64
notes: FMOV (general)
instruction: FMOV
section: C7.3.114
page: C7-955
destination operands: <Dd>,<Sd>,<Vd>,<Wd>,<Xd>
source operands: <Dn>,<Sn>,<Vn>,<Wn>,<Xn>
assembly: FMOV <Dd>, <Xn>
printf:   sprintf(tbuf,"FMOV D%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: FMOV_FP_8_64_128_TO_TOP
notes: FMOV (general)
instruction: FMOV
section: C7.3.114
page: C7-955
destination operands: <Dd>,<Sd>,<Vd>,<Wd>,<Xd>
source operands: <Dn>,<Sn>,<Vn>,<Wn>,<Xn>
assembly: FMOV <Vd>.D[1], <Xn>
printf:   sprintf(tbuf,"FMOV V%d.D[1], %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: FMOV_FROM_DP_FP_64
notes: FMOV (general)
instruction: FMOV
section: C7.3.114
page: C7-955
destination operands: <Dd>,<Sd>,<Vd>,<Wd>,<Xd>
source operands: <Dn>,<Sn>,<Vn>,<Wn>,<Xn>
assembly: FMOV <Xd>, <Dn>
printf:   sprintf(tbuf,"FMOV %s, D%d\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FMOV_FP_8_64_128
notes: FMOV (general)
instruction: FMOV
section: C7.3.114
page: C7-955
destination operands: <Dd>,<Sd>,<Vd>,<Wd>,<Xd>
source operands: <Dn>,<Sn>,<Vn>,<Wn>,<Xn>
assembly: FMOV <Xd>, <Vn>.D[1]
printf:   sprintf(tbuf,"FMOV %s, V%d.D[1]\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value());

instance-name: FMOV_IMM_SINGLE_FROM_SP
notes: FMOV (scalar, immediate)
instruction: FMOV
section: C7.3.115
page: C7-957
destination operands: <Dd>,<Sd>
source operands: <imm>
assembly: FMOV <Sd>, #<imm>
printf:   sprintf(tbuf,"FMOV S%d, #%u\n",packet->Rd.Value(),packet->imm8.Value());

instance-name: FMOV_IMM_FROM_DP
notes: FMOV (scalar, immediate)
instruction: FMOV
section: C7.3.115
page: C7-957
destination operands: <Dd>,<Sd>
source operands: <imm>
assembly: FMOV <Dd>, #<imm>
printf:   sprintf(tbuf,"FMOV D%d, #%u\n",packet->Rd.Value(),packet->imm8.Value());

instance-name: FMSUB_SINGLE_FROM_SP
instruction: FMSUB
section: C7.3.116
page: C7-958
destination operands: <Dd>,<Sd>
source operands: <Da>,<Dm>,<Dn>,<Sa>,<Sm>,<Sn>
assembly: FMSUB <Sd>, <Sn>, <Sm>, <Sa>
printf:   sprintf(tbuf,"FMSUB S%d, S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),packet->Ra.Value());

instance-name: FMSUB_FROM_DP
instruction: FMSUB
section: C7.3.116
page: C7-958
destination operands: <Dd>,<Sd>
source operands: <Da>,<Dm>,<Dn>,<Sa>,<Sm>,<Sn>
assembly: FMSUB <Dd>, <Dn>, <Dm>, <Da>
printf:   sprintf(tbuf,"FMSUB D%d, D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),packet->Ra.Value());

instance-name: SIMD_FMUL_SCALAR_ELEM
notes: FMUL (by element)
instruction: FMUL
section: C7.3.117
page: C7-960
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: FMUL <V><d>, <V><n>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"FMUL %s%u, %s%u, V%d.%s[%s]\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),fpElementIndex(packet->size.Value(),packet->L.Value(),packet->H.Value()).c_str());

instance-name: SIMD_FMUL_VEC_VEC_ELEM
notes: FMUL (by element)
instruction: FMUL
section: C7.3.117
page: C7-960
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: FMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"FMUL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),fpElementIndex(packet->size.Value(),packet->L.Value(),packet->H.Value()).c_str());

instance-name: SIMD_FMUL_VEC
notes: FMUL (vector)
instruction: FMUL
section: C7.3.118
page: C7-963
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMUL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FMUL_SINGLE_FROM_SP
notes: FMUL (scalar)
instruction: FMUL
section: C7.3.119
page: C7-964
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMUL <Sd>, <Sn>, <Sm>
printf:   sprintf(tbuf,"FMUL S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FMUL_FROM_DP
notes: FMUL (scalar)
instruction: FMUL
section: C7.3.119
page: C7-964
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FMUL <Dd>, <Dn>, <Dm>
printf:   sprintf(tbuf,"FMUL D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SIMD_FMULX_SCALAR_ELEM
notes: FMULX (by element)
instruction: FMULX
section: C7.3.120
page: C7-965
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: FMULX <V><d>, <V><n>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"FMULX %s%u, %s%u, V%d.%s[%s]\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),fpElementIndex(packet->size.Value(),packet->L.Value(),packet->H.Value()).c_str());

instance-name: SIMD_FMULX_VEC_VEC_ELEM
notes: FMULX (by element)
instruction: FMULX
section: C7.3.120
page: C7-965
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: FMULX <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"FMULX V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),fpElementIndex(packet->size.Value(),packet->L.Value(),packet->H.Value()).c_str());

instance-name: SIMD_FMULX_SCALAR
instruction: FMULX
section: C7.3.121
page: C7-968
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: FMULX <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"FMULX %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_FMULX_VEC
instruction: FMULX
section: C7.3.121
page: C7-968
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: FMULX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FMULX V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FNEG_REG_VEC
notes: FNEG (vector)
instruction: FNEG
section: C7.3.122
page: C7-970
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FNEG <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FNEG V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FNEG_SINGLE_FROM_SP
notes: FNEG (scalar)
instruction: FNEG
section: C7.3.123
page: C7-971
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FNEG <Sd>, <Sn>
printf:   sprintf(tbuf,"FNEG S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FNEG_FROM_DP
notes: FNEG (scalar)
instruction: FNEG
section: C7.3.123
page: C7-971
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FNEG <Dd>, <Dn>
printf:   sprintf(tbuf,"FNEG D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FNMADD_SINGLE_FROM_SP
instruction: FNMADD
section: C7.3.124
page: C7-972
destination operands: <Dd>,<Sd>
source operands: <Da>,<Dm>,<Dn>,<Sa>,<Sm>,<Sn>
assembly: FNMADD <Sd>, <Sn>, <Sm>, <Sa>
printf:   sprintf(tbuf,"FNMADD S%d, S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),packet->Ra.Value());

instance-name: FNMADD_FROM_DP
instruction: FNMADD
section: C7.3.124
page: C7-972
destination operands: <Dd>,<Sd>
source operands: <Da>,<Dm>,<Dn>,<Sa>,<Sm>,<Sn>
assembly: FNMADD <Dd>, <Dn>, <Dm>, <Da>
printf:   sprintf(tbuf,"FNMADD D%d, D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),packet->Ra.Value());

instance-name: FNMSUB_SINGLE_FROM_SP
instruction: FNMSUB
section: C7.3.125
page: C7-974
destination operands: <Dd>,<Sd>
source operands: <Da>,<Dm>,<Dn>,<Sa>,<Sm>,<Sn>
assembly: FNMSUB <Sd>, <Sn>, <Sm>, <Sa>
printf:   sprintf(tbuf,"FNMSUB S%d, S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),packet->Ra.Value());

instance-name: FNMSUB_FROM_DP
instruction: FNMSUB
section: C7.3.125
page: C7-974
destination operands: <Dd>,<Sd>
source operands: <Da>,<Dm>,<Dn>,<Sa>,<Sm>,<Sn>
assembly: FNMSUB <Dd>, <Dn>, <Dm>, <Da>
printf:   sprintf(tbuf,"FNMSUB D%d, D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value(),packet->Ra.Value());

instance-name: FNMUL_SINGLE_FROM_SP
instruction: FNMUL
section: C7.3.126
page: C7-976
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FNMUL <Sd>, <Sn>, <Sm>
printf:   sprintf(tbuf,"FNMUL S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FNMUL_FROM_DP
instruction: FNMUL
section: C7.3.126
page: C7-976
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FNMUL <Dd>, <Dn>, <Dm>
printf:   sprintf(tbuf,"FNMUL D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SIMD_FRECPE_REG_SCALAR
instruction: FRECPE
section: C7.3.127
page: C7-977
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FRECPE <V><d>, <V><n>
printf:   sprintf(tbuf,"FRECPE %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FRECPE_REG_VEC
instruction: FRECPE
section: C7.3.127
page: C7-977
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FRECPE <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FRECPE V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FRECPS_SCALAR
instruction: FRECPS
section: C7.3.128
page: C7-979
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: FRECPS <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"FRECPS %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_FRECPS_VEC
instruction: FRECPS
section: C7.3.128
page: C7-979
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: FRECPS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FRECPS V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FRECPX_REG
instruction: FRECPX
section: C7.3.129
page: C7-981
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: FRECPX <V><d>, <V><n>
printf:   sprintf(tbuf,"FRECPX %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FRINTA_REG_VEC
notes: FRINTA (vector)
instruction: FRINTA
section: C7.3.130
page: C7-982
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FRINTA <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FRINTA V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FRINTA_SINGLE_FROM_SP
notes: FRINTA (scalar)
instruction: FRINTA
section: C7.3.131
page: C7-983
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTA <Sd>, <Sn>
printf:   sprintf(tbuf,"FRINTA S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FRINTA_FROM_DP
notes: FRINTA (scalar)
instruction: FRINTA
section: C7.3.131
page: C7-983
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTA <Dd>, <Dn>
printf:   sprintf(tbuf,"FRINTA D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FRINTI_REG_VEC
notes: FRINTI (vector)
instruction: FRINTI
section: C7.3.132
page: C7-984
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FRINTI <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FRINTI V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FRINTI_SINGLE_FROM_SP
notes: FRINTI (scalar)
instruction: FRINTI
section: C7.3.133
page: C7-985
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTI <Sd>, <Sn>
printf:   sprintf(tbuf,"FRINTI S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FRINTI_FROM_DP
notes: FRINTI (scalar)
instruction: FRINTI
section: C7.3.133
page: C7-985
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTI <Dd>, <Dn>
printf:   sprintf(tbuf,"FRINTI D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FRINTM_REG_VEC
notes: FRINTM (vector)
instruction: FRINTM
section: C7.3.134
page: C7-986
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FRINTM <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FRINTM V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FRINTM_SINGLE_FROM_SP
notes: FRINTM (scalar)
instruction: FRINTM
section: C7.3.135
page: C7-987
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTM <Sd>, <Sn>
printf:   sprintf(tbuf,"FRINTM S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FRINTM_FROM_DP
notes: FRINTM (scalar)
instruction: FRINTM
section: C7.3.135
page: C7-987
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTM <Dd>, <Dn>
printf:   sprintf(tbuf,"FRINTM D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FRINTN_REG_VEC
notes: FRINTN (vector)
instruction: FRINTN
section: C7.3.136
page: C7-988
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FRINTN <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FRINTN V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FRINTN_SINGLE_FROM_SP
notes: FRINTN (scalar)
instruction: FRINTN
section: C7.3.137
page: C7-989
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTN <Sd>, <Sn>
printf:   sprintf(tbuf,"FRINTN S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FRINTN_FROM_DP
notes: FRINTN (scalar)
instruction: FRINTN
section: C7.3.137
page: C7-989
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTN <Dd>, <Dn>
printf:   sprintf(tbuf,"FRINTN D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FRINTP_REG_VEC
notes: FRINTP (vector)
instruction: FRINTP
section: C7.3.138
page: C7-990
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FRINTP <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FRINTP V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FRINTP_SINGLE_FROM_SP
notes: FRINTP (scalar)
instruction: FRINTP
section: C7.3.139
page: C7-991
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTP <Sd>, <Sn>
printf:   sprintf(tbuf,"FRINTP S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FRINTP_FROM_DP
notes: FRINTP (scalar)
instruction: FRINTP
section: C7.3.139
page: C7-991
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTP <Dd>, <Dn>
printf:   sprintf(tbuf,"FRINTP D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FRINTX_REG_VEC
notes: FRINTX (vector)
instruction: FRINTX
section: C7.3.140
page: C7-992
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FRINTX <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FRINTX V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FRINTX_SINGLE_FROM_SP
notes: FRINTX (scalar)
instruction: FRINTX
section: C7.3.141
page: C7-993
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTX <Sd>, <Sn>
printf:   sprintf(tbuf,"FRINTX S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FRINTX_FROM_DP
notes: FRINTX (scalar)
instruction: FRINTX
section: C7.3.141
page: C7-993
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTX <Dd>, <Dn>
printf:   sprintf(tbuf,"FRINTX D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FRINTZ_REG_VEC
notes: FRINTZ (vector)
instruction: FRINTZ
section: C7.3.142
page: C7-994
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FRINTZ <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FRINTZ V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FRINTZ_SINGLE_FROM_SP
notes: FRINTZ (scalar)
instruction: FRINTZ
section: C7.3.143
page: C7-995
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTZ <Sd>, <Sn>
printf:   sprintf(tbuf,"FRINTZ S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FRINTZ_FROM_DP
notes: FRINTZ (scalar)
instruction: FRINTZ
section: C7.3.143
page: C7-995
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FRINTZ <Dd>, <Dn>
printf:   sprintf(tbuf,"FRINTZ D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FRSQRTE_REG_SCALAR
instruction: FRSQRTE
section: C7.3.144
page: C7-996
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FRSQRTE <V><d>, <V><n>
printf:   sprintf(tbuf,"FRSQRTE %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_FRSQRTE_REG_VEC
instruction: FRSQRTE
section: C7.3.144
page: C7-996
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: FRSQRTE <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FRSQRTE V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FRSQRTS_SCALAR
instruction: FRSQRTS
section: C7.3.145
page: C7-998
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: FRSQRTS <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"FRSQRTS %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_FRSQRTS_VEC
instruction: FRSQRTS
section: C7.3.145
page: C7-998
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: FRSQRTS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FRSQRTS V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_FSQRT_REG_VEC
notes: FSQRT (vector)
instruction: FSQRT
section: C7.3.146
page: C7-1000
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: FSQRT <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"FSQRT V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FSQRT_SINGLE_FROM_SP
notes: FSQRT (scalar)
instruction: FSQRT
section: C7.3.147
page: C7-1001
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FSQRT <Sd>, <Sn>
printf:   sprintf(tbuf,"FSQRT S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: FSQRT_FROM_DP
notes: FSQRT (scalar)
instruction: FSQRT
section: C7.3.147
page: C7-1001
destination operands: <Dd>,<Sd>
source operands: <Dn>,<Sn>
assembly: FSQRT <Dd>, <Dn>
printf:   sprintf(tbuf,"FSQRT D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SIMD_FSUB_VEC
notes: FSUB (vector)
instruction: FSUB
section: C7.3.148
page: C7-1002
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: FSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"FSUB V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: FSUB_SINGLE_FROM_SP
notes: FSUB (scalar)
instruction: FSUB
section: C7.3.149
page: C7-1003
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FSUB <Sd>, <Sn>, <Sm>
printf:   sprintf(tbuf,"FSUB S%d, S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: FSUB_FROM_DP
notes: FSUB (scalar)
instruction: FSUB
section: C7.3.149
page: C7-1003
destination operands: <Dd>,<Sd>
source operands: <Dm>,<Dn>,<Sm>,<Sn>
assembly: FSUB <Dd>, <Dn>, <Dm>
printf:   sprintf(tbuf,"FSUB D%d, D%d, D%d\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SIMD_INS_ELEM
notes: INS (element)
instruction: INS
section: C7.3.150
page: C7-1004
destination operands: <Vd>
source operands: <Ts>,<Vn>
assembly: INS <Vd>.<Ts>[<index1>], <Vn>.<Ts>[<index2>]
printf:   sprintf(tbuf,"INS V%d.%s[%s], V%d.%s[%s]\n",packet->Rd.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex(packet->imm5.Value()).c_str(),packet->Rn.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex2(packet->imm5.Value(),packet->imm4.Value()).c_str());

instance-name: SIMD_INS
notes: INS (general)
instruction: INS
section: C7.3.151
page: C7-1006
destination operands: <Vd>
source operands: <R>,<Ts>,<Rn>
assembly: INS <Vd>.<Ts>[<index>], <R><n>
printf:   sprintf(tbuf,"INS V%d.%s[%s], %c%u\n",packet->Rd.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex(packet->imm5.Value()).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',packet->Rn.Value());

instance-name: SIMD_LD1_FOUR_REG_MULT_STRUCT
instance-num: 1
qualifier: opcode = 0010
notes: LD1 (multiple structures) (No offset)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 {<Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T>}, [<Xn|SP>]
printf:   sprintf(tbuf,"LD1 V%d.%s, V%d.%s, V%d.%s, V%d.%s, [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_THREE_REG_MULT_STRUCT
instance-num: 1
qualifier: opcode = 0110
notes: LD1 (multiple structures) (No offset)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 {<Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>}, [<Xn|SP>]
printf:   sprintf(tbuf,"LD1 V%d.%s, V%d.%s, V%d.%s, [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_TWO_REG_MULT_STRUCT
instance-num: 1
qualifier: opcode = 1010
notes: LD1 (multiple structures) (No offset)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 {<Vt>.<T>, <Vt2>.<T>}, [<Xn|SP>]
printf:   sprintf(tbuf,"LD1 V%d.%s, V%d.%s, [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_ONE_REG_MULT_STRUCT
instance-num: 1
qualifier: opcode = 0111
notes: LD1 (multiple structures) (No offset)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 {<Vt>.<T>}, [<Xn|SP>]
printf:   sprintf(tbuf,"LD1 V%d.%s, [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_ONE_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 11111, opcode = 0111
notes: LD1 (multiple structures) (Post-index)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 { <Vt>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD1  V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD1_IMM_ONE_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm = 11111, opcode = 0111
notes: LD1 (multiple structures) (Post-index)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 { <Vt>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD1  V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 16 : 8));

instance-name: SIMD_LD1_TWO_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 11111, opcode = 1010
notes: LD1 (multiple structures) (Post-index)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD1  V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD1_IMM_TWO_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm = 11111, opcode = 1010
notes: LD1 (multiple structures) (Post-index)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD1  V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 32 : 16));

instance-name: SIMD_LD1_THREE_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 11111, opcode = 0110
notes: LD1 (multiple structures) (Post-index)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD1  V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD1_IMM_THREE_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm = 11111, opcode = 0110
notes: LD1 (multiple structures) (Post-index)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD1  V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 48 : 24));

instance-name: SIMD_LD1_FOUR_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 11111, opcode = 0010
notes: LD1 (multiple structures) (Post-index)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD1  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD1_IMM_FOUR_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm = 11111, opcode = 0010
notes: LD1 (multiple structures) (Post-index)
instruction: LD1
section: C7.3.152
page: C7-1008
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: LD1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD1  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 64 : 32));

instance-name: SIMD_LD1_SINGLE_STRUCT_8
qualifier: opcode = 000
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.B }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD1  V%d.B [%u], [%s]\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_IMM_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm = 11111, opcode = 000
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.B }[<index>], [<Xn|SP>], #1
printf:   sprintf(tbuf,"LD1  V%d.B [%u], [%s], #1\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_REG_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm != 11111, opcode = 000
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.B }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD1  V%d.B [%u], [%s], %s\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD1_SINGLE_STRUCT_64
qualifier: opcode = 100, S = 0, size = 01
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.D }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD1  V%d.D [%u], [%s]\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_IMM_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm = 11111, opcode = 100, S = 0, size = 01
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.D }[<index>], [<Xn|SP>], #8
printf:   sprintf(tbuf,"LD1  V%d.D [%u], [%s], #8\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_REG_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm != 11111, opcode = 100, S = 0, size = 01
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.D }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD1  V%d.D [%u], [%s], %s\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD1_SINGLE_STRUCT_16
qualifier: opcode = 010, size = x0
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.H }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD1  V%d.H [%u], [%s]\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_IMM_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm = 11111, opcode = 010, size = x0
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.H }[<index>], [<Xn|SP>], #2
printf:   sprintf(tbuf,"LD1  V%d.H [%u], [%s], #2\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_REG_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm != 11111, opcode = 010, size = x0
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.H }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD1  V%d.H [%u], [%s], %s\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD1_SINGLE_STRUCT_32
qualifier: opcode = 100, size = 00
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.S }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD1  V%d.S [%u], [%s]\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_IMM_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm = 11111, opcode = 100, size = 00
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.S }[<index>], [<Xn|SP>], #4
printf:   sprintf(tbuf,"LD1  V%d.S [%u], [%s], #4\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1_REG_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm != 11111, opcode = 100, size = 00
notes: LD1 (single structure)
instruction: LD1
section: C7.3.153
page: C7-1011
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: LD1 { <Vt>.S }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD1  V%d.S [%u], [%s], %s\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD1R_OFF_SINGLE_STRUCT
instruction: LD1R
section: C7.3.154
page: C7-1014
destination operands: 
source operands: <T>,<Vt>,<Xn|SP>,<imm>
assembly: LD1R { <Vt>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"LD1R  V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD1R_REG_OFF_SINGLE_POST_STRUCT
instruction: LD1R
section: C7.3.154
page: C7-1014
destination operands: 
source operands: <T>,<Vt>,<Xn|SP>,<imm>
assembly: LD1R { <Vt>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD1R  V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD1R_OFF_SINGLE_POST_STRUCT
instruction: LD1R
section: C7.3.154
page: C7-1014
destination operands: 
source operands: <T>,<Vt>,<Xn|SP>,<imm>
assembly: LD1R { <Vt>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD1R  V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),1<<packet->size.Value());

instance-name: SIMD_LD2_OFF_MULT_POST_STRUCT
instance-num: 1
notes: LD2 (multiple structures) (No offset)
instruction: LD2
section: C7.3.155
page: C7-1017
destination operands: 
source operands: <T>,<Vt2>,<Vt>,<Xn|SP>
assembly: LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"LD2  V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 0x1f
notes: LD2 (multiple structures) (Post-index)
instruction: LD2
section: C7.3.155
page: C7-1017
destination operands: 
source operands: <T>,<Vt2>,<Vt>,<Xn|SP>
assembly: LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD2  V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD2_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm == 0x1f
notes: LD2 (multiple structures) (Post-index)
instruction: LD2
section: C7.3.155
page: C7-1017
destination operands: 
source operands: <T>,<Vt2>,<Vt>,<Xn|SP>
assembly: LD2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD2  V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 32 : 16));

instance-name: SIMD_LD2_SINGLE_STRUCT_8
qualifier: opcode = 000
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD2  V%d.B, V%d.B [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2_IMM_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm = 11111, opcode = 000
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], #2
printf:   sprintf(tbuf,"LD2  V%d.B, V%d.B [%u], [%s], #2\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2_REG_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm != 11111, opcode = 000
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD2  V%d.B, V%d.B [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD2_SINGLE_STRUCT_64
qualifier: opcode = 100, S = 0, size = 01
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD2  V%d.D, V%d.D [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2_IMM_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm = 11111, opcode = 100, S = 0, size = 01
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], #16
printf:   sprintf(tbuf,"LD2  V%d.D, V%d.D [%u], [%s], #16\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2_REG_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm != 11111, opcode = 100, S = 0, size = 01
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD2  V%d.D, V%d.D [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD2_SINGLE_STRUCT_16
qualifier: opcode = 010, size = x0
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD2  V%d.H, V%d.H [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2_IMM_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm = 11111, opcode = 010, size = x0
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>], #4
printf:   sprintf(tbuf,"LD2  V%d.H, V%d.H [%u], [%s], #4\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2_REG_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm != 11111, opcode = 010, size = x0
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD2  V%d.H, V%d.H [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD2_SINGLE_STRUCT_32
qualifier: opcode = 100, size = 00
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD2  V%d.S, V%d.S [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2_IMM_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm = 11111, opcode = 100, size = 00
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>], #8
printf:   sprintf(tbuf,"LD2  V%d.S, V%d.S [%u], [%s], #8\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2_REG_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm != 11111, opcode = 100, size = 00
notes: LD2 (single structure)
instruction: LD2
section: C7.3.156
page: C7-1020
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: LD2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD2  V%d.S, V%d.S [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD2R_OFF_SINGLE_STRUCT
instruction: LD2R
section: C7.3.157
page: C7-1023
destination operands: 
source operands: <T>,<Vt2>,<Vt>,<Xn|SP>
assembly: LD2R { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"LD2R  V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD2R_REG_OFF_SINGLE_POST_STRUCT
instruction: LD2R
section: C7.3.157
page: C7-1023
destination operands: 
source operands: <T>,<Vt2>,<Vt>,<Xn|SP>
assembly: LD2R { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD2R  V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD2R_OFF_SINGLE_POST_STRUCT
instruction: LD2R
section: C7.3.157
page: C7-1023
destination operands: 
source operands: <T>,<Vt2>,<Vt>,<Xn|SP>
assembly: LD2R { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD2R  V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),1<<packet->size.Value());

instance-name: SIMD_LD3_OFF_MULT_POST_STRUCT
instance-num: 1
notes: LD3 (multiple structures) (No offset)
instruction: LD3
section: C7.3.158
page: C7-1026
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt>,<Xn|SP>
assembly: LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"LD3  V%d.%s, V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 0x1f
notes: LD3 (multiple structures) (Post-index)
instruction: LD3
section: C7.3.158
page: C7-1026
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt>,<Xn|SP>
assembly: LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD3  V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD3_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm == 0x1f
notes: LD3 (multiple structures) (Post-index)
instruction: LD3
section: C7.3.158
page: C7-1026
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt>,<Xn|SP>
assembly: LD3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD3  V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 48 : 24));

instance-name: SIMD_LD3_SINGLE_STRUCT_8
qualifier: opcode = 001
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD3  V%d.B, V%d.B, V%d.B [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3_IMM_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm = 11111, opcode = 001
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], #3
printf:   sprintf(tbuf,"LD3  V%d.B, V%d.B, V%d.B [%u], [%s], #3\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3_REG_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm != 11111, opcode = 001
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD3  V%d.B, V%d.B, V%d.B [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD3_SINGLE_STRUCT_64
qualifier: opcode = 101, S = 0, size = 01
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD3  V%d.D, V%d.D, V%d.D [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3_IMM_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm = 11111, opcode = 101, S = 0, size = 01
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>], #24
printf:   sprintf(tbuf,"LD3  V%d.D, V%d.D, V%d.D [%u], [%s], #24\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3_REG_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm != 11111, opcode = 101, S = 0, size = 01
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD3  V%d.D, V%d.D, V%d.D [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD3_SINGLE_STRUCT_16
qualifier: opcode = 011, size = x0
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD3  V%d.H, V%d.H, V%d.H [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3_IMM_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm = 11111, opcode = 011, size = x0
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], #6
printf:   sprintf(tbuf,"LD3  V%d.H, V%d.H, V%d.H [%u], [%s], #6\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3_REG_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm != 11111, opcode = 011, size = x0
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD3  V%d.H, V%d.H, V%d.H [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD3_SINGLE_STRUCT_32
qualifier: opcode = 101, size = 00
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD3  V%d.S, V%d.S, V%d.S [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3_IMM_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm = 11111, opcode = 101, size = 00
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>], #12
printf:   sprintf(tbuf,"LD3  V%d.S, V%d.S, V%d.S [%u], [%s], #12\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3_REG_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm != 11111, opcode = 101, size = 00
notes: LD3 (single structure)
instruction: LD3
section: C7.3.159
page: C7-1029
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: LD3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD3  V%d.S, V%d.S, V%d.S [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD3R_OFF_SINGLE_STRUCT
instruction: LD3R
section: C7.3.160
page: C7-1032
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt>,<Xn|SP>
assembly: LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"LD3R  V%d.%s, V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD3R_REG_OFF_SINGLE_POST_STRUCT
instruction: LD3R
section: C7.3.160
page: C7-1032
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt>,<Xn|SP>
assembly: LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD3R  V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD3R_OFF_SINGLE_POST_STRUCT
instruction: LD3R
section: C7.3.160
page: C7-1032
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt>,<Xn|SP>
assembly: LD3R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD3R  V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),1<<packet->size.Value());

instance-name: SIMD_LD4_OFF_MULT_POST_STRUCT
instance-num: 1
notes: LD4 (multiple structures) (No offset)
instruction: LD4
section: C7.3.161
page: C7-1035
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>
assembly: LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"LD4  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 0x1f
notes: LD4 (multiple structures) (Post-index)
instruction: LD4
section: C7.3.161
page: C7-1035
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>
assembly: LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD4  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD4_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm == 0x1f
notes: LD4 (multiple structures) (Post-index)
instruction: LD4
section: C7.3.161
page: C7-1035
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>
assembly: LD4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD4  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 64 : 32));

instance-name: SIMD_LD4_SINGLE_STRUCT_8
qualifier: opcode = 001
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD4  V%d.B, V%d.B, V%d.B, V%d.B [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4_IMM_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm = 11111, opcode = 001
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>], #4
printf:   sprintf(tbuf,"LD4  V%d.B, V%d.B, V%d.B, V%d.B [%u], [%s], #4\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4_REG_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm != 11111, opcode = 001
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD4  V%d.B, V%d.B, V%d.B, V%d.B [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD4_SINGLE_STRUCT_64
qualifier: opcode = 101, S = 0, size = 01
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD4  V%d.D, V%d.D, V%d.D, V%d.D [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4_IMM_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm = 11111, opcode = 101, S = 0, size = 01
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], #32
printf:   sprintf(tbuf,"LD4  V%d.D, V%d.D, V%d.D, V%d.D [%u], [%s], #32\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4_REG_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm != 11111, opcode = 101, S = 0, size = 01
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD4  V%d.D, V%d.D, V%d.D, V%d.D [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD4_SINGLE_STRUCT_16
qualifier: opcode = 011, size = x0
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD4  V%d.H, V%d.H, V%d.H, V%d.H [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4_IMM_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm = 11111, opcode = 011, size = x0
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], #8
printf:   sprintf(tbuf,"LD4  V%d.H, V%d.H, V%d.H, V%d.H [%u], [%s], #8\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4_REG_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm != 11111, opcode = 011, size = x0
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD4  V%d.H, V%d.H, V%d.H, V%d.H [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD4_SINGLE_STRUCT_32
qualifier: opcode = 101, size = 00
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"LD4  V%d.S, V%d.S, V%d.S, V%d.S [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4_IMM_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm = 11111, opcode = 101, size = 00
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], #16
printf:   sprintf(tbuf,"LD4  V%d.S, V%d.S, V%d.S, V%d.S [%u], [%s], #16\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4_REG_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm != 11111, opcode = 101, size = 00
notes: LD4 (single structure)
instruction: LD4
section: C7.3.162
page: C7-1038
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: LD4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD4  V%d.S, V%d.S, V%d.S, V%d.S [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD4R_OFF_SINGLE_STRUCT
instruction: LD4R
section: C7.3.163
page: C7-1041
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>
assembly: LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"LD4R  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_LD4R_REG_OFF_SINGLE_POST_STRUCT
instruction: LD4R
section: C7.3.163
page: C7-1041
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>
assembly: LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"LD4R  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_LD4R_OFF_SINGLE_POST_STRUCT
instruction: LD4R
section: C7.3.163
page: C7-1041
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>
assembly: LD4R { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"LD4R  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),1<<packet->size.Value());

instance-name: SIMD_LDNP_OFF_64
qualifier: opc = 01
notes: LDNP (SIMD&FP)
instruction: LDNP
section: C7.3.164
page: C7-1044
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDNP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDNP D%d, D%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: SIMD_LDNP_OFF_8_128
qualifier: opc = 10
notes: LDNP (SIMD&FP)
instruction: LDNP
section: C7.3.164
page: C7-1044
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDNP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDNP Q%d, Q%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 16);

instance-name: SIMD_LDNP_OFF_32
qualifier: opc = 00
notes: LDNP (SIMD&FP)
instruction: LDNP
section: C7.3.164
page: C7-1044
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDNP <St1>, <St2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDNP S%d, S%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: SIMD_LDP_REG_POST_64
instance-num: 1
qualifier: opc = 01
notes: LDP (SIMD&FP) (Post-index)
instruction: LDP
section: C7.3.165
page: C7-1046
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDP <Dt1>, <Dt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"LDP D%d, D%d, [%s], #%lld\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: SIMD_LDP_REG_POST_8_128
instance-num: 1
qualifier: opc = 10
notes: LDP (SIMD&FP) (Post-index)
instruction: LDP
section: C7.3.165
page: C7-1046
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDP <Qt1>, <Qt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"LDP Q%d, Q%d, [%s], #%lld\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 16);

instance-name: SIMD_LDP_REG_POST_32
instance-num: 1
qualifier: opc = 00
notes: LDP (SIMD&FP) (Post-index)
instruction: LDP
section: C7.3.165
page: C7-1046
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDP <St1>, <St2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"LDP S%d, S%d, [%s], #%lld\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: SIMD_LDP_REG_PRE_64
instance-num: 2
qualifier: opc = 01
notes: LDP (SIMD&FP) (Pre-index)
instruction: LDP
section: C7.3.165
page: C7-1046
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDP <Dt1>, <Dt2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"LDP D%d, D%d, [%s, #%lld]!\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: SIMD_LDP_REG_PRE_8_128
instance-num: 2
qualifier: opc = 10
notes: LDP (SIMD&FP) (Pre-index)
instruction: LDP
section: C7.3.165
page: C7-1046
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDP <Qt1>, <Qt2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"LDP Q%d, Q%d, [%s, #%lld]!\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 16);

instance-name: SIMD_LDP_REG_PRE_32
instance-num: 2
qualifier: opc = 00
notes: LDP (SIMD&FP) (Pre-index)
instruction: LDP
section: C7.3.165
page: C7-1046
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDP <St1>, <St2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"LDP S%d, S%d, [%s, #%lld]!\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: SIMD_LDP_REG_OFF_64
instance-num: 3
qualifier: opc = 01
notes: LDP (SIMD&FP) (Signed offset)
instruction: LDP
section: C7.3.165
page: C7-1046
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDP D%d, D%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: SIMD_LDP_REG_OFF_8_128
instance-num: 3
qualifier: opc = 10
notes: LDP (SIMD&FP) (Signed offset)
instruction: LDP
section: C7.3.165
page: C7-1046
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDP Q%d, Q%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 16);

instance-name: SIMD_LDP_REG_OFF_32
instance-num: 3
qualifier: opc = 00
notes: LDP (SIMD&FP) (Signed offset)
instruction: LDP
section: C7.3.165
page: C7-1046
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: LDP <St1>, <St2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"LDP S%d, S%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: SIMD_LDR_IMM_REG_PRE_8
qualifier: size = 00, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>,<Bt>
assembly: LDR <Bt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDR B%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_POST_8
qualifier: size = 00, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>,<Bt>
assembly: LDR <Bt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDR B%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_8
qualifier: size = 00, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>,<Bt>
assembly: LDR <Bt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR B%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_LDR_IMM_REG_PRE_64
qualifier: size = 11, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <Dt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDR D%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_POST_64
qualifier: size = 11, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <Dt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDR D%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_64
qualifier: size = 11, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <Dt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR D%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_LDR_IMM_REG_PRE_16
qualifier: size = 01, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <Ht>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDR H%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_POST_16
qualifier: size = 01, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <Ht>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDR H%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_16
qualifier: size = 01, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <Ht>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR H%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_LDR_IMM_REG_PRE_8_128
qualifier: size = 00, opc = 11
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <Qt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDR Q%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_POST_8_128
qualifier: size = 00, opc = 11
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <Qt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDR Q%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_8_128
qualifier: size = 00, opc = 11
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <Qt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR Q%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_LDR_IMM_REG_PRE_32
qualifier: size = 10, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <St>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"LDR S%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_POST_32
qualifier: size = 10, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <St>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"LDR S%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDR_IMM_REG_32
qualifier: size = 10, opc = 01
notes: LDR immediate (SIMD&FP)
instruction: LDR immediate
section: C7.3.166
page: C7-1049
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: LDR <St>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"LDR S%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_LDR_REG_64
qualifier: opc = 01
notes: LDR literal (SIMD&FP)
instruction: LDR literal
section: C7.3.167
page: C7-1052
destination operands: 
source operands: <Dt>,<St>,<label>
assembly: LDR <Dt>, <label>
printf:   sprintf(tbuf,"LDR D%d, %lld\n",packet->Rt.Value(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: SIMD_LDR_REG_8_128
qualifier: opc = 10
notes: LDR literal (SIMD&FP)
instruction: LDR literal
section: C7.3.167
page: C7-1052
destination operands: 
source operands: <Dt>,<St>,<label>
assembly: LDR <Qt>, <label>
printf:   sprintf(tbuf,"LDR Q%d, %lld\n",packet->Rt.Value(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: SIMD_LDR_REG_32
qualifier: opc = 00
notes: LDR literal (SIMD&FP)
instruction: LDR literal
section: C7.3.167
page: C7-1052
destination operands: 
source operands: <Dt>,<St>,<label>
assembly: LDR <St>, <label>
printf:   sprintf(tbuf,"LDR S%d, %lld\n",packet->Rt.Value(),SignExtend(packet->imm19.Value()<<2,21));

instance-name: SIMD_LDR_REG_OFF_8
qualifier: size = 00, opc = 01
notes: LDR register (SIMD&FP)
instruction: LDR register
section: C7.3.168
page: C7-1053
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Bt>,<Rm>
assembly: LDR <Bt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDR B%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_LDR_REG_OFF_64
qualifier: size = 11, opc = 01
notes: LDR register (SIMD&FP)
instruction: LDR register
section: C7.3.168
page: C7-1053
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Rm>
assembly: LDR <Dt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDR D%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_LDR_REG_OFF_16
qualifier: size = 01, opc = 01
notes: LDR register (SIMD&FP)
instruction: LDR register
section: C7.3.168
page: C7-1053
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Rm>
assembly: LDR <Ht>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDR H%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_LDR_REG_OFF_8_128
qualifier: size = 00, opc = 11
notes: LDR register (SIMD&FP)
instruction: LDR register
section: C7.3.168
page: C7-1053
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Rm>
assembly: LDR <Qt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDR Q%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_LDR_REG_OFF_32
qualifier: size = 10, opc = 01
notes: LDR register (SIMD&FP)
instruction: LDR register
section: C7.3.168
page: C7-1053
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Rm>
assembly: LDR <St>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"LDR S%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_LDUR_IMM_REG_8
qualifier: size = 00, opc = 01
notes: LDUR (SIMD&FP)
instruction: LDUR
section: C7.3.169
page: C7-1056
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>,<Bt>
assembly: LDUR <Bt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDUR B%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDUR_IMM_REG_64
qualifier: size = 11, opc = 01
notes: LDUR (SIMD&FP)
instruction: LDUR
section: C7.3.169
page: C7-1056
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>
assembly: LDUR <Dt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDUR D%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDUR_IMM_REG_16
qualifier: size = 01, opc = 01
notes: LDUR (SIMD&FP)
instruction: LDUR
section: C7.3.169
page: C7-1056
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>
assembly: LDUR <Ht>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDUR H%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDUR_IMM_REG_8_128
qualifier: size = 00, opc = 11
notes: LDUR (SIMD&FP)
instruction: LDUR
section: C7.3.169
page: C7-1056
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>
assembly: LDUR <Qt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDUR Q%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_LDUR_IMM_REG_32
qualifier: size = 10, opc = 01
notes: LDUR (SIMD&FP)
instruction: LDUR
section: C7.3.169
page: C7-1056
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>
assembly: LDUR <St>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"LDUR S%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_MLA_VEC_ELEM
notes: MLA (by element)
instruction: MLA
section: C7.3.170
page: C7-1058
destination operands: <Vd>
source operands: <T>,<Ts>,<Vm>,<Vn>
assembly: MLA <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"MLA V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_MLA_VEC
notes: MLA (vector)
instruction: MLA
section: C7.3.171
page: C7-1060
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: MLA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"MLA V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_MLS_VEC_ELEM
notes: MLS (by element)
instruction: MLS
section: C7.3.172
page: C7-1062
destination operands: <Vd>
source operands: <T>,<Ts>,<Vm>,<Vn>
assembly: MLS <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"MLS V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_MLS_VEC
notes: MLS (vector)
instruction: MLS
section: C7.3.173
page: C7-1064
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: MLS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"MLS V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

'MOV (scalar)' (ALIAS IGNORED)

'MOV (element)' (ALIAS IGNORED)

'MOV (from general)' (ALIAS IGNORED)

'MOV (vector)' (ALIAS IGNORED)

'MOV (to general)' (ALIAS IGNORED)

instance-name: SIMD_MOVI_SHIFT_IMM_MOD_16
qualifier: op = 0, cmode = 10x0
notes: 16-bit shifted immediate variant 
instruction: MOVI
section: C7.3.179
page: C7-1071
destination operands: <Dd>,<Vd>
source operands: 
assembly: MOVI <Vd>.<T>, #<imm8>{, LSL #<amount>}
printf:   sprintf(tbuf,"MOVI V%d.%s, #%u, LSL #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->a.Value()<<7|packet->b.Value()<<6|packet->c.Value()<<5|packet->d.Value()<<4|packet->e.Value()<<3|packet->f.Value()<<2|packet->g.Value()<<1|packet->h.Value(),packet->imm3.Value());

instance-name: SIMD_MOVI_SHIFT_IMM_MOD_32
qualifier: op = 0, cmode = 0xx0
notes: 32-bit shifted immediate variant 
instruction: MOVI
section: C7.3.179
page: C7-1071
destination operands: <Dd>,<Vd>
source operands: 
assembly: MOVI <Vd>.<T>, #<imm8>{, LSL #<amount>}
printf:   sprintf(tbuf,"MOVI V%d.%s, #%u, LSL #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->a.Value()<<7|packet->b.Value()<<6|packet->c.Value()<<5|packet->d.Value()<<4|packet->e.Value()<<3|packet->f.Value()<<2|packet->g.Value()<<1|packet->h.Value(),packet->imm3.Value());

instance-name: SIMD_MOVI_SHIFT_IMM_ONES_MOD_32
qualifier: op = 0, cmode = 110x
notes: 32-bit shifting ones variant 
instruction: MOVI
section: C7.3.179
page: C7-1071
destination operands: <Dd>,<Vd>
source operands: 
assembly: MOVI <Vd>.<T>, #<imm8>, MSL #<amount>
printf:   sprintf(tbuf,"MOVI V%d.%s, #%u, MSL #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->a.Value()<<7|packet->b.Value()<<6|packet->c.Value()<<5|packet->d.Value()<<4|packet->e.Value()<<3|packet->f.Value()<<2|packet->g.Value()<<1|packet->h.Value(),packet->imm3.Value());

instance-name: SIMD_MOVI_IMM_MOD_64
qualifier: Q = 0, op = 1, cmode = 1110
notes: 64-bit scalar variant 
instruction: MOVI
section: C7.3.179
page: C7-1071
destination operands: <Dd>,<Vd>
source operands: 
assembly: MOVI <Dd>, #<imm>
printf:   sprintf(tbuf,"MOVI D%d, #%llu\n",packet->Rd.Value(),FP8exp(packet->a.Value(),packet->b.Value(),packet->c.Value(),packet->d.Value(),packet->e.Value(),packet->f.Value(),packet->g.Value(),packet->h.Value()));

instance-name: SIMD_MOVI_IMM_MOD_VEC_64
qualifier: Q = 1, op = 1, cmode = 1110
notes: 64-bit vector variant 
instruction: MOVI
section: C7.3.179
page: C7-1071
destination operands: <Dd>,<Vd>
source operands: 
assembly: MOVI <Vd>.2D, #<imm>
printf:   sprintf(tbuf,"MOVI V%d.2D, #%llu\n",packet->Rd.Value(),FP8exp(packet->a.Value(),packet->b.Value(),packet->c.Value(),packet->d.Value(),packet->e.Value(),packet->f.Value(),packet->g.Value(),packet->h.Value()));

instance-name: SIMD_MOVI_IMM_MOD_8
qualifier: op = 0, cmode = 1110
notes: 8-bit variant 
instruction: MOVI
section: C7.3.179
page: C7-1071
destination operands: <Dd>,<Vd>
source operands: 
assembly: MOVI <Vd>.<T>, #<imm8>{, LSL #0}
printf:   sprintf(tbuf,"MOVI V%d.%s, #%u, LSL #0\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->a.Value()<<7|packet->b.Value()<<6|packet->c.Value()<<5|packet->d.Value()<<4|packet->e.Value()<<3|packet->f.Value()<<2|packet->g.Value()<<1|packet->h.Value());

instance-name: SIMD_MUL_VEC_ELEM
notes: MUL (by element)
instruction: MUL
section: C7.3.180
page: C7-1073
destination operands: <Vd>
source operands: <T>,<Ts>,<Vm>,<Vn>
assembly: MUL <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"MUL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_MUL_VEC
notes: MUL (vector)
instruction: MUL
section: C7.3.181
page: C7-1075
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: MUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"MUL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

'MVN' (ALIAS IGNORED)

instance-name: SIMD_MVNI_SHIFT_IMM_MOD_16
qualifier: cmode = 10x0
notes: 16-bit shifted immediate variant 
instruction: MVNI
section: C7.3.183
page: C7-1078
destination operands: <Vd>
source operands: <T>,<imm8>
assembly: MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}
printf:   sprintf(tbuf,"MVNI V%d.%s, #%d, LSL #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->imm8.Value(),packet->imm3.Value());

instance-name: SIMD_MVNI_SHIFT_IMM_MOD_32
qualifier: cmode = 0xx0
notes: 32-bit shifted immediate variant 
instruction: MVNI
section: C7.3.183
page: C7-1078
destination operands: <Vd>
source operands: <T>,<imm8>
assembly: MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}
printf:   sprintf(tbuf,"MVNI V%d.%s, #%d, LSL #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->imm8.Value(),packet->imm3.Value());

instance-name: SIMD_MVNI_SHIFT_IMM_ONES_MOD_32
qualifier: cmode = 110x
notes: 32-bit shifting ones variant 
instruction: MVNI
section: C7.3.183
page: C7-1078
destination operands: <Vd>
source operands: <T>,<imm8>
assembly: MVNI <Vd>.<T>, #<imm8>, MSL #<amount>
printf:   sprintf(tbuf,"MVNI V%d.%s, #%d, MSL #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->imm8.Value(),packet->imm3.Value());

instance-name: SIMD_NEG_REG_SCALAR_VEC
notes: NEG (vector)
instruction: NEG
section: C7.3.184
page: C7-1080
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: NEG <V><d>, <V><n>
printf:   sprintf(tbuf,"NEG %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_NEG_REG_VEC_VEC
notes: NEG (vector)
instruction: NEG
section: C7.3.184
page: C7-1080
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: NEG <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"NEG V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_NOT_REG
instruction: NOT
section: C7.3.185
page: C7-1082
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: NOT <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"NOT V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_ORN_VEC
notes: ORN (vector)
instruction: ORN
section: C7.3.186
page: C7-1083
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: ORN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"ORN V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_ORR_IMM_MOD_VEC_32
qualifier: cmode = 0xx1
notes: ORR (vector, immediate)
instruction: ORR
section: C7.3.187
page: C7-1084
destination operands: <Vd>
source operands: <T>,<Vd>,<imm8>
assembly: ORR <Vd>.<T>, #<imm8>{, LSL #<amount>}
printf:   sprintf(tbuf,"ORR V%d.%s, #%d, LSL #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->imm8.Value(),packet->imm3.Value());

instance-name: SIMD_ORR_IMM_MOD_VEC_16
qualifier: cmode = 10x1
notes: ORR (vector, immediate)
instruction: ORR
section: C7.3.187
page: C7-1084
destination operands: <Vd>
source operands: <T>,<Vd>,<imm8>
assembly: ORR <Vd>.<T>, #<imm8>{, LSL #<amount>}   
printf:   sprintf(tbuf,"ORR V%d.%s, #%d, LSL #%u   \n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->imm8.Value(),packet->imm3.Value());

instance-name: SIMD_ORR_REG_VEC
notes: ORR (vector, register)
instruction: ORR
section: C7.3.188
page: C7-1086
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: ORR <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"ORR V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_PMUL
instruction: PMUL
section: C7.3.189
page: C7-1087
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: PMUL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"PMUL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_PMULL
instance-num: 1
qualifier: Q==0
instruction: PMULL
section: C7.3.190
page: C7-1088
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: PMULL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"PMULL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_PMULL
instance-num: 2
qualifier: Q==1
instruction: PMULL
section: C7.3.190
page: C7-1088
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: PMULL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"PMULL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_RADDHN
instance-num: 1
qualifier: Q==0
instruction: RADDHN
section: C7.3.191
page: C7-1090
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: RADDHN <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta> 
printf:   sprintf(tbuf,"RADDHN V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_RADDHN
instance-num: 2
qualifier: Q==1
instruction: RADDHN
section: C7.3.191
page: C7-1090
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: RADDHN2 <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta> (Q==1)
printf:   sprintf(tbuf,"RADDHN2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_RBIT_REG_VEC
notes: RBIT (vector)
instruction: RBIT
section: C7.3.192
page: C7-1092
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: RBIT <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"RBIT V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_REV16_REG_VEC
notes: REV16 (vector)
instruction: REV16
section: C7.3.193
page: C7-1093
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: REV16 <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"REV16 V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_REV32_REG_VEC
notes: REV32 (vector)
instruction: REV32
section: C7.3.194
page: C7-1095
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: REV32 <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"REV32 V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_REV64_REG
instruction: REV64
section: C7.3.195
page: C7-1097
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: REV64 <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"REV64 V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_RSHRN_SHIFT_IMM
instance-num: 1
qualifier: Q==0
instruction: RSHRN
section: C7.3.196
page: C7-1099
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: RSHRN <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"RSHRN V%d.%s, V%d.%s, #%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),simd_rshift1(packet->immh.Value(),packet->immb.Value()).c_str());

instance-name: SIMD_RSHRN_SHIFT_IMM
instance-num: 2
qualifier: Q==1
instruction: RSHRN
section: C7.3.196
page: C7-1099
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: RSHRN2 <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"RSHRN2 V%d.%s, V%d.%s, #%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),simd_rshift1(packet->immh.Value(),packet->immb.Value()).c_str());

instance-name: SIMD_RSUBHN
instance-num: 1
qualifier: Q==0
instruction: RSUBHN
section: C7.3.197
page: C7-1101
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: RSUBHN <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta> 
printf:   sprintf(tbuf,"RSUBHN V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_RSUBHN
instance-num: 2
qualifier: Q==1
instruction: RSUBHN
section: C7.3.197
page: C7-1101
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: RSUBHN2 <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta> (Q==1)
printf:   sprintf(tbuf,"RSUBHN2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_SABA
instruction: SABA
section: C7.3.198
page: C7-1103
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: SABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SABA V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SABAL
instance-num: 1
qualifier: Q==0
instruction: SABAL
section: C7.3.199
page: C7-1104
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SABAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"SABAL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SABAL
instance-num: 2
qualifier: Q==1
instruction: SABAL
section: C7.3.199
page: C7-1104
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SABAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"SABAL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SABD
instruction: SABD
section: C7.3.200
page: C7-1106
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: SABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SABD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SABDL
instance-num: 1
qualifier: Q==0
instruction: SABDL
section: C7.3.201
page: C7-1107
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SABDL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"SABDL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SABDL
instance-num: 2
qualifier: Q==1
instruction: SABDL
section: C7.3.201
page: C7-1107
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SABDL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"SABDL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SADALP_REG
instruction: SADALP
section: C7.3.202
page: C7-1109
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: SADALP <Vd>.<Ta>, <Vn>.<Tb>
printf:   sprintf(tbuf,"SADALP V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SADDL
instance-num: 1
qualifier: Q==0
instruction: SADDL
section: C7.3.203
page: C7-1111
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SADDL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"SADDL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SADDL
instance-num: 2
qualifier: Q==1
instruction: SADDL
section: C7.3.203
page: C7-1111
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SADDL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"SADDL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SADDLP_REG
instruction: SADDLP
section: C7.3.204
page: C7-1113
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: SADDLP <Vd>.<Ta>, <Vn>.<Tb>
printf:   sprintf(tbuf,"SADDLP V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SADDLV
instruction: SADDLV
section: C7.3.205
page: C7-1115
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: SADDLV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"SADDLV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SADDW
instance-num: 1
qualifier: Q==0
instruction: SADDW
section: C7.3.206
page: C7-1116
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SADDW <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"SADDW V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SADDW
instance-num: 2
qualifier: Q==1
instruction: SADDW
section: C7.3.206
page: C7-1116
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SADDW2 <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"SADDW2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SCVTF_SHIFT_IMM_SCALAR_VEC_FIXED
notes: SCVTF (vector, fixed-point)
instruction: SCVTF
section: C7.3.207
page: C7-1118
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SCVTF <V><d>, <V><n>, #<fbits>
printf:   sprintf(tbuf,"SCVTF %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SIMD_SCVTF_SHIFT_IMM_VEC_VEC_FIXED
notes: SCVTF (vector, fixed-point)
instruction: SCVTF
section: C7.3.207
page: C7-1118
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SCVTF <Vd>.<T>, <Vn>.<T>, #<fbits>
printf:   sprintf(tbuf,"SCVTF V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SIMD_SCVTF_REG_SCALAR_VEC
notes: SCVTF (vector, integer)
instruction: SCVTF
section: C7.3.208
page: C7-1120
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SCVTF <V><d>, <V><n>
printf:   sprintf(tbuf,"SCVTF %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_SCVTF_REG_VEC_VEC
notes: SCVTF (vector, integer)
instruction: SCVTF
section: C7.3.208
page: C7-1120
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SCVTF <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"SCVTF V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SCVTF_SINGLE_TO_SP_FP_FIXED_32
notes: SCVTF (scalar, fixed-point)
instruction: SCVTF
section: C7.3.209
page: C7-1122
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: SCVTF <Sd>, <Wn>, #<fbits>
printf:   sprintf(tbuf,"SCVTF S%d, %s, #%u\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),true).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SCVTF_TO_DP_FP_FIXED_32
notes: SCVTF (scalar, fixed-point)
instruction: SCVTF
section: C7.3.209
page: C7-1122
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: SCVTF <Dd>, <Wn>, #<fbits>
printf:   sprintf(tbuf,"SCVTF D%d, %s, #%u\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),true).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SCVTF_SINGLE_TO_SP_FP_FIXED_64
notes: SCVTF (scalar, fixed-point)
instruction: SCVTF
section: C7.3.209
page: C7-1122
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: SCVTF <Sd>, <Xn>, #<fbits>
printf:   sprintf(tbuf,"SCVTF S%d, %s, #%u\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SCVTF_TO_DP_FP_FIXED_64
notes: SCVTF (scalar, fixed-point)
instruction: SCVTF
section: C7.3.209
page: C7-1122
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: SCVTF <Dd>, <Xn>, #<fbits>
printf:   sprintf(tbuf,"SCVTF D%d, %s, #%u\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SCVTF_SINGLE_TO_SP_FP_32
notes: SCVTF (scalar, integer)
instruction: SCVTF
section: C7.3.210
page: C7-1124
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: SCVTF <Sd>, <Wn>
printf:   sprintf(tbuf,"SCVTF S%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: SCVTF_TO_DP_FP_32
notes: SCVTF (scalar, integer)
instruction: SCVTF
section: C7.3.210
page: C7-1124
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: SCVTF <Dd>, <Wn>
printf:   sprintf(tbuf,"SCVTF D%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: SCVTF_SINGLE_TO_SP_FP_64
notes: SCVTF (scalar, integer)
instruction: SCVTF
section: C7.3.210
page: C7-1124
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: SCVTF <Sd>, <Xn>
printf:   sprintf(tbuf,"SCVTF S%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: SCVTF_TO_DP_FP_64
notes: SCVTF (scalar, integer)
instruction: SCVTF
section: C7.3.210
page: C7-1124
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: SCVTF <Dd>, <Xn>
printf:   sprintf(tbuf,"SCVTF D%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: SHA1C_REG
instruction: SHA1C
section: C7.3.211
page: C7-1126
destination operands: 
source operands: <Sn>,<Vm>
assembly: SHA1C <Qd>, <Sn>, <Vm>.4S
printf:   sprintf(tbuf,"SHA1C Q%d, S%d, V%d.4S\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SHA1H_REG
instruction: SHA1H
section: C7.3.212
page: C7-1127
destination operands: <Sd>
source operands: <Sn>
assembly: SHA1H <Sd>, <Sn>
printf:   sprintf(tbuf,"SHA1H S%d, S%d\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SHA1M_REG
instruction: SHA1M
section: C7.3.213
page: C7-1128
destination operands: 
source operands: <Sn>,<Vm>
assembly: SHA1M <Qd>, <Sn>, <Vm>.4S
printf:   sprintf(tbuf,"SHA1M Q%d, S%d, V%d.4S\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SHA1P_REG
instruction: SHA1P
section: C7.3.214
page: C7-1129
destination operands: 
source operands: <Sn>,<Vm>
assembly: SHA1P <Qd>, <Sn>, <Vm>.4S
printf:   sprintf(tbuf,"SHA1P Q%d, S%d, V%d.4S\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SHA1SU0_REG
instruction: SHA1SU0
section: C7.3.215
page: C7-1130
destination operands: <Vd>
source operands: <Vm>,<Vn>
assembly: SHA1SU0 <Vd>.4S, <Vn>.4S, <Vm>.4S
printf:   sprintf(tbuf,"SHA1SU0 V%d.4S, V%d.4S, V%d.4S\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SHA1SU1_REG
instruction: SHA1SU1
section: C7.3.216
page: C7-1131
destination operands: <Vd>
source operands: <Vn>
assembly: SHA1SU1 <Vd>.4S, <Vn>.4S
printf:   sprintf(tbuf,"SHA1SU1 V%d.4S, V%d.4S\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SHA256H2_REG
instruction: SHA256H2
section: C7.3.217
page: C7-1132
destination operands: 
source operands: <Vm>
assembly: SHA256H2 <Qd>, <Qn>, <Vm>.4S
printf:   sprintf(tbuf,"SHA256H2 Q%d, Q%d, V%d.4S\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SHA256H_REG
instruction: SHA256H
section: C7.3.218
page: C7-1133
destination operands: 
source operands: <Vm>
assembly: SHA256H <Qd>, <Qn>, <Vm>.4S
printf:   sprintf(tbuf,"SHA256H Q%d, Q%d, V%d.4S\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SHA256SU0_REG
instruction: SHA256SU0
section: C7.3.219
page: C7-1134
destination operands: <Vd>
source operands: <Vn>
assembly: SHA256SU0 <Vd>.4S, <Vn>.4S
printf:   sprintf(tbuf,"SHA256SU0 V%d.4S, V%d.4S\n",packet->Rd.Value(),packet->Rn.Value());

instance-name: SHA256SU1_REG
instruction: SHA256SU1
section: C7.3.220
page: C7-1135
destination operands: <Vd>
source operands: <Vm>,<Vn>
assembly: SHA256SU1 <Vd>.4S, <Vn>.4S, <Vm>.4S
printf:   sprintf(tbuf,"SHA256SU1 V%d.4S, V%d.4S, V%d.4S\n",packet->Rd.Value(),packet->Rn.Value(),packet->Rm.Value());

instance-name: SIMD_SHADD
instruction: SHADD
section: C7.3.221
page: C7-1136
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: SHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SHADD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SHL_SHIFT_IMM_SCALAR
instruction: SHL
section: C7.3.222
page: C7-1137
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SHL <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"SHL %s%u, %s%u, #%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simd_lshift_scalar(packet->immh.Value(),packet->immb.Value()).c_str());

instance-name: SIMD_SHL_SHIFT_IMM_VEC
instruction: SHL
section: C7.3.222
page: C7-1137
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SHL <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"SHL V%d.%s, V%d.%s, #%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),simd_lshift_vector(packet->immh.Value(),packet->immb.Value()).c_str());

instance-name: SIMD_SHLL_REG
instance-num: 1
qualifier: Q==0
instruction: SHLL
section: C7.3.223
page: C7-1139
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: SHLL <Vd>.<Ta>, <Vn>.<Tb>, #<shift>
printf:   sprintf(tbuf,"SHLL V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SHLL_REG
instance-num: 2
qualifier: Q==1
instruction: SHLL
section: C7.3.223
page: C7-1139
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: SHLL2 <Vd>.<Ta>, <Vn>.<Tb>, #<shift>
printf:   sprintf(tbuf,"SHLL2 V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SHRN_SHIFT_IMM
instance-num: 1
qualifier: Q==0
instruction: SHRN
section: C7.3.224
page: C7-1141
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: SHRN <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SHRN V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SHRN_SHIFT_IMM
instance-num: 2
qualifier: Q==1
instruction: SHRN
section: C7.3.224
page: C7-1141
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: SHRN2 <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SHRN2 V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SHSUB
instruction: SHSUB
section: C7.3.225
page: C7-1143
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: SHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SHSUB V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SLI_SHIFT_IMM_SCALAR
instruction: SLI
section: C7.3.226
page: C7-1144
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SLI <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"SLI %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<3));

instance-name: SIMD_SLI_SHIFT_IMM_VEC
instruction: SLI
section: C7.3.226
page: C7-1144
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SLI <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"SLI V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SMAX
instruction: SMAX
section: C7.3.227
page: C7-1146
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: SMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SMAX V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMAXP
instruction: SMAXP
section: C7.3.228
page: C7-1147
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: SMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SMAXP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMAXV
instruction: SMAXV
section: C7.3.229
page: C7-1148
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: SMAXV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"SMAXV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMIN
instruction: SMIN
section: C7.3.230
page: C7-1150
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: SMIN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SMIN V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMINP
instruction: SMINP
section: C7.3.231
page: C7-1151
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: SMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SMINP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMINV
instruction: SMINV
section: C7.3.232
page: C7-1152
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: SMINV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"SMINV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMLAL_VEC_ELEM
instance-num: 1
qualifier: Q==0
instruction: SMLAL
section: C7.3.233
page: C7-1154
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: SMLAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SMLAL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SMLAL_VEC_ELEM
instance-num: 2
qualifier: Q==1
instruction: SMLAL
section: C7.3.233
page: C7-1154
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: SMLAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SMLAL2 V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SMLAL_VEC
instance-num: 1
qualifier: Q==0
instruction: SMLAL
section: C7.3.234
page: C7-1156
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SMLAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"SMLAL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMLAL_VEC
instance-num: 2
qualifier: Q==1
notes: SMLAL2 (vector)
instruction: SMLAL
section: C7.3.234
page: C7-1156
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SMLAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"SMLAL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMLSL_VEC_ELEM
instance-num: 1
qualifier: Q==0
instruction: SMLSL
section: C7.3.235
page: C7-1158
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: SMLSL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SMLSL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SMLSL_VEC_ELEM
instance-num: 2
qualifier: Q==1
instruction: SMLSL
section: C7.3.235
page: C7-1158
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: SMLSL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SMLSL2 V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SMLSL_VEC
instance-num: 1
qualifier: Q==0
instruction: SMLSL
section: C7.3.236
page: C7-1160
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SMLSL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"SMLSL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMLSL_VEC
instance-num: 2
qualifier: Q==1
notes: SMLSL2 (vector)
instruction: SMLSL
section: C7.3.236
page: C7-1160
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SMLSL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"SMLSL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMOV_32
qualifier: Q = 0
notes: 32-bit variant 
instruction: SMOV
section: C7.3.237
page: C7-1162
destination operands: <Wd>,<Xd>
source operands: <Ts>,<Vn>
assembly: SMOV <Wd>, <Vn>.<Ts>[<index>]
printf:   sprintf(tbuf,"SMOV %s, V%d.%s[%s]\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex2(packet->imm5.Value(),packet->imm4.Value()).c_str());

instance-name: SIMD_SMOV_64
qualifier: Q = 1
notes: 64-bit variant 
instruction: SMOV
section: C7.3.237
page: C7-1162
destination operands: <Wd>,<Xd>
source operands: <Ts>,<Vn>
assembly: SMOV <Xd>, <Vn>.<Ts>[<index>]
printf:   sprintf(tbuf,"SMOV %s, V%d.%s[%s]\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex(packet->imm5.Value()).c_str());

instance-name: SIMD_SMULL_VEC_ELEM
instance-num: 1
qualifier: Q==0
instruction: SMULL
section: C7.3.238
page: C7-1164
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: SMULL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SMULL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SMULL_VEC_ELEM
instance-num: 2
qualifier: Q==1
instruction: SMULL
section: C7.3.238
page: C7-1164
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: SMULL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SMULL2 V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SMULL_VEC
instance-num: 1
qualifier: Q==0
instruction: SMULL
section: C7.3.239
page: C7-1166
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SMULL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"SMULL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SMULL_VEC
instance-num: 2
qualifier: Q==1
notes: SMULL2 (vector)
instruction: SMULL
section: C7.3.239
page: C7-1166
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SMULL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"SMULL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQABS_REG_SCALAR
instruction: SQABS
section: C7.3.240
page: C7-1168
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SQABS <V><d>, <V><n>
printf:   sprintf(tbuf,"SQABS %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_SQABS_REG_VEC
instruction: SQABS
section: C7.3.240
page: C7-1168
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SQABS <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"SQABS V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQADD_SCALAR
instruction: SQADD
section: C7.3.241
page: C7-1170
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQADD <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"SQADD %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SQADD_VEC
instruction: SQADD
section: C7.3.241
page: C7-1170
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SQADD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQDMLAL_SCALAR_ELEM
instance-num: 1
instruction: SQDMLAL
section: C7.3.242
page: C7-1172
destination operands: <Va>,<Vd>
source operands: <Ta>,<Tb>,<Ts>,<Vb>,<Vm>,<Vn>
assembly: SQDMLAL <Va><d>, <Vb><n>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMLAL %s%u, %s%u, V%d.%s[%s]\n",(packet->size.Value()==1) ? "D" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "S" : "?",packet->Rn.Value(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMLAL_VEC_VEC_ELEM
instance-num: 1
qualifier: Q==0
instruction: SQDMLAL
section: C7.3.242
page: C7-1172
destination operands: <Va>,<Vd>
source operands: <Ta>,<Tb>,<Ts>,<Vb>,<Vm>,<Vn>
assembly: SQDMLAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMLAL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMLAL_VEC_VEC_ELEM
instance-num: 2
qualifier: Q==1
instruction: SQDMLAL
section: C7.3.242
page: C7-1172
destination operands: <Va>,<Vd>
source operands: <Ta>,<Tb>,<Ts>,<Vb>,<Vm>,<Vn>
assembly: SQDMLAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMLAL2 V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMLAL_SCALAR_VEC
instance-num: 1
instruction: SQDMLAL
section: C7.3.243
page: C7-1175
destination operands: <Vd>
source operands: <Ta>,<Vn>,<Vm>
assembly: SQDMLAL <Va><d>, <Vb><n>, <Vb><m>
printf:   sprintf(tbuf,"SQDMLAL %s%u, %s%u, %s%s\n",(packet->size.Value()==1) ? "D" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "S" : "?",packet->Rn.Value(),(packet->size.Value()==1) ? "S" : "?",ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SQDMLAL_VEC_VEC
instance-num: 1
qualifier: Q==0
instruction: SQDMLAL
section: C7.3.243
page: C7-1175
destination operands: <Vd>
source operands: <Ta>,<Vn>,<Vm>
assembly: SQDMLAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>
printf:   sprintf(tbuf,"SQDMLAL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQDMLAL_VEC_VEC
instance-num: 2
qualifier: Q==1
instruction: SQDMLAL
section: C7.3.243
page: C7-1175
destination operands: <Vd>
source operands: <Ta>,<Vn>,<Vm>
assembly: SQDMLAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>
printf:   sprintf(tbuf,"SQDMLAL2 V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQDMLSL_SCALAR_ELEM
instance-num: 1
instruction: SQDMLSL
section: C7.3.244
page: C7-1178
destination operands: <Va>,<Vd>
source operands: <Ta>,<Tb>,<Ts>,<Vb>,<Vm>,<Vn>
assembly: SQDMLSL <Va><d>, <Vb><n>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMLSL %s%u, %s%u, V%d.%s[%s]\n",(packet->size.Value()==1) ? "D" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "S" : "?",packet->Rn.Value(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMLSL_VEC_VEC_ELEM
instance-num: 1
qualifier: Q==0
instruction: SQDMLSL
section: C7.3.244
page: C7-1178
destination operands: <Va>,<Vd>
source operands: <Ta>,<Tb>,<Ts>,<Vb>,<Vm>,<Vn>
assembly: SQDMLSL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMLSL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMLSL_VEC_VEC_ELEM
instance-num: 2
qualifier: Q==1
instruction: SQDMLSL
section: C7.3.244
page: C7-1178
destination operands: <Va>,<Vd>
source operands: <Ta>,<Tb>,<Ts>,<Vb>,<Vm>,<Vn>
assembly: SQDMLSL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMLSL2 V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMLSL_SCALAR_VEC
instance-num: 1
instruction: SQDMLSL
section: C7.3.245
page: C7-1181
destination operands: <Vd>
source operands: <Ta>,<Vn>,<Vm>
assembly: SQDMLSL <Va><d>, <Vb><n>, <Vb><m>
printf:   sprintf(tbuf,"SQDMLSL %s%u, %s%u, %s%s\n",(packet->size.Value()==1) ? "D" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "S" : "?",packet->Rn.Value(),(packet->size.Value()==1) ? "S" : "?",ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SQDMLSL_VEC_VEC
instance-num: 1
qualifier: Q==0
instruction: SQDMLSL
section: C7.3.245
page: C7-1181
destination operands: <Vd>
source operands: <Ta>,<Vn>,<Vm>
assembly: SQDMLSL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>
printf:   sprintf(tbuf,"SQDMLSL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQDMLSL_VEC_VEC
instance-num: 2
qualifier: Q==1
instruction: SQDMLSL
section: C7.3.245
page: C7-1181
destination operands: <Vd>
source operands: <Ta>,<Vn>,<Vm>
assembly: SQDMLSL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>
printf:   sprintf(tbuf,"SQDMLSL2 V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQDMULH_SCALAR_ELEM
notes: SQDMULH (by element)
instruction: SQDMULH
section: C7.3.246
page: C7-1184
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: SQDMULH <V><d>, <V><n>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMULH %s%u, %s%u, V%d.%s[%s]\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMULH_VEC_VEC_ELEM
notes: SQDMULH (by element)
instruction: SQDMULH
section: C7.3.246
page: C7-1184
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: SQDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMULH V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMULH_SCALAR_VEC
notes: SQDMULH (vector)
instruction: SQDMULH
section: C7.3.247
page: C7-1187
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQDMULH <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"SQDMULH %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SQDMULH_VEC_VEC
notes: SQDMULH (vector)
instruction: SQDMULH
section: C7.3.247
page: C7-1187
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SQDMULH V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQDMULL_SCALAR_ELEM
instance-num: 1
instruction: SQDMULL
section: C7.3.248
page: C7-1189
destination operands: <Va>,<Vd>
source operands: <Ta>,<Tb>,<Ts>,<Vb>,<Vm>,<Vn>
assembly: SQDMULL <Va><d>, <Vb><n>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMULL %s%u, %s%u, V%d.%s[%s]\n",(packet->size.Value()==1) ? "D" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "S" : "?",packet->Rn.Value(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMULL_VEC_VEC_ELEM
instance-num: 1
qualifier: Q==0
instruction: SQDMULL
section: C7.3.248
page: C7-1189
destination operands: <Va>,<Vd>
source operands: <Ta>,<Tb>,<Ts>,<Vb>,<Vm>,<Vn>
assembly: SQDMULL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMULL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMULL_VEC_VEC_ELEM
instance-num: 2
qualifier: Q==1
instruction: SQDMULL
section: C7.3.248
page: C7-1189
destination operands: <Va>,<Vd>
source operands: <Ta>,<Tb>,<Ts>,<Vb>,<Vm>,<Vn>
assembly: SQDMULL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQDMULL2 V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQDMULL_SCALAR_VEC
instance-num: 1
instruction: SQDMULL
section: C7.3.249
page: C7-1192
destination operands: <Vd>
source operands: <Ta>,<Vn>,<Vm>
assembly: SQDMULL <Va><d>, <Vb><n>, <Vb><m>
printf:   sprintf(tbuf,"SQDMULL %s%u, %s%u, %s%s\n",(packet->size.Value()==1) ? "D" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "S" : "?",packet->Rn.Value(),(packet->size.Value()==1) ? "S" : "?",ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SQDMULL_VEC_VEC
instance-num: 1
qualifier: Q==0
instruction: SQDMULL
section: C7.3.249
page: C7-1192
destination operands: <Vd>
source operands: <Ta>,<Vn>,<Vm>
assembly: SQDMULL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>
printf:   sprintf(tbuf,"SQDMULL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQDMULL_VEC_VEC
instance-num: 2
qualifier: Q==1
instruction: SQDMULL
section: C7.3.249
page: C7-1192
destination operands: <Vd>
source operands: <Ta>,<Vn>,<Vm>
assembly: SQDMULL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb>
printf:   sprintf(tbuf,"SQDMULL2 V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQNEG_REG_SCALAR
instruction: SQNEG
section: C7.3.250
page: C7-1194
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SQNEG <V><d>, <V><n>
printf:   sprintf(tbuf,"SQNEG %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_SQNEG_REG_VEC
instruction: SQNEG
section: C7.3.250
page: C7-1194
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SQNEG <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"SQNEG V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQRDMULH_SCALAR_ELEM
notes: SQRDMULH (by element)
instruction: SQRDMULH
section: C7.3.251
page: C7-1196
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: SQRDMULH <V><d>, <V><n>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQRDMULH %s%u, %s%u, V%d.%s[%s]\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQRDMULH_VEC_VEC_ELEM
notes: SQRDMULH (by element)
instruction: SQRDMULH
section: C7.3.251
page: C7-1196
destination operands: <Vd>
source operands: <T>,<Ts>,<V>,<Vm>,<Vn>
assembly: SQRDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"SQRDMULH V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_SQRDMULH_SCALAR_VEC
notes: SQRDMULH (vector)
instruction: SQRDMULH
section: C7.3.252
page: C7-1199
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQRDMULH <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"SQRDMULH %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SQRDMULH_VEC_VEC
notes: SQRDMULH (vector)
instruction: SQRDMULH
section: C7.3.252
page: C7-1199
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQRDMULH <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SQRDMULH V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQRSHL_SCALAR
instruction: SQRSHL
section: C7.3.253
page: C7-1201
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQRSHL <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"SQRSHL %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SQRSHL_VEC
instruction: SQRSHL
section: C7.3.253
page: C7-1201
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQRSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SQRSHL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQRSHRN_SHIFT_IMM_SCALAR
instance-num: 1
instruction: SQRSHRN
section: C7.3.254
page: C7-1203
destination operands: <Vd>
source operands: <Vn>
assembly: SQRSHRN <Vb><d>, <Va><n>, #<shift>
printf:   sprintf(tbuf,"SQRSHRN %s%u, %s%u, #%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQRSHRN_SHIFT_IMM_VEC
instance-num: 1
qualifier: Q==0
instruction: SQRSHRN
section: C7.3.254
page: C7-1203
destination operands: <Vd>
source operands: <Vn>
assembly: SQRSHRN <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SQRSHRN V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQRSHRN_SHIFT_IMM_VEC
instance-num: 2
qualifier: Q==1
instruction: SQRSHRN
section: C7.3.254
page: C7-1203
destination operands: <Vd>
source operands: <Vn>
assembly: SQRSHRN2 <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SQRSHRN2 V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQRSHRUN_SHIFT_IMM_SCALAR
instance-num: 1
instruction: SQRSHRUN
section: C7.3.255
page: C7-1206
destination operands: <Vd>
source operands: <Vn>
assembly: SQRSHRUN <Vb><d>, <Va><n>, #<shift>
printf:   sprintf(tbuf,"SQRSHRUN %s%u, %s%u, #%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQRSHRUN_SHIFT_IMM_VEC
instance-num: 1
qualifier: Q==0
instruction: SQRSHRUN
section: C7.3.255
page: C7-1206
destination operands: <Vd>
source operands: <Vn>
assembly: SQRSHRUN <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SQRSHRUN V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQRSHRUN_SHIFT_IMM_VEC
instance-num: 2
qualifier: Q==1
instruction: SQRSHRUN
section: C7.3.255
page: C7-1206
destination operands: <Vd>
source operands: <Vn>
assembly: SQRSHRUN2 <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SQRSHRUN2 V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQSHL_SHIFT_IMM_SCALAR
notes: SQSHL (immediate)
instruction: SQSHL
section: C7.3.256
page: C7-1209
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SQSHL <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"SQSHL %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SQSHL_SHIFT_IMM_VEC
notes: SQSHL (immediate)
instruction: SQSHL
section: C7.3.256
page: C7-1209
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SQSHL <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"SQSHL V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SQSHL_REG_SCALAR
notes: SQSHL (register)
instruction: SQSHL
section: C7.3.257
page: C7-1212
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQSHL <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"SQSHL %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SQSHL_REG_VEC
notes: SQSHL (register)
instruction: SQSHL
section: C7.3.257
page: C7-1212
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SQSHL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQSHLU_SHIFT_IMM_SCALAR
instruction: SQSHLU
section: C7.3.258
page: C7-1214
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SQSHLU <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"SQSHLU %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SQSHLU_SHIFT_IMM_VEC
instruction: SQSHLU
section: C7.3.258
page: C7-1214
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SQSHLU <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"SQSHLU V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SQSHRN_SHIFT_IMM_SCALAR
instance-num: 1
instruction: SQSHRN
section: C7.3.259
page: C7-1217
destination operands: <Vd>
source operands: <Vn>
assembly: SQSHRN <Vb><d>, <Va><n>, #<shift>
printf:   sprintf(tbuf,"SQSHRN %s%u, %s%u, #%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQSHRN_SHIFT_IMM_VEC
instance-num: 1
qualifier: Q==0
instruction: SQSHRN
section: C7.3.259
page: C7-1217
destination operands: <Vd>
source operands: <Vn>
assembly: SQSHRN <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SQSHRN V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQSHRN_SHIFT_IMM_VEC
instance-num: 2
qualifier: Q==1
instruction: SQSHRN
section: C7.3.259
page: C7-1217
destination operands: <Vd>
source operands: <Vn>
assembly: SQSHRN2 <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SQSHRN2 V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQSHRUN_SHIFT_IMM_SCALAR
instance-num: 1
instruction: SQSHRUN
section: C7.3.260
page: C7-1220
destination operands: <Vd>
source operands: <Vn>
assembly: SQSHRUN <Vb><d>, <Va><n>, #<shift>
printf:   sprintf(tbuf,"SQSHRUN %s%u, %s%u, #%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQSHRUN_SHIFT_IMM_VEC
instance-num: 1
qualifier: Q==0
instruction: SQSHRUN
section: C7.3.260
page: C7-1220
destination operands: <Vd>
source operands: <Vn>
assembly: SQSHRUN <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SQSHRUN V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQSHRUN_SHIFT_IMM_VEC
instance-num: 2
qualifier: Q==1
instruction: SQSHRUN
section: C7.3.260
page: C7-1220
destination operands: <Vd>
source operands: <Vn>
assembly: SQSHRUN2 <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"SQSHRUN2 V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SQSUB_SCALAR
instruction: SQSUB
section: C7.3.261
page: C7-1223
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQSUB <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"SQSUB %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SQSUB_VEC
instruction: SQSUB
section: C7.3.261
page: C7-1223
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SQSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SQSUB V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SQXTN_REG_SCALAR
instance-num: 1
instruction: SQXTN
section: C7.3.262
page: C7-1225
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: SQXTN <Vb><d>, <Va><n>
printf:   sprintf(tbuf,"SQXTN %s%u, %s%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value());

instance-name: SIMD_SQXTN_REG_VEC
instance-num: 1
qualifier: Q==0
instruction: SQXTN
section: C7.3.262
page: C7-1225
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: SQXTN <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"SQXTN V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_SQXTN_REG_VEC
instance-num: 2
qualifier: Q==1
instruction: SQXTN
section: C7.3.262
page: C7-1225
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: SQXTN2 <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"SQXTN2 V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_SQXTUN_REG_SCALAR
instance-num: 1
instruction: SQXTUN
section: C7.3.263
page: C7-1227
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: SQXTUN <Vb><d>, <Va><n>
printf:   sprintf(tbuf,"SQXTUN %s%u, %s%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value());

instance-name: SIMD_SQXTUN_REG_VEC
instance-num: 1
qualifier: Q==0
instruction: SQXTUN
section: C7.3.263
page: C7-1227
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: SQXTUN <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"SQXTUN V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_SQXTUN_REG_VEC
instance-num: 2
qualifier: Q==1
instruction: SQXTUN
section: C7.3.263
page: C7-1227
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: SQXTUN2 <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"SQXTUN2 V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_SRHADD
instruction: SRHADD
section: C7.3.264
page: C7-1229
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: SRHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SRHADD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SRI_SHIFT_IMM_SCALAR
instruction: SRI
section: C7.3.265
page: C7-1230
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SRI <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"SRI %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SRI_SHIFT_IMM_VEC
instruction: SRI
section: C7.3.265
page: C7-1230
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: SRI <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"SRI V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SRSHL_SCALAR
instruction: SRSHL
section: C7.3.266
page: C7-1232
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SRSHL <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"SRSHL %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SRSHL_VEC
instruction: SRSHL
section: C7.3.266
page: C7-1232
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SRSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SRSHL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SRSHR_SHIFT_IMM_SCALAR
instruction: SRSHR
section: C7.3.267
page: C7-1234
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SRSHR <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"SRSHR %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SRSHR_SHIFT_IMM_VEC
instruction: SRSHR
section: C7.3.267
page: C7-1234
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SRSHR <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"SRSHR V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SRSRA_SHIFT_IMM_SCALAR
instruction: SRSRA
section: C7.3.268
page: C7-1236
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SRSRA <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"SRSRA %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SRSRA_SHIFT_IMM_VEC
instruction: SRSRA
section: C7.3.268
page: C7-1236
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SRSRA <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"SRSRA V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SSHL_SCALAR
instruction: SSHL
section: C7.3.269
page: C7-1238
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SSHL <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"SSHL %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SSHL_VEC
instruction: SSHL
section: C7.3.269
page: C7-1238
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: SSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SSHL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SSHLL_SHIFT_IMM
instance-num: 1
qualifier: Q==0
instruction: SSHLL
section: C7.3.270
page: C7-1240
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: SSHLL <Vd>.<Ta>, <Vn>.<Tb>, #<shift>
printf:   sprintf(tbuf,"SSHLL V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SSHLL_SHIFT_IMM
instance-num: 2
qualifier: Q==1
instruction: SSHLL
section: C7.3.270
page: C7-1240
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: SSHLL2 <Vd>.<Ta>, <Vn>.<Tb>, #<shift>
printf:   sprintf(tbuf,"SSHLL2 V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_SSHR_SHIFT_IMM_SCALAR
instruction: SSHR
section: C7.3.271
page: C7-1242
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SSHR <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"SSHR %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SSHR_SHIFT_IMM_VEC
instruction: SSHR
section: C7.3.271
page: C7-1242
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SSHR <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"SSHR V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SSRA_SHIFT_IMM_SCALAR
instruction: SSRA
section: C7.3.272
page: C7-1244
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SSRA <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"SSRA %s%u, %s%u, #%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simd_rshift1(packet->immh.Value(),packet->immb.Value()).c_str());

instance-name: SIMD_SSRA_SHIFT_IMM_VEC
instruction: SSRA
section: C7.3.272
page: C7-1244
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SSRA <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"SSRA V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_SSUBL
instance-num: 1
qualifier: Q==0
instruction: SSUBL
section: C7.3.273
page: C7-1246
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SSUBL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"SSUBL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SSUBL
instance-num: 2
qualifier: Q==1
instruction: SSUBL
section: C7.3.273
page: C7-1246
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SSUBL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"SSUBL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SSUBW
instance-num: 1
qualifier: Q==0
instruction: SSUBW
section: C7.3.274
page: C7-1248
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SSUBW <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"SSUBW V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SSUBW
instance-num: 2
qualifier: Q==1
instruction: SSUBW
section: C7.3.274
page: C7-1248
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SSUBW2 <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"SSUBW2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_ST1_ONE_REG_MULT_STRUCT
instance-num: 1
qualifier: opcode = 0111
notes: ST1 (multiple structures) (No offset)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"ST1  V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_TWO_REG_MULT_STRUCT
instance-num: 1
qualifier: opcode = 1010
notes: ST1 (multiple structures) (No offset)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"ST1  V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_THREE_REG_MULT_STRUCT
instance-num: 1
qualifier: opcode = 0110
notes: ST1 (multiple structures) (No offset)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"ST1  V%d.%s, V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_FOUR_REG_MULT_STRUCT
instance-num: 1
qualifier: opcode = 0010
notes: ST1 (multiple structures) (No offset)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"ST1  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_ONE_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 11111, opcode = 0111
notes: ST1 (multiple structures) (Post-index)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST1  V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST1_IMM_ONE_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm = 11111, opcode = 0111
notes: ST1 (multiple structures) (Post-index)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"ST1  V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 48 : 24));

instance-name: SIMD_ST1_TWO_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 11111, opcode = 1010
notes: ST1 (multiple structures) (Post-index)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST1  V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST1_IMM_TWO_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm = 11111, opcode = 1010
notes: ST1 (multiple structures) (Post-index)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"ST1  V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 64 : 32));

instance-name: SIMD_ST1_THREE_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 11111, opcode = 0110
notes: ST1 (multiple structures) (Post-index)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST1  V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST1_IMM_THREE_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm = 11111, opcode = 0110
notes: ST1 (multiple structures) (Post-index)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"ST1  V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 16 : 8));

instance-name: SIMD_ST1_FOUR_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 11111, opcode = 0010
notes: ST1 (multiple structures) (Post-index)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST1  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST1_IMM_FOUR_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm = 11111, opcode = 0010
notes: ST1 (multiple structures) (Post-index)
instruction: ST1
section: C7.3.275
page: C7-1250
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>,<imm>
assembly: ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"ST1  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 32 : 16));

instance-name: SIMD_ST1_SINGLE_STRUCT_8
qualifier: opcode = 000
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.B }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST1  V%d.B [%u], [%s]\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_IMM_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm = 11111, opcode = 000
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.B }[<index>], [<Xn|SP>], #1
printf:   sprintf(tbuf,"ST1  V%d.B [%u], [%s], #1\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_REG_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm != 11111, opcode = 000
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.B }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST1  V%d.B [%u], [%s], %s\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST1_SINGLE_STRUCT_64
qualifier: opcode = 100, S = 0, size = 01
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.D }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST1  V%d.D [%u], [%s]\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_IMM_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm = 11111, opcode = 100, S = 0, size = 01
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.D }[<index>], [<Xn|SP>], #8
printf:   sprintf(tbuf,"ST1  V%d.D [%u], [%s], #8\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_REG_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm != 11111, opcode = 100, S = 0, size = 01
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.D }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST1  V%d.D [%u], [%s], %s\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST1_SINGLE_STRUCT_16
qualifier: opcode = 010, size = x0
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.H }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST1  V%d.H [%u], [%s]\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_IMM_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm = 11111, opcode = 010, size = x0
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.H }[<index>], [<Xn|SP>], #2
printf:   sprintf(tbuf,"ST1  V%d.H [%u], [%s], #2\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_REG_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm != 11111, opcode = 010, size = x0
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.H }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST1  V%d.H [%u], [%s], %s\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST1_SINGLE_STRUCT_32
qualifier: opcode = 100, size = 00
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.S }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST1  V%d.S [%u], [%s]\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_IMM_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm = 11111, opcode = 100, size = 00
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.S }[<index>], [<Xn|SP>], #4
printf:   sprintf(tbuf,"ST1  V%d.S [%u], [%s], #4\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST1_REG_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm != 11111, opcode = 100, size = 00
notes: ST1 (single structure)
instruction: ST1
section: C7.3.276
page: C7-1253
destination operands: 
source operands: <Vt>,<Xm>,<Xn|SP>
assembly: ST1 { <Vt>.S }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST1  V%d.S [%u], [%s], %s\n",packet->Rt.Value(),simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST2_OFF_MULT_STRUCT
instance-num: 1
notes: ST2 (multiple structures) (No offset)
instruction: ST2
section: C7.3.277
page: C7-1256
destination operands: 
source operands: <T>,<Vt2>,<Vt>,<Xn|SP>
assembly: ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"ST2  V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST2_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 0x1f
notes: ST2 (multiple structures) (Post-index)
instruction: ST2
section: C7.3.277
page: C7-1256
destination operands: 
source operands: <T>,<Vt2>,<Vt>,<Xn|SP>
assembly: ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST2  V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST2_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm == 0x1f
notes: ST2 (multiple structures) (Post-index)
instruction: ST2
section: C7.3.277
page: C7-1256
destination operands: 
source operands: <T>,<Vt2>,<Vt>,<Xn|SP>
assembly: ST2 { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"ST2  V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 32 : 16));

instance-name: SIMD_ST2_SINGLE_STRUCT_8
qualifier: opcode = 000
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST2  V%d.B, V%d.B [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST2_IMM_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm = 11111, opcode = 000
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], #2
printf:   sprintf(tbuf,"ST2  V%d.B, V%d.B [%u], [%s], #2\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST2_REG_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm != 11111, opcode = 000
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.B, <Vt2>.B }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST2  V%d.B, V%d.B [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST2_SINGLE_STRUCT_64
qualifier: opcode = 100, S = 0, size = 01
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST2  V%d.D, V%d.D [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST2_IMM_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm = 11111, opcode = 100, S = 0, size = 01
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], #16
printf:   sprintf(tbuf,"ST2  V%d.D, V%d.D [%u], [%s], #16\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST2_REG_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm != 11111, opcode = 100, S = 0, size = 01
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.D, <Vt2>.D }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST2  V%d.D, V%d.D [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST2_SINGLE_STRUCT_16
qualifier: opcode = 010, size = x0
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST2  V%d.H, V%d.H [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST2_IMM_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm = 11111, opcode = 010, size = x0
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>], #4
printf:   sprintf(tbuf,"ST2  V%d.H, V%d.H [%u], [%s], #4\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST2_REG_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm != 11111, opcode = 010, size = x0
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.H, <Vt2>.H }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST2  V%d.H, V%d.H [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST2_SINGLE_STRUCT_32
qualifier: opcode = 100, size = 00
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST2  V%d.S, V%d.S [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST2_IMM_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm = 11111, opcode = 100, size = 00
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>], #8
printf:   sprintf(tbuf,"ST2  V%d.S, V%d.S [%u], [%s], #8\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST2_REG_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm != 11111, opcode = 100, size = 00
notes: ST2 (single structure)
instruction: ST2
section: C7.3.278
page: C7-1259
destination operands: 
source operands: <Vt2>,<Vt>,<Xm>,<Xn|SP>
assembly: ST2 { <Vt>.S, <Vt2>.S }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST2  V%d.S, V%d.S [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST3_OFF_MULT_STRUCT
instance-num: 1
notes: ST3 (multiple structures) (No offset)
instruction: ST3
section: C7.3.279
page: C7-1262
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt>,<Xn|SP>
assembly: ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"ST3  V%d.%s, V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST3_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 0x1f
notes: ST3 (multiple structures) (Post-index)
instruction: ST3
section: C7.3.279
page: C7-1262
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt>,<Xn|SP>
assembly: ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST3  V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST3_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm == 0x1f
notes: ST3 (multiple structures) (Post-index)
instruction: ST3
section: C7.3.279
page: C7-1262
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt>,<Xn|SP>
assembly: ST3 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"ST3  V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 48 : 24));

instance-name: SIMD_ST3_SINGLE_STRUCT_8
qualifier: opcode = 001
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST3  V%d.B, V%d.B, V%d.B [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST3_IMM_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm = 11111, opcode = 001
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], #3
printf:   sprintf(tbuf,"ST3  V%d.B, V%d.B, V%d.B [%u], [%s], #3\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST3_REG_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm != 11111, opcode = 001
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.B, <Vt2>.B, <Vt3>.B }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST3  V%d.B, V%d.B, V%d.B [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST3_SINGLE_STRUCT_64
qualifier: opcode = 101, S = 0, size = 01
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST3  V%d.D, V%d.D, V%d.D [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST3_IMM_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm = 11111, opcode = 101, S = 0, size = 01
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>], #24
printf:   sprintf(tbuf,"ST3  V%d.D, V%d.D, V%d.D [%u], [%s], #24\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST3_REG_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm != 11111, opcode = 101, S = 0, size = 01
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.D, <Vt2>.D, <Vt3>.D }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST3  V%d.D, V%d.D, V%d.D [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST3_SINGLE_STRUCT_16
qualifier: opcode = 011, size = x0
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST3  V%d.H, V%d.H, V%d.H [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST3_IMM_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm = 11111, opcode = 011, size = x0
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], #6
printf:   sprintf(tbuf,"ST3  V%d.H, V%d.H, V%d.H [%u], [%s], #6\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST3_REG_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm != 11111, opcode = 011, size = x0
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.H, <Vt2>.H, <Vt3>.H }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST3  V%d.H, V%d.H, V%d.H [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST3_SINGLE_STRUCT_32
qualifier: opcode = 101, size = 00
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST3  V%d.S, V%d.S, V%d.S [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST3_IMM_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm = 11111, opcode = 101, size = 00
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>], #12
printf:   sprintf(tbuf,"ST3  V%d.S, V%d.S, V%d.S [%u], [%s], #12\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST3_REG_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm != 11111, opcode = 101, size = 00
notes: ST3 (single structure)
instruction: ST3
section: C7.3.280
page: C7-1265
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt>,<Xm>,<Xn|SP>
assembly: ST3 { <Vt>.S, <Vt2>.S, <Vt3>.S }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST3  V%d.S, V%d.S, V%d.S [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST4_OFF_MULT_STRUCT
instance-num: 1
notes: ST4 (multiple structures) (No offset)
instruction: ST4
section: C7.3.281
page: C7-1268
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>
assembly: ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>]
printf:   sprintf(tbuf,"ST4  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s]\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST4_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm != 0x1f
notes: ST4 (multiple structures) (Post-index)
instruction: ST4
section: C7.3.281
page: C7-1268
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>
assembly: ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST4  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %s\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST4_REG_OFF_MULT_POST_STRUCT
instance-num: 2
qualifier: Rm == 0x1f
notes: ST4 (multiple structures) (Post-index)
instruction: ST4
section: C7.3.281
page: C7-1268
destination operands: 
source operands: <T>,<Vt2>,<Vt3>,<Vt4>,<Vt>
assembly: ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <imm>
printf:   sprintf(tbuf,"ST4  V%d.%s, V%d.%s, V%d.%s, V%d.%s , [%s], %u\n",packet->Rt.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 1) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 2) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->Rt.Value() + 3) % 32,Tparm(packet->size.Value(),packet->Q.Value()).c_str(),XnSP(packet->Rn.Value(),false).c_str(),(packet->Q.Value()==1 ? 64 : 32));

instance-name: SIMD_ST4_SINGLE_STRUCT_8
qualifier: opcode = 001
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST4  V%d.B, V%d.B, V%d.B, V%d.B [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST4_IMM_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm = 11111, opcode = 001
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>], #4
printf:   sprintf(tbuf,"ST4  V%d.B, V%d.B, V%d.B, V%d.B [%u], [%s], #4\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST4_REG_OFF_SINGLE_POST_STRUCT_8
qualifier: Rm != 11111, opcode = 001
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST4  V%d.B, V%d.B, V%d.B, V%d.B [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),packet->size.Value(),8),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST4_SINGLE_STRUCT_64
qualifier: opcode = 101, S = 0, size = 01
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST4  V%d.D, V%d.D, V%d.D, V%d.D [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST4_IMM_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm = 11111, opcode = 101, S = 0, size = 01
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], #32
printf:   sprintf(tbuf,"ST4  V%d.D, V%d.D, V%d.D, V%d.D [%u], [%s], #32\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST4_REG_OFF_SINGLE_POST_STRUCT_64
qualifier: Rm != 11111, opcode = 101, S = 0, size = 01
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST4  V%d.D, V%d.D, V%d.D, V%d.D [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),0,0,64),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST4_SINGLE_STRUCT_16
qualifier: opcode = 011, size = x0
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST4  V%d.H, V%d.H, V%d.H, V%d.H [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST4_IMM_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm = 11111, opcode = 011, size = x0
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], #8
printf:   sprintf(tbuf,"ST4  V%d.H, V%d.H, V%d.H, V%d.H [%u], [%s], #8\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST4_REG_OFF_SINGLE_POST_STRUCT_16
qualifier: Rm != 11111, opcode = 011, size = x0
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST4  V%d.H, V%d.H, V%d.H, V%d.H [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),(packet->size.Value()>>1)&1,16),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_ST4_SINGLE_STRUCT_32
qualifier: opcode = 101, size = 00
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>]
printf:   sprintf(tbuf,"ST4  V%d.S, V%d.S, V%d.S, V%d.S [%u], [%s]\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST4_IMM_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm = 11111, opcode = 101, size = 00
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], #16
printf:   sprintf(tbuf,"ST4  V%d.S, V%d.S, V%d.S, V%d.S [%u], [%s], #16\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str());

instance-name: SIMD_ST4_REG_OFF_SINGLE_POST_STRUCT_32
qualifier: Rm != 11111, opcode = 101, size = 00
notes: ST4 (single structure)
instruction: ST4
section: C7.3.282
page: C7-1271
destination operands: 
source operands: <Vt2>,<Vt3>,<Vt4>,<Vt>,<Xm>,<Xn|SP>
assembly: ST4 { <Vt>.S, <Vt2>.S, <Vt3>.S, <Vt4>.S }[<index>], [<Xn|SP>], <Xm>
printf:   sprintf(tbuf,"ST4  V%d.S, V%d.S, V%d.S, V%d.S [%u], [%s], %s\n",packet->Rt.Value(),(packet->Rt.Value() + 1) % 32,(packet->Rt.Value() + 2) % 32,(packet->Rt.Value() + 3) % 32,simd_ld1_imm(packet->Q.Value(),packet->S.Value(),0,32),XnSP(packet->Rn.Value(),false).c_str(),XnXZR(packet->Rm.Value(),false).c_str());

instance-name: SIMD_STNP_OFF_64
qualifier: opc = 01
notes: STNP (SIMD&FP)
instruction: STNP
section: C7.3.283
page: C7-1274
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STNP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STNP D%d, D%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: SIMD_STNP_OFF_8_128
qualifier: opc = 10
notes: STNP (SIMD&FP)
instruction: STNP
section: C7.3.283
page: C7-1274
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STNP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STNP Q%d, Q%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 16);

instance-name: SIMD_STNP_OFF_32
qualifier: opc = 00
notes: STNP (SIMD&FP)
instruction: STNP
section: C7.3.283
page: C7-1274
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STNP <St1>, <St2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STNP S%d, S%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: SIMD_STP_REG_POST_64
instance-num: 1
qualifier: opc = 01
notes: STP (SIMD&FP) (Post-index)
instruction: STP
section: C7.3.284
page: C7-1276
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STP <Dt1>, <Dt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"STP D%d, D%d, [%s], #%lld\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: SIMD_STP_REG_POST_8_128
instance-num: 1
qualifier: opc = 10
notes: STP (SIMD&FP) (Post-index)
instruction: STP
section: C7.3.284
page: C7-1276
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STP <Qt1>, <Qt2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"STP Q%d, Q%d, [%s], #%lld\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 16);

instance-name: SIMD_STP_REG_POST_32
instance-num: 1
qualifier: opc = 00
notes: STP (SIMD&FP) (Post-index)
instruction: STP
section: C7.3.284
page: C7-1276
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STP <St1>, <St2>, [<Xn|SP>], #<imm>
printf:   sprintf(tbuf,"STP S%d, S%d, [%s], #%lld\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: SIMD_STP_REG_PRE_64
instance-num: 2
qualifier: opc = 01
notes: STP (SIMD&FP) (Pre-index)
instruction: STP
section: C7.3.284
page: C7-1276
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STP <Dt1>, <Dt2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"STP D%d, D%d, [%s, #%lld]!\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: SIMD_STP_REG_PRE_8_128
instance-num: 2
qualifier: opc = 10
notes: STP (SIMD&FP) (Pre-index)
instruction: STP
section: C7.3.284
page: C7-1276
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STP <Qt1>, <Qt2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"STP Q%d, Q%d, [%s, #%lld]!\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 16);

instance-name: SIMD_STP_REG_PRE_32
instance-num: 2
qualifier: opc = 00
notes: STP (SIMD&FP) (Pre-index)
instruction: STP
section: C7.3.284
page: C7-1276
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STP <St1>, <St2>, [<Xn|SP>, #<imm>]!
printf:   sprintf(tbuf,"STP S%d, S%d, [%s, #%lld]!\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: SIMD_STP_REG_OFF_64
instance-num: 3
qualifier: opc = 01
notes: STP (SIMD&FP) (Signed offset)
instruction: STP
section: C7.3.284
page: C7-1276
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STP <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STP D%d, D%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 8);

instance-name: SIMD_STP_REG_OFF_8_128
instance-num: 3
qualifier: opc = 10
notes: STP (SIMD&FP) (Signed offset)
instruction: STP
section: C7.3.284
page: C7-1276
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STP <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STP Q%d, Q%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 16);

instance-name: SIMD_STP_REG_OFF_32
instance-num: 3
qualifier: opc = 00
notes: STP (SIMD&FP) (Signed offset)
instruction: STP
section: C7.3.284
page: C7-1276
destination operands: 
source operands: <Dt1>,<Dt2>,<St1>,<St2>,<Xn|SP>,<imm>
assembly: STP <St1>, <St2>, [<Xn|SP>{, #<imm>}]
printf:   sprintf(tbuf,"STP S%d, S%d, [%s, #%lld]\n",packet->Rt.Value(),packet->Rt2.Value(),XnSP(packet->Rn.Value(),false).c_str(),SignExtend(packet->imm7.Value(),7) * 4);

instance-name: SIMD_STR_IMM_REG_PRE_8
qualifier: size = 00, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>,<Bt>
assembly: STR <Bt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"STR B%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_POST_8
qualifier: size = 00, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>,<Bt>
assembly: STR <Bt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"STR B%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_8
qualifier: size = 00, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>,<Bt>
assembly: STR <Bt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR B%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_STR_IMM_REG_PRE_64
qualifier: size = 11, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <Dt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"STR D%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_POST_64
qualifier: size = 11, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <Dt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"STR D%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_64
qualifier: size = 11, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <Dt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR D%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_STR_IMM_REG_PRE_16
qualifier: size = 01, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <Ht>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"STR H%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_POST_16
qualifier: size = 01, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <Ht>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"STR H%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_16
qualifier: size = 01, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <Ht>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR H%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_STR_IMM_REG_PRE_8_128
qualifier: size = 00, opc = 10
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <Qt>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"STR Q%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_POST_8_128
qualifier: size = 00, opc = 10
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <Qt>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"STR Q%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_8_128
qualifier: size = 00, opc = 10
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <Qt>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR Q%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_STR_IMM_REG_PRE_32
qualifier: size = 10, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <St>, [<Xn|SP>, #<simm>]!
printf:   sprintf(tbuf,"STR S%d, [%s, #%d]!\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_POST_32
qualifier: size = 10, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <St>, [<Xn|SP>], #<simm>
printf:   sprintf(tbuf,"STR S%d, [%s], #%d\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STR_IMM_REG_32
qualifier: size = 10, opc = 00
notes: STR immediate (SIMD&FP)
instruction: STR immediate
section: C7.3.285
page: C7-1279
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<pimm>,<simm>
assembly: STR <St>, [<Xn|SP>{, #<pimm>}]
printf:   sprintf(tbuf,"STR S%d, [%s, #%u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),decode_pimm(packet->imm12.Value(),packet->size.Value(),packet->opc.Value()));

instance-name: SIMD_STR_REG_OFF_8
qualifier: size = 00, opc = 00
notes: STR register (SIMD&FP)
instruction: STR register
section: C7.3.286
page: C7-1282
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Bt>,<Rm>
assembly: STR <Bt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"STR B%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_STR_REG_OFF_64
qualifier: size = 11, opc = 00
notes: STR register (SIMD&FP)
instruction: STR register
section: C7.3.286
page: C7-1282
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Rm>
assembly: STR <Dt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"STR D%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_STR_REG_OFF_16
qualifier: size = 01, opc = 00
notes: STR register (SIMD&FP)
instruction: STR register
section: C7.3.286
page: C7-1282
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Rm>
assembly: STR <Ht>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"STR H%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_STR_REG_OFF_8_128
qualifier: size = 00, opc = 10
notes: STR register (SIMD&FP)
instruction: STR register
section: C7.3.286
page: C7-1282
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Rm>
assembly: STR <Qt>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"STR Q%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_STR_REG_OFF_32
qualifier: size = 10, opc = 00
notes: STR register (SIMD&FP)
instruction: STR register
section: C7.3.286
page: C7-1282
destination operands: 
source operands: <Dt>,<Ht>,<R>,<St>,<Xn|SP>,<m>,<Rm>
assembly: STR <St>, [<Xn|SP>, <R><m>{, <extend> {<amount>}}]
printf:   sprintf(tbuf,"STR S%d, [%s, %c%s, %s %u]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),((packet->option.Value() & 3)==3) ? 'X' : 'W',ZR(packet->Rm.Value()).c_str(),extendOption(packet->option.Value(),packet->Rd.Value(),packet->Rn.Value(),packet->imm3.IsDefined()).c_str(),packet->imm3.Value());

instance-name: SIMD_STUR_IMM_REG_8
qualifier: size = 00, opc = 00
notes: STUR (SIMD&FP)
instruction: STUR
section: C7.3.287
page: C7-1285
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>,<Bt>
assembly: STUR <Bt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STUR B%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STUR_IMM_REG_64
qualifier: size = 11, opc = 00
notes: STUR (SIMD&FP)
instruction: STUR
section: C7.3.287
page: C7-1285
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>
assembly: STUR <Dt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STUR D%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STUR_IMM_REG_16
qualifier: size = 01, opc = 00
notes: STUR (SIMD&FP)
instruction: STUR
section: C7.3.287
page: C7-1285
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>
assembly: STUR <Ht>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STUR H%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STUR_IMM_REG_8_128
qualifier: size = 00, opc = 10
notes: STUR (SIMD&FP)
instruction: STUR
section: C7.3.287
page: C7-1285
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>
assembly: STUR <Qt>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STUR Q%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_STUR_IMM_REG_32
qualifier: size = 10, opc = 00
notes: STUR (SIMD&FP)
instruction: STUR
section: C7.3.287
page: C7-1285
destination operands: 
source operands: <Dt>,<Ht>,<St>,<Xn|SP>,<simm>
assembly: STUR <St>, [<Xn|SP>{, #<simm>}]
printf:   sprintf(tbuf,"STUR S%d, [%s, #%d]\n",packet->Rt.Value(),XnSP(packet->Rn.Value(),false).c_str(),(int) SignExtend(packet->imm9.Value(),9));

instance-name: SIMD_SUB_SCALAR_VEC
notes: SUB (vector)
instruction: SUB
section: C7.3.288
page: C7-1287
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: SUB <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"SUB %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_SUB_VEC_VEC
notes: SUB (vector)
instruction: SUB
section: C7.3.288
page: C7-1287
destination operands: <Vd>
source operands: <T>,<V>,<m>,<Vn>,<Vm>
assembly: SUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"SUB V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_SUBHN
instance-num: 1
qualifier: Q==0
instruction: SUBHN
section: C7.3.289
page: C7-1289
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SUBHN <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta> 
printf:   sprintf(tbuf,"SUBHN V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_SUBHN
instance-num: 2
qualifier: Q==1
instruction: SUBHN
section: C7.3.289
page: C7-1289
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: SUBHN2 <Vd>.<Tb>, <Vn>.<Ta>, <Vm>.<Ta> (Q==1)
printf:   sprintf(tbuf,"SUBHN2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_SUQADD_REG_SCALAR
instruction: SUQADD
section: C7.3.290
page: C7-1291
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SUQADD <V><d>, <V><n>
printf:   sprintf(tbuf,"SUQADD %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_SUQADD_REG_VEC
instruction: SUQADD
section: C7.3.290
page: C7-1291
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: SUQADD <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"SUQADD V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

'SXTL' (ALIAS IGNORED)

instance-name: SIMD_TBL_FOUR_REG
qualifier: len = 11
notes: Four register table variant 
instruction: TBL
section: C7.3.292
page: C7-1294
destination operands: <Vd>
source operands: <Ta>,<Vm>,<Vn>
assembly: TBL <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B, <Vn+3>.16B }, <Vm>.<Ta>
printf:   sprintf(tbuf,"TBL V%d.%s,  V%d.16B, V%d.16B, V%d.16B, V%d.16B , V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->Rn.Value() + 1) % 32,(packet->Rn.Value() + 2) % 32,(packet->Rn.Value() + 3) % 32,packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_TBL_SINGLE_REG
qualifier: len = 00
notes: Single register table variant 
instruction: TBL
section: C7.3.292
page: C7-1294
destination operands: <Vd>
source operands: <Ta>,<Vm>,<Vn>
assembly: TBL <Vd>.<Ta>, { <Vn>.16B }, <Vm>.<Ta>
printf:   sprintf(tbuf,"TBL V%d.%s,  V%d.16B , V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_TBL_THREE_REG
qualifier: len = 10
notes: Three register table variant 
instruction: TBL
section: C7.3.292
page: C7-1294
destination operands: <Vd>
source operands: <Ta>,<Vm>,<Vn>
assembly: TBL <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B }, <Vm>.<Ta>
printf:   sprintf(tbuf,"TBL V%d.%s,  V%d.16B, V%d.16B, V%d.16B , V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->Rn.Value() + 1) % 32,(packet->Rn.Value() + 2) % 32,packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_TBL_TWO_REG
qualifier: len = 01
notes: Two register table variant 
instruction: TBL
section: C7.3.292
page: C7-1294
destination operands: <Vd>
source operands: <Ta>,<Vm>,<Vn>
assembly: TBL <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B }, <Vm>.<Ta>
printf:   sprintf(tbuf,"TBL V%d.%s,  V%d.16B, V%d.16B , V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->Rn.Value() + 1) % 32,packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_TBX_FOUR_REG
qualifier: len = 11
notes: Four register table variant 
instruction: TBX
section: C7.3.293
page: C7-1296
destination operands: <Vd>
source operands: <Ta>,<Vm>,<Vn>
assembly: TBX <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B, <Vn+3>.16B }, <Vm>.<Ta>
printf:   sprintf(tbuf,"TBX V%d.%s,  V%d.16B, V%d.16B, V%d.16B, V%d.16B , V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->Rn.Value() + 1) % 32,(packet->Rn.Value() + 2) % 32,(packet->Rn.Value() + 3) % 32,packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_TBX_SINGLE_REG
qualifier: len = 00
notes: Single register table variant 
instruction: TBX
section: C7.3.293
page: C7-1296
destination operands: <Vd>
source operands: <Ta>,<Vm>,<Vn>
assembly: TBX <Vd>.<Ta>, { <Vn>.16B }, <Vm>.<Ta>
printf:   sprintf(tbuf,"TBX V%d.%s,  V%d.16B , V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_TBX_THREE_REG
qualifier: len = 10
notes: Three register table variant 
instruction: TBX
section: C7.3.293
page: C7-1296
destination operands: <Vd>
source operands: <Ta>,<Vm>,<Vn>
assembly: TBX <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B, <Vn+2>.16B }, <Vm>.<Ta>
printf:   sprintf(tbuf,"TBX V%d.%s,  V%d.16B, V%d.16B, V%d.16B , V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->Rn.Value() + 1) % 32,(packet->Rn.Value() + 2) % 32,packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_TBX_TWO_REG
qualifier: len = 01
notes: Two register table variant 
instruction: TBX
section: C7.3.293
page: C7-1296
destination operands: <Vd>
source operands: <Ta>,<Vm>,<Vn>
assembly: TBX <Vd>.<Ta>, { <Vn>.16B, <Vn+1>.16B }, <Vm>.<Ta>
printf:   sprintf(tbuf,"TBX V%d.%s,  V%d.16B, V%d.16B , V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->Rn.Value() + 1) % 32,packet->Rm.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_TRN1
instruction: TRN1
section: C7.3.294
page: C7-1298
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: TRN1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"TRN1 V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_TRN2
instruction: TRN2
section: C7.3.295
page: C7-1299
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: TRN2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"TRN2 V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UABA
instruction: UABA
section: C7.3.296
page: C7-1300
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UABA <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UABA V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UABAL
instance-num: 1
qualifier: Q==0
instruction: UABAL
section: C7.3.297
page: C7-1301
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UABAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"UABAL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UABAL
instance-num: 2
qualifier: Q==1
instruction: UABAL
section: C7.3.297
page: C7-1301
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UABAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"UABAL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UABD
instruction: UABD
section: C7.3.298
page: C7-1303
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UABD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UABD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UABDL
instance-num: 1
qualifier: Q==0
instruction: UABDL
section: C7.3.299
page: C7-1304
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UABDL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"UABDL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UABDL
instance-num: 2
qualifier: Q==1
instruction: UABDL
section: C7.3.299
page: C7-1304
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UABDL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"UABDL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UADALP_REG
instruction: UADALP
section: C7.3.300
page: C7-1306
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: UADALP <Vd>.<Ta>, <Vn>.<Tb>
printf:   sprintf(tbuf,"UADALP V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UADDL
instance-num: 1
qualifier: Q==0
instruction: UADDL
section: C7.3.301
page: C7-1308
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UADDL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"UADDL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UADDL
instance-num: 2
qualifier: Q==1
instruction: UADDL
section: C7.3.301
page: C7-1308
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UADDL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"UADDL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UADDLP_REG
instruction: UADDLP
section: C7.3.302
page: C7-1310
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: UADDLP <Vd>.<Ta>, <Vn>.<Tb>
printf:   sprintf(tbuf,"UADDLP V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UADDLV
instruction: UADDLV
section: C7.3.303
page: C7-1312
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: UADDLV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"UADDLV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UADDW
instance-num: 1
qualifier: Q==0
instruction: UADDW
section: C7.3.304
page: C7-1313
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UADDW <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"UADDW V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UADDW
instance-num: 2
qualifier: Q==1
instruction: UADDW
section: C7.3.304
page: C7-1313
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UADDW2 <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"UADDW2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UCVTF_SHIFT_IMM_SCALAR_VEC_FIXED
notes: UCVTF (vector, fixed-point)
instruction: UCVTF
section: C7.3.305
page: C7-1315
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: UCVTF <V><d>, <V><n>, #<fbits>
printf:   sprintf(tbuf,"UCVTF %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SIMD_UCVTF_SHIFT_IMM_VEC_VEC_FIXED
notes: UCVTF (vector, fixed-point)
instruction: UCVTF
section: C7.3.305
page: C7-1315
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: UCVTF <Vd>.<T>, <Vn>.<T>, #<fbits>
printf:   sprintf(tbuf,"UCVTF V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: SIMD_UCVTF_REG_SCALAR_VEC
notes: UCVTF (vector, integer)
instruction: UCVTF
section: C7.3.306
page: C7-1317
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: UCVTF <V><d>, <V><n>
printf:   sprintf(tbuf,"UCVTF %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_UCVTF_REG_VEC_VEC
notes: UCVTF (vector, integer)
instruction: UCVTF
section: C7.3.306
page: C7-1317
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: UCVTF <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"UCVTF V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: UCVTF_SINGLE_TO_SP_FP_FIXED_32
notes: UCVTF (scalar, fixed-point)
instruction: UCVTF
section: C7.3.307
page: C7-1319
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: UCVTF <Sd>, <Wn>, #<fbits>
printf:   sprintf(tbuf,"UCVTF S%d, %s, #%u\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),true).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: UCVTF_TO_DP_FP_FIXED_32
notes: UCVTF (scalar, fixed-point)
instruction: UCVTF
section: C7.3.307
page: C7-1319
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: UCVTF <Dd>, <Wn>, #<fbits>
printf:   sprintf(tbuf,"UCVTF D%d, %s, #%u\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),true).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: UCVTF_SINGLE_TO_SP_FP_FIXED_64
notes: UCVTF (scalar, fixed-point)
instruction: UCVTF
section: C7.3.307
page: C7-1319
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: UCVTF <Sd>, <Xn>, #<fbits>
printf:   sprintf(tbuf,"UCVTF S%d, %s, #%u\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: UCVTF_TO_DP_FP_FIXED_64
notes: UCVTF (scalar, fixed-point)
instruction: UCVTF
section: C7.3.307
page: C7-1319
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: UCVTF <Dd>, <Xn>, #<fbits>
printf:   sprintf(tbuf,"UCVTF D%d, %s, #%u\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str(),decodeFbits(packet->immh.Value(),packet->immb.Value(),packet->scale.Value(),packet->scale.IsDefined()));

instance-name: UCVTF_SINGLE_TO_SP_FP_32
notes: UCVTF (scalar, integer)
instruction: UCVTF
section: C7.3.308
page: C7-1321
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: UCVTF <Sd>, <Wn>
printf:   sprintf(tbuf,"UCVTF S%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: UCVTF_TO_DP_FP_32
notes: UCVTF (scalar, integer)
instruction: UCVTF
section: C7.3.308
page: C7-1321
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: UCVTF <Dd>, <Wn>
printf:   sprintf(tbuf,"UCVTF D%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),true).c_str());

instance-name: UCVTF_SINGLE_TO_SP_FP_64
notes: UCVTF (scalar, integer)
instruction: UCVTF
section: C7.3.308
page: C7-1321
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: UCVTF <Sd>, <Xn>
printf:   sprintf(tbuf,"UCVTF S%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: UCVTF_TO_DP_FP_64
notes: UCVTF (scalar, integer)
instruction: UCVTF
section: C7.3.308
page: C7-1321
destination operands: <Dd>,<Sd>
source operands: <Wn>,<Xn>
assembly: UCVTF <Dd>, <Xn>
printf:   sprintf(tbuf,"UCVTF D%d, %s\n",packet->Rd.Value(),XnXZR(packet->Rn.Value(),false).c_str());

instance-name: SIMD_UHADD
instruction: UHADD
section: C7.3.309
page: C7-1323
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UHADD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UHSUB
instruction: UHSUB
section: C7.3.310
page: C7-1324
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UHSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UHSUB V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMAX
instruction: UMAX
section: C7.3.311
page: C7-1325
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UMAX <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UMAX V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMAXP
instruction: UMAXP
section: C7.3.312
page: C7-1326
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UMAXP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UMAXP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMAXV
instruction: UMAXV
section: C7.3.313
page: C7-1327
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: UMAXV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"UMAXV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMIN
instruction: UMIN
section: C7.3.314
page: C7-1329
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UMIN <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UMIN V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMINP
instruction: UMINP
section: C7.3.315
page: C7-1330
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UMINP <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UMINP V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMINV
instruction: UMINV
section: C7.3.316
page: C7-1331
destination operands: <V>,<Vd>
source operands: <T>,<Vn>
assembly: UMINV <V><d>, <Vn>.<T>
printf:   sprintf(tbuf,"UMINV %s%u, V%d.%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMLAL_VEC_ELEM
instance-num: 1
qualifier: Q==0
instruction: UMLAL
section: C7.3.317
page: C7-1333
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: UMLAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"UMLAL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_UMLAL_VEC_ELEM
instance-num: 2
qualifier: Q==1
instruction: UMLAL
section: C7.3.317
page: C7-1333
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: UMLAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"UMLAL2 V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_UMLAL_VEC
instance-num: 1
qualifier: Q==0
instruction: UMLAL
section: C7.3.318
page: C7-1335
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UMLAL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"UMLAL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMLAL_VEC
instance-num: 2
qualifier: Q==1
notes: UMLAL2 (vector)
instruction: UMLAL
section: C7.3.318
page: C7-1335
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UMLAL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"UMLAL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMLSL_VEC_ELEM
instance-num: 1
qualifier: Q==0
instruction: UMLSL
section: C7.3.319
page: C7-1337
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: UMLSL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"UMLSL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_UMLSL_VEC_ELEM
instance-num: 2
qualifier: Q==1
instruction: UMLSL
section: C7.3.319
page: C7-1337
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: UMLSL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"UMLSL2 V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_UMLSL_VEC
instance-num: 1
qualifier: Q==0
instruction: UMLSL
section: C7.3.320
page: C7-1339
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UMLSL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"UMLSL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMLSL_VEC
instance-num: 2
qualifier: Q==1
notes: UMLSL2 (vector)
instruction: UMLSL
section: C7.3.320
page: C7-1339
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UMLSL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"UMLSL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMOV_32
qualifier: Q = 0
notes: 32-bit variant 
instruction: UMOV
section: C7.3.321
page: C7-1341
destination operands: <Wd>,<Xd>
source operands: <Ts>,<Vn>
assembly: UMOV <Wd>, <Vn>.<Ts>[<index>]
printf:   sprintf(tbuf,"UMOV %s, V%d.%s[%s]\n",XnXZR(packet->Rd.Value(),true).c_str(),packet->Rn.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex(packet->imm5.Value()).c_str());

instance-name: SIMD_UMOV_64
qualifier: Q = 1
notes: 64-bit variant 
instruction: UMOV
section: C7.3.321
page: C7-1341
destination operands: <Wd>,<Xd>
source operands: <Ts>,<Vn>
assembly: UMOV <Xd>, <Vn>.<Ts>[<index>]
printf:   sprintf(tbuf,"UMOV %s, V%d.%s[%u]\n",XnXZR(packet->Rd.Value(),false).c_str(),packet->Rn.Value(),Tscale(packet->imm5.Value()).c_str(),packet->imm5.Value()>>4);

instance-name: SIMD_UMULL_VEC_ELEM
instance-num: 1
qualifier: Q==0
instruction: UMULL
section: C7.3.322
page: C7-1343
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: UMULL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"UMULL V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_UMULL_VEC_ELEM
instance-num: 2
qualifier: Q==1
instruction: UMULL
section: C7.3.322
page: C7-1343
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>,<Vm>
assembly: UMULL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]
printf:   sprintf(tbuf,"UMULL2 V%d.%s, V%d.%s, V%d.%s[%s]\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tscale(packet->imm5.Value()).c_str(),simdElementIndex3(packet->size.Value(),packet->H.Value(),packet->L.Value(),packet->M.Value()).c_str());

instance-name: SIMD_UMULL_VEC
instance-num: 1
qualifier: Q==0
instruction: UMULL
section: C7.3.323
page: C7-1345
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UMULL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"UMULL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UMULL_VEC
instance-num: 2
qualifier: Q==1
notes: UMULL2 (vector)
instruction: UMULL
section: C7.3.323
page: C7-1345
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: UMULL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"UMULL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UQADD_SCALAR
instruction: UQADD
section: C7.3.324
page: C7-1347
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: UQADD <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"UQADD %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_UQADD_VEC
instruction: UQADD
section: C7.3.324
page: C7-1347
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: UQADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UQADD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UQRSHL_SCALAR
instruction: UQRSHL
section: C7.3.325
page: C7-1349
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: UQRSHL <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"UQRSHL %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_UQRSHL_VEC
instruction: UQRSHL
section: C7.3.325
page: C7-1349
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: UQRSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UQRSHL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UQRSHRN_SHIFT_IMM_SCALAR
instance-num: 1
instruction: UQRSHRN
section: C7.3.326
page: C7-1351
destination operands: <Vd>
source operands: <Vn>
assembly: UQRSHRN <Vb><d>, <Va><n>, #<shift>
printf:   sprintf(tbuf,"UQRSHRN %s%u, %s%u, #%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_UQRSHRN_SHIFT_IMM_VEC
instance-num: 1
qualifier: Q==0
instruction: UQRSHRN
section: C7.3.326
page: C7-1351
destination operands: <Vd>
source operands: <Vn>
assembly: UQRSHRN <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"UQRSHRN V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_UQRSHRN_SHIFT_IMM_VEC
instance-num: 2
qualifier: Q==1
instruction: UQRSHRN
section: C7.3.326
page: C7-1351
destination operands: <Vd>
source operands: <Vn>
assembly: UQRSHRN2 <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"UQRSHRN2 V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_UQSHL_SHIFT_IMM_SCALAR
notes: UQSHL (immediate)
instruction: UQSHL
section: C7.3.327
page: C7-1354
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: UQSHL <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"UQSHL %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_UQSHL_SHIFT_IMM_VEC
notes: UQSHL (immediate)
instruction: UQSHL
section: C7.3.327
page: C7-1354
destination operands: <Vd>
source operands: <T>,<V>,<Vn>
assembly: UQSHL <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"UQSHL V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(packet->immh.Value()<<3|packet->immb.Value()) - (8<<HighestSetBit(packet->immh.Value(),4)));

instance-name: SIMD_UQSHL_REG_SCALAR
notes: UQSHL (register)
instruction: UQSHL
section: C7.3.328
page: C7-1357
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: UQSHL <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"UQSHL %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_UQSHL_REG_VEC
notes: UQSHL (register)
instruction: UQSHL
section: C7.3.328
page: C7-1357
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: UQSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UQSHL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UQSHRN_SHIFT_IMM_SCALAR
instruction: UQSHRN
section: C7.3.329
page: C7-1359
destination operands: <Vd>
source operands: <Vn>
assembly: UQSHRN <Vb><d>, <Va><n>, #<shift>
printf:   sprintf(tbuf,"UQSHRN %s%u, %s%u, #%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_UQSHRN_SHIFT_IMM_VEC
instruction: UQSHRN
section: C7.3.329
page: C7-1359
destination operands: <Vd>
source operands: <Vn>
assembly: UQSHRN{2} <Vd>.<Tb>, <Vn>.<Ta>, #<shift>
printf:   sprintf(tbuf,"UQSHRN2 V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_UQSUB_SCALAR
instruction: UQSUB
section: C7.3.330
page: C7-1362
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: UQSUB <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"UQSUB %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_UQSUB_VEC
instruction: UQSUB
section: C7.3.330
page: C7-1362
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: UQSUB <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UQSUB V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UQXTN_REG_SCALAR
instance-num: 1
instruction: UQXTN
section: C7.3.331
page: C7-1364
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: UQXTN <Vb><d>, <Va><n>
printf:   sprintf(tbuf,"UQXTN %s%u, %s%u\n",(packet->size.Value()==1) ? "S" : "?",packet->Rd.Value(),(packet->size.Value()==1) ? "D" : "?",packet->Rn.Value());

instance-name: SIMD_UQXTN_REG_VEC
instance-num: 1
qualifier: Q==0
instruction: UQXTN
section: C7.3.331
page: C7-1364
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: UQXTN <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"UQXTN V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_UQXTN_REG_VEC
instance-num: 2
qualifier: Q==1
instruction: UQXTN
section: C7.3.331
page: C7-1364
destination operands: <Vd>
source operands: <Tb>,<Vn>
assembly: UQXTN2 <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"UQXTN2 V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_URECPE_REG
instruction: URECPE
section: C7.3.332
page: C7-1366
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: URECPE <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"URECPE V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_URHADD
instruction: URHADD
section: C7.3.333
page: C7-1367
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: URHADD <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"URHADD V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_URSHL_SCALAR
instruction: URSHL
section: C7.3.334
page: C7-1368
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: URSHL <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"URSHL %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_URSHL_VEC
instruction: URSHL
section: C7.3.334
page: C7-1368
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: URSHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"URSHL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_URSHR_SHIFT_IMM_SCALAR
instruction: URSHR
section: C7.3.335
page: C7-1370
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: URSHR <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"URSHR %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_URSHR_SHIFT_IMM_VEC
instruction: URSHR
section: C7.3.335
page: C7-1370
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: URSHR <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"URSHR V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_URSQRTE_REG
instruction: URSQRTE
section: C7.3.336
page: C7-1372
destination operands: <Vd>
source operands: <T>,<Vn>
assembly: URSQRTE <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"URSQRTE V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_URSRA_SHIFT_IMM_SCALAR
instruction: URSRA
section: C7.3.337
page: C7-1373
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: URSRA <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"URSRA %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_URSRA_SHIFT_IMM_VEC
instruction: URSRA
section: C7.3.337
page: C7-1373
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: URSRA <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"URSRA V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_USHL_SCALAR
instruction: USHL
section: C7.3.338
page: C7-1375
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: USHL <V><d>, <V><n>, <V><m>
printf:   sprintf(tbuf,"USHL %s%u, %s%u, %s%s\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),simdScalarWidth(packet->size.Value()).c_str(),ZR(packet->Rm.Value()).c_str());

instance-name: SIMD_USHL_VEC
instruction: USHL
section: C7.3.338
page: C7-1375
destination operands: <Vd>
source operands: <V>,<m>,<Vn>,<Vm>
assembly: USHL <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"USHL V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_USHLL_SHIFT_IMM
instance-num: 1
qualifier: Q==0
instruction: USHLL
section: C7.3.339
page: C7-1377
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: USHLL <Vd>.<Ta>, <Vn>.<Tb>, #<shift>
printf:   sprintf(tbuf,"USHLL V%d.%s, V%d.%s, #%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),simd_rshift2(packet->immh.Value(),packet->immb.Value()).c_str());

instance-name: SIMD_USHLL_SHIFT_IMM
instance-num: 2
qualifier: Q==1
instruction: USHLL
section: C7.3.339
page: C7-1377
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: USHLL2 <Vd>.<Ta>, <Vn>.<Tb>, #<shift>
printf:   sprintf(tbuf,"USHLL2 V%d.%s, V%d.%s, #%s\n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),simd_rshift2(packet->immh.Value(),packet->immb.Value()).c_str());

instance-name: SIMD_USHR_SHIFT_IMM_SCALAR
instruction: USHR
section: C7.3.340
page: C7-1379
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: USHR <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"USHR %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_USHR_SHIFT_IMM_VEC
instruction: USHR
section: C7.3.340
page: C7-1379
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: USHR <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"USHR V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_USQADD_REG_SCALAR
instruction: USQADD
section: C7.3.341
page: C7-1381
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: USQADD <V><d>, <V><n>
printf:   sprintf(tbuf,"USQADD %s%u, %s%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value());

instance-name: SIMD_USQADD_REG_VEC
instruction: USQADD
section: C7.3.341
page: C7-1381
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: USQADD <Vd>.<T>, <Vn>.<T>
printf:   sprintf(tbuf,"USQADD V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_USRA_SHIFT_IMM_SCALAR
instruction: USRA
section: C7.3.342
page: C7-1383
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: USRA <V><d>, <V><n>, #<shift>
printf:   sprintf(tbuf,"USRA %s%u, %s%u, #%u\n",simdScalarWidth(packet->size.Value()).c_str(),packet->Rd.Value(),simdScalarWidth(packet->size.Value()).c_str(),packet->Rn.Value(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_USRA_SHIFT_IMM_VEC
instruction: USRA
section: C7.3.342
page: C7-1383
destination operands: <Vd>
source operands: <V>,<Vn>
assembly: USRA <Vd>.<T>, <Vn>.<T>, #<shift>
printf:   sprintf(tbuf,"USRA V%d.%s, V%d.%s, #%u\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),(2 * (8<<HighestSetBit(packet->immh.Value(),4))) - (packet->immh.Value()<<3|packet->immb.Value()));

instance-name: SIMD_USUBL
instance-num: 1
qualifier: Q==0
instruction: USUBL
section: C7.3.343
page: C7-1385
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: USUBL <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"USUBL V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_USUBL
instance-num: 2
qualifier: Q==1
instruction: USUBL
section: C7.3.343
page: C7-1385
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: USUBL2 <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"USUBL2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_USUBW
instance-num: 1
qualifier: Q==0
instruction: USUBW
section: C7.3.344
page: C7-1387
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: USUBW <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb> 
printf:   sprintf(tbuf,"USUBW V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_USUBW
instance-num: 2
qualifier: Q==1
instruction: USUBW
section: C7.3.344
page: C7-1387
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vm>,<Vn>
assembly: USUBW2 <Vd>.<Ta>, <Vn>.<Ta>, <Vm>.<Tb> (Q==1)
printf:   sprintf(tbuf,"USUBW2 V%d.%s, V%d.%s, V%d.%s \n",packet->Rd.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str(),packet->Rm.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str());

'UXTL' (ALIAS IGNORED)

instance-name: SIMD_UZP1
instruction: UZP1
section: C7.3.346
page: C7-1390
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UZP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UZP1 V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_UZP2
instruction: UZP2
section: C7.3.347
page: C7-1391
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: UZP2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"UZP2 V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_XTN_REG
instance-num: 1
qualifier: Q==0
instruction: XTN
section: C7.3.348
page: C7-1392
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: XTN <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"XTN V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_XTN_REG
instance-num: 2
qualifier: Q==1
instruction: XTN
section: C7.3.348
page: C7-1392
destination operands: <Vd>
source operands: <Ta>,<Tb>,<Vn>
assembly: XTN2 <Vd>.<Tb>, <Vn>.<Ta>
printf:   sprintf(tbuf,"XTN2 V%d.%s, V%d.%s\n",packet->Rd.Value(),simdArrangementB(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),simdArrangementA(packet->size.Value()).c_str());

instance-name: SIMD_ZIP1
instruction: ZIP1
section: C7.3.349
page: C7-1394
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: ZIP1 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf:   sprintf(tbuf,"ZIP1 V%d.%s, V%d.%s, V%d.%s\n",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

instance-name: SIMD_ZIP2
instruction: ZIP2
section: C7.3.350
page: C7-1395
destination operands: <Vd>
source operands: <T>,<Vm>,<Vn>
assembly: ZIP2 <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
printf: sprintf(tbuf,"ZIP1 V%d.%s, V%d.%s, V%d.%s",packet->Rd.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rn.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str(),packet->Rm.Value(),Tparm(packet->size.Value(),packet->Q.Value()).c_str());

