/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  wire [15:0] _01_;
  reg [4:0] _02_;
  wire [9:0] celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [19:0] celloutsig_0_43z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_0z[0] ? in_data[43] : celloutsig_0_1z[9];
  assign celloutsig_0_21z = celloutsig_0_18z ? celloutsig_0_15z[3] : celloutsig_0_8z;
  assign celloutsig_0_36z = ~(celloutsig_0_25z & celloutsig_0_30z);
  assign celloutsig_1_0z = ~(in_data[131] & in_data[131]);
  assign celloutsig_1_1z = ~(in_data[185] & in_data[101]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z & celloutsig_1_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_17z & celloutsig_1_11z);
  assign celloutsig_0_32z = celloutsig_0_18z ^ celloutsig_0_5z;
  assign celloutsig_1_3z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_1_17z = celloutsig_1_1z ^ celloutsig_1_4z;
  assign celloutsig_0_17z = celloutsig_0_10z[6] ^ celloutsig_0_3z;
  reg [15:0] _14_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _14_ <= 16'h0000;
    else _14_ <= { celloutsig_0_43z[18:16], _01_[12:1], celloutsig_0_17z };
  assign out_data[15:0] = _14_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= { in_data[108:105], celloutsig_1_0z };
  reg [11:0] _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _16_ <= 12'h000;
    else _16_ <= { celloutsig_0_0z[6:3], celloutsig_0_3z, celloutsig_0_4z };
  assign _01_[12:1] = _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 15'h0000;
    else _00_ <= in_data[52:38];
  assign celloutsig_1_9z = { in_data[112:96], celloutsig_1_2z } === { in_data[135:124], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_0z[4:1], celloutsig_0_6z } === { in_data[81:78], celloutsig_0_5z };
  assign celloutsig_0_11z = { in_data[14:11], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z } === _01_[11:5];
  assign celloutsig_0_26z = { celloutsig_0_14z[4:0], celloutsig_0_13z, celloutsig_0_5z } === { _01_[10:8], celloutsig_0_4z };
  assign celloutsig_0_37z = _01_[11:7] > { _01_[12:10], celloutsig_0_27z, celloutsig_0_12z };
  assign celloutsig_0_9z = _01_[7:1] > { in_data[12:7], celloutsig_0_6z };
  assign celloutsig_0_14z = celloutsig_0_1z[10:2] * celloutsig_0_0z[8:0];
  assign celloutsig_0_10z = - { celloutsig_0_0z[3:2], celloutsig_0_8z, celloutsig_0_9z, _01_[12:1], celloutsig_0_6z };
  assign celloutsig_0_31z = { celloutsig_0_1z[2:0], celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_5z } | celloutsig_0_0z[7:0];
  assign celloutsig_0_13z = { in_data[64:63], celloutsig_0_8z, celloutsig_0_11z } | { in_data[63:61], celloutsig_0_6z };
  assign celloutsig_1_4z = ~^ { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_6z = ~^ celloutsig_0_1z[10:7];
  assign celloutsig_0_27z = ~^ { celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_3z = ^ in_data[65:53];
  assign celloutsig_1_5z = ^ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = ^ { _02_[4:1], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_18z = ^ _00_[9:5];
  assign celloutsig_0_43z = { celloutsig_0_14z[8:2], celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_31z, celloutsig_0_11z } >> { celloutsig_0_31z[5:1], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_36z, celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z } >> { in_data[114:112], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[71:55] >> { in_data[48:42], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[13:8], celloutsig_0_3z } <<< celloutsig_0_1z[9:3];
  assign celloutsig_0_0z = in_data[29:20] ~^ in_data[10:1];
  assign celloutsig_0_33z = _01_[9:3] ^ { celloutsig_0_15z[1], celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_30z };
  assign celloutsig_0_30z = ~((celloutsig_0_15z[3] & celloutsig_0_8z) | celloutsig_0_14z[0]);
  assign celloutsig_0_34z = ~((celloutsig_0_24z & celloutsig_0_33z[4]) | celloutsig_0_6z);
  assign celloutsig_1_19z = ~((celloutsig_1_11z & celloutsig_1_5z) | celloutsig_1_4z);
  assign celloutsig_0_12z = ~((celloutsig_0_1z[15] & celloutsig_0_4z[6]) | _01_[9]);
  assign celloutsig_0_28z = ~((celloutsig_0_6z & celloutsig_0_6z) | celloutsig_0_21z);
  assign celloutsig_0_54z = ~((celloutsig_0_28z & celloutsig_0_0z[4]) | (celloutsig_0_24z & celloutsig_0_43z[12]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[164]) | (in_data[105] & celloutsig_1_1z));
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_4z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign celloutsig_0_20z = ~((celloutsig_0_11z & _01_[4]) | (celloutsig_0_6z & _01_[4]));
  assign celloutsig_0_24z = ~((celloutsig_0_10z[10] & celloutsig_0_17z) | (celloutsig_0_11z & _00_[1]));
  assign celloutsig_0_25z = ~((celloutsig_0_19z[10] & celloutsig_0_20z) | (in_data[18] & celloutsig_0_14z[5]));
  assign celloutsig_0_15z[3:1] = celloutsig_0_1z[11:9] ^ { celloutsig_0_10z[1], celloutsig_0_6z, celloutsig_0_11z };
  assign { celloutsig_0_19z[8:2], celloutsig_0_19z[0], celloutsig_0_19z[10:9] } = { celloutsig_0_14z[8:2], celloutsig_0_14z[0], celloutsig_0_1z[6:5] } ^ { celloutsig_0_13z[1], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_15z[3:1], celloutsig_0_6z, celloutsig_0_13z[3:2] };
  assign { _01_[15:13], _01_[0] } = { celloutsig_0_43z[18:16], celloutsig_0_17z };
  assign celloutsig_0_15z[0] = 1'h0;
  assign celloutsig_0_19z[1] = celloutsig_0_14z[1];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z };
endmodule
