{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655204204889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655204204889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 16:26:44 2022 " "Processing started: Tue Jun 14 16:26:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655204204889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204204889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_lite -c AXI_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_lite -c AXI_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204204889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655204205172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655204205172 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "AXI_lite.v(42) " "Verilog HDL Module Instantiation warning at AXI_lite.v(42): ignored dangling comma in List of Port Connections" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1655204214158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file axi_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_lite " "Found entity 1: AXI_lite" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_address_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_address_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_address_ms " "Found entity 1: write_address_ms" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214160 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_address_master " "Found entity 2: write_address_master" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214160 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_address_slave " "Found entity 3: write_address_slave" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "write_data_ms.v(35) " "Verilog HDL information at write_data_ms.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655204214161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_data_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_data_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_data_ms " "Found entity 1: write_data_ms" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214162 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_data_master " "Found entity 2: write_data_master" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214162 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_data_slave " "Found entity 3: write_data_slave" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_response_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file write_response_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_response_ms " "Found entity 1: write_response_ms" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214162 ""} { "Info" "ISGN_ENTITY_NAME" "2 write_response_master " "Found entity 2: write_response_master" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214162 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_response_slave " "Found entity 3: write_response_slave" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_address_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file read_address_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_address_ms " "Found entity 1: read_address_ms" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214163 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_address_master " "Found entity 2: read_address_master" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214163 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_address_slave " "Found entity 3: read_address_slave" {  } { { "read_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_data_ms.v 3 3 " "Found 3 design units, including 3 entities, in source file read_data_ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_data_ms " "Found entity 1: read_data_ms" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214165 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_data_master " "Found entity 2: read_data_master" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214165 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_data_slave " "Found entity 3: read_data_slave" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655204214165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BRESP AXI_lite.v(42) " "Verilog HDL Implicit Net warning at AXI_lite.v(42): created implicit net for \"BRESP\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_AWVALID write_address_ms.v(11) " "Verilog HDL Implicit Net warning at write_address_ms.v(11): created implicit net for \"o_AWVALID\"" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_AWREADY write_address_ms.v(11) " "Verilog HDL Implicit Net warning at write_address_ms.v(11): created implicit net for \"o_AWREADY\"" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_RVALID read_data_ms.v(14) " "Verilog HDL Implicit Net warning at read_data_ms.v(14): created implicit net for \"o_RVALID\"" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_RREADY read_data_ms.v(14) " "Verilog HDL Implicit Net warning at read_data_ms.v(14): created implicit net for \"o_RREADY\"" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AXI_lite " "Elaborating entity \"AXI_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655204214178 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_BRESP AXI_lite.v(24) " "Output port \"o_BRESP\" at AXI_lite.v(24) has no driver" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655204214178 "|AXI_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_ms write_address_ms:wa " "Elaborating entity \"write_address_ms\" for hierarchy \"write_address_ms:wa\"" {  } { { "AXI_lite.v" "wa" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_master write_address_ms:wa\|write_address_master:addr_m " "Elaborating entity \"write_address_master\" for hierarchy \"write_address_ms:wa\|write_address_master:addr_m\"" {  } { { "write_address_ms.v" "addr_m" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214187 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_AWVALID write_address_ms.v(30) " "Verilog HDL Always Construct warning at write_address_ms.v(30): inferring latch(es) for variable \"o_AWVALID\", which holds its previous value in one or more paths through the always construct" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214187 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWVALID write_address_ms.v(30) " "Inferred latch for \"o_AWVALID\" at write_address_ms.v(30)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214187 "|AXI_lite|write_address_ms:wa|write_address_master:addr_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_slave write_address_ms:wa\|write_address_slave:addr_s " "Elaborating entity \"write_address_slave\" for hierarchy \"write_address_ms:wa\|write_address_slave:addr_s\"" {  } { { "write_address_ms.v" "addr_s" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214189 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_AWREADY write_address_ms.v(69) " "Verilog HDL Always Construct warning at write_address_ms.v(69): inferring latch(es) for variable \"o_AWREADY\", which holds its previous value in one or more paths through the always construct" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214189 "|AXI_lite|write_address_ms:wa|write_address_slave:addr_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_AWREADY write_address_ms.v(69) " "Inferred latch for \"o_AWREADY\" at write_address_ms.v(69)" {  } { { "write_address_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_address_ms.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214189 "|AXI_lite|write_address_ms:wa|write_address_slave:addr_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data_ms write_data_ms:wd " "Elaborating entity \"write_data_ms\" for hierarchy \"write_data_ms:wd\"" {  } { { "AXI_lite.v" "wd" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data_master write_data_ms:wd\|write_data_master:data1 " "Elaborating entity \"write_data_master\" for hierarchy \"write_data_ms:wd\|write_data_master:data1\"" {  } { { "write_data_ms.v" "data1" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data_slave write_data_ms:wd\|write_data_slave:data2 " "Elaborating entity \"write_data_slave\" for hierarchy \"write_data_ms:wd\|write_data_slave:data2\"" {  } { { "write_data_ms.v" "data2" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214191 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_WDATA write_data_ms.v(102) " "Verilog HDL Always Construct warning at write_data_ms.v(102): inferring latch(es) for variable \"o_WDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214192 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_WREADY write_data_ms.v(102) " "Verilog HDL Always Construct warning at write_data_ms.v(102): inferring latch(es) for variable \"o_WREADY\", which holds its previous value in one or more paths through the always construct" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214192 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_WSTRB write_data_ms.v(102) " "Verilog HDL Always Construct warning at write_data_ms.v(102): inferring latch(es) for variable \"o_WSTRB\", which holds its previous value in one or more paths through the always construct" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214192 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WSTRB\[0\] write_data_ms.v(102) " "Inferred latch for \"o_WSTRB\[0\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214192 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WSTRB\[1\] write_data_ms.v(102) " "Inferred latch for \"o_WSTRB\[1\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214192 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WSTRB\[2\] write_data_ms.v(102) " "Inferred latch for \"o_WSTRB\[2\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214193 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WSTRB\[3\] write_data_ms.v(102) " "Inferred latch for \"o_WSTRB\[3\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214193 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WREADY write_data_ms.v(102) " "Inferred latch for \"o_WREADY\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214193 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[0\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[0\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[1\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[1\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[2\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[2\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[3\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[3\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[4\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[4\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[5\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[5\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[6\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[6\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[7\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[7\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[8\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[8\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[9\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[9\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[10\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[10\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[11\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[11\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[12\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[12\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[13\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[13\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[14\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[14\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[15\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[15\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[16\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[16\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[17\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[17\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[18\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[18\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[19\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[19\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[20\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[20\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[21\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[21\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[22\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[22\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214194 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[23\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[23\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[24\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[24\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[25\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[25\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[26\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[26\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[27\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[27\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[28\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[28\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[29\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[29\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[30\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[30\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_WDATA\[31\] write_data_ms.v(102) " "Inferred latch for \"o_WDATA\[31\]\" at write_data_ms.v(102)" {  } { { "write_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_data_ms.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 "|AXI_lite|write_data_ms:wd|write_data_slave:data2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_response_ms write_response_ms:wr " "Elaborating entity \"write_response_ms\" for hierarchy \"write_response_ms:wr\"" {  } { { "AXI_lite.v" "wr" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_response_slave write_response_ms:wr\|write_response_slave:resp_s " "Elaborating entity \"write_response_slave\" for hierarchy \"write_response_ms:wr\|write_response_slave:resp_s\"" {  } { { "write_response_ms.v" "resp_s" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214196 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_BVALID write_response_ms.v(57) " "Verilog HDL Always Construct warning at write_response_ms.v(57): inferring latch(es) for variable \"o_BVALID\", which holds its previous value in one or more paths through the always construct" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214196 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_BRESP write_response_ms.v(57) " "Verilog HDL Always Construct warning at write_response_ms.v(57): inferring latch(es) for variable \"o_BRESP\", which holds its previous value in one or more paths through the always construct" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214196 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BRESP\[0\] write_response_ms.v(57) " "Inferred latch for \"o_BRESP\[0\]\" at write_response_ms.v(57)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214196 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BRESP\[1\] write_response_ms.v(57) " "Inferred latch for \"o_BRESP\[1\]\" at write_response_ms.v(57)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214196 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BVALID write_response_ms.v(57) " "Inferred latch for \"o_BVALID\" at write_response_ms.v(57)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214196 "|AXI_lite|write_response_ms:wr|write_response_slave:resp_s"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_response_master write_response_ms:wr\|write_response_master:resp_m " "Elaborating entity \"write_response_master\" for hierarchy \"write_response_ms:wr\|write_response_master:resp_m\"" {  } { { "write_response_ms.v" "resp_m" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214196 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_BREADY write_response_ms.v(28) " "Verilog HDL Always Construct warning at write_response_ms.v(28): inferring latch(es) for variable \"o_BREADY\", which holds its previous value in one or more paths through the always construct" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214197 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_BRESP write_response_ms.v(28) " "Verilog HDL Always Construct warning at write_response_ms.v(28): inferring latch(es) for variable \"o_BRESP\", which holds its previous value in one or more paths through the always construct" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214197 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BRESP\[0\] write_response_ms.v(28) " "Inferred latch for \"o_BRESP\[0\]\" at write_response_ms.v(28)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214197 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BRESP\[1\] write_response_ms.v(28) " "Inferred latch for \"o_BRESP\[1\]\" at write_response_ms.v(28)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214197 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_BREADY write_response_ms.v(28) " "Inferred latch for \"o_BREADY\" at write_response_ms.v(28)" {  } { { "write_response_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/write_response_ms.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214197 "|AXI_lite|write_response_ms:wr|write_response_master:resp_m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_address_ms read_address_ms:ra " "Elaborating entity \"read_address_ms\" for hierarchy \"read_address_ms:ra\"" {  } { { "AXI_lite.v" "ra" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_address_master read_address_ms:ra\|read_address_master:addr1 " "Elaborating entity \"read_address_master\" for hierarchy \"read_address_ms:ra\|read_address_master:addr1\"" {  } { { "read_address_ms.v" "addr1" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_address_slave read_address_ms:ra\|read_address_slave:addr2 " "Elaborating entity \"read_address_slave\" for hierarchy \"read_address_ms:ra\|read_address_slave:addr2\"" {  } { { "read_address_ms.v" "addr2" { Text "D:/Workspace/AMBA-AXI4-Lite/read_address_ms.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_ms read_data_ms:rd " "Elaborating entity \"read_data_ms\" for hierarchy \"read_data_ms:rd\"" {  } { { "AXI_lite.v" "rd" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_slave read_data_ms:rd\|read_data_slave:data2 " "Elaborating entity \"read_data_slave\" for hierarchy \"read_data_ms:rd\|read_data_slave:data2\"" {  } { { "read_data_ms.v" "data2" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214200 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_RVALID read_data_ms.v(67) " "Verilog HDL Always Construct warning at read_data_ms.v(67): inferring latch(es) for variable \"o_RVALID\", which holds its previous value in one or more paths through the always construct" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214201 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_RDATA read_data_ms.v(67) " "Verilog HDL Always Construct warning at read_data_ms.v(67): inferring latch(es) for variable \"o_RDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214201 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_RRESP read_data_ms.v(53) " "Output port \"o_RRESP\" at read_data_ms.v(53) has no driver" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[0\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[0\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[1\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[1\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[2\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[2\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[3\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[3\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[4\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[4\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[5\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[5\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[6\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[6\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[7\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[7\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[8\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[8\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[9\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[9\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[10\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[10\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[11\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[11\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[12\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[12\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[13\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[13\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[14\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[14\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[15\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[15\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[16\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[16\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[17\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[17\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[18\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[18\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[19\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[19\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[20\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[20\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[21\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[21\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[22\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[22\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[23\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[23\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[24\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[24\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[25\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[25\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214202 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[26\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[26\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214203 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[27\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[27\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214203 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[28\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[28\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214203 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[29\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[29\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214203 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[30\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[30\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214203 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[31\] read_data_ms.v(67) " "Inferred latch for \"o_RDATA\[31\]\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214203 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RVALID read_data_ms.v(67) " "Inferred latch for \"o_RVALID\" at read_data_ms.v(67)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214203 "|AXI_lite|read_data_ms:rd|read_data_slave:data2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data_master read_data_ms:rd\|read_data_master:data1 " "Elaborating entity \"read_data_master\" for hierarchy \"read_data_ms:rd\|read_data_master:data1\"" {  } { { "read_data_ms.v" "data1" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204214203 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_RREADY read_data_ms.v(32) " "Verilog HDL Always Construct warning at read_data_ms.v(32): inferring latch(es) for variable \"o_RREADY\", which holds its previous value in one or more paths through the always construct" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214204 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_RDATA read_data_ms.v(32) " "Verilog HDL Always Construct warning at read_data_ms.v(32): inferring latch(es) for variable \"o_RDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1655204214204 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_RRESP read_data_ms.v(27) " "Output port \"o_RRESP\" at read_data_ms.v(27) has no driver" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655204214204 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[0\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[0\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[1\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[1\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[2\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[2\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[3\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[3\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[4\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[4\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[5\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[5\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[6\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[6\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[7\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[7\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[8\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[8\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[9\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[9\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[10\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[10\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[11\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[11\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[12\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[12\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[13\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[13\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[14\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[14\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[15\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[15\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[16\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[16\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[17\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[17\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[18\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[18\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[19\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[19\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[20\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[20\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[21\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[21\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[22\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[22\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[23\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[23\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[24\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[24\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[25\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[25\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[26\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[26\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[27\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[27\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[28\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[28\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[29\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[29\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214205 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[30\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[30\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214206 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RDATA\[31\] read_data_ms.v(32) " "Inferred latch for \"o_RDATA\[31\]\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214206 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_RREADY read_data_ms.v(32) " "Inferred latch for \"o_RREADY\" at read_data_ms.v(32)" {  } { { "read_data_ms.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/read_data_ms.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204214206 "|AXI_lite|read_data_ms:rd|read_data_master:data1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655204214572 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_BRESP\[0\] GND " "Pin \"o_BRESP\[0\]\" is stuck at GND" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655204214623 "|AXI_lite|o_BRESP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_BRESP\[1\] GND " "Pin \"o_BRESP\[1\]\" is stuck at GND" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655204214623 "|AXI_lite|o_BRESP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RRESP\[0\] GND " "Pin \"o_RRESP\[0\]\" is stuck at GND" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655204214623 "|AXI_lite|o_RRESP[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_RRESP\[1\] GND " "Pin \"o_RRESP\[1\]\" is stuck at GND" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655204214623 "|AXI_lite|o_RRESP[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655204214623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655204214690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/AMBA-AXI4-Lite/output_files/AXI_lite.map.smsg " "Generated suppressed messages file D:/Workspace/AMBA-AXI4-Lite/output_files/AXI_lite.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204215043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655204215289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655204215289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BREADY " "No output dependent on input pin \"BREADY\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|BREADY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BVALID " "No output dependent on input pin \"BVALID\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|BVALID"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_BRESP\[0\] " "No output dependent on input pin \"i_BRESP\[0\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|i_BRESP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_BRESP\[1\] " "No output dependent on input pin \"i_BRESP\[1\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|i_BRESP[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWPROT\[0\] " "No output dependent on input pin \"AWPROT\[0\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|AWPROT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWPROT\[1\] " "No output dependent on input pin \"AWPROT\[1\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|AWPROT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AWPROT\[2\] " "No output dependent on input pin \"AWPROT\[2\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|AWPROT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARPROT\[0\] " "No output dependent on input pin \"ARPROT\[0\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|ARPROT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARPROT\[1\] " "No output dependent on input pin \"ARPROT\[1\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|ARPROT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARPROT\[2\] " "No output dependent on input pin \"ARPROT\[2\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|ARPROT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RRESP\[0\] " "No output dependent on input pin \"i_RRESP\[0\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|i_RRESP[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RRESP\[1\] " "No output dependent on input pin \"i_RRESP\[1\]\"" {  } { { "AXI_lite.v" "" { Text "D:/Workspace/AMBA-AXI4-Lite/AXI_lite.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655204215379 "|AXI_lite|i_RRESP[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655204215379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "625 " "Implemented 625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "154 " "Implemented 154 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655204215380 ""} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Implemented 136 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655204215380 ""} { "Info" "ICUT_CUT_TM_LCELLS" "335 " "Implemented 335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655204215380 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655204215380 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655204215392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 16:26:55 2022 " "Processing ended: Tue Jun 14 16:26:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655204215392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655204215392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655204215392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655204215392 ""}
