{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 0 1532573117126 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 0 1532573117126 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[31\] " "Synthesized away node \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[31\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } } { "../../../../riffa_hdl/rx_engine_classic.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rx_engine_classic.v" 402 0 0 } } { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/engine_layer.v" 281 0 0 } } { "../../riffa_wrapper_de4.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/riffa_wrapper_de4.v" 487 0 0 } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 359 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1532573121537 "|DE4Gen2x8If128|riffa_wrapper_de4:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|wMetadata[31]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1532573121537 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1532573121537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573123921 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 129 " "Parameter WIDTH_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 129 " "Parameter WIDTH_B set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 123 " "Parameter WIDTH_A set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 123 " "Parameter WIDTH_B set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 62 " "Parameter WIDTH_A set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 62 " "Parameter WIDTH_B set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 94 " "Parameter WIDTH_A set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 94 " "Parameter WIDTH_B set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 94 " "Parameter WIDTH_A set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 94 " "Parameter WIDTH_B set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|rPackedFlushed_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|rPackedFlushed_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 130 " "Parameter WIDTH set to 130" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rData_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 128 " "Parameter WIDTH set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|rx_signaldetect_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "chnl_tester:test_channels\[0\].chnl_tester_i\|rValid_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"chnl_tester:test_channels\[0\].chnl_tester_i\|rValid_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 65 " "Parameter WIDTH set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 0 1532573133489 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 0 1532573133489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573133586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133586 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573133586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2sq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2sq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2sq1 " "Found entity 1: altsyncram_2sq1" {  } { { "db/altsyncram_2sq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_2sq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573133629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573133629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573133652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133652 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573133652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8r1 " "Found entity 1: altsyncram_e8r1" {  } { { "db/altsyncram_e8r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_e8r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573133716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573133716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573133795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 129 " "Parameter \"WIDTH_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 129 " "Parameter \"WIDTH_B\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133795 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573133795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvq1 " "Found entity 1: altsyncram_mvq1" {  } { { "db/altsyncram_mvq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_mvq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573133857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573133857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573133926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573133926 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573133926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ist1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ist1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ist1 " "Found entity 1: altsyncram_ist1" {  } { { "db/altsyncram_ist1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_ist1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573133970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573133970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134022 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 123 " "Parameter \"WIDTH_A\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 123 " "Parameter \"WIDTH_B\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134041 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6st1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6st1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6st1 " "Found entity 1: altsyncram_6st1" {  } { { "db/altsyncram_6st1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_6st1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573134104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573134104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 62 " "Parameter \"WIDTH_A\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 62 " "Parameter \"WIDTH_B\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134173 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apt1 " "Found entity 1: altsyncram_apt1" {  } { { "db/altsyncram_apt1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_apt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573134224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573134224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8pq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8pq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8pq1 " "Found entity 1: altsyncram_8pq1" {  } { { "db/altsyncram_8pq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_8pq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573134304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573134304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134320 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qlt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qlt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qlt1 " "Found entity 1: altsyncram_qlt1" {  } { { "db/altsyncram_qlt1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_qlt1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573134358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573134358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134372 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpq1 " "Found entity 1: altsyncram_cpq1" {  } { { "db/altsyncram_cpq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_cpq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573134411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573134411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134430 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_25r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_25r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_25r1 " "Found entity 1: altsyncram_25r1" {  } { { "db/altsyncram_25r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_25r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573134474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573134474 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 94 " "Parameter \"WIDTH_A\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 94 " "Parameter \"WIDTH_B\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134527 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5r1 " "Found entity 1: altsyncram_i5r1" {  } { { "db/altsyncram_i5r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_i5r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573134583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573134583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03r1 " "Found entity 1: altsyncram_03r1" {  } { { "db/altsyncram_03r1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_03r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573134721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573134721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134802 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sq1 " "Found entity 1: altsyncram_0sq1" {  } { { "db/altsyncram_0sq1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_0sq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573134847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573134847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573134983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\|altshift_taps:rPackedFlushed_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 130 " "Parameter \"WIDTH\" = \"130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573134983 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573134983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n4v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n4v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n4v " "Found entity 1: shift_taps_n4v" {  } { { "db/shift_taps_n4v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_n4v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2a1 " "Found entity 1: altsyncram_u2a1" {  } { { "db/altsyncram_u2a1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_u2a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6mf " "Found entity 1: cntr_6mf" {  } { { "db/cntr_6mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_6mf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573135324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|altshift_taps:rData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 128 " "Parameter \"WIDTH\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135324 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573135324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s4v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s4v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s4v " "Found entity 1: shift_taps_s4v" {  } { { "db/shift_taps_s4v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_s4v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63a1 " "Found entity 1: altsyncram_63a1" {  } { { "db/altsyncram_63a1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_63a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3mf " "Found entity 1: cntr_3mf" {  } { { "db/cntr_3mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_3mf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ldc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ldc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ldc " "Found entity 1: cmpr_ldc" {  } { { "db/cmpr_ldc.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cmpr_ldc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0 " "Elaborated megafunction instantiation \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573135625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0 " "Instantiated megafunction \"PCIeGen2x8If128:pcie_inst\|altpcie_rs_serdes:rs_serdes\|altshift_taps:rx_signaldetect_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135625 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573135625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_sfv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_sfv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_sfv " "Found entity 1: shift_taps_sfv" {  } { { "db/shift_taps_sfv.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_sfv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0hc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0hc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0hc1 " "Found entity 1: altsyncram_0hc1" {  } { { "db/altsyncram_0hc1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_0hc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4mf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4mf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4mf " "Found entity 1: cntr_4mf" {  } { { "db/cntr_4mf.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_4mf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o5h " "Found entity 1: cntr_o5h" {  } { { "db/cntr_o5h.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/cntr_o5h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rValid_rtl_0 " "Elaborated megafunction instantiation \"chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rValid_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 0 1532573135848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rValid_rtl_0 " "Instantiated megafunction \"chnl_tester:test_channels\[0\].chnl_tester_i\|altshift_taps:rValid_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 65 " "Parameter \"WIDTH\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 0 1532573135848 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 0 1532573135848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c3v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c3v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c3v " "Found entity 1: shift_taps_c3v" {  } { { "db/shift_taps_c3v.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/shift_taps_c3v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60a1 " "Found entity 1: altsyncram_60a1" {  } { { "db/altsyncram_60a1.tdf" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/altsyncram_60a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 0 1532573135935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573135935 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 0 1532573138241 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/alt_cal.v" 54 0 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 0 1532573139317 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 0 1532573139318 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1532573166525 "|DE4Gen2x8If128|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1532573166525 "|DE4Gen2x8If128|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1532573166525 "|DE4Gen2x8If128|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1532573166525 "|DE4Gen2x8If128|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1532573166525 "|DE4Gen2x8If128|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1532573166525 "|DE4Gen2x8If128|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1532573166525 "|DE4Gen2x8If128|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 0 1532573166525 "|DE4Gen2x8If128|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 0 1532573166525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "186 " "186 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 0 1532573207510 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wEndFlag " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wEndFlag\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wEndFlag" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[30\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[30\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[30\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[26\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[26\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[26\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[25\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[25\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[25\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[27\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[27\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[27\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[29\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[29\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[29\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[24\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[24\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[24\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[28\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[28\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[28\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[4\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[4\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[4\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[38\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[38\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[38\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[7\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[7\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[7\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[41\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[41\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[41\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[6\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[6\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[6\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[40\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[40\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[40\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[5\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[5\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[5\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[39\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[39\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[39\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[1\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[1\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[1\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[35\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[35\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[35\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[0\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[0\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[0\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[34\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[34\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[34\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[3\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[3\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[3\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[37\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[37\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[37\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[2\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[2\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[2\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[36\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[36\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[36\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[9\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[9\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[9\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[43\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[43\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[43\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[8\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[8\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[8\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[42\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[42\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[42\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[0\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[0\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[0\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[1\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[1\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[1\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[3\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[3\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[3\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[2\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[2\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[2\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[4\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[4\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[4\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[5\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[5\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[5\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[6\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[6\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[6\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[7\] " "Logic cell \"riffa_wrapper_de4:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|wCount\[7\]\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "wCount\[7\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/reorder_queue_input.v" 108 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[30\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[30\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[30\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wStartMask\[3\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wStartMask\[3\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wStartMask\[3\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 136 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wEndMask\[0\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wEndMask\[0\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wEndMask\[0\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[12\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[12\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[12\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[13\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[13\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[13\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[18\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[18\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[18\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[20\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[20\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[20\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[21\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[21\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[21\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[22\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[22\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[22\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[40\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[40\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[40\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[41\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[41\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[41\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[42\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[42\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[42\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[43\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[43\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[43\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[44\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[44\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[44\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[45\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[45\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[45\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[46\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[46\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[46\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[47\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[47\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[47\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[48\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[48\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[48\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[49\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[49\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[49\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[50\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[50\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[50\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[51\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[51\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[51\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[52\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[52\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[52\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[53\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[53\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[53\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[54\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[54\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[54\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[55\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[55\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[55\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[56\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[56\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[56\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[57\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[57\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[57\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[58\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[58\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[58\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[59\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[59\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[59\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[60\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[60\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[60\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[61\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[61\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[61\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[62\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[62\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[62\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[63\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|wMetadata\[63\]\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "wMetadata\[63\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[76\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[76\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[76\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[72\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[72\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[72\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[73\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[73\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[73\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[74\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[74\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[74\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[75\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[75\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[75\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""} { "Info" "ISCL_SCL_CELL_NAME" "riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[14\] " "Logic cell \"riffa_wrapper_de4:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|wMetadata\[14\]\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "wMetadata\[14\]" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 128 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 0 1532573207795 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 0 1532573207795 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/ALTPLL50I50O125O250O_altpll.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/prj/db/ALTPLL50I50O125O250O_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../ip/ALTPLL50I50O125O250O.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/ip/ALTPLL50I50O125O250O.v" 102 0 0 } } { "../hdl/DE4Gen2x8If128.v" "" { Text "/home/phung/Documents/fpga_overlay/riffa/fpga/altera/de4/DE4Gen2x8If128/hdl/DE4Gen2x8If128.v" 196 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 0 1532573209384 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573209581 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 0 1532573213301 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 36 clocks " "Found 36 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0_clk " "  20.000 alt_cal_edge_detect_ff0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff0q_clk " "  20.000 alt_cal_edge_detect_ff0q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1_clk " "  20.000 alt_cal_edge_detect_ff1_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 alt_cal_edge_detect_ff1q_clk " "  20.000 alt_cal_edge_detect_ff1q_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       clk125 " "   8.000       clk125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSCILLATOR_CLK " "  20.000 OSCILLATOR_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogfastrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkout\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|analogrefclkpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|atx_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|rateswitchbaseclock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div0\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|central_clk_div1\|refclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma0\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma1\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma2\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma3\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma4\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma5\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma6\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213301 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\] " "   2.000 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|receive_pma7\|deserclock\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll0\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll2\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll3\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll4\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll5\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll6\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\] " "   0.400 pcie_inst\|serdes\|PCIeGen2x8If128_serdes_alt4gxb_9uoa_component\|rx_cdr_pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout " "   4.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk " "   2.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|stratix_iv.stratixiv_hssi_pcie_hip\|pllfixedclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 0 1532573213302 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573213301 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573216458 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 251 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 251 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 0 1532573257606 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573257624 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 368 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 368 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 0 1532573271810 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573271811 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 0 1532573285996 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 0 1532573286015 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 0 1532573300068 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:01:31 " "Physical synthesis optimizations for speed complete: elapsed time is 00:01:31" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 0 1532573300114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15438 " "Implemented 15438 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 0 1532573300403 ""} { "Info" "ICUT_CUT_TM_OPINS" "1091 " "Implemented 1091 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 0 1532573300403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12851 " "Implemented 12851 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 0 1532573300403 ""} { "Info" "ICUT_CUT_TM_RAMS" "1429 " "Implemented 1429 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 0 1532573300403 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 0 1532573300403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 0 1532573300403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1647 " "Peak virtual memory: 1647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 0 1532573302851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 26 10:48:22 2018 " "Processing ended: Thu Jul 26 10:48:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 0 1532573302851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:07 " "Elapsed time: 00:03:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 0 1532573302851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 0 1532573302851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 0 1532573302851 ""}
