# Top Microarchitecture

The top module combines a Wishbone-like slave interface for CSR and SRAM, camera pixel ingest, DMA write channel, IRQ pending latch, IOMUX register, and SD write trigger.

Clock/reset: single synchronous clock domain in mock implementation.
