<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond307_fu_52_p2" SOURCE="" VARIABLE="exitcond307" MODULE="dma_master_test_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_58_p2" SOURCE="" VARIABLE="empty_31" MODULE="dma_master_test_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond296_fu_186_p2" SOURCE="" VARIABLE="exitcond296" MODULE="dma_master_test_Pipeline_2" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_192_p2" SOURCE="" VARIABLE="empty" MODULE="dma_master_test_Pipeline_2" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_mul_fu_252_p2" SOURCE="" VARIABLE="next_mul" MODULE="dma_master_test_Pipeline_2" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_urem_fu_216_p2" SOURCE="" VARIABLE="next_urem" MODULE="dma_master_test_Pipeline_2" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_28_fu_222_p2" SOURCE="" VARIABLE="empty_28" MODULE="dma_master_test_Pipeline_2" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="idx_urem_fu_228_p3" SOURCE="" VARIABLE="idx_urem" MODULE="dma_master_test_Pipeline_2" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln43_fu_650_p2" SOURCE="dma-master-test.cpp:43" VARIABLE="icmp_ln43" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_656_p2" SOURCE="dma-master-test.cpp:43" VARIABLE="add_ln43" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_700_p2" SOURCE="dma-master-test.cpp:47" VARIABLE="add_ln47" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_674_p2" SOURCE="dma-master-test.cpp:48" VARIABLE="add_ln48" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_690_p2" SOURCE="dma-master-test.cpp:53" VARIABLE="add_ln53" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="dma-master-test.cpp:58" VARIABLE="mul7" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="dma-master-test.cpp:59" VARIABLE="tmp2" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U61" SOURCE="dma-master-test.cpp:59" VARIABLE="mul6" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U54" SOURCE="dma-master-test.cpp:60" VARIABLE="mul" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="dma-master-test.cpp:61" VARIABLE="mul1" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U44" SOURCE="dma-master-test.cpp:62" VARIABLE="tmp5" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="dma-master-test.cpp:62" VARIABLE="mul3" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U22" SOURCE="dma-master-test.cpp:62" VARIABLE="tmp" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="dma-master-test.cpp:62" VARIABLE="tmp7" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U28" SOURCE="dma-master-test.cpp:62" VARIABLE="A" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="dma-master-test.cpp:66" VARIABLE="mul5" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U62" SOURCE="dma-master-test.cpp:66" VARIABLE="mul10" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U45" SOURCE="dma-master-test.cpp:69" VARIABLE="mul13" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="dma-master-test.cpp:70" VARIABLE="mul14" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="dma-master-test.cpp:70" VARIABLE="mul15" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U43" SOURCE="dma-master-test.cpp:71" VARIABLE="mul16" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="dma-master-test.cpp:72" VARIABLE="mul17" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U46" SOURCE="dma-master-test.cpp:73" VARIABLE="mul19" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U47" SOURCE="dma-master-test.cpp:74" VARIABLE="mul20" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U15" SOURCE="dma-master-test.cpp:73" VARIABLE="tmp10" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U24" SOURCE="dma-master-test.cpp:73" VARIABLE="tmp12" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U16" SOURCE="dma-master-test.cpp:73" VARIABLE="tmp13" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="dma-master-test.cpp:73" VARIABLE="tmp15" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U25" SOURCE="dma-master-test.cpp:73" VARIABLE="tmp16" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U29" SOURCE="dma-master-test.cpp:73" VARIABLE="add3" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="dma-master-test.cpp:65" VARIABLE="B" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="dma-master-test.cpp:77" VARIABLE="mul21" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="dma-master-test.cpp:78" VARIABLE="tmp17" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="dma-master-test.cpp:78" VARIABLE="mul22" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U48" SOURCE="dma-master-test.cpp:79" VARIABLE="mul23" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U49" SOURCE="dma-master-test.cpp:80" VARIABLE="mul24" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="dma-master-test.cpp:81" VARIABLE="mul25" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="dma-master-test.cpp:82" VARIABLE="tmp19" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="dma-master-test.cpp:82" VARIABLE="mul26" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U69" SOURCE="dma-master-test.cpp:83" VARIABLE="mul27" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U50" SOURCE="dma-master-test.cpp:84" VARIABLE="mul28" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="dma-master-test.cpp:85" VARIABLE="mul29" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U18" SOURCE="dma-master-test.cpp:85" VARIABLE="tmp21" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U19" SOURCE="dma-master-test.cpp:85" VARIABLE="tmp25" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U26" SOURCE="dma-master-test.cpp:85" VARIABLE="tmp26" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U20" SOURCE="dma-master-test.cpp:85" VARIABLE="tmp27" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U21" SOURCE="dma-master-test.cpp:85" VARIABLE="tmp29" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U27" SOURCE="dma-master-test.cpp:85" VARIABLE="tmp30" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U30" SOURCE="dma-master-test.cpp:85" VARIABLE="C" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="dma-master-test.cpp:92" VARIABLE="mul30" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="dma-master-test.cpp:92" VARIABLE="tmp31" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="dma-master-test.cpp:92" VARIABLE="mul31" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U31" SOURCE="dma-master-test.cpp:92" VARIABLE="disc" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsqrt" ID="" IMPL="fabric" LATENCY="15" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_16_no_dsp_1_U81" SOURCE="D:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464" VARIABLE="ds" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln100_fu_713_p2" SOURCE="dma-master-test.cpp:100" VARIABLE="xor_ln100" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U32" SOURCE="dma-master-test.cpp:100" VARIABLE="sub1" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="dma-master-test.cpp:100" VARIABLE="mul32" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fdiv" ID="" IMPL="fabric" LATENCY="15" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U75" SOURCE="dma-master-test.cpp:100" VARIABLE="t0" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fsub" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U33" SOURCE="dma-master-test.cpp:101" VARIABLE="add4" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fdiv" ID="" IMPL="fabric" LATENCY="15" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U76" SOURCE="dma-master-test.cpp:101" VARIABLE="t1" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U77" SOURCE="dma-master-test.cpp:103" VARIABLE="conv" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U82" SOURCE="dma-master-test.cpp:103" VARIABLE="cmp4" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_2_no_dsp_1_U78" SOURCE="dma-master-test.cpp:107" VARIABLE="conv1" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="dcmp" PRAGMA="" RTLNAME="dcmp_64ns_64ns_1_2_no_dsp_1_U83" SOURCE="dma-master-test.cpp:107" VARIABLE="cmp5" MODULE="dma_master_test_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln120_fu_120_p2" SOURCE="dma-master-test.cpp:120" VARIABLE="icmp_ln120" MODULE="dma_master_test_Pipeline_VITIS_LOOP_120_2" LOOP="VITIS_LOOP_120_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_131_p2" SOURCE="dma-master-test.cpp:120" VARIABLE="add_ln120" MODULE="dma_master_test_Pipeline_VITIS_LOOP_120_2" LOOP="VITIS_LOOP_120_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln122_fu_145_p2" SOURCE="dma-master-test.cpp:122" VARIABLE="xor_ln122" MODULE="dma_master_test_Pipeline_VITIS_LOOP_120_2" LOOP="VITIS_LOOP_120_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln122_fu_151_p2" SOURCE="dma-master-test.cpp:122" VARIABLE="and_ln122" MODULE="dma_master_test_Pipeline_VITIS_LOOP_120_2" LOOP="VITIS_LOOP_120_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="success_index_4_fu_169_p3" SOURCE="dma-master-test.cpp:122" VARIABLE="success_index_4" MODULE="dma_master_test_Pipeline_VITIS_LOOP_120_2" LOOP="VITIS_LOOP_120_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="t_final_2_fu_157_p3" SOURCE="dma-master-test.cpp:122" VARIABLE="t_final_2" MODULE="dma_master_test_Pipeline_VITIS_LOOP_120_2" LOOP="VITIS_LOOP_120_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond3_fu_180_p2" SOURCE="" VARIABLE="exitcond3" MODULE="dma_master_test_Pipeline_5" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_23_fu_186_p2" SOURCE="" VARIABLE="empty_23" MODULE="dma_master_test_Pipeline_5" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="empty_24_fu_195_p2" SOURCE="" VARIABLE="empty_24" MODULE="dma_master_test_Pipeline_5" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_201_p2" SOURCE="" VARIABLE="empty_25" MODULE="dma_master_test_Pipeline_5" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_mul87_fu_207_p2" SOURCE="" VARIABLE="next_mul87" MODULE="dma_master_test_Pipeline_5" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_26_fu_230_p3" SOURCE="" VARIABLE="empty_26" MODULE="dma_master_test_Pipeline_5" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_32_1_1_U119" SOURCE="" VARIABLE="tmp" MODULE="dma_master_test_Pipeline_5" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_U" SOURCE="dma-master-test.cpp:28" VARIABLE="buff" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_1_U" SOURCE="dma-master-test.cpp:28" VARIABLE="buff_1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_2_U" SOURCE="dma-master-test.cpp:28" VARIABLE="buff_2" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_3_U" SOURCE="dma-master-test.cpp:28" VARIABLE="buff_3" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buff_4_U" SOURCE="dma-master-test.cpp:28" VARIABLE="buff_4" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="t_finals_U" SOURCE="dma-master-test.cpp:29" VARIABLE="t_finals" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:33" VARIABLE="mul" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U135" SOURCE="dma-master-test.cpp:36" VARIABLE="mul1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U128" SOURCE="dma-master-test.cpp:33" VARIABLE="add" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="dma-master-test.cpp:33" VARIABLE="mul2" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U137" SOURCE="dma-master-test.cpp:36" VARIABLE="mul3" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U129" SOURCE="dma-master-test.cpp:33" VARIABLE="add1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U138" SOURCE="dma-master-test.cpp:34" VARIABLE="mul4" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="dma-master-test.cpp:37" VARIABLE="mul5" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U130" SOURCE="dma-master-test.cpp:34" VARIABLE="add2" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln43_fu_720_p2" SOURCE="dma-master-test.cpp:43" VARIABLE="icmp_ln43" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:58" VARIABLE="tmp1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U135" SOURCE="dma-master-test.cpp:61" VARIABLE="tmp4" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="dma-master-test.cpp:63" VARIABLE="tmp9" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U137" SOURCE="dma-master-test.cpp:80" VARIABLE="tmp20" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U138" SOURCE="dma-master-test.cpp:83" VARIABLE="tmp22" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="dma-master-test.cpp:85" VARIABLE="tmp23" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="mult_fu_756_p2" SOURCE="dma-master-test.cpp:130" VARIABLE="mult" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:131" VARIABLE="mul33" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U128" SOURCE="dma-master-test.cpp:131" VARIABLE="pox" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="dma-master-test.cpp:132" VARIABLE="mul34" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U129" SOURCE="dma-master-test.cpp:132" VARIABLE="poy" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="dma-master-test.cpp:133" VARIABLE="mul35" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:133" VARIABLE="poz" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U140" SOURCE="dma-master-test.cpp:135" VARIABLE="add_ln135" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_2_1_U144" SOURCE="dma-master-test.cpp:135" VARIABLE="mul_ln135" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="dma-master-test.cpp:135" VARIABLE="buff_4_load" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:135" VARIABLE="mul36" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U133" SOURCE="dma-master-test.cpp:135" VARIABLE="add_ln135_1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_2_1_U145" SOURCE="dma-master-test.cpp:135" VARIABLE="mul_ln135_1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ram" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U142" SOURCE="dma-master-test.cpp:135" VARIABLE="buff_load" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U135" SOURCE="dma-master-test.cpp:135" VARIABLE="mul37" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_2_fu_774_p2" SOURCE="dma-master-test.cpp:135" VARIABLE="add_ln135_2" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_2_1_U146" SOURCE="dma-master-test.cpp:135" VARIABLE="mul_ln135_2" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="dma-master-test.cpp:135" VARIABLE="mul38" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_3_fu_825_p2" SOURCE="dma-master-test.cpp:135" VARIABLE="add_ln135_3" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_2_1_U150" SOURCE="dma-master-test.cpp:135" VARIABLE="mul_ln135_3" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U128" SOURCE="dma-master-test.cpp:135" VARIABLE="tmp34" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U129" SOURCE="dma-master-test.cpp:135" VARIABLE="tmp35" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U128" SOURCE="dma-master-test.cpp:135" VARIABLE="n_x" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U137" SOURCE="dma-master-test.cpp:136" VARIABLE="mul39" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_780_p2" SOURCE="dma-master-test.cpp:136" VARIABLE="add_ln136" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_2_1_U147" SOURCE="dma-master-test.cpp:136" VARIABLE="mul_ln136" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U138" SOURCE="dma-master-test.cpp:136" VARIABLE="mul40" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_1_fu_786_p2" SOURCE="dma-master-test.cpp:136" VARIABLE="add_ln136_1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_2_1_U148" SOURCE="dma-master-test.cpp:136" VARIABLE="mul_ln136_1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U139" SOURCE="dma-master-test.cpp:136" VARIABLE="mul41" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_2_fu_848_p2" SOURCE="dma-master-test.cpp:136" VARIABLE="add_ln136_2" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_2_1_U151" SOURCE="dma-master-test.cpp:136" VARIABLE="mul_ln136_2" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U130" SOURCE="dma-master-test.cpp:136" VARIABLE="tmp36" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U131" SOURCE="dma-master-test.cpp:136" VARIABLE="tmp37" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U129" SOURCE="dma-master-test.cpp:136" VARIABLE="n_y" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U154" SOURCE="dma-master-test.cpp:137" VARIABLE="mul42" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U141" SOURCE="dma-master-test.cpp:137" VARIABLE="mul43" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_792_p2" SOURCE="dma-master-test.cpp:137" VARIABLE="add_ln137" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_2_1_U149" SOURCE="dma-master-test.cpp:137" VARIABLE="mul_ln137" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U142" SOURCE="dma-master-test.cpp:137" VARIABLE="mul44" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_862_p2" SOURCE="dma-master-test.cpp:137" VARIABLE="add_ln137_1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_65_2_1_U152" SOURCE="dma-master-test.cpp:137" VARIABLE="mul_ln137_1" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U132" SOURCE="dma-master-test.cpp:137" VARIABLE="tmp38" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U133" SOURCE="dma-master-test.cpp:137" VARIABLE="tmp39" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U130" SOURCE="dma-master-test.cpp:137" VARIABLE="n_z" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:139" VARIABLE="mul45" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:139" VARIABLE="mul46" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U135" SOURCE="dma-master-test.cpp:139" VARIABLE="mul47" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U128" SOURCE="dma-master-test.cpp:139" VARIABLE="tmp40" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U128" SOURCE="dma-master-test.cpp:139" VARIABLE="n_assign" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln15_fu_1038_p2" SOURCE="dma-master-test.cpp:15" VARIABLE="sub_ln15" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:17" VARIABLE="tmp41" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U135" SOURCE="dma-master-test.cpp:17" VARIABLE="tmp42" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:17" VARIABLE="mul2_i" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="4" OPTYPE="fadd" PRAGMA="" RTLNAME="faddfsub_32ns_32ns_32_5_full_dsp_1_U128" SOURCE="dma-master-test.cpp:17" VARIABLE="sub3_i" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:17" VARIABLE="mod" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U134" SOURCE="dma-master-test.cpp:149" VARIABLE="mul48" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U135" SOURCE="dma-master-test.cpp:150" VARIABLE="mul49" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U136" SOURCE="dma-master-test.cpp:151" VARIABLE="mul50" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitofp" ID="" IMPL="auto" LATENCY="5" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_6_no_dsp_1_U143" SOURCE="dma-master-test.cpp:152" VARIABLE="conv2" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="dma_master_test" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
