//! Copyright 2026 0xClandestine, Ekryski, TheTom, Ambisphaeric
//! SPDX-License-Identifier: Apache-2.0
//! `mt_fp4_qmm_mma` / `mt_fp8_e4m3_qmm_mma` — fp4/fp8 simdgroup-matrix MMA.
//!
//! Simdgroup-matrix MMA prefill path for fp4 (E2M1) and fp8 (E4M3) quantized
//! dense GEMM — the non-NAX counterpart of `mt_fp_qmm_nax`. Falls back from
//! `mt_fp_qmm_nax` on pre-M4 hardware (no Apple tensor cores).
//!
//! ## fp4 E2M1 codebook
//!
//! Eight fp4 codes pack into one u32 (4 bits each). The E2M1 format
//! `[sign:1][exp:2][mantissa:1]` encodes 8 magnitudes:
//!   `{0, 0.5, 1, 1.5, 2, 3, 4, 6}` — the nvfp4 / MLX `fp4.h` levels.
//! Computed via the `two_m_int` trick (integer arithmetic to avoid f32 LUT):
//!   - `code3 = code & 7` (3-bit magnitude)
//!   - subnormal (exp=0): `two_m_int = mantissa ∈ {0, 1}`
//!   - normal (exp≥1): `two_m_int = (mantissa + 2) * 2^(exp-1) ∈ {2,3,4,6,8,12}`
//!   - sign bit: `1 - 2*(code >> 3)`
//!   - dequant: `scale * sign * two_m_int / 2.0`, **no bias** (fp4 is scale-only).
//!
//! ## fp8 E4M3 dequant
//!
//! Eight fp8 codes pack into two u32s (8 bits each, 4 per u32). E4M3:
//! `[sign:1][exp:4][mantissa:3]`. Dequant follows the `mt_fp8_e4m3_quant_dequant`
//! math from `fp_quantized.rs`: find the binade via `floor/log2`, clamp exponent
//! to `[-6, 8]`, snap mantissa to the fp8 grid, rescale. Here we use the inverse
//! path — given a packed 8-bit code, reconstruct the fp32 value:
//!   `e = (code7 >> 3) - 7` (biased exponent, bias=7), `m = code7 & 7`
//!   normal: `val = 2^e * (1 + m/8)`, subnormal (e_raw=0): `val = 2^(-6) * m/8`
//!   sign: `1 - 2*(code >> 7)`.
//! Scale per group (group_size=32 for fp8, matching `mt_fp8_e4m3_quant_dequant`).
//!
//! ## Geometry (both kernels)
//!
//! Identical to `mt_qmm_mma`:
//!   - tpg = 128 (4 SG × 32 lanes, WM=WN=2)
//!   - BM = BN = BK = 32, output tile 32×32
//!   - Grid: `[N/32, M/32, 1]`
//!   - TG memory: Xs[32×36 T] + Ws[32×36 T]
//!   - KernelMode::Reduction

use ffai_kernels::kernel;

/// fp4 (E2M1) / fp8 (E4M3) simdgroup-matrix MMA dense GEMM, folded over the two
/// formats (§7). `Out = X · dequant(W)` with a per-group `T` scale; both pack
/// into `Tensor<u32>` (8 fp4 nibbles or 4 fp8 bytes per word). The geometry,
/// X-load, MMA, and write-back are shared; only the W-dequant staging branches
/// on `WDEC` (fp4: 1 pass × 8 nibbles via `mt_decode_e2m1`; fp8: 2 passes × 4
/// bytes, inline E4M3). Produces `mt_fp4_qmm_mma` / `mt_fp8_e4m3_qmm_mma`.
#[kernel(variants((FMT, WDEC) = [(fp4, 0u32), (fp8_e4m3, 2u32)], suffix = "{FMT}_qmm_mma"))]
#[allow(clippy::too_many_arguments)]
pub fn mt<T>(
    w: Tensor<u32>,
    scales: Tensor<T>,
    x: Tensor<T>,
    out: Tensor<T>,
    #[constexpr] k: u32,
    #[constexpr] n: u32,
    #[constexpr] gs_per_row: u32,
) {
    let n_tile = tgid_x;
    let m_tile = tgid_y;
    let lane = simd_lane;
    let sg = simd_group_id();
    let sm = sg / 2u32;
    let sn = sg & 1u32;
    let lane_in_tg = sg * 32u32 + lane;
    let qid = lane / 4u32;
    let fm = (qid & 4u32) + ((lane / 2u32) % 4u32);
    let fn0 = (qid & 2u32) * 2u32 + (lane % 2u32) * 2u32;
    let fn1 = fn0 + 1u32;
    threadgroup_alloc("xs", 1152, T);
    threadgroup_alloc("ws", 1152, T);
    let c_f00 = simdgroup_alloc::<f32, 8, 8>();
    simdgroup_elem_store(c_f00, 0, 0.0f32);
    simdgroup_elem_store(c_f00, 1, 0.0f32);
    let c_f01 = simdgroup_alloc::<f32, 8, 8>();
    simdgroup_elem_store(c_f01, 0, 0.0f32);
    simdgroup_elem_store(c_f01, 1, 0.0f32);
    let c_f10 = simdgroup_alloc::<f32, 8, 8>();
    simdgroup_elem_store(c_f10, 0, 0.0f32);
    simdgroup_elem_store(c_f10, 1, 0.0f32);
    let c_f11 = simdgroup_alloc::<f32, 8, 8>();
    simdgroup_elem_store(c_f11, 0, 0.0f32);
    simdgroup_elem_store(c_f11, 1, 0.0f32);
    let a_f0 = simdgroup_alloc::<T, 8, 8>();
    let a_f1 = simdgroup_alloc::<T, 8, 8>();
    let b_f0 = simdgroup_alloc::<T, 8, 8>();
    let b_f1 = simdgroup_alloc::<T, 8, 8>();
    // W coop-dequant: each lane handles one fp4 u32 word (8 codes).
    // lane_in_tg / 4 = w_row (0..32), lane_in_tg & 3 = word_in_row (0..4).
    // 32 N-rows × 4 words = 128 lanes = full TG.
    let w_row = lane_in_tg / 4u32;
    let word_in_row = lane_in_tg & 3u32;
    let x_m_row = lane_in_tg / 4u32;
    let x_k_quad = lane_in_tg & 3u32;
    let x_k_base = x_k_quad * 8u32;
    let xs_ld = 36u32;
    let ws_ld = 36u32;
    let x_m_base = m_tile * 32u32;
    let w_n_base = n_tile * 32u32;
    // fp4: 8 codes/u32 → packs_per_row = k/8.
    let packs_per_row = if WDEC == 0u32 { k / 8u32 } else { k / 4u32 };
    let sb_base = (w_n_base + w_row) * gs_per_row;
    let w_pack_row_base = (w_n_base + w_row) * packs_per_row;
    // group_size = k / gs_per_row (= 32 for the default fp4 layout).
    let group_size = k / gs_per_row;
    for kb in range(0u32, k, 32u32) {
        // ── 1. Coop X load ── (identical to mt_qmm_mma)
        let x_row_dev_base = (x_m_base + x_m_row) * k + kb + x_k_base;
        let x_ws_base = x_m_row * xs_ld + x_k_base;
        threadgroup_store("xs", x_ws_base, load(x[x_row_dev_base]).cast::<T>());
        threadgroup_store("xs", x_ws_base + 1u32, load(x[x_row_dev_base + 1u32]).cast::<T>());
        threadgroup_store("xs", x_ws_base + 2u32, load(x[x_row_dev_base + 2u32]).cast::<T>());
        threadgroup_store("xs", x_ws_base + 3u32, load(x[x_row_dev_base + 3u32]).cast::<T>());
        threadgroup_store("xs", x_ws_base + 4u32, load(x[x_row_dev_base + 4u32]).cast::<T>());
        threadgroup_store("xs", x_ws_base + 5u32, load(x[x_row_dev_base + 5u32]).cast::<T>());
        threadgroup_store("xs", x_ws_base + 6u32, load(x[x_row_dev_base + 6u32]).cast::<T>());
        threadgroup_store("xs", x_ws_base + 7u32, load(x[x_row_dev_base + 7u32]).cast::<T>());
        // ── 2. Coop W dequant — fp4 nibble (1 pass) / fp8 byte (2 passes) ──
        if WDEC == 0u32 {
            let pack_k_off = kb / 8u32 + word_in_row;
            let pack = load(w[w_pack_row_base + pack_k_off]);
            let k_off = kb + word_in_row * 8u32;
            let g = k_off / group_size;
            let s = load(scales[sb_base + g]).cast::<f32>();
            let ws_base = w_row * ws_ld + word_in_row * 8u32;
            // Dequant 8 fp4 codes via the E2M1 decode intrinsic. This matches the
            // proven block-scaled MMA path (`kernels::gemm::block_scaled_mma`) and avoids the
            // earlier hand-rolled `(mantissa + 2) << (exp - 1)` magnitude trick,
            // whose shift was undefined when `exp == 0` (subnormal codes). That UB
            // shift miscompiled on the f32 simdgroup path — leaving the output tile
            // unwritten (zeros / stale garbage) — while f16/bf16 happened to mask it.
            for _ci in range(0u32, 8u32, 1u32) {
                let nibble = (pack >> (_ci * 4u32)) & 15u32;
                let val = s * mt_decode_e2m1(nibble);
                threadgroup_store("ws", ws_base + _ci, val.cast::<T>());
            }
        } else {
            let k_off = kb + word_in_row * 4u32;
            let g = k_off / group_size;
            let s = load(scales[sb_base + g]).cast::<f32>();
            // Pass A: words 0..3 (word_in_row = 0..3)
            let pack_a = load(w[w_pack_row_base + kb / 4u32 + word_in_row]);
            let ws_base_a = w_row * ws_ld + word_in_row * 4u32;
            for _ci in range(0u32, 4u32, 1u32) {
                let code = (pack_a >> (_ci * 8u32)) & 255u32;
                let sign = 1.0f32 - 2.0f32 * (code >> 7u32).cast::<f32>();
                let code7 = code & 127u32;
                let e_raw = code7 >> 3u32;
                let m = code7 & 7u32;
                // normal (e_raw > 0): 2^(e_raw-7) * (1 + m/8)
                // subnormal (e_raw = 0): 2^(-6) * m/8
                let is_normal = select(e_raw > 0u32, 1u32, 0u32);
                let exp_f = e_raw.cast::<f32>() - 7.0f32;
                let norm_mag = exp2(exp_f) * (1.0f32 + m.cast::<f32>() * 0.125f32);
                let sub_mag = exp2(-6.0f32) * m.cast::<f32>() * 0.125f32;
                let mag = select(is_normal == 1u32, norm_mag, sub_mag);
                let val = s * sign * mag;
                threadgroup_store("ws", ws_base_a + _ci, val.cast::<T>());
            }
            // Pass B: words 4..7 (same lane, offset by 4 in Ws and W packs).
            let k_off_b = kb + (word_in_row + 4u32) * 4u32;
            let g_b = k_off_b / group_size;
            let s_b = load(scales[sb_base + g_b]).cast::<f32>();
            let pack_b = load(w[w_pack_row_base + kb / 4u32 + word_in_row + 4u32]);
            let ws_base_b = w_row * ws_ld + (word_in_row + 4u32) * 4u32;
            for _ci in range(0u32, 4u32, 1u32) {
                let code = (pack_b >> (_ci * 8u32)) & 255u32;
                let sign = 1.0f32 - 2.0f32 * (code >> 7u32).cast::<f32>();
                let code7 = code & 127u32;
                let e_raw = code7 >> 3u32;
                let m = code7 & 7u32;
                let is_normal = select(e_raw > 0u32, 1u32, 0u32);
                let exp_f = e_raw.cast::<f32>() - 7.0f32;
                let norm_mag = exp2(exp_f) * (1.0f32 + m.cast::<f32>() * 0.125f32);
                let sub_mag = exp2(-6.0f32) * m.cast::<f32>() * 0.125f32;
                let mag = select(is_normal == 1u32, norm_mag, sub_mag);
                let val = s_b * sign * mag;
                threadgroup_store("ws", ws_base_b + _ci, val.cast::<T>());
            }
            threadgroup_barrier();
        }
        threadgroup_barrier();
        // ── 3. MMA inner loop — identical to mt_qmm_mma ──
        let row_a0 = sm * 16u32 + fm;
        let row_a1 = sm * 16u32 + 8u32 + fm;
        let col_b0 = sn * 16u32;
        let col_b1 = sn * 16u32 + 8u32;
        // k_inner = 0
        simdgroup_elem_store(a_f0, 0, threadgroup_load("xs", row_a0 * xs_ld + fn0));
        simdgroup_elem_store(a_f0, 1, threadgroup_load("xs", row_a0 * xs_ld + fn1));
        simdgroup_elem_store(a_f1, 0, threadgroup_load("xs", row_a1 * xs_ld + fn0));
        simdgroup_elem_store(a_f1, 1, threadgroup_load("xs", row_a1 * xs_ld + fn1));
        simdgroup_barrier_mem_none();
        simdgroup_elem_store(b_f0, 0, threadgroup_load("ws", (col_b0 + fn0) * ws_ld + fm));
        simdgroup_elem_store(b_f0, 1, threadgroup_load("ws", (col_b0 + fn1) * ws_ld + fm));
        simdgroup_elem_store(b_f1, 0, threadgroup_load("ws", (col_b1 + fn0) * ws_ld + fm));
        simdgroup_elem_store(b_f1, 1, threadgroup_load("ws", (col_b1 + fn1) * ws_ld + fm));
        simdgroup_barrier_mem_none();
        simdgroup_matmul(a_f0, b_f0, c_f00);
        simdgroup_matmul(a_f0, b_f1, c_f01);
        simdgroup_matmul(a_f1, b_f1, c_f11);
        simdgroup_matmul(a_f1, b_f0, c_f10);
        simdgroup_barrier_mem_none();
        // k_inner = 1
        simdgroup_elem_store(a_f0, 0, threadgroup_load("xs", row_a0 * xs_ld + 8u32 + fn0));
        simdgroup_elem_store(a_f0, 1, threadgroup_load("xs", row_a0 * xs_ld + 8u32 + fn1));
        simdgroup_elem_store(a_f1, 0, threadgroup_load("xs", row_a1 * xs_ld + 8u32 + fn0));
        simdgroup_elem_store(a_f1, 1, threadgroup_load("xs", row_a1 * xs_ld + 8u32 + fn1));
        simdgroup_barrier_mem_none();
        simdgroup_elem_store(b_f0, 0, threadgroup_load("ws", (col_b0 + fn0) * ws_ld + 8u32 + fm));
        simdgroup_elem_store(b_f0, 1, threadgroup_load("ws", (col_b0 + fn1) * ws_ld + 8u32 + fm));
        simdgroup_elem_store(b_f1, 0, threadgroup_load("ws", (col_b1 + fn0) * ws_ld + 8u32 + fm));
        simdgroup_elem_store(b_f1, 1, threadgroup_load("ws", (col_b1 + fn1) * ws_ld + 8u32 + fm));
        simdgroup_barrier_mem_none();
        simdgroup_matmul(a_f0, b_f0, c_f00);
        simdgroup_matmul(a_f0, b_f1, c_f01);
        simdgroup_matmul(a_f1, b_f1, c_f11);
        simdgroup_matmul(a_f1, b_f0, c_f10);
        simdgroup_barrier_mem_none();
        // k_inner = 2
        simdgroup_elem_store(a_f0, 0, threadgroup_load("xs", row_a0 * xs_ld + 16u32 + fn0));
        simdgroup_elem_store(a_f0, 1, threadgroup_load("xs", row_a0 * xs_ld + 16u32 + fn1));
        simdgroup_elem_store(a_f1, 0, threadgroup_load("xs", row_a1 * xs_ld + 16u32 + fn0));
        simdgroup_elem_store(a_f1, 1, threadgroup_load("xs", row_a1 * xs_ld + 16u32 + fn1));
        simdgroup_barrier_mem_none();
        simdgroup_elem_store(b_f0, 0, threadgroup_load("ws", (col_b0 + fn0) * ws_ld + 16u32 + fm));
        simdgroup_elem_store(b_f0, 1, threadgroup_load("ws", (col_b0 + fn1) * ws_ld + 16u32 + fm));
        simdgroup_elem_store(b_f1, 0, threadgroup_load("ws", (col_b1 + fn0) * ws_ld + 16u32 + fm));
        simdgroup_elem_store(b_f1, 1, threadgroup_load("ws", (col_b1 + fn1) * ws_ld + 16u32 + fm));
        simdgroup_barrier_mem_none();
        simdgroup_matmul(a_f0, b_f0, c_f00);
        simdgroup_matmul(a_f0, b_f1, c_f01);
        simdgroup_matmul(a_f1, b_f1, c_f11);
        simdgroup_matmul(a_f1, b_f0, c_f10);
        simdgroup_barrier_mem_none();
        // k_inner = 3
        simdgroup_elem_store(a_f0, 0, threadgroup_load("xs", row_a0 * xs_ld + 24u32 + fn0));
        simdgroup_elem_store(a_f0, 1, threadgroup_load("xs", row_a0 * xs_ld + 24u32 + fn1));
        simdgroup_elem_store(a_f1, 0, threadgroup_load("xs", row_a1 * xs_ld + 24u32 + fn0));
        simdgroup_elem_store(a_f1, 1, threadgroup_load("xs", row_a1 * xs_ld + 24u32 + fn1));
        simdgroup_barrier_mem_none();
        simdgroup_elem_store(b_f0, 0, threadgroup_load("ws", (col_b0 + fn0) * ws_ld + 24u32 + fm));
        simdgroup_elem_store(b_f0, 1, threadgroup_load("ws", (col_b0 + fn1) * ws_ld + 24u32 + fm));
        simdgroup_elem_store(b_f1, 0, threadgroup_load("ws", (col_b1 + fn0) * ws_ld + 24u32 + fm));
        simdgroup_elem_store(b_f1, 1, threadgroup_load("ws", (col_b1 + fn1) * ws_ld + 24u32 + fm));
        simdgroup_barrier_mem_none();
        simdgroup_matmul(a_f0, b_f0, c_f00);
        simdgroup_matmul(a_f0, b_f1, c_f01);
        simdgroup_matmul(a_f1, b_f1, c_f11);
        simdgroup_matmul(a_f1, b_f0, c_f10);
        simdgroup_barrier_mem_none();
        threadgroup_barrier();
    }
    // ── 4. Write C frags ──
    let out_m_base = m_tile * 32u32 + sm * 16u32;
    let out_n_base = n_tile * 32u32 + sn * 16u32;
    store(out[(out_m_base + fm) * n + out_n_base + fn0], simdgroup_elem_load(c_f00, 0).cast::<T>());
    store(out[(out_m_base + fm) * n + out_n_base + fn1], simdgroup_elem_load(c_f00, 1).cast::<T>());
    store(
        out[(out_m_base + fm) * n + out_n_base + 8u32 + fn0],
        simdgroup_elem_load(c_f01, 0).cast::<T>(),
    );
    store(
        out[(out_m_base + fm) * n + out_n_base + 8u32 + fn1],
        simdgroup_elem_load(c_f01, 1).cast::<T>(),
    );
    store(
        out[(out_m_base + 8u32 + fm) * n + out_n_base + fn0],
        simdgroup_elem_load(c_f10, 0).cast::<T>(),
    );
    store(
        out[(out_m_base + 8u32 + fm) * n + out_n_base + fn1],
        simdgroup_elem_load(c_f10, 1).cast::<T>(),
    );
    store(
        out[(out_m_base + 8u32 + fm) * n + out_n_base + 8u32 + fn0],
        simdgroup_elem_load(c_f11, 0).cast::<T>(),
    );
    store(
        out[(out_m_base + 8u32 + fm) * n + out_n_base + 8u32 + fn1],
        simdgroup_elem_load(c_f11, 1).cast::<T>(),
    );
}
pub mod kernel_tests {
    use ffai_kernels::{core::ir::Kernel, test::*, test_kernel};

    use super::{mt_fp4_qmm_mma, mt_fp8_e4m3_qmm_mma};
    use crate::utils::{pack_f32, unpack_f32};

    /// Decode one E2M1 fp4 nibble (`sign · two_m_int / 2`).
    pub(crate) fn fp4_decode(nibble: u32) -> f32 {
        let sign = 1.0 - 2.0 * ((nibble >> 3) & 1) as f32;
        let code3 = nibble & 7;
        let exp = code3 >> 1;
        let mantissa = code3 & 1;
        let two_m_int = if exp > 0 { (mantissa + 2) << (exp - 1) } else { mantissa };
        sign * two_m_int as f32 * 0.5
    }

    /// Decode one E4M3 fp8 code (bias 7; subnormal when `e_raw == 0`).
    pub(crate) fn fp8_mt_decode_e4m3(code: u32) -> f32 {
        let sign = 1.0 - 2.0 * (code >> 7) as f32;
        let c = code & 0x7F;
        let e = c >> 3;
        let m = c & 7;
        let mag = if e > 0 {
            (e as f32 - 7.0).exp2() * (1.0 + m as f32 * 0.125)
        } else {
            (-6.0f32).exp2() * m as f32 * 0.125
        };
        sign * mag
    }

    /// Pack fp codes into u32 words: `32/bits` codes per word, LSB first.
    pub(crate) fn pack_fp_codes(codes: &[u32], bits: u32) -> Vec<u32> {
        let per = 32 / bits as usize;
        let mask = (1u32 << bits) - 1;
        codes
            .chunks_exact(per)
            .map(|ch| {
                ch.iter().enumerate().fold(0u32, |a, (i, &c)| a | ((c & mask) << (i as u32 * bits)))
            })
            .collect()
    }

    /// Deterministic valid fp codes for an `[n, k]` matrix (fp4: 0..15; fp8:
    /// normal range, `e_raw ≥ 1`, no NaN/inf).
    pub(crate) fn synth_fp_codes(n: usize, k: usize, bits: u32) -> Vec<u32> {
        (0..n * k)
            .map(|i| {
                if bits == 4 {
                    (i as u32).wrapping_mul(2_654_435_761).wrapping_shr(12) & 0xF
                } else {
                    let c = (i as u32).wrapping_mul(2_654_435_761).wrapping_shr(11) & 0x7F;
                    let e = ((c >> 3) & 0xF).max(1);
                    (e << 3) | (c & 7)
                }
            })
            .collect()
    }

    /// fp dequant-then-matmul oracle (scale-only). `codes` is `[n, k]`,
    /// `scales` is `[n, k/group_size]`, `x` is `[m, k]`, output `[m, n]`.
    #[allow(clippy::too_many_arguments)]
    pub(crate) fn fp_qmm_oracle(
        codes: &[u32],
        scales: &[f32],
        x: &[f32],
        m: usize,
        n: usize,
        k: usize,
        bits: u32,
        group_size: usize,
    ) -> Vec<f32> {
        let gspr = k / group_size;
        let mut out = vec![0.0f32; m * n];
        for mr in 0..m {
            for nc in 0..n {
                let mut acc = 0.0f32;
                for d in 0..k {
                    let g = d / group_size;
                    let dec = if bits == 4 {
                        fp4_decode(codes[nc * k + d])
                    } else {
                        fp8_mt_decode_e4m3(codes[nc * k + d])
                    };
                    acc += scales[nc * gspr + g] * dec * x[mr * k + d];
                }
                out[mr * n + nc] = acc;
            }
        }
        out
    }

    /// Shared setup for the scale-only fp matmul kernels (group_size 32).
    pub(crate) fn fp_setup(
        kernel: Kernel,
        m: usize,
        n: usize,
        k: usize,
        bits: u32,
        dt: DType,
    ) -> TestSetup {
        let group_size = 32usize;
        let gspr = k / group_size;
        let codes = synth_fp_codes(n, k, bits);
        let packed = pack_fp_codes(&codes, bits);
        let scales_f: Vec<f32> = (0..n * gspr).map(|i| 0.05 + (i % 9) as f32 * 0.01).collect();
        let x_f: Vec<f32> = (0..m * k).map(|i| ((i % 13) as f32 - 6.0) * 0.01).collect();
        let s = unpack_f32(&pack_f32(&scales_f, dt), dt);
        let x = unpack_f32(&pack_f32(&x_f, dt), dt);
        let expected = fp_qmm_oracle(&codes, &s, &x, m, n, k, bits, group_size);
        TestSetup::new(kernel)
            .mode(KernelMode::Reduction)
            .input(TestBuffer::from_vec(
                "w",
                packed.iter().flat_map(|v| v.to_le_bytes()).collect(),
                DType::U32,
            ))
            .input(TestBuffer::from_vec("scales", pack_f32(&scales_f, dt), dt))
            .input(TestBuffer::from_vec("x", pack_f32(&x_f, dt), dt))
            .input(TestBuffer::zeros("out", m * n, dt))
            .constexpr("k", k as u32)
            .constexpr("n", n as u32)
            .constexpr("gs_per_row", gspr as u32)
            .expect(TestBuffer::from_vec("out", pack_f32(&expected, dt), dt))
            .grid_3d((n / 32) as u32, (m / 32) as u32, 1, [128, 1, 1])
    }

    #[test_kernel(dtypes = [f32, f16, bf16], tol = [1e-3, 1e-2, 5e-2])]
    fn test_fp4_qmm_mma(dt: DType) -> TestSetup {
        fp_setup(mt_fp4_qmm_mma::kernel_ir_for(dt), 32, 32, 128, 4, dt)
    }
    #[test_kernel(dtypes = [f32, f16, bf16], tol = [1e-3, 1e-2, 5e-2])]
    fn test_fp8_e4m3_qmm_mma(dt: DType) -> TestSetup {
        fp_setup(mt_fp8_e4m3_qmm_mma::kernel_ir_for(dt), 32, 32, 128, 8, dt)
    }
    // Multi-tile (64×64 → grid [2, 2, 1]): exercises the cross-threadgroup
    // N/M tile indexing the single-tile shapes leave dormant.
    #[test_kernel(dtypes = [f32, f16, bf16], tol = [1e-3, 1e-2, 5e-2])]
    fn test_fp4_qmm_mma_multi_tile(dt: DType) -> TestSetup {
        fp_setup(mt_fp4_qmm_mma::kernel_ir_for(dt), 64, 64, 128, 4, dt)
    }
    #[test_kernel(dtypes = [f32, f16, bf16], tol = [1e-3, 1e-2, 5e-2])]
    fn test_fp8_e4m3_qmm_mma_multi_tile(dt: DType) -> TestSetup {
        fp_setup(mt_fp8_e4m3_qmm_mma::kernel_ir_for(dt), 64, 64, 128, 8, dt)
    }
}

/// New-syntax benchmarks for the fp MMA quantized-matmul kernels.
pub mod kernel_benches {
    use ffai_kernels::{bench, core::ir::Kernel, test::*};

    use super::{mt_fp4_qmm_mma, mt_fp8_e4m3_qmm_mma};

    pub(crate) fn fpb(
        kernel: Kernel,
        m: usize,
        n: usize,
        k: usize,
        bits: u32,
        dt: DType,
    ) -> BenchSetup {
        let group_size = 32usize;
        let gspr = k / group_size;
        let pf = 32 / bits as usize;
        let sz = dt.size_bytes();
        let bytes = n * k * bits as usize / 8 + n * gspr * sz + m * k * sz + m * n * sz;
        BenchSetup::new(kernel)
            .mode(KernelMode::Reduction)
            .buffer(BenchBuffer::random("w", n * k / pf, DType::U32))
            .buffer(BenchBuffer::random("scales", n * gspr, dt))
            .buffer(BenchBuffer::random("x", m * k, dt))
            .buffer(BenchBuffer::zeros("out", m * n, dt).output())
            .constexpr("k", k as u32)
            .constexpr("n", n as u32)
            .constexpr("gs_per_row", gspr as u32)
            .with_shape_label(format!("m{m} n{n} k{k} {}", crate::utils::dtype_label(dt)))
            .grid_3d((n / 32) as u32, (m / 32) as u32, 1, [128, 1, 1])
            .bytes_moved(bytes as u64)
            // fp-qmm out[m,n] = x[m,k] · dequant(w)[k,n]: 2 MACs per (m, n, k).
            .flops(2 * (m as u64) * (n as u64) * (k as u64))
    }

    #[bench(dtypes = [f32, f16, bf16])]
    fn bench_fp4_qmm_mma(dt: DType) -> BenchSetup {
        fpb(mt_fp4_qmm_mma::kernel_ir_for(dt), 32, 4096, 4096, 4, dt)
    }
    #[bench(dtypes = [f32, f16, bf16])]
    fn bench_fp8_e4m3_qmm_mma(dt: DType) -> BenchSetup {
        fpb(mt_fp8_e4m3_qmm_mma::kernel_ir_for(dt), 32, 4096, 4096, 8, dt)
    }
}
