$date
	Fri Aug 27 16:50:25 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seg7_driver_test $end
$var wire 7 ! seconds_tens_out [6:0] $end
$var wire 7 " seconds_ones_out [6:0] $end
$var wire 7 # minutes_out [6:0] $end
$var reg 4 $ minutes [3:0] $end
$var reg 4 % seconds_ones [3:0] $end
$var reg 4 & seconds_tens [3:0] $end
$scope module dut $end
$var wire 4 ' minutes [3:0] $end
$var wire 4 ( seconds_ones [3:0] $end
$var wire 4 ) seconds_tens [3:0] $end
$var wire 7 * seconds_tens_out [6:0] $end
$var wire 7 + seconds_ones_out [6:0] $end
$var wire 7 , minutes_out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 ,
b1 +
b1 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b1 #
b1 "
b1 !
$end
#10
b1001111 !
b1001111 *
b1001111 "
b1001111 +
b1 &
b1 )
b1 %
b1 (
#50
b1001111 #
b1001111 ,
b1 $
b1 '
#80
