// Seed: 1302204553
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  always id_6 = id_4;
  initial id_3 = (id_3 && 1 - {1{1 - 1}});
  assign id_5 = id_3;
endmodule
module module_1 (
    input wor  id_0,
    input wand id_1,
    input wire id_2
);
  assign id_4 = 1;
  tri0 id_5 = 1;
  import id_6::*;
  supply0 id_7, id_8, id_9, id_10;
  wire id_11;
  assign #1 id_4 = id_7;
  wire id_12, id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_5,
      id_11,
      id_12,
      id_7
  );
endmodule
