

================================================================
== Vitis HLS Report for 'inlined'
================================================================
* Date:           Mon Aug 12 18:54:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    68007|    68007|  0.340 ms|  0.340 ms|  68007|  68007|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |    68005|    68005|        74|         68|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 68, depth = 74


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 1
  Pipeline-0 : II = 68, D = 74, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 77 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 78 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:13]   --->   Operation 79 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 0, i10 %i" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:13]   --->   Operation 80 'store' 'store_ln13' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 82 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:33]   --->   Operation 83 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%i_3 = load i10 %i" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:33]   --->   Operation 84 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.73ns)   --->   "%icmp_ln33 = icmp_eq  i10 %i_3, i10 1000" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:33]   --->   Operation 85 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.73ns)   --->   "%add_ln33 = add i10 %i_3, i10 1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:33]   --->   Operation 86 'add' 'add_ln33' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body.split, void %for.end93" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:33]   --->   Operation 87 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %i_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:33]   --->   Operation 88 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%addr_in_addr = getelementptr i10 %addr_in, i64 0, i64 %zext_ln33" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:34]   --->   Operation 89 'getelementptr' 'addr_in_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (3.25ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:34]   --->   Operation 90 'load' 'addr_in_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%addr_in_load = load i10 %addr_in_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:34]   --->   Operation 91 'load' 'addr_in_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %addr_in_load" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:34]   --->   Operation 92 'zext' 'zext_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln34" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:34]   --->   Operation 93 'getelementptr' 'A_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:34]   --->   Operation 94 'load' 'A_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 95 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:34]   --->   Operation 96 'load' 'A_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 97 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln34" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:34]   --->   Operation 97 'icmp' 'addr_cmp' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 98 'load' 'reuse_reg_load' <Predicate = (!icmp_ln33 & addr_cmp)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.69ns)   --->   "%beta = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %A_load" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:34]   --->   Operation 99 'select' 'beta' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.55ns)   --->   "%icmp_ln37 = icmp_sgt  i32 %beta, i32 20479" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:37]   --->   Operation 100 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln33)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.53>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:13]   --->   Operation 101 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:13]   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:33]   --->   Operation 103 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %if.else_ifconv, void %for.inc91" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:37]   --->   Operation 104 'br' 'br_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %beta, i32 14, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:40]   --->   Operation 105 'partselect' 'tmp' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (2.13ns)   --->   "%icmp_ln40 = icmp_sgt  i18 %tmp, i18 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:40]   --->   Operation 106 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (2.55ns)   --->   "%icmp_ln42 = icmp_sgt  i32 %beta, i32 12287" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:42]   --->   Operation 107 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %beta, i32 13, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:44]   --->   Operation 108 'partselect' 'tmp_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (2.16ns)   --->   "%icmp_ln44 = icmp_sgt  i19 %tmp_1, i19 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:44]   --->   Operation 109 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %beta, i32 12, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:46]   --->   Operation 110 'partselect' 'tmp_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (2.19ns)   --->   "%index_trigo = icmp_sgt  i20 %tmp_2, i20 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:46]   --->   Operation 111 'icmp' 'index_trigo' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.19> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln42 = xor i1 %icmp_ln42, i1 1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:42]   --->   Operation 112 'xor' 'xor_ln42' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln44, i1 %xor_ln42" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:44]   --->   Operation 113 'and' 'and_ln44' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%ret_ln102 = ret" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:102]   --->   Operation 400 'ret' 'ret_ln102' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.53>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node index_trigo_1)   --->   "%zext_ln30 = zext i1 %index_trigo" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:30]   --->   Operation 114 'zext' 'zext_ln30' <Predicate = (!icmp_ln33 & !icmp_ln37 & !icmp_ln40)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node index_trigo_1)   --->   "%select_ln40 = select i1 %icmp_ln40, i3 4, i3 %zext_ln30" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:40]   --->   Operation 115 'select' 'select_ln40' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node index_trigo_1)   --->   "%xor_ln40 = xor i1 %icmp_ln40, i1 1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:40]   --->   Operation 116 'xor' 'xor_ln40' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node index_trigo_1)   --->   "%and_ln42 = and i1 %icmp_ln42, i1 %xor_ln40" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:42]   --->   Operation 117 'and' 'and_ln42' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node index_trigo_1)   --->   "%select_ln44 = select i1 %and_ln44, i3 2, i3 3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:44]   --->   Operation 118 'select' 'select_ln44' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node index_trigo_1)   --->   "%or_ln44 = or i1 %and_ln44, i1 %and_ln42" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:44]   --->   Operation 119 'or' 'or_ln44' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.98ns) (out node of the LUT)   --->   "%index_trigo_1 = select i1 %or_ln44, i3 %select_ln44, i3 %select_ln40" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:44]   --->   Operation 120 'select' 'index_trigo_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i3.i12, i3 %index_trigo_1, i12 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:51]   --->   Operation 121 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i15 %shl_ln" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:51]   --->   Operation 122 'zext' 'zext_ln51' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (2.55ns)   --->   "%beta_1 = sub i32 %beta, i32 %zext_ln51" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:51]   --->   Operation 123 'sub' 'beta_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_1, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 124 'bitselect' 'tmp_3' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i3 %index_trigo_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 125 'zext' 'zext_ln94' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%sinh_addr = getelementptr i17 %sinh, i64 0, i64 %zext_ln94" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 126 'getelementptr' 'sinh_addr' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (2.32ns)   --->   "%sinh_load = load i3 %sinh_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 127 'load' 'sinh_load' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%cosh_addr = getelementptr i17 %cosh, i64 0, i64 %zext_ln94" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 128 'getelementptr' 'cosh_addr' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 129 [2/2] (2.32ns)   --->   "%cosh_load = load i3 %cosh_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 129 'load' 'cosh_load' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node beta_2)   --->   "%select_ln76 = select i1 %tmp_3, i32 2249, i32 4294965047" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 130 'select' 'select_ln76' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (2.55ns) (out node of the LUT)   --->   "%beta_2 = add i32 %select_ln76, i32 %beta_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 131 'add' 'beta_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_2, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 132 'bitselect' 'tmp_4' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 133 [1/2] (2.32ns)   --->   "%sinh_load = load i3 %sinh_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 133 'load' 'sinh_load' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>
ST_8 : Operation 134 [1/2] (2.32ns)   --->   "%cosh_load = load i3 %cosh_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 134 'load' 'cosh_load' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 17> <Depth = 5> <ROM>

State 9 <SV = 8> <Delay = 2.55>
ST_9 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %beta_2, i32 4294966250" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 135 'add' 'add_ln76' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.55>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node beta_3)   --->   "%select_ln76_1 = select i1 %tmp_4, i32 2092, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 136 'select' 'select_ln76_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (2.55ns) (out node of the LUT)   --->   "%beta_3 = add i32 %add_ln76, i32 %select_ln76_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 137 'add' 'beta_3' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_3, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 138 'bitselect' 'tmp_5' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 139 [1/1] (2.55ns)   --->   "%add_ln76_2 = add i32 %beta_3, i32 4294966782" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 139 'add' 'add_ln76_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node beta_4)   --->   "%select_ln76_4 = select i1 %tmp_5, i32 1028, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 140 'select' 'select_ln76_4' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (2.55ns) (out node of the LUT)   --->   "%beta_4 = add i32 %add_ln76_2, i32 %select_ln76_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 141 'add' 'beta_4' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_4, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 142 'bitselect' 'tmp_6' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.55>
ST_13 : Operation 143 [1/1] (2.55ns)   --->   "%add_ln61 = add i32 %beta_4, i32 4294967040" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 143 'add' 'add_ln61' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.24>
ST_14 : Operation 144 [1/1] (0.69ns)   --->   "%select_ln61 = select i1 %tmp_6, i32 512, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 144 'select' 'select_ln61' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (2.55ns)   --->   "%beta_5 = add i32 %add_ln61, i32 %select_ln61" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 145 'add' 'beta_5' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_5, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 146 'bitselect' 'tmp_7' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_14 : Operation 147 [1/1] (2.55ns)   --->   "%beta_6 = add i32 %beta_4, i32 %select_ln61" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:64]   --->   Operation 147 'add' 'beta_6' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 148 [1/1] (2.55ns)   --->   "%beta_7 = add i32 %beta_5, i32 4294967040" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:70]   --->   Operation 148 'add' 'beta_7' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (0.69ns)   --->   "%beta_8 = select i1 %tmp_7, i32 %beta_6, i32 %beta_7" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 149 'select' 'beta_8' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_8, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 150 'bitselect' 'tmp_9' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.55>
ST_16 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln76_4 = add i32 %beta_8, i32 4294967168" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 151 'add' 'add_ln76_4' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.55>
ST_17 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node beta_9)   --->   "%select_ln76_7 = select i1 %tmp_9, i32 256, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 152 'select' 'select_ln76_7' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 153 [1/1] (2.55ns) (out node of the LUT)   --->   "%beta_9 = add i32 %add_ln76_4, i32 %select_ln76_7" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 153 'add' 'beta_9' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_9, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 154 'bitselect' 'tmp_12' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.55>
ST_18 : Operation 155 [1/1] (2.55ns)   --->   "%add_ln76_6 = add i32 %beta_9, i32 4294967196" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 155 'add' 'add_ln76_6' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.08>
ST_19 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node x_new_41)   --->   "%x_new = select i1 %tmp_3, i13 5563, i13 4327" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 156 'select' 'x_new' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y = select i1 %tmp_3, i13 4484, i13 1236" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:78]   --->   Operation 157 'select' 'y' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node x_new_41)   --->   "%x_new_1 = select i1 %tmp_3, i13 4327, i13 5563" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 158 'select' 'x_new_1' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y_1 = select i1 %tmp_3, i13 6956, i13 3708" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 159 'select' 'y_1' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.69ns) (out node of the LUT)   --->   "%x_new_41 = select i1 %tmp_4, i13 %x_new, i13 %x_new_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 160 'select' 'x_new_41' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.69ns) (out node of the LUT)   --->   "%y_2 = select i1 %tmp_4, i13 %y, i13 %y_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 161 'select' 'y_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i13 %y_2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:27]   --->   Operation 162 'sext' 'sext_ln27' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %y_2, i32 3, i32 12" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 163 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i10 %trunc_ln1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 164 'sext' 'sext_ln84' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %x_new_41, i32 3, i32 12" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 165 'partselect' 'lshr_ln' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i10 %lshr_ln" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 166 'zext' 'zext_ln77' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (1.67ns)   --->   "%x_new_3 = sub i13 %x_new_41, i13 %sext_ln84" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 167 'sub' 'x_new_3' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (1.67ns)   --->   "%y_3 = sub i14 %sext_ln27, i14 %zext_ln77" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:78]   --->   Operation 168 'sub' 'y_3' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (1.67ns)   --->   "%x_new_4 = add i13 %x_new_41, i13 %sext_ln84" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 169 'add' 'x_new_4' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (1.67ns)   --->   "%y_4 = add i14 %sext_ln27, i14 %zext_ln77" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 170 'add' 'y_4' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_5)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.69ns)   --->   "%x_new_42 = select i1 %tmp_5, i13 %x_new_3, i13 %x_new_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 171 'select' 'x_new_42' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 172 [1/1] (0.70ns)   --->   "%y_5 = select i1 %tmp_5, i14 %y_3, i14 %y_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 172 'select' 'y_5' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %y_5, i32 4, i32 13" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 173 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln3_cast = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %x_new_42, i32 4, i32 12" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 174 'partselect' 'trunc_ln3_cast' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node beta_10)   --->   "%select_ln76_10 = select i1 %tmp_12, i32 200, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 175 'select' 'select_ln76_10' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 176 [1/1] (2.55ns) (out node of the LUT)   --->   "%beta_10 = add i32 %add_ln76_6, i32 %select_ln76_10" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 176 'add' 'beta_10' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_10, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 177 'bitselect' 'tmp_15' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.55>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i10 %trunc_ln2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 178 'sext' 'sext_ln69' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i9 %trunc_ln3_cast" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 179 'zext' 'zext_ln62' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (1.67ns)   --->   "%x_new_6 = sub i13 %x_new_42, i13 %sext_ln69" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 180 'sub' 'x_new_6' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_6)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (1.81ns)   --->   "%y_6 = sub i14 %y_5, i14 %zext_ln62" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:63]   --->   Operation 181 'sub' 'y_6' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_6)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (1.67ns)   --->   "%x_new_7 = add i13 %x_new_42, i13 %sext_ln69" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 182 'add' 'x_new_7' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_6)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (1.81ns)   --->   "%y_7 = add i14 %y_5, i14 %zext_ln62" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 183 'add' 'y_7' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_6)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 184 [1/1] (0.70ns)   --->   "%y_8 = select i1 %tmp_6, i14 %y_6, i14 %y_7" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 184 'select' 'y_8' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 185 [1/1] (0.69ns)   --->   "%x_new_43 = select i1 %tmp_6, i13 %x_new_6, i13 %x_new_7" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 185 'select' 'x_new_43' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %y_8, i32 4, i32 13" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 186 'partselect' 'tmp_8' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln69_1_cast = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %x_new_43, i32 4, i32 12" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 187 'partselect' 'trunc_ln69_1_cast' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (1.24ns)   --->   "%select_ln61_6 = select i1 %tmp_15, i32 100, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 188 'select' 'select_ln61_6' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 189 [1/1] (2.55ns)   --->   "%add_ln61_2 = add i32 %beta_10, i32 4294967246" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 189 'add' 'add_ln61_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.55>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i13 %x_new_43" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:28]   --->   Operation 190 'zext' 'zext_ln28' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i10 %tmp_8" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 191 'sext' 'sext_ln69_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i9 %trunc_ln69_1_cast" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 192 'zext' 'zext_ln62_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (1.67ns)   --->   "%x_new_9 = sub i26 %zext_ln28, i26 %sext_ln69_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 193 'sub' 'x_new_9' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_7)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (1.81ns)   --->   "%y_9 = sub i14 %y_8, i14 %zext_ln62_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:63]   --->   Operation 194 'sub' 'y_9' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_7)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 195 [1/1] (1.67ns)   --->   "%x_new_10 = add i26 %zext_ln28, i26 %sext_ln69_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 195 'add' 'x_new_10' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_7)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (1.81ns)   --->   "%y_10 = add i14 %y_8, i14 %zext_ln62_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 196 'add' 'y_10' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_7)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 197 [1/1] (0.70ns)   --->   "%y_11 = select i1 %tmp_7, i14 %y_9, i14 %y_10" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 197 'select' 'y_11' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 198 [1/1] (0.75ns)   --->   "%x_new_44 = select i1 %tmp_7, i26 %x_new_9, i26 %x_new_10" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 198 'select' 'x_new_44' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i9 @_ssdm_op_PartSelect.i9.i14.i32.i32, i14 %y_11, i32 5, i32 13" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 199 'partselect' 'tmp_10' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %x_new_44, i32 5, i32 25" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 200 'partselect' 'tmp_11' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (2.55ns)   --->   "%beta_11 = add i32 %add_ln61_2, i32 %select_ln61_6" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 201 'add' 'beta_11' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_11, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 202 'bitselect' 'tmp_18' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (2.55ns)   --->   "%beta_12 = add i32 %beta_10, i32 %select_ln61_6" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:64]   --->   Operation 203 'add' 'beta_12' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i14 %y_11" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:27]   --->   Operation 204 'sext' 'sext_ln27_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i26 %x_new_44" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:28]   --->   Operation 205 'sext' 'sext_ln28' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i9 %tmp_10" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 206 'sext' 'sext_ln84_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i21 %tmp_11" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 207 'sext' 'sext_ln77' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 208 [1/1] (1.94ns)   --->   "%x_new_12 = sub i27 %sext_ln28, i27 %sext_ln84_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 208 'sub' 'x_new_12' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_9)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (2.22ns)   --->   "%y_12 = sub i27 %sext_ln27_1, i27 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:78]   --->   Operation 209 'sub' 'y_12' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_9)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 210 [1/1] (1.94ns)   --->   "%x_new_13 = add i27 %sext_ln28, i27 %sext_ln84_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 210 'add' 'x_new_13' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_9)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 211 [1/1] (2.22ns)   --->   "%y_13 = add i27 %sext_ln27_1, i27 %sext_ln77" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 211 'add' 'y_13' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_9)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 212 [1/1] (0.80ns)   --->   "%x_new_45 = select i1 %tmp_9, i27 %x_new_12, i27 %x_new_13" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 212 'select' 'x_new_45' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 213 [1/1] (0.70ns)   --->   "%y_14 = select i1 %tmp_9, i27 %y_12, i27 %y_13" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 213 'select' 'y_14' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %y_14, i32 6, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 214 'partselect' 'tmp_13' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i21 @_ssdm_op_PartSelect.i21.i27.i32.i32, i27 %x_new_45, i32 6, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 215 'partselect' 'tmp_14' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (2.55ns)   --->   "%beta_13 = add i32 %beta_11, i32 4294967246" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:70]   --->   Operation 216 'add' 'beta_13' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_18)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [1/1] (0.69ns)   --->   "%beta_14 = select i1 %tmp_18, i32 %beta_12, i32 %beta_13" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 217 'select' 'beta_14' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_14, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 218 'bitselect' 'tmp_21' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.95>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i21 %tmp_13" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 219 'sext' 'sext_ln84_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln77_1 = sext i21 %tmp_14" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 220 'sext' 'sext_ln77_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (2.22ns)   --->   "%x_new_15 = sub i27 %x_new_45, i27 %sext_ln84_2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 221 'sub' 'x_new_15' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_12)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 222 [1/1] (2.25ns)   --->   "%y_15 = sub i27 %y_14, i27 %sext_ln77_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:78]   --->   Operation 222 'sub' 'y_15' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_12)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 223 [1/1] (2.22ns)   --->   "%x_new_16 = add i27 %x_new_45, i27 %sext_ln84_2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 223 'add' 'x_new_16' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_12)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 224 [1/1] (2.25ns)   --->   "%y_16 = add i27 %y_14, i27 %sext_ln77_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 224 'add' 'y_16' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_12)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 225 [1/1] (0.70ns)   --->   "%x_new_46 = select i1 %tmp_12, i27 %x_new_15, i27 %x_new_16" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 225 'select' 'x_new_46' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 226 [1/1] (0.69ns)   --->   "%y_17 = select i1 %tmp_12, i27 %y_15, i27 %y_16" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 226 'select' 'y_17' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %y_17, i32 7, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 227 'partselect' 'tmp_16' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %x_new_46, i32 7, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 228 'partselect' 'tmp_17' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (2.55ns)   --->   "%add_ln76_8 = add i32 %beta_14, i32 4294967280" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 229 'add' 'add_ln76_8' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.97>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i20 %tmp_16" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 230 'sext' 'sext_ln69_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i20 %tmp_17" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 231 'sext' 'sext_ln62' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 232 [1/1] (2.25ns)   --->   "%x_new_18 = sub i27 %x_new_46, i27 %sext_ln69_2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 232 'sub' 'x_new_18' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_15)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 233 [1/1] (2.28ns)   --->   "%y_18 = sub i27 %y_17, i27 %sext_ln62" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:63]   --->   Operation 233 'sub' 'y_18' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_15)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [1/1] (2.25ns)   --->   "%x_new_19 = add i27 %x_new_46, i27 %sext_ln69_2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 234 'add' 'x_new_19' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_15)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 235 [1/1] (2.28ns)   --->   "%y_19 = add i27 %y_17, i27 %sext_ln62" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 235 'add' 'y_19' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_15)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [1/1] (0.69ns)   --->   "%y_20 = select i1 %tmp_15, i27 %y_18, i27 %y_19" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 236 'select' 'y_20' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 237 [1/1] (0.69ns)   --->   "%x_new_47 = select i1 %tmp_15, i27 %x_new_18, i27 %x_new_19" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 237 'select' 'x_new_47' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %y_20, i32 7, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 238 'partselect' 'tmp_19' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i20 @_ssdm_op_PartSelect.i20.i27.i32.i32, i27 %x_new_47, i32 7, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 239 'partselect' 'tmp_20' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node beta_15)   --->   "%select_ln76_13 = select i1 %tmp_21, i32 32, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 240 'select' 'select_ln76_13' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (2.55ns) (out node of the LUT)   --->   "%beta_15 = add i32 %add_ln76_8, i32 %select_ln76_13" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 241 'add' 'beta_15' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_15, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 242 'bitselect' 'tmp_24' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.04>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln27_2 = sext i27 %y_20" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:27]   --->   Operation 243 'sext' 'sext_ln27_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln69_3 = sext i20 %tmp_19" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 244 'sext' 'sext_ln69_3' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i20 %tmp_20" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 245 'sext' 'sext_ln62_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 246 [1/1] (2.28ns)   --->   "%x_new_21 = sub i27 %x_new_47, i27 %sext_ln69_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 246 'sub' 'x_new_21' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_18)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 247 [1/1] (2.31ns)   --->   "%y_21 = sub i28 %sext_ln27_2, i28 %sext_ln62_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:63]   --->   Operation 247 'sub' 'y_21' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_18)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (2.28ns)   --->   "%x_new_22 = add i27 %x_new_47, i27 %sext_ln69_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 248 'add' 'x_new_22' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_18)> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [1/1] (2.31ns)   --->   "%y_22 = add i28 %sext_ln27_2, i28 %sext_ln62_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 249 'add' 'y_22' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_18)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (0.73ns)   --->   "%y_23 = select i1 %tmp_18, i28 %y_21, i28 %y_22" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 250 'select' 'y_23' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 251 [1/1] (0.69ns)   --->   "%x_new_48 = select i1 %tmp_18, i27 %x_new_21, i27 %x_new_22" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 251 'select' 'x_new_48' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i20 @_ssdm_op_PartSelect.i20.i28.i32.i32, i28 %y_23, i32 8, i32 27" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 252 'partselect' 'tmp_22' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i19 @_ssdm_op_PartSelect.i19.i27.i32.i32, i27 %x_new_48, i32 8, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 253 'partselect' 'tmp_23' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_25 : Operation 254 [1/1] (2.55ns)   --->   "%add_ln76_10 = add i32 %beta_15, i32 4294967288" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 254 'add' 'add_ln76_10' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.11>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln84_3 = sext i20 %tmp_22" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 255 'sext' 'sext_ln84_3' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln77_2 = sext i19 %tmp_23" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 256 'sext' 'sext_ln77_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (2.31ns)   --->   "%x_new_24 = sub i27 %x_new_48, i27 %sext_ln84_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 257 'sub' 'x_new_24' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_21)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 258 [1/1] (2.34ns)   --->   "%y_24 = sub i28 %y_23, i28 %sext_ln77_2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:78]   --->   Operation 258 'sub' 'y_24' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_21)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 259 [1/1] (2.31ns)   --->   "%x_new_25 = add i27 %x_new_48, i27 %sext_ln84_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 259 'add' 'x_new_25' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_21)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 260 [1/1] (2.34ns)   --->   "%y_25 = add i28 %y_23, i28 %sext_ln77_2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 260 'add' 'y_25' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_21)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 261 [1/1] (0.73ns)   --->   "%x_new_49 = select i1 %tmp_21, i27 %x_new_24, i27 %x_new_25" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 261 'select' 'x_new_49' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 262 [1/1] (0.76ns)   --->   "%y_26 = select i1 %tmp_21, i28 %y_24, i28 %y_25" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 262 'select' 'y_26' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i19 @_ssdm_op_PartSelect.i19.i28.i32.i32, i28 %y_26, i32 9, i32 27" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 263 'partselect' 'tmp_25' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %x_new_49, i32 9, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 264 'partselect' 'tmp_26' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_26 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node beta_16)   --->   "%select_ln76_16 = select i1 %tmp_24, i32 16, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 265 'select' 'select_ln76_16' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 266 [1/1] (2.55ns) (out node of the LUT)   --->   "%beta_16 = add i32 %add_ln76_10, i32 %select_ln76_16" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 266 'add' 'beta_16' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_16, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 267 'bitselect' 'tmp_27' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.17>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln84_4 = sext i19 %tmp_25" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 268 'sext' 'sext_ln84_4' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln77_3 = sext i18 %tmp_26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 269 'sext' 'sext_ln77_3' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (2.34ns)   --->   "%x_new_27 = sub i27 %x_new_49, i27 %sext_ln84_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 270 'sub' 'x_new_27' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_24)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 271 [1/1] (2.37ns)   --->   "%y_27 = sub i28 %y_26, i28 %sext_ln77_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:78]   --->   Operation 271 'sub' 'y_27' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_24)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 272 [1/1] (2.34ns)   --->   "%x_new_28 = add i27 %x_new_49, i27 %sext_ln84_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 272 'add' 'x_new_28' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_24)> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 273 [1/1] (2.37ns)   --->   "%y_28 = add i28 %y_26, i28 %sext_ln77_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 273 'add' 'y_28' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_24)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 274 [1/1] (0.76ns)   --->   "%x_new_50 = select i1 %tmp_24, i27 %x_new_27, i27 %x_new_28" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 274 'select' 'x_new_50' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.80ns)   --->   "%y_29 = select i1 %tmp_24, i28 %y_27, i28 %y_28" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 275 'select' 'y_29' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %y_29, i32 10, i32 27" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 276 'partselect' 'tmp_28' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i17 @_ssdm_op_PartSelect.i17.i27.i32.i32, i27 %x_new_50, i32 10, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 277 'partselect' 'tmp_29' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (1.21ns)   --->   "%select_ln61_12 = select i1 %tmp_27, i32 8, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 278 'select' 'select_ln61_12' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (2.55ns)   --->   "%add_ln61_4 = add i32 %beta_16, i32 4294967292" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 279 'add' 'add_ln61_4' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.24>
ST_28 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln69_4 = sext i18 %tmp_28" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 280 'sext' 'sext_ln69_4' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i17 %tmp_29" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 281 'sext' 'sext_ln62_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 282 [1/1] (2.37ns)   --->   "%x_new_30 = sub i27 %x_new_50, i27 %sext_ln69_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 282 'sub' 'x_new_30' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_27)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 283 [1/1] (2.40ns)   --->   "%y_30 = sub i28 %y_29, i28 %sext_ln62_2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:63]   --->   Operation 283 'sub' 'y_30' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_27)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 284 [1/1] (2.37ns)   --->   "%x_new_31 = add i27 %x_new_50, i27 %sext_ln69_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 284 'add' 'x_new_31' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_27)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 285 [1/1] (2.40ns)   --->   "%y_31 = add i28 %y_29, i28 %sext_ln62_2" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 285 'add' 'y_31' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_27)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 286 [1/1] (2.55ns)   --->   "%beta_17 = add i32 %add_ln61_4, i32 %select_ln61_12" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 286 'add' 'beta_17' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 287 [1/1] (0.83ns)   --->   "%y_32 = select i1 %tmp_27, i28 %y_30, i28 %y_31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 287 'select' 'y_32' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 288 [1/1] (0.80ns)   --->   "%x_new_51 = select i1 %tmp_27, i27 %x_new_30, i27 %x_new_31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 288 'select' 'x_new_51' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_17, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 289 'bitselect' 'tmp_30' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i18 @_ssdm_op_PartSelect.i18.i28.i32.i32, i28 %y_32, i32 10, i32 27" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 290 'partselect' 'tmp_31' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i17 @_ssdm_op_PartSelect.i17.i27.i32.i32, i27 %x_new_51, i32 10, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 291 'partselect' 'tmp_32' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_28 : Operation 292 [1/1] (2.55ns)   --->   "%beta_18 = add i32 %beta_16, i32 %select_ln61_12" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:64]   --->   Operation 292 'add' 'beta_18' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.27>
ST_29 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln69_5 = sext i18 %tmp_31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 293 'sext' 'sext_ln69_5' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln62_3 = sext i17 %tmp_32" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 294 'sext' 'sext_ln62_3' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 295 [1/1] (2.40ns)   --->   "%x_new_33 = sub i27 %x_new_51, i27 %sext_ln69_5" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:62]   --->   Operation 295 'sub' 'x_new_33' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_30)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 296 [1/1] (2.43ns)   --->   "%y_33 = sub i28 %y_32, i28 %sext_ln62_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:63]   --->   Operation 296 'sub' 'y_33' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_30)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 297 [1/1] (2.40ns)   --->   "%x_new_34 = add i27 %x_new_51, i27 %sext_ln69_5" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:68]   --->   Operation 297 'add' 'x_new_34' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_30)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 298 [1/1] (2.43ns)   --->   "%y_34 = add i28 %y_32, i28 %sext_ln62_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:69]   --->   Operation 298 'add' 'y_34' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_30)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 299 [1/1] (2.55ns)   --->   "%beta_19 = add i32 %beta_17, i32 4294967292" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:70]   --->   Operation 299 'add' 'beta_19' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_30)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 300 [1/1] (0.69ns)   --->   "%beta_20 = select i1 %tmp_30, i32 %beta_18, i32 %beta_19" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 300 'select' 'beta_20' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 301 [1/1] (0.83ns)   --->   "%y_35 = select i1 %tmp_30, i28 %y_33, i28 %y_34" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 301 'select' 'y_35' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 302 [1/1] (0.80ns)   --->   "%x_new_52 = select i1 %tmp_30, i27 %x_new_33, i27 %x_new_34" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:61]   --->   Operation 302 'select' 'x_new_52' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_20, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 303 'bitselect' 'tmp_33' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i17 @_ssdm_op_PartSelect.i17.i28.i32.i32, i28 %y_35, i32 11, i32 27" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 304 'partselect' 'tmp_34' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %x_new_52, i32 11, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 305 'partselect' 'tmp_35' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 3.27>
ST_30 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln84_5 = sext i17 %tmp_34" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 306 'sext' 'sext_ln84_5' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln77_4 = sext i16 %tmp_35" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 307 'sext' 'sext_ln77_4' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 308 [1/1] (2.40ns)   --->   "%x_new_36 = sub i27 %x_new_52, i27 %sext_ln84_5" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 308 'sub' 'x_new_36' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_33)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 309 [1/1] (2.43ns)   --->   "%y_36 = sub i28 %y_35, i28 %sext_ln77_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:78]   --->   Operation 309 'sub' 'y_36' <Predicate = (!icmp_ln33 & !icmp_ln37 & tmp_33)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 310 [1/1] (2.40ns)   --->   "%x_new_37 = add i27 %x_new_52, i27 %sext_ln84_5" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 310 'add' 'x_new_37' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_33)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 311 [1/1] (2.43ns)   --->   "%y_37 = add i28 %y_35, i28 %sext_ln77_4" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 311 'add' 'y_37' <Predicate = (!icmp_ln33 & !icmp_ln37 & !tmp_33)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 312 [1/1] (2.55ns)   --->   "%add_ln76_12 = add i32 %beta_20, i32 4294967294" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 312 'add' 'add_ln76_12' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 313 [1/1] (0.80ns)   --->   "%x_new_53 = select i1 %tmp_33, i27 %x_new_36, i27 %x_new_37" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 313 'select' 'x_new_53' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 314 [1/1] (0.83ns)   --->   "%y_38 = select i1 %tmp_33, i28 %y_36, i28 %y_37" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 314 'select' 'y_38' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %y_38, i32 12, i32 27" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 315 'partselect' 'tmp_37' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_30 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i15 @_ssdm_op_PartSelect.i15.i27.i32.i32, i27 %x_new_53, i32 12, i32 26" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 316 'partselect' 'tmp_38' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.39>
ST_31 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node beta_21)   --->   "%select_ln76_19 = select i1 %tmp_33, i32 4, i32 0" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 317 'select' 'select_ln76_19' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 318 [1/1] (2.55ns) (out node of the LUT)   --->   "%beta_21 = add i32 %add_ln76_12, i32 %select_ln76_19" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 318 'add' 'beta_21' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %beta_21, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 319 'bitselect' 'tmp_36' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln84_6 = sext i16 %tmp_37" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 320 'sext' 'sext_ln84_6' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln77_5 = sext i15 %tmp_38" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 321 'sext' 'sext_ln77_5' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_31 : Operation 322 [1/1] (2.40ns)   --->   "%x_new_39 = sub i27 %x_new_53, i27 %sext_ln84_6" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:77]   --->   Operation 322 'sub' 'x_new_39' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 323 [1/1] (2.43ns)   --->   "%y_39 = sub i28 %y_38, i28 %sext_ln77_5" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:78]   --->   Operation 323 'sub' 'y_39' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 324 [1/1] (2.40ns)   --->   "%x_new_40 = add i27 %x_new_53, i27 %sext_ln84_6" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:83]   --->   Operation 324 'add' 'x_new_40' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 325 [1/1] (2.43ns)   --->   "%y_40 = add i28 %y_38, i28 %sext_ln77_5" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:84]   --->   Operation 325 'add' 'y_40' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 326 [1/1] (0.80ns)   --->   "%x_13 = select i1 %tmp_36, i27 %x_new_39, i27 %x_new_40" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 326 'select' 'x_13' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 327 [1/1] (0.83ns)   --->   "%y_41 = select i1 %tmp_36, i28 %y_39, i28 %y_40" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 327 'select' 'y_41' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.32>
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i27 %x_13" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:76]   --->   Operation 328 'sext' 'sext_ln76' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln27_3 = sext i28 %y_41" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:27]   --->   Operation 329 'sext' 'sext_ln27_3' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i17 %sinh_load" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 330 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i17 %cosh_load" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 331 'zext' 'zext_ln94_2' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_32 : Operation 332 [4/4] (3.32ns)   --->   "%mul_ln94 = mul i32 %zext_ln94_2, i32 %sext_ln27_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 332 'mul' 'mul_ln94' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 333 [4/4] (3.17ns)   --->   "%mul_ln94_1 = mul i32 %zext_ln94_1, i32 %sext_ln76" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 333 'mul' 'mul_ln94_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 334 [4/4] (3.32ns)   --->   "%mul_ln95 = mul i32 %zext_ln94_1, i32 %sext_ln27_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 334 'mul' 'mul_ln95' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 335 [4/4] (3.17ns)   --->   "%mul_ln95_1 = mul i32 %zext_ln94_2, i32 %sext_ln76" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 335 'mul' 'mul_ln95_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.32>
ST_33 : Operation 336 [3/4] (3.32ns)   --->   "%mul_ln94 = mul i32 %zext_ln94_2, i32 %sext_ln27_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 336 'mul' 'mul_ln94' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 337 [3/4] (3.17ns)   --->   "%mul_ln94_1 = mul i32 %zext_ln94_1, i32 %sext_ln76" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 337 'mul' 'mul_ln94_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 338 [3/4] (3.32ns)   --->   "%mul_ln95 = mul i32 %zext_ln94_1, i32 %sext_ln27_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 338 'mul' 'mul_ln95' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 339 [3/4] (3.17ns)   --->   "%mul_ln95_1 = mul i32 %zext_ln94_2, i32 %sext_ln76" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 339 'mul' 'mul_ln95_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.32>
ST_34 : Operation 340 [2/4] (3.32ns)   --->   "%mul_ln94 = mul i32 %zext_ln94_2, i32 %sext_ln27_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 340 'mul' 'mul_ln94' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 341 [2/4] (3.17ns)   --->   "%mul_ln94_1 = mul i32 %zext_ln94_1, i32 %sext_ln76" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 341 'mul' 'mul_ln94_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 342 [2/4] (3.32ns)   --->   "%mul_ln95 = mul i32 %zext_ln94_1, i32 %sext_ln27_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 342 'mul' 'mul_ln95' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 343 [2/4] (3.17ns)   --->   "%mul_ln95_1 = mul i32 %zext_ln94_2, i32 %sext_ln76" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 343 'mul' 'mul_ln95_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.32>
ST_35 : Operation 344 [1/4] (3.32ns)   --->   "%mul_ln94 = mul i32 %zext_ln94_2, i32 %sext_ln27_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 344 'mul' 'mul_ln94' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 345 [1/4] (3.17ns)   --->   "%mul_ln94_1 = mul i32 %zext_ln94_1, i32 %sext_ln76" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 345 'mul' 'mul_ln94_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 346 [1/4] (3.32ns)   --->   "%mul_ln95 = mul i32 %zext_ln94_1, i32 %sext_ln27_3" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 346 'mul' 'mul_ln95' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.32> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 347 [1/4] (3.17ns)   --->   "%mul_ln95_1 = mul i32 %zext_ln94_2, i32 %sext_ln76" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 347 'mul' 'mul_ln95_1' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 3.17> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 3> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.55>
ST_36 : Operation 348 [1/1] (2.55ns)   --->   "%result_cosh = add i32 %mul_ln94, i32 %mul_ln94_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:94]   --->   Operation 348 'add' 'result_cosh' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 349 [1/1] (2.55ns)   --->   "%add_ln95 = add i32 %mul_ln95_1, i32 %mul_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 349 'add' 'add_ln95' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 350 [1/1] (0.00ns)   --->   "%result_sinh = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %add_ln95, i32 12, i32 31" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 350 'partselect' 'result_sinh' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i20 %result_sinh" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:95]   --->   Operation 351 'sext' 'sext_ln95' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 0.00>
ST_37 : Operation 352 [36/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 352 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 353 [35/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 353 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 354 [34/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 354 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 355 [33/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 355 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 356 [32/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 356 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 357 [31/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 357 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.33>
ST_43 : Operation 358 [30/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 358 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.33>
ST_44 : Operation 359 [29/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 359 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.33>
ST_45 : Operation 360 [28/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 360 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.33>
ST_46 : Operation 361 [27/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 361 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.33>
ST_47 : Operation 362 [26/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 362 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.33>
ST_48 : Operation 363 [25/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 363 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.33>
ST_49 : Operation 364 [24/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 364 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.33>
ST_50 : Operation 365 [23/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 365 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.33>
ST_51 : Operation 366 [22/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 366 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.33>
ST_52 : Operation 367 [21/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 367 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.33>
ST_53 : Operation 368 [20/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 368 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.33>
ST_54 : Operation 369 [19/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 369 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.33>
ST_55 : Operation 370 [18/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 370 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.33>
ST_56 : Operation 371 [17/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 371 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.33>
ST_57 : Operation 372 [16/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 372 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.33>
ST_58 : Operation 373 [15/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 373 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.33>
ST_59 : Operation 374 [14/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 374 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.33>
ST_60 : Operation 375 [13/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 375 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.33>
ST_61 : Operation 376 [12/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 376 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.33>
ST_62 : Operation 377 [11/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 377 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.33>
ST_63 : Operation 378 [10/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 378 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.33>
ST_64 : Operation 379 [9/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 379 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.33>
ST_65 : Operation 380 [8/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 380 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.33>
ST_66 : Operation 381 [7/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 381 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.33>
ST_67 : Operation 382 [6/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 382 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.33>
ST_68 : Operation 383 [5/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 383 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 384 [1/1] (1.58ns)   --->   "%store_ln13 = store i10 %add_ln33, i10 %i" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:13]   --->   Operation 384 'store' 'store_ln13' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 69 <SV = 68> <Delay = 4.33>
ST_69 : Operation 385 [4/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 385 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 386 [1/1] (0.00ns)   --->   "%addr_out_addr = getelementptr i10 %addr_out, i64 0, i64 %zext_ln33" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:99]   --->   Operation 386 'getelementptr' 'addr_out_addr' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 387 [2/2] (3.25ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:99]   --->   Operation 387 'load' 'addr_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 70 <SV = 69> <Delay = 4.33>
ST_70 : Operation 388 [3/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 388 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 389 [1/2] (3.25ns)   --->   "%addr_out_load = load i10 %addr_out_addr" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:99]   --->   Operation 389 'load' 'addr_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1000> <RAM>

State 71 <SV = 70> <Delay = 4.33>
ST_71 : Operation 390 [2/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 390 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %addr_out_load" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:99]   --->   Operation 391 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 392 [1/1] (1.58ns)   --->   "%store_ln99 = store i64 %zext_ln99, i64 %reuse_addr_reg" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:99]   --->   Operation 392 'store' 'store_ln99' <Predicate = true> <Delay = 1.58>

State 72 <SV = 71> <Delay = 4.33>
ST_72 : Operation 393 [1/36] (4.33ns)   --->   "%result = sdiv i32 %result_cosh, i32 %sext_ln95" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 393 'sdiv' 'result' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.17>
ST_73 : Operation 394 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc91"   --->   Operation 394 'br' 'br_ln0' <Predicate = (!icmp_ln33 & !icmp_ln37)> <Delay = 1.58>
ST_73 : Operation 395 [1/1] (0.00ns)   --->   "%result_1 = phi i32 %result, void %if.else_ifconv, i32 4096, void %for.body.split"   --->   Operation 395 'phi' 'result_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 396 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %result_1, i32 %reuse_reg" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:96]   --->   Operation 396 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>

State 74 <SV = 73> <Delay = 3.25>
ST_74 : Operation 397 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln99" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:99]   --->   Operation 397 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 398 [1/1] (3.25ns)   --->   "%store_ln99 = store i32 %result_1, i10 %A_addr_1" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:99]   --->   Operation 398 'store' 'store_ln99' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_74 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.body" [benchmarks/jianyicheng/getTanh/src/inlined.cpp:33]   --->   Operation 399 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.842ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln13', benchmarks/jianyicheng/getTanh/src/inlined.cpp:13) of constant 0 on local variable 'i', benchmarks/jianyicheng/getTanh/src/inlined.cpp:13 [9]  (1.588 ns)
	'load' operation 10 bit ('i', benchmarks/jianyicheng/getTanh/src/inlined.cpp:33) on local variable 'i', benchmarks/jianyicheng/getTanh/src/inlined.cpp:13 [14]  (0.000 ns)
	'getelementptr' operation 10 bit ('addr_in_addr', benchmarks/jianyicheng/getTanh/src/inlined.cpp:34) [23]  (0.000 ns)
	'load' operation 10 bit ('addr_in_load', benchmarks/jianyicheng/getTanh/src/inlined.cpp:34) on array 'addr_in' [24]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 10 bit ('addr_in_load', benchmarks/jianyicheng/getTanh/src/inlined.cpp:34) on array 'addr_in' [24]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('A_addr', benchmarks/jianyicheng/getTanh/src/inlined.cpp:34) [26]  (0.000 ns)
	'load' operation 32 bit ('A_load', benchmarks/jianyicheng/getTanh/src/inlined.cpp:34) on array 'A' [29]  (3.254 ns)

 <State 4>: 3.520ns
The critical path consists of the following:
	'load' operation 64 bit ('reuse_addr_reg_load') on local variable 'reuse_addr_reg' [28]  (0.000 ns)
	'icmp' operation 1 bit ('addr_cmp', benchmarks/jianyicheng/getTanh/src/inlined.cpp:34) [30]  (3.520 ns)

 <State 5>: 3.250ns
The critical path consists of the following:
	'load' operation 32 bit ('reuse_reg_load') on local variable 'reuse_reg' [27]  (0.000 ns)
	'select' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:34) [31]  (0.698 ns)
	'icmp' operation 1 bit ('icmp_ln37', benchmarks/jianyicheng/getTanh/src/inlined.cpp:37) [32]  (2.552 ns)

 <State 6>: 3.530ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln42', benchmarks/jianyicheng/getTanh/src/inlined.cpp:42) [37]  (2.552 ns)
	'xor' operation 1 bit ('xor_ln42', benchmarks/jianyicheng/getTanh/src/inlined.cpp:42) [46]  (0.000 ns)
	'and' operation 1 bit ('and_ln44', benchmarks/jianyicheng/getTanh/src/inlined.cpp:44) [47]  (0.978 ns)

 <State 7>: 3.532ns
The critical path consists of the following:
	'select' operation 3 bit ('select_ln40', benchmarks/jianyicheng/getTanh/src/inlined.cpp:40) [43]  (0.000 ns)
	'select' operation 3 bit ('index_trigo', benchmarks/jianyicheng/getTanh/src/inlined.cpp:44) [50]  (0.980 ns)
	'sub' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:51) [53]  (2.552 ns)

 <State 8>: 2.552ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln76', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [55]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [56]  (2.552 ns)

 <State 9>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln76', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [63]  (2.552 ns)

 <State 10>: 2.552ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln76_1', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [62]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [64]  (2.552 ns)

 <State 11>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln76_2', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [78]  (2.552 ns)

 <State 12>: 2.552ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln76_4', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [77]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [79]  (2.552 ns)

 <State 13>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln61', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [92]  (2.552 ns)

 <State 14>: 3.244ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln61', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [91]  (0.692 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [93]  (2.552 ns)

 <State 15>: 3.250ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:70) [107]  (2.552 ns)
	'select' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [108]  (0.698 ns)

 <State 16>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln76_4', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [123]  (2.552 ns)

 <State 17>: 2.552ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln76_7', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [122]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [124]  (2.552 ns)

 <State 18>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln76_6', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [137]  (2.552 ns)

 <State 19>: 3.081ns
The critical path consists of the following:
	'select' operation 13 bit ('x_new', benchmarks/jianyicheng/getTanh/src/inlined.cpp:77) [58]  (0.000 ns)
	'select' operation 13 bit ('x_new', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [65]  (0.700 ns)
	'sub' operation 14 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:78) [74]  (1.679 ns)
	'select' operation 14 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [81]  (0.702 ns)

 <State 20>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln61_2', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [151]  (2.552 ns)

 <State 21>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [152]  (2.552 ns)

 <State 22>: 3.250ns
The critical path consists of the following:
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:70) [166]  (2.552 ns)
	'select' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [167]  (0.698 ns)

 <State 23>: 2.953ns
The critical path consists of the following:
	'sub' operation 27 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:78) [133]  (2.255 ns)
	'select' operation 27 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [140]  (0.698 ns)

 <State 24>: 2.979ns
The critical path consists of the following:
	'sub' operation 27 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:63) [147]  (2.285 ns)
	'select' operation 27 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [153]  (0.694 ns)

 <State 25>: 3.045ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:63) [162]  (2.314 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [168]  (0.730 ns)

 <State 26>: 3.111ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:78) [176]  (2.344 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [183]  (0.766 ns)

 <State 27>: 3.177ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:78) [190]  (2.374 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [197]  (0.803 ns)

 <State 28>: 3.243ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:63) [204]  (2.404 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [210]  (0.839 ns)

 <State 29>: 3.272ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:63) [218]  (2.433 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:61) [224]  (0.839 ns)

 <State 30>: 3.272ns
The critical path consists of the following:
	'sub' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:78) [232]  (2.433 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [239]  (0.839 ns)

 <State 31>: 3.391ns
The critical path consists of the following:
	'select' operation 32 bit ('select_ln76_19', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [235]  (0.000 ns)
	'add' operation 32 bit ('beta', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [237]  (2.552 ns)
	'select' operation 28 bit ('y', benchmarks/jianyicheng/getTanh/src/inlined.cpp:76) [251]  (0.839 ns)

 <State 32>: 3.329ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln94', benchmarks/jianyicheng/getTanh/src/inlined.cpp:94) [260]  (3.329 ns)

 <State 33>: 3.329ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln94', benchmarks/jianyicheng/getTanh/src/inlined.cpp:94) [260]  (3.329 ns)

 <State 34>: 3.329ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln94', benchmarks/jianyicheng/getTanh/src/inlined.cpp:94) [260]  (3.329 ns)

 <State 35>: 3.329ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln94', benchmarks/jianyicheng/getTanh/src/inlined.cpp:94) [260]  (3.329 ns)

 <State 36>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('result_cosh', benchmarks/jianyicheng/getTanh/src/inlined.cpp:94) [262]  (2.552 ns)

 <State 37>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 38>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 39>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 40>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 41>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 42>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 43>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 44>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 45>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 46>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 47>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 48>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 49>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 50>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 51>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 52>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 53>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 54>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 55>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 56>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 57>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 58>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 59>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 60>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 61>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 62>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 63>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 64>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 65>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 66>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 67>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 68>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 69>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 70>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 71>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 72>: 4.336ns
The critical path consists of the following:
	'sdiv' operation 32 bit ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [268]  (4.336 ns)

 <State 73>: 3.176ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('result') with incoming values : ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [271]  (1.588 ns)
	'phi' operation 32 bit ('result') with incoming values : ('result', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) [271]  (0.000 ns)
	'store' operation 0 bit ('store_ln96', benchmarks/jianyicheng/getTanh/src/inlined.cpp:96) of variable 'result' on local variable 'reuse_reg' [277]  (1.588 ns)

 <State 74>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('A_addr_1', benchmarks/jianyicheng/getTanh/src/inlined.cpp:99) [275]  (0.000 ns)
	'store' operation 0 bit ('store_ln99', benchmarks/jianyicheng/getTanh/src/inlined.cpp:99) of variable 'result' on array 'A' [276]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
