# Combinational Logic Blocks

## Data Multiplexors

### here 2-to-1, n-bit-wide

![dm](img/dm.png)

- A and B are trying to visit a one lane road

![n_instances](img/n_instances.png)

- let `a` pass if `s` is `1`, else let `b` pass if `s` is `0`

# How do we build a 1-bit-wide mux?
![1inputmux](img/1inputmux.png)
- need gate for every expression, and ...

# 4-to-1 Multiplexor
![4-to-1](img/4-to-1.png)

# Mux: is there any other way to do it?

![mux_bracket](img/mux_bracket.png)

# Arithmetic Logic Unit (ALU)

![alu](img/alu.png)

# Our simple ALU

![simple_alu](img/simple_alu.png)
- 32 bit AND/OR -> 32 parallel bits

# Adder / Subtractor

![adder_subtractor](img/adder_subtractor.png)

## One-bit adder (1/2)

![one-bit_adder](img/one-bit_adder.png)

## One-bit adder (2/2)

![one_bit_adder](img/one_bit_adder.png)

## `N` 1-bit adders

![n_1_bit_adders](img/n_1_bit_adders.png)

