ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"I2C_1_INT.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.I2C_1_ISR,"ax",%progbits
  20              		.align	2
  21              		.global	I2C_1_ISR
  22              		.thumb
  23              		.thumb_func
  24              		.type	I2C_1_ISR, %function
  25              	I2C_1_ISR:
  26              	.LFB0:
  27              		.file 1 "Generated_Source\\PSoC5\\I2C_1_INT.c"
   1:Generated_Source\PSoC5/I2C_1_INT.c **** /*******************************************************************************
   2:Generated_Source\PSoC5/I2C_1_INT.c **** * File Name: I2C_1_INT.c
   3:Generated_Source\PSoC5/I2C_1_INT.c **** * Version 3.50
   4:Generated_Source\PSoC5/I2C_1_INT.c **** *
   5:Generated_Source\PSoC5/I2C_1_INT.c **** * Description:
   6:Generated_Source\PSoC5/I2C_1_INT.c **** *  This file provides the source code of Interrupt Service Routine (ISR)
   7:Generated_Source\PSoC5/I2C_1_INT.c **** *  for the I2C component.
   8:Generated_Source\PSoC5/I2C_1_INT.c **** *
   9:Generated_Source\PSoC5/I2C_1_INT.c **** ********************************************************************************
  10:Generated_Source\PSoC5/I2C_1_INT.c **** * Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC5/I2C_1_INT.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC5/I2C_1_INT.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC5/I2C_1_INT.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC5/I2C_1_INT.c **** *******************************************************************************/
  15:Generated_Source\PSoC5/I2C_1_INT.c **** 
  16:Generated_Source\PSoC5/I2C_1_INT.c **** #include "I2C_1_PVT.h"
  17:Generated_Source\PSoC5/I2C_1_INT.c **** #include "cyapicallbacks.h"
  18:Generated_Source\PSoC5/I2C_1_INT.c **** 
  19:Generated_Source\PSoC5/I2C_1_INT.c **** 
  20:Generated_Source\PSoC5/I2C_1_INT.c **** /*******************************************************************************
  21:Generated_Source\PSoC5/I2C_1_INT.c **** *  Place your includes, defines and code here.
  22:Generated_Source\PSoC5/I2C_1_INT.c **** ********************************************************************************/
  23:Generated_Source\PSoC5/I2C_1_INT.c **** /* `#START I2C_1_ISR_intc` */
  24:Generated_Source\PSoC5/I2C_1_INT.c **** 
  25:Generated_Source\PSoC5/I2C_1_INT.c **** /* `#END` */
  26:Generated_Source\PSoC5/I2C_1_INT.c **** 
  27:Generated_Source\PSoC5/I2C_1_INT.c **** 
  28:Generated_Source\PSoC5/I2C_1_INT.c **** /*******************************************************************************
  29:Generated_Source\PSoC5/I2C_1_INT.c **** * Function Name: I2C_1_ISR
  30:Generated_Source\PSoC5/I2C_1_INT.c **** ********************************************************************************
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 2


  31:Generated_Source\PSoC5/I2C_1_INT.c **** *
  32:Generated_Source\PSoC5/I2C_1_INT.c **** * Summary:
  33:Generated_Source\PSoC5/I2C_1_INT.c **** *  The handler for the I2C interrupt. The slave and master operations are
  34:Generated_Source\PSoC5/I2C_1_INT.c **** *  handled here.
  35:Generated_Source\PSoC5/I2C_1_INT.c **** *
  36:Generated_Source\PSoC5/I2C_1_INT.c **** * Parameters:
  37:Generated_Source\PSoC5/I2C_1_INT.c **** *  None.
  38:Generated_Source\PSoC5/I2C_1_INT.c **** *
  39:Generated_Source\PSoC5/I2C_1_INT.c **** * Return:
  40:Generated_Source\PSoC5/I2C_1_INT.c **** *  None.
  41:Generated_Source\PSoC5/I2C_1_INT.c **** *
  42:Generated_Source\PSoC5/I2C_1_INT.c **** * Reentrant:
  43:Generated_Source\PSoC5/I2C_1_INT.c **** *  No.
  44:Generated_Source\PSoC5/I2C_1_INT.c **** *
  45:Generated_Source\PSoC5/I2C_1_INT.c **** *******************************************************************************/
  46:Generated_Source\PSoC5/I2C_1_INT.c **** CY_ISR(I2C_1_ISR)
  47:Generated_Source\PSoC5/I2C_1_INT.c **** {
  28              		.loc 1 47 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 38B5     		push	{r3, r4, r5, lr}
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 3, -16
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  48:Generated_Source\PSoC5/I2C_1_INT.c **** #if (I2C_1_MODE_SLAVE_ENABLED)
  49:Generated_Source\PSoC5/I2C_1_INT.c ****    uint8  tmp8;
  50:Generated_Source\PSoC5/I2C_1_INT.c **** #endif  /* (I2C_1_MODE_SLAVE_ENABLED) */
  51:Generated_Source\PSoC5/I2C_1_INT.c **** 
  52:Generated_Source\PSoC5/I2C_1_INT.c ****     uint8  tmpCsr;
  53:Generated_Source\PSoC5/I2C_1_INT.c ****     
  54:Generated_Source\PSoC5/I2C_1_INT.c **** #ifdef I2C_1_ISR_ENTRY_CALLBACK
  55:Generated_Source\PSoC5/I2C_1_INT.c ****     I2C_1_ISR_EntryCallback();
  56:Generated_Source\PSoC5/I2C_1_INT.c **** #endif /* I2C_1_ISR_ENTRY_CALLBACK */
  57:Generated_Source\PSoC5/I2C_1_INT.c ****     
  58:Generated_Source\PSoC5/I2C_1_INT.c **** 
  59:Generated_Source\PSoC5/I2C_1_INT.c **** #if(I2C_1_TIMEOUT_FF_ENABLED)
  60:Generated_Source\PSoC5/I2C_1_INT.c ****     if(0u != I2C_1_TimeoutGetStatus())
  61:Generated_Source\PSoC5/I2C_1_INT.c ****     {
  62:Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_TimeoutReset();
  63:Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_state = I2C_1_SM_EXIT_IDLE;
  64:Generated_Source\PSoC5/I2C_1_INT.c ****         /* I2C_1_CSR_REG should be cleared after reset */
  65:Generated_Source\PSoC5/I2C_1_INT.c ****     }
  66:Generated_Source\PSoC5/I2C_1_INT.c **** #endif /* (I2C_1_TIMEOUT_FF_ENABLED) */
  67:Generated_Source\PSoC5/I2C_1_INT.c **** 
  68:Generated_Source\PSoC5/I2C_1_INT.c **** 
  69:Generated_Source\PSoC5/I2C_1_INT.c ****     tmpCsr = I2C_1_CSR_REG;      /* Make copy as interrupts clear */
  38              		.loc 1 69 0
  39 0002 AC4B     		ldr	r3, .L27
  40 0004 1C78     		ldrb	r4, [r3]	@ zero_extendqisi2
  41              	.LVL0:
  70:Generated_Source\PSoC5/I2C_1_INT.c **** 
  71:Generated_Source\PSoC5/I2C_1_INT.c **** #if(I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED)
  72:Generated_Source\PSoC5/I2C_1_INT.c ****     if(I2C_1_CHECK_START_GEN(I2C_1_MCSR_REG))
  73:Generated_Source\PSoC5/I2C_1_INT.c ****     {
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 3


  74:Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_CLEAR_START_GEN;
  75:Generated_Source\PSoC5/I2C_1_INT.c **** 
  76:Generated_Source\PSoC5/I2C_1_INT.c ****         /* Set transfer complete and error flags */
  77:Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER |
  78:Generated_Source\PSoC5/I2C_1_INT.c ****                                         I2C_1_GET_MSTAT_CMPLT);
  79:Generated_Source\PSoC5/I2C_1_INT.c **** 
  80:Generated_Source\PSoC5/I2C_1_INT.c ****         /* Slave was addressed */
  81:Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_state = I2C_1_SM_SLAVE;
  82:Generated_Source\PSoC5/I2C_1_INT.c ****     }
  83:Generated_Source\PSoC5/I2C_1_INT.c **** #endif /* (I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED) */
  84:Generated_Source\PSoC5/I2C_1_INT.c **** 
  85:Generated_Source\PSoC5/I2C_1_INT.c **** 
  86:Generated_Source\PSoC5/I2C_1_INT.c **** #if(I2C_1_MODE_MULTI_MASTER_ENABLED)
  87:Generated_Source\PSoC5/I2C_1_INT.c ****     if(I2C_1_CHECK_LOST_ARB(tmpCsr))
  88:Generated_Source\PSoC5/I2C_1_INT.c ****     {
  89:Generated_Source\PSoC5/I2C_1_INT.c ****         /* Set errors */
  90:Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER     |
  91:Generated_Source\PSoC5/I2C_1_INT.c ****                                         I2C_1_MSTAT_ERR_ARB_LOST |
  92:Generated_Source\PSoC5/I2C_1_INT.c ****                                         I2C_1_GET_MSTAT_CMPLT);
  93:Generated_Source\PSoC5/I2C_1_INT.c **** 
  94:Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_DISABLE_INT_ON_STOP; /* Interrupt on Stop is enabled by write */
  95:Generated_Source\PSoC5/I2C_1_INT.c **** 
  96:Generated_Source\PSoC5/I2C_1_INT.c ****         #if(I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED)
  97:Generated_Source\PSoC5/I2C_1_INT.c ****             if(I2C_1_CHECK_ADDRESS_STS(tmpCsr))
  98:Generated_Source\PSoC5/I2C_1_INT.c ****             {
  99:Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Slave was addressed */
 100:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_state = I2C_1_SM_SLAVE;
 101:Generated_Source\PSoC5/I2C_1_INT.c ****             }
 102:Generated_Source\PSoC5/I2C_1_INT.c ****             else
 103:Generated_Source\PSoC5/I2C_1_INT.c ****             {
 104:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_BUS_RELEASE;
 105:Generated_Source\PSoC5/I2C_1_INT.c **** 
 106:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_state = I2C_1_SM_EXIT_IDLE;
 107:Generated_Source\PSoC5/I2C_1_INT.c ****             }
 108:Generated_Source\PSoC5/I2C_1_INT.c ****         #else
 109:Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_BUS_RELEASE;
 110:Generated_Source\PSoC5/I2C_1_INT.c **** 
 111:Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_state = I2C_1_SM_EXIT_IDLE;
 112:Generated_Source\PSoC5/I2C_1_INT.c **** 
 113:Generated_Source\PSoC5/I2C_1_INT.c ****         #endif /* (I2C_1_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 114:Generated_Source\PSoC5/I2C_1_INT.c ****     }
 115:Generated_Source\PSoC5/I2C_1_INT.c **** #endif /* (I2C_1_MODE_MULTI_MASTER_ENABLED) */
 116:Generated_Source\PSoC5/I2C_1_INT.c **** 
 117:Generated_Source\PSoC5/I2C_1_INT.c ****     /* Check for master operation mode */
 118:Generated_Source\PSoC5/I2C_1_INT.c ****     if(I2C_1_CHECK_SM_MASTER)
  42              		.loc 1 118 0
  43 0006 AC4B     		ldr	r3, .L27+4
  44 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  45 000a 13F0400F 		tst	r3, #64
  46 000e 00F07B81 		beq	.L2
  47 0012 E4B2     		uxtb	r4, r4
 119:Generated_Source\PSoC5/I2C_1_INT.c ****     {
 120:Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_MODE_MASTER_ENABLED)
 121:Generated_Source\PSoC5/I2C_1_INT.c ****         if(I2C_1_CHECK_BYTE_COMPLETE(tmpCsr))
  48              		.loc 1 121 0
  49 0014 14F0010F 		tst	r4, #1
  50 0018 00F04281 		beq	.L3
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 4


 122:Generated_Source\PSoC5/I2C_1_INT.c ****         {
 123:Generated_Source\PSoC5/I2C_1_INT.c ****             switch (I2C_1_state)
  51              		.loc 1 123 0
  52 001c A64B     		ldr	r3, .L27+4
  53 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  54 0020 453B     		subs	r3, r3, #69
  55 0022 052B     		cmp	r3, #5
  56 0024 00F23981 		bhi	.L4
  57 0028 DFE813F0 		tbh	[pc, r3, lsl #1]
  58              	.L6:
  59 002c 0600     		.2byte	(.L5-.L6)/2
  60 002e 9200     		.2byte	(.L7-.L6)/2
  61 0030 3701     		.2byte	(.L4-.L6)/2
  62 0032 3701     		.2byte	(.L4-.L6)/2
  63 0034 0600     		.2byte	(.L5-.L6)/2
  64 0036 F900     		.2byte	(.L8-.L6)/2
  65              		.p2align 1
  66              	.L5:
 124:Generated_Source\PSoC5/I2C_1_INT.c ****             {
 125:Generated_Source\PSoC5/I2C_1_INT.c ****             case I2C_1_SM_MSTR_WR_ADDR:  /* After address is sent, write data */
 126:Generated_Source\PSoC5/I2C_1_INT.c ****             case I2C_1_SM_MSTR_RD_ADDR:  /* After address is sent, read data */
 127:Generated_Source\PSoC5/I2C_1_INT.c **** 
 128:Generated_Source\PSoC5/I2C_1_INT.c ****                 tmpCsr &= ((uint8) ~I2C_1_CSR_STOP_STATUS); /* Clear Stop bit history on address ph
  67              		.loc 1 128 0
  68 0038 04F0DF05 		and	r5, r4, #223
  69              	.LVL1:
 129:Generated_Source\PSoC5/I2C_1_INT.c **** 
 130:Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_CHECK_ADDR_ACK(tmpCsr))
  70              		.loc 1 130 0
  71 003c 04F00A04 		and	r4, r4, #10
  72 0040 082C     		cmp	r4, #8
  73 0042 50D1     		bne	.L9
 131:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 132:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Setup for transmit or receive of data */
 133:Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_state == I2C_1_SM_MSTR_WR_ADDR)   /* TRANSMIT data */
  74              		.loc 1 133 0
  75 0044 9C4B     		ldr	r3, .L27+4
  76 0046 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  77 0048 DBB2     		uxtb	r3, r3
  78 004a 452B     		cmp	r3, #69
  79 004c 3DD1     		bne	.L10
 134:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 135:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Check if at least one byte to transfer */
 136:Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_mstrWrBufSize > 0u)
  80              		.loc 1 136 0
  81 004e 9B4B     		ldr	r3, .L27+8
  82 0050 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  83 0052 13F0FF0F 		tst	r3, #255
  84 0056 16D0     		beq	.L11
 137:Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 138:Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Load the 1st data byte */
 139:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DATA_REG = I2C_1_mstrWrBufPtr[0u];
  85              		.loc 1 139 0
  86 0058 994B     		ldr	r3, .L27+12
  87 005a 1B68     		ldr	r3, [r3]
  88 005c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  89 005e DBB2     		uxtb	r3, r3
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 5


  90 0060 984A     		ldr	r2, .L27+16
  91 0062 1370     		strb	r3, [r2]
 140:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_TRANSMIT_DATA;
  92              		.loc 1 140 0
  93 0064 0622     		movs	r2, #6
  94 0066 984B     		ldr	r3, .L27+20
  95 0068 1A70     		strb	r2, [r3]
  96 006a FF22     		movs	r2, #255
  97 006c 663B     		subs	r3, r3, #102
  98 006e 1A70     		strb	r2, [r3]
  99 0070 0022     		movs	r2, #0
 100 0072 4033     		adds	r3, r3, #64
 101 0074 1A70     		strb	r2, [r3]
 141:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_mstrWrBufIndex = 1u;   /* Set index to 2nd element */
 102              		.loc 1 141 0
 103 0076 0122     		movs	r2, #1
 104 0078 944B     		ldr	r3, .L27+24
 105 007a 1A70     		strb	r2, [r3]
 142:Generated_Source\PSoC5/I2C_1_INT.c **** 
 143:Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Set transmit state until done */
 144:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_MSTR_WR_DATA;
 106              		.loc 1 144 0
 107 007c 4622     		movs	r2, #70
 108 007e 8E4B     		ldr	r3, .L27+4
 109 0080 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC5/I2C_1_INT.c **** 
 110              		.loc 1 128 0
 111 0082 2C46     		mov	r4, r5
 112 0084 0CE1     		b	.L3
 113              	.L11:
 145:Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 146:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* End of buffer: complete writing */
 147:Generated_Source\PSoC5/I2C_1_INT.c ****                         else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 114              		.loc 1 147 0
 115 0086 924B     		ldr	r3, .L27+28
 116 0088 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 117 008a 13F0020F 		tst	r3, #2
 118 008e 0CD0     		beq	.L12
 148:Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 149:Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Set write complete and master halted */
 150:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 119              		.loc 1 150 0
 120 0090 904A     		ldr	r2, .L27+32
 121 0092 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 122 0094 43F00A03 		orr	r3, r3, #10
 123 0098 1370     		strb	r3, [r2]
 151:Generated_Source\PSoC5/I2C_1_INT.c ****                                                             I2C_1_MSTAT_WR_CMPLT);
 152:Generated_Source\PSoC5/I2C_1_INT.c **** 
 153:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_state = I2C_1_SM_MSTR_HALT; /* Expect ReStart */
 124              		.loc 1 153 0
 125 009a 6022     		movs	r2, #96
 126 009c 864B     		ldr	r3, .L27+4
 127 009e 1A70     		strb	r2, [r3]
 154:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DisableInt();
 128              		.loc 1 154 0
 129 00a0 0222     		movs	r2, #2
 130 00a2 8D4B     		ldr	r3, .L27+36
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 6


 131 00a4 1A60     		str	r2, [r3]
 128:Generated_Source\PSoC5/I2C_1_INT.c **** 
 132              		.loc 1 128 0
 133 00a6 2C46     		mov	r4, r5
 134 00a8 FAE0     		b	.L3
 135              	.L12:
 155:Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 156:Generated_Source\PSoC5/I2C_1_INT.c ****                         else
 157:Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 158:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ENABLE_INT_ON_STOP; /* Enable interrupt on Stop, to catch it */
 136              		.loc 1 158 0
 137 00aa 8C4A     		ldr	r2, .L27+40
 138 00ac 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 139 00ae 43F02003 		orr	r3, r3, #32
 140 00b2 1370     		strb	r3, [r2]
 159:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_GENERATE_STOP;
 141              		.loc 1 159 0
 142 00b4 5222     		movs	r2, #82
 143 00b6 844B     		ldr	r3, .L27+20
 144 00b8 1A70     		strb	r2, [r3]
 145 00ba FF22     		movs	r2, #255
 146 00bc 663B     		subs	r3, r3, #102
 147 00be 1A70     		strb	r2, [r3]
 148 00c0 0022     		movs	r2, #0
 149 00c2 4033     		adds	r3, r3, #64
 150 00c4 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC5/I2C_1_INT.c **** 
 151              		.loc 1 128 0
 152 00c6 2C46     		mov	r4, r5
 153 00c8 EAE0     		b	.L3
 154              	.L10:
 160:Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 161:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 162:Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* Master receive data */
 163:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 164:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_READY_TO_READ; /* Release bus to read data */
 155              		.loc 1 164 0
 156 00ca 0222     		movs	r2, #2
 157 00cc 7E4B     		ldr	r3, .L27+20
 158 00ce 1A70     		strb	r2, [r3]
 159 00d0 FF22     		movs	r2, #255
 160 00d2 663B     		subs	r3, r3, #102
 161 00d4 1A70     		strb	r2, [r3]
 162 00d6 0022     		movs	r2, #0
 163 00d8 4033     		adds	r3, r3, #64
 164 00da 1A70     		strb	r2, [r3]
 165:Generated_Source\PSoC5/I2C_1_INT.c **** 
 166:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state  = I2C_1_SM_MSTR_RD_DATA;
 165              		.loc 1 166 0
 166 00dc 4A22     		movs	r2, #74
 167 00de 764B     		ldr	r3, .L27+4
 168 00e0 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC5/I2C_1_INT.c **** 
 169              		.loc 1 128 0
 170 00e2 2C46     		mov	r4, r5
 171 00e4 DCE0     		b	.L3
 172              	.L9:
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 7


 167:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 168:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 169:Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Address is NACKed */
 170:Generated_Source\PSoC5/I2C_1_INT.c ****                 else if(I2C_1_CHECK_ADDR_NAK(tmpCsr))
 173              		.loc 1 170 0
 174 00e6 0A2C     		cmp	r4, #10
 175 00e8 2DD1     		bne	.L13
 171:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 172:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Set Address NAK error */
 173:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER |
 176              		.loc 1 173 0
 177 00ea 7A4A     		ldr	r2, .L27+32
 178 00ec 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 179 00ee 43F0A003 		orr	r3, r3, #160
 180 00f2 1370     		strb	r3, [r2]
 174:Generated_Source\PSoC5/I2C_1_INT.c ****                                                     I2C_1_MSTAT_ERR_ADDR_NAK);
 175:Generated_Source\PSoC5/I2C_1_INT.c **** 
 176:Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 181              		.loc 1 176 0
 182 00f4 764B     		ldr	r3, .L27+28
 183 00f6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 184 00f8 13F0020F 		tst	r3, #2
 185 00fc 13D0     		beq	.L14
 177:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 178:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 179:Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_GET_MSTAT_CMPLT);
 186              		.loc 1 179 0
 187 00fe 6E4B     		ldr	r3, .L27+4
 188 0100 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 178:Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_GET_MSTAT_CMPLT);
 189              		.loc 1 178 0
 190 0102 13F0080F 		tst	r3, #8
 191 0106 01D0     		beq	.L24
 192 0108 0923     		movs	r3, #9
 193 010a 00E0     		b	.L15
 194              	.L24:
 195 010c 0A23     		movs	r3, #10
 196              	.L15:
 178:Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_GET_MSTAT_CMPLT);
 197              		.loc 1 178 0 is_stmt 0 discriminator 4
 198 010e 714A     		ldr	r2, .L27+32
 199 0110 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 200 0112 0B43     		orrs	r3, r3, r1
 201 0114 1370     		strb	r3, [r2]
 180:Generated_Source\PSoC5/I2C_1_INT.c **** 
 181:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_MSTR_HALT; /* Expect RESTART */
 202              		.loc 1 181 0 is_stmt 1 discriminator 4
 203 0116 6022     		movs	r2, #96
 204 0118 674B     		ldr	r3, .L27+4
 205 011a 1A70     		strb	r2, [r3]
 182:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 206              		.loc 1 182 0 discriminator 4
 207 011c 0222     		movs	r2, #2
 208 011e 6E4B     		ldr	r3, .L27+36
 209 0120 1A60     		str	r2, [r3]
 128:Generated_Source\PSoC5/I2C_1_INT.c **** 
 210              		.loc 1 128 0 discriminator 4
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 8


 211 0122 2C46     		mov	r4, r5
 212 0124 BCE0     		b	.L3
 213              	.L14:
 183:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 184:Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* Do normal Stop */
 185:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 186:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ENABLE_INT_ON_STOP; /* Enable interrupt on Stop, to catch it */
 214              		.loc 1 186 0
 215 0126 6D4A     		ldr	r2, .L27+40
 216 0128 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 217 012a 43F02003 		orr	r3, r3, #32
 218 012e 1370     		strb	r3, [r2]
 187:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_GENERATE_STOP;
 219              		.loc 1 187 0
 220 0130 5222     		movs	r2, #82
 221 0132 654B     		ldr	r3, .L27+20
 222 0134 1A70     		strb	r2, [r3]
 223 0136 FF22     		movs	r2, #255
 224 0138 663B     		subs	r3, r3, #102
 225 013a 1A70     		strb	r2, [r3]
 226 013c 0022     		movs	r2, #0
 227 013e 4033     		adds	r3, r3, #64
 228 0140 1A70     		strb	r2, [r3]
 128:Generated_Source\PSoC5/I2C_1_INT.c **** 
 229              		.loc 1 128 0
 230 0142 2C46     		mov	r4, r5
 231 0144 ACE0     		b	.L3
 232              	.L13:
 188:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 189:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 190:Generated_Source\PSoC5/I2C_1_INT.c ****                 else
 191:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 192:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Address phase is not set for some reason: error */
 193:Generated_Source\PSoC5/I2C_1_INT.c ****                     #if(I2C_1_TIMEOUT_ENABLED)
 194:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Exit interrupt to take chance for timeout timer to handle this case */
 195:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 196:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ClearPendingInt();
 197:Generated_Source\PSoC5/I2C_1_INT.c ****                     #else
 198:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Block execution flow: unexpected condition */
 199:Generated_Source\PSoC5/I2C_1_INT.c ****                         CYASSERT(0u != 0u);
 233              		.loc 1 199 0 discriminator 1
 234 0146 0020     		movs	r0, #0
 235 0148 FFF7FEFF 		bl	CyHalt
 236              	.LVL2:
 128:Generated_Source\PSoC5/I2C_1_INT.c **** 
 237              		.loc 1 128 0 discriminator 1
 238 014c 2C46     		mov	r4, r5
 239 014e A7E0     		b	.L3
 240              	.LVL3:
 241              	.L7:
 200:Generated_Source\PSoC5/I2C_1_INT.c ****                     #endif /* (I2C_1_TIMEOUT_ENABLED) */
 201:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 202:Generated_Source\PSoC5/I2C_1_INT.c ****                 break;
 203:Generated_Source\PSoC5/I2C_1_INT.c **** 
 204:Generated_Source\PSoC5/I2C_1_INT.c ****             case I2C_1_SM_MSTR_WR_DATA:
 205:Generated_Source\PSoC5/I2C_1_INT.c **** 
 206:Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_CHECK_DATA_ACK(tmpCsr))
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 9


 242              		.loc 1 206 0
 243 0150 14F0020F 		tst	r4, #2
 244 0154 3ED1     		bne	.L16
 207:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 208:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Check if end of buffer */
 209:Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_mstrWrBufIndex  < I2C_1_mstrWrBufSize)
 245              		.loc 1 209 0
 246 0156 5D4B     		ldr	r3, .L27+24
 247 0158 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 248 015a D2B2     		uxtb	r2, r2
 249 015c 574B     		ldr	r3, .L27+8
 250 015e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 251 0160 DBB2     		uxtb	r3, r3
 252 0162 9A42     		cmp	r2, r3
 253 0164 16D2     		bcs	.L17
 210:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 211:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DATA_REG =
 212:Generated_Source\PSoC5/I2C_1_INT.c ****                                                  I2C_1_mstrWrBufPtr[I2C_1_mstrWrBufIndex];
 254              		.loc 1 212 0
 255 0166 594A     		ldr	r2, .L27+24
 256 0168 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 257 016a DBB2     		uxtb	r3, r3
 258 016c 5449     		ldr	r1, .L27+12
 259 016e 0968     		ldr	r1, [r1]
 260 0170 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 261 0172 DBB2     		uxtb	r3, r3
 211:Generated_Source\PSoC5/I2C_1_INT.c ****                                                  I2C_1_mstrWrBufPtr[I2C_1_mstrWrBufIndex];
 262              		.loc 1 211 0
 263 0174 5349     		ldr	r1, .L27+16
 264 0176 0B70     		strb	r3, [r1]
 213:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_TRANSMIT_DATA;
 265              		.loc 1 213 0
 266 0178 0621     		movs	r1, #6
 267 017a 534B     		ldr	r3, .L27+20
 268 017c 1970     		strb	r1, [r3]
 269 017e FF21     		movs	r1, #255
 270 0180 663B     		subs	r3, r3, #102
 271 0182 1970     		strb	r1, [r3]
 272 0184 0021     		movs	r1, #0
 273 0186 4033     		adds	r3, r3, #64
 274 0188 1970     		strb	r1, [r3]
 214:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrWrBufIndex++;
 275              		.loc 1 214 0
 276 018a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 277 018c 0133     		adds	r3, r3, #1
 278 018e DBB2     		uxtb	r3, r3
 279 0190 1370     		strb	r3, [r2]
 280 0192 85E0     		b	.L3
 281              	.L17:
 215:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 216:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* End of buffer: complete writing */
 217:Generated_Source\PSoC5/I2C_1_INT.c ****                     else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 282              		.loc 1 217 0
 283 0194 4E4B     		ldr	r3, .L27+28
 284 0196 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 285 0198 13F0020F 		tst	r3, #2
 286 019c 0BD0     		beq	.L18
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 10


 218:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 219:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Set write complete and master halted */
 220:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 287              		.loc 1 220 0
 288 019e 4D4A     		ldr	r2, .L27+32
 289 01a0 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 290 01a2 43F00A03 		orr	r3, r3, #10
 291 01a6 1370     		strb	r3, [r2]
 221:Generated_Source\PSoC5/I2C_1_INT.c ****                                                         I2C_1_MSTAT_WR_CMPLT);
 222:Generated_Source\PSoC5/I2C_1_INT.c **** 
 223:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_MSTR_HALT;    /* Expect restart */
 292              		.loc 1 223 0
 293 01a8 6022     		movs	r2, #96
 294 01aa 434B     		ldr	r3, .L27+4
 295 01ac 1A70     		strb	r2, [r3]
 224:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DisableInt();
 296              		.loc 1 224 0
 297 01ae 0222     		movs	r2, #2
 298 01b0 494B     		ldr	r3, .L27+36
 299 01b2 1A60     		str	r2, [r3]
 300 01b4 74E0     		b	.L3
 301              	.L18:
 225:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 226:Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* Do normal Stop */
 227:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 228:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ENABLE_INT_ON_STOP;    /* Enable interrupt on Stop, to catch it */
 302              		.loc 1 228 0
 303 01b6 494A     		ldr	r2, .L27+40
 304 01b8 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 305 01ba 43F02003 		orr	r3, r3, #32
 306 01be 1370     		strb	r3, [r2]
 229:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_GENERATE_STOP;
 307              		.loc 1 229 0
 308 01c0 5222     		movs	r2, #82
 309 01c2 414B     		ldr	r3, .L27+20
 310 01c4 1A70     		strb	r2, [r3]
 311 01c6 FF22     		movs	r2, #255
 312 01c8 663B     		subs	r3, r3, #102
 313 01ca 1A70     		strb	r2, [r3]
 314 01cc 0022     		movs	r2, #0
 315 01ce 4033     		adds	r3, r3, #64
 316 01d0 1A70     		strb	r2, [r3]
 317 01d2 65E0     		b	.L3
 318              	.L16:
 230:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 231:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 232:Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Last byte NAKed: end writing */
 233:Generated_Source\PSoC5/I2C_1_INT.c ****                 else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 319              		.loc 1 233 0
 320 01d4 3E4B     		ldr	r3, .L27+28
 321 01d6 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 322 01d8 13F0020F 		tst	r3, #2
 323 01dc 0BD0     		beq	.L19
 234:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 235:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Set write complete, short transfer and master halted */
 236:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_XFER       |
 324              		.loc 1 236 0
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 11


 325 01de 3D4A     		ldr	r2, .L27+32
 326 01e0 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 327 01e2 43F09A03 		orr	r3, r3, #154
 328 01e6 1370     		strb	r3, [r2]
 237:Generated_Source\PSoC5/I2C_1_INT.c ****                                                     I2C_1_MSTAT_ERR_SHORT_XFER |
 238:Generated_Source\PSoC5/I2C_1_INT.c ****                                                     I2C_1_MSTAT_XFER_HALT      |
 239:Generated_Source\PSoC5/I2C_1_INT.c ****                                                     I2C_1_MSTAT_WR_CMPLT);
 240:Generated_Source\PSoC5/I2C_1_INT.c **** 
 241:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_MSTR_HALT;    /* Expect ReStart */
 329              		.loc 1 241 0
 330 01e8 6022     		movs	r2, #96
 331 01ea 334B     		ldr	r3, .L27+4
 332 01ec 1A70     		strb	r2, [r3]
 242:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_DisableInt();
 333              		.loc 1 242 0
 334 01ee 0222     		movs	r2, #2
 335 01f0 394B     		ldr	r3, .L27+36
 336 01f2 1A60     		str	r2, [r3]
 337 01f4 54E0     		b	.L3
 338              	.L19:
 243:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 244:Generated_Source\PSoC5/I2C_1_INT.c ****                 else  /* Do normal Stop */
 245:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 246:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_ENABLE_INT_ON_STOP;    /* Enable interrupt on Stop, to catch it */
 339              		.loc 1 246 0
 340 01f6 394A     		ldr	r2, .L27+40
 341 01f8 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 342 01fa 43F02003 		orr	r3, r3, #32
 343 01fe 1370     		strb	r3, [r2]
 247:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_GENERATE_STOP;
 344              		.loc 1 247 0
 345 0200 5222     		movs	r2, #82
 346 0202 314B     		ldr	r3, .L27+20
 347 0204 1A70     		strb	r2, [r3]
 348 0206 FF22     		movs	r2, #255
 349 0208 663B     		subs	r3, r3, #102
 350 020a 1A70     		strb	r2, [r3]
 351 020c 0022     		movs	r2, #0
 352 020e 4033     		adds	r3, r3, #64
 353 0210 1A70     		strb	r2, [r3]
 248:Generated_Source\PSoC5/I2C_1_INT.c **** 
 249:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Set short transfer and error flag */
 250:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_mstrStatus |= (I2C_1_MSTAT_ERR_SHORT_XFER |
 354              		.loc 1 250 0
 355 0212 304A     		ldr	r2, .L27+32
 356 0214 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 357 0216 43F09003 		orr	r3, r3, #144
 358 021a 1370     		strb	r3, [r2]
 359 021c 40E0     		b	.L3
 360              	.L8:
 251:Generated_Source\PSoC5/I2C_1_INT.c ****                                                     I2C_1_MSTAT_ERR_XFER);
 252:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 253:Generated_Source\PSoC5/I2C_1_INT.c **** 
 254:Generated_Source\PSoC5/I2C_1_INT.c ****                 break;
 255:Generated_Source\PSoC5/I2C_1_INT.c **** 
 256:Generated_Source\PSoC5/I2C_1_INT.c ****             case I2C_1_SM_MSTR_RD_DATA:
 257:Generated_Source\PSoC5/I2C_1_INT.c **** 
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 12


 258:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_mstrRdBufPtr[I2C_1_mstrRdBufIndex] = I2C_1_DATA_REG;
 361              		.loc 1 258 0
 362 021e 304A     		ldr	r2, .L27+44
 363 0220 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 364 0222 DBB2     		uxtb	r3, r3
 365 0224 2F49     		ldr	r1, .L27+48
 366 0226 0868     		ldr	r0, [r1]
 367 0228 2649     		ldr	r1, .L27+16
 368 022a 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 369 022c C9B2     		uxtb	r1, r1
 370 022e C154     		strb	r1, [r0, r3]
 259:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_mstrRdBufIndex++;
 371              		.loc 1 259 0
 372 0230 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 373 0232 0133     		adds	r3, r3, #1
 374 0234 DBB2     		uxtb	r3, r3
 375 0236 1370     		strb	r3, [r2]
 260:Generated_Source\PSoC5/I2C_1_INT.c **** 
 261:Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Check if end of buffer */
 262:Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_mstrRdBufIndex < I2C_1_mstrRdBufSize)
 376              		.loc 1 262 0
 377 0238 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 378 023a D2B2     		uxtb	r2, r2
 379 023c 2A4B     		ldr	r3, .L27+52
 380 023e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 381 0240 DBB2     		uxtb	r3, r3
 382 0242 9A42     		cmp	r2, r3
 383 0244 09D2     		bcs	.L20
 263:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 264:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_ACK_AND_RECEIVE;       /* ACK and receive byte */
 384              		.loc 1 264 0
 385 0246 0222     		movs	r2, #2
 386 0248 1F4B     		ldr	r3, .L27+20
 387 024a 1A70     		strb	r2, [r3]
 388 024c FF22     		movs	r2, #255
 389 024e 663B     		subs	r3, r3, #102
 390 0250 1A70     		strb	r2, [r3]
 391 0252 0022     		movs	r2, #0
 392 0254 4033     		adds	r3, r3, #64
 393 0256 1A70     		strb	r2, [r3]
 394 0258 22E0     		b	.L3
 395              	.L20:
 265:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 266:Generated_Source\PSoC5/I2C_1_INT.c ****                 /* End of buffer: complete reading */
 267:Generated_Source\PSoC5/I2C_1_INT.c ****                 else if(I2C_1_CHECK_NO_STOP(I2C_1_mstrControl))
 396              		.loc 1 267 0
 397 025a 1D4B     		ldr	r3, .L27+28
 398 025c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 399 025e 13F0020F 		tst	r3, #2
 400 0262 0BD0     		beq	.L21
 268:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 269:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Set read complete and master halted */
 270:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_mstrStatus |= (I2C_1_MSTAT_XFER_HALT |
 401              		.loc 1 270 0
 402 0264 1B4A     		ldr	r2, .L27+32
 403 0266 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 404 0268 43F00903 		orr	r3, r3, #9
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 13


 405 026c 1370     		strb	r3, [r2]
 271:Generated_Source\PSoC5/I2C_1_INT.c ****                                                     I2C_1_MSTAT_RD_CMPLT);
 272:Generated_Source\PSoC5/I2C_1_INT.c **** 
 273:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_MSTR_HALT;    /* Expect ReStart */
 406              		.loc 1 273 0
 407 026e 6022     		movs	r2, #96
 408 0270 114B     		ldr	r3, .L27+4
 409 0272 1A70     		strb	r2, [r3]
 274:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_DisableInt();
 410              		.loc 1 274 0
 411 0274 0222     		movs	r2, #2
 412 0276 184B     		ldr	r3, .L27+36
 413 0278 1A60     		str	r2, [r3]
 414 027a 11E0     		b	.L3
 415              	.L21:
 275:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 276:Generated_Source\PSoC5/I2C_1_INT.c ****                 else
 277:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 278:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_ENABLE_INT_ON_STOP;
 416              		.loc 1 278 0
 417 027c 174A     		ldr	r2, .L27+40
 418 027e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 419 0280 43F02003 		orr	r3, r3, #32
 420 0284 1370     		strb	r3, [r2]
 279:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_NAK_AND_RECEIVE;       /* NACK and TRY to generate Stop */
 421              		.loc 1 279 0
 422 0286 1222     		movs	r2, #18
 423 0288 0F4B     		ldr	r3, .L27+20
 424 028a 1A70     		strb	r2, [r3]
 425 028c FF22     		movs	r2, #255
 426 028e 663B     		subs	r3, r3, #102
 427 0290 1A70     		strb	r2, [r3]
 428 0292 0022     		movs	r2, #0
 429 0294 4033     		adds	r3, r3, #64
 430 0296 1A70     		strb	r2, [r3]
 431 0298 02E0     		b	.L3
 432              	.L4:
 280:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 281:Generated_Source\PSoC5/I2C_1_INT.c ****                 break;
 282:Generated_Source\PSoC5/I2C_1_INT.c **** 
 283:Generated_Source\PSoC5/I2C_1_INT.c ****             default: /* This is an invalid state and should not occur */
 284:Generated_Source\PSoC5/I2C_1_INT.c **** 
 285:Generated_Source\PSoC5/I2C_1_INT.c ****             #if(I2C_1_TIMEOUT_ENABLED)
 286:Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Exit interrupt to take chance for timeout timer to handles this case */
 287:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_DisableInt();
 288:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_ClearPendingInt();
 289:Generated_Source\PSoC5/I2C_1_INT.c ****             #else
 290:Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Block execution flow: unexpected condition */
 291:Generated_Source\PSoC5/I2C_1_INT.c ****                 CYASSERT(0u != 0u);
 433              		.loc 1 291 0 discriminator 1
 434 029a 0020     		movs	r0, #0
 435 029c FFF7FEFF 		bl	CyHalt
 436              	.LVL4:
 437              	.L3:
 292:Generated_Source\PSoC5/I2C_1_INT.c ****             #endif /* (I2C_1_TIMEOUT_ENABLED) */
 293:Generated_Source\PSoC5/I2C_1_INT.c **** 
 294:Generated_Source\PSoC5/I2C_1_INT.c ****                 break;
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 14


 295:Generated_Source\PSoC5/I2C_1_INT.c ****             }
 296:Generated_Source\PSoC5/I2C_1_INT.c ****         }
 297:Generated_Source\PSoC5/I2C_1_INT.c **** 
 298:Generated_Source\PSoC5/I2C_1_INT.c ****         /* Catches Stop: end of transaction */
 299:Generated_Source\PSoC5/I2C_1_INT.c ****         if(I2C_1_CHECK_STOP_STS(tmpCsr))
 438              		.loc 1 299 0
 439 02a0 14F0200F 		tst	r4, #32
 440 02a4 38D0     		beq	.L1
 300:Generated_Source\PSoC5/I2C_1_INT.c ****         {
 301:Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_mstrStatus |= I2C_1_GET_MSTAT_CMPLT;
 441              		.loc 1 301 0
 442 02a6 044B     		ldr	r3, .L27+4
 443 02a8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 444 02aa 13F0080F 		tst	r3, #8
 445 02ae 1DD0     		beq	.L25
 446 02b0 0123     		movs	r3, #1
 447 02b2 1CE0     		b	.L23
 448              	.L28:
 449              		.align	2
 450              	.L27:
 451 02b4 6B640040 		.word	1073767531
 452 02b8 00000000 		.word	I2C_1_state
 453 02bc 00000000 		.word	I2C_1_mstrWrBufSize
 454 02c0 00000000 		.word	I2C_1_mstrWrBufPtr
 455 02c4 09640040 		.word	1073767433
 456 02c8 7F640040 		.word	1073767551
 457 02cc 00000000 		.word	I2C_1_mstrWrBufIndex
 458 02d0 00000000 		.word	I2C_1_mstrControl
 459 02d4 00000000 		.word	I2C_1_mstrStatus
 460 02d8 80E100E0 		.word	-536813184
 461 02dc 8B640040 		.word	1073767563
 462 02e0 00000000 		.word	I2C_1_mstrRdBufIndex
 463 02e4 00000000 		.word	I2C_1_mstrRdBufPtr
 464 02e8 00000000 		.word	I2C_1_mstrRdBufSize
 465              	.L25:
 466 02ec 0223     		movs	r3, #2
 467              	.L23:
 468              		.loc 1 301 0 is_stmt 0 discriminator 4
 469 02ee 0B4A     		ldr	r2, .L29
 470 02f0 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 471 02f2 0B43     		orrs	r3, r3, r1
 472 02f4 1370     		strb	r3, [r2]
 302:Generated_Source\PSoC5/I2C_1_INT.c **** 
 303:Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_DISABLE_INT_ON_STOP;
 473              		.loc 1 303 0 is_stmt 1 discriminator 4
 474 02f6 0A4A     		ldr	r2, .L29+4
 475 02f8 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 476 02fa 03F0DF03 		and	r3, r3, #223
 477 02fe 1370     		strb	r3, [r2]
 304:Generated_Source\PSoC5/I2C_1_INT.c ****             I2C_1_state = I2C_1_SM_IDLE;
 478              		.loc 1 304 0 discriminator 4
 479 0300 1022     		movs	r2, #16
 480 0302 084B     		ldr	r3, .L29+8
 481 0304 1A70     		strb	r2, [r3]
 482 0306 38BD     		pop	{r3, r4, r5, pc}
 483              	.LVL5:
 484              	.L2:
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 15


 305:Generated_Source\PSoC5/I2C_1_INT.c ****         }
 306:Generated_Source\PSoC5/I2C_1_INT.c ****     #endif /* (I2C_1_MODE_MASTER_ENABLED) */
 307:Generated_Source\PSoC5/I2C_1_INT.c ****     }
 308:Generated_Source\PSoC5/I2C_1_INT.c ****     else if(I2C_1_CHECK_SM_SLAVE)
 485              		.loc 1 308 0
 486 0308 064B     		ldr	r3, .L29+8
 487 030a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 488 030c 13F0100F 		tst	r3, #16
 489 0310 02D1     		bne	.L1
 309:Generated_Source\PSoC5/I2C_1_INT.c ****     {
 310:Generated_Source\PSoC5/I2C_1_INT.c ****     #if(I2C_1_MODE_SLAVE_ENABLED)
 311:Generated_Source\PSoC5/I2C_1_INT.c **** 
 312:Generated_Source\PSoC5/I2C_1_INT.c ****         if((I2C_1_CHECK_STOP_STS(tmpCsr)) || /* Stop || Restart */
 313:Generated_Source\PSoC5/I2C_1_INT.c ****            (I2C_1_CHECK_BYTE_COMPLETE(tmpCsr) && I2C_1_CHECK_ADDRESS_STS(tmpCsr)))
 314:Generated_Source\PSoC5/I2C_1_INT.c ****         {
 315:Generated_Source\PSoC5/I2C_1_INT.c ****             /* Catch end of master write transaction: use interrupt on Stop */
 316:Generated_Source\PSoC5/I2C_1_INT.c ****             /* The Stop bit history on address phase does not have correct state */
 317:Generated_Source\PSoC5/I2C_1_INT.c ****             if(I2C_1_SM_SL_WR_DATA == I2C_1_state)
 318:Generated_Source\PSoC5/I2C_1_INT.c ****             {
 319:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_DISABLE_INT_ON_STOP;
 320:Generated_Source\PSoC5/I2C_1_INT.c **** 
 321:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_slStatus &= ((uint8) ~I2C_1_SSTAT_WR_BUSY);
 322:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_slStatus |= ((uint8)  I2C_1_SSTAT_WR_CMPLT);
 323:Generated_Source\PSoC5/I2C_1_INT.c **** 
 324:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_state = I2C_1_SM_IDLE;
 325:Generated_Source\PSoC5/I2C_1_INT.c ****             }
 326:Generated_Source\PSoC5/I2C_1_INT.c ****         }
 327:Generated_Source\PSoC5/I2C_1_INT.c **** 
 328:Generated_Source\PSoC5/I2C_1_INT.c ****         if(I2C_1_CHECK_BYTE_COMPLETE(tmpCsr))
 329:Generated_Source\PSoC5/I2C_1_INT.c ****         {
 330:Generated_Source\PSoC5/I2C_1_INT.c ****             /* The address only issued after Start or ReStart: so check the address
 331:Generated_Source\PSoC5/I2C_1_INT.c ****                to catch these events:
 332:Generated_Source\PSoC5/I2C_1_INT.c ****                 FF : sets an address phase with a byte_complete interrupt trigger.
 333:Generated_Source\PSoC5/I2C_1_INT.c ****                 UDB: sets an address phase immediately after Start or ReStart. */
 334:Generated_Source\PSoC5/I2C_1_INT.c ****             if(I2C_1_CHECK_ADDRESS_STS(tmpCsr))
 335:Generated_Source\PSoC5/I2C_1_INT.c ****             {
 336:Generated_Source\PSoC5/I2C_1_INT.c ****             /* Check for software address detection */
 337:Generated_Source\PSoC5/I2C_1_INT.c ****             #if(I2C_1_SW_ADRR_DECODE)
 338:Generated_Source\PSoC5/I2C_1_INT.c ****                 tmp8 = I2C_1_GET_SLAVE_ADDR(I2C_1_DATA_REG);
 339:Generated_Source\PSoC5/I2C_1_INT.c **** 
 340:Generated_Source\PSoC5/I2C_1_INT.c ****                 if(tmp8 == I2C_1_slAddress)   /* Check for address match */
 341:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 342:Generated_Source\PSoC5/I2C_1_INT.c ****                     if(0u != (I2C_1_DATA_REG & I2C_1_READ_FLAG))
 343:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 344:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Place code to prepare read buffer here                  */
 345:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* `#START I2C_1_SW_PREPARE_READ_BUF_interrupt` */
 346:Generated_Source\PSoC5/I2C_1_INT.c **** 
 347:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* `#END` */
 348:Generated_Source\PSoC5/I2C_1_INT.c **** 
 349:Generated_Source\PSoC5/I2C_1_INT.c ****                     #ifdef I2C_1_SW_PREPARE_READ_BUF_CALLBACK
 350:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_SwPrepareReadBuf_Callback();
 351:Generated_Source\PSoC5/I2C_1_INT.c ****                     #endif /* I2C_1_SW_PREPARE_READ_BUF_CALLBACK */
 352:Generated_Source\PSoC5/I2C_1_INT.c ****                         
 353:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Prepare next operation to read, get data and place in data register */
 354:Generated_Source\PSoC5/I2C_1_INT.c ****                         if(I2C_1_slRdBufIndex < I2C_1_slRdBufSize)
 355:Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 356:Generated_Source\PSoC5/I2C_1_INT.c ****                             /* Load first data byte from array */
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 16


 357:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DATA_REG = I2C_1_slRdBufPtr[I2C_1_slRdBufIndex];
 358:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ACK_AND_TRANSMIT;
 359:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_slRdBufIndex++;
 360:Generated_Source\PSoC5/I2C_1_INT.c **** 
 361:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_slStatus |= I2C_1_SSTAT_RD_BUSY;
 362:Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 363:Generated_Source\PSoC5/I2C_1_INT.c ****                         else    /* Overflow: provide 0xFF on bus */
 364:Generated_Source\PSoC5/I2C_1_INT.c ****                         {
 365:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 366:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_ACK_AND_TRANSMIT;
 367:Generated_Source\PSoC5/I2C_1_INT.c **** 
 368:Generated_Source\PSoC5/I2C_1_INT.c ****                             I2C_1_slStatus  |= (I2C_1_SSTAT_RD_BUSY |
 369:Generated_Source\PSoC5/I2C_1_INT.c ****                                                            I2C_1_SSTAT_RD_ERR_OVFL);
 370:Generated_Source\PSoC5/I2C_1_INT.c ****                         }
 371:Generated_Source\PSoC5/I2C_1_INT.c **** 
 372:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_SL_RD_DATA;
 373:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 374:Generated_Source\PSoC5/I2C_1_INT.c ****                     else  /* Write transaction: receive 1st byte */
 375:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 376:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ACK_AND_RECEIVE;
 377:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_state = I2C_1_SM_SL_WR_DATA;
 378:Generated_Source\PSoC5/I2C_1_INT.c **** 
 379:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus |= I2C_1_SSTAT_WR_BUSY;
 380:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ENABLE_INT_ON_STOP;
 381:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 382:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 383:Generated_Source\PSoC5/I2C_1_INT.c ****                 else
 384:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 385:Generated_Source\PSoC5/I2C_1_INT.c ****                     /*     Place code to compare for additional address here    */
 386:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* `#START I2C_1_SW_ADDR_COMPARE_interruptStart` */
 387:Generated_Source\PSoC5/I2C_1_INT.c **** 
 388:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* `#END` */
 389:Generated_Source\PSoC5/I2C_1_INT.c **** 
 390:Generated_Source\PSoC5/I2C_1_INT.c ****                 #ifdef I2C_1_SW_ADDR_COMPARE_ENTRY_CALLBACK
 391:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_SwAddrCompare_EntryCallback();
 392:Generated_Source\PSoC5/I2C_1_INT.c ****                 #endif /* I2C_1_SW_ADDR_COMPARE_ENTRY_CALLBACK */
 393:Generated_Source\PSoC5/I2C_1_INT.c ****                     
 394:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_NAK_AND_RECEIVE;   /* NACK address */
 395:Generated_Source\PSoC5/I2C_1_INT.c **** 
 396:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Place code to end of condition for NACK generation here */
 397:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* `#START I2C_1_SW_ADDR_COMPARE_interruptEnd`  */
 398:Generated_Source\PSoC5/I2C_1_INT.c **** 
 399:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* `#END` */
 400:Generated_Source\PSoC5/I2C_1_INT.c **** 
 401:Generated_Source\PSoC5/I2C_1_INT.c ****                 #ifdef I2C_1_SW_ADDR_COMPARE_EXIT_CALLBACK
 402:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_SwAddrCompare_ExitCallback();
 403:Generated_Source\PSoC5/I2C_1_INT.c ****                 #endif /* I2C_1_SW_ADDR_COMPARE_EXIT_CALLBACK */
 404:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 405:Generated_Source\PSoC5/I2C_1_INT.c **** 
 406:Generated_Source\PSoC5/I2C_1_INT.c ****             #else /* (I2C_1_HW_ADRR_DECODE) */
 407:Generated_Source\PSoC5/I2C_1_INT.c **** 
 408:Generated_Source\PSoC5/I2C_1_INT.c ****                 if(0u != (I2C_1_DATA_REG & I2C_1_READ_FLAG))
 409:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 410:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Place code to prepare read buffer here                  */
 411:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* `#START I2C_1_HW_PREPARE_READ_BUF_interrupt` */
 412:Generated_Source\PSoC5/I2C_1_INT.c **** 
 413:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* `#END` */
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 17


 414:Generated_Source\PSoC5/I2C_1_INT.c ****                     
 415:Generated_Source\PSoC5/I2C_1_INT.c ****                 #ifdef I2C_1_HW_PREPARE_READ_BUF_CALLBACK
 416:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_HwPrepareReadBuf_Callback();
 417:Generated_Source\PSoC5/I2C_1_INT.c ****                 #endif /* I2C_1_HW_PREPARE_READ_BUF_CALLBACK */
 418:Generated_Source\PSoC5/I2C_1_INT.c **** 
 419:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Prepare next operation to read, get data and place in data register */
 420:Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_slRdBufIndex < I2C_1_slRdBufSize)
 421:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 422:Generated_Source\PSoC5/I2C_1_INT.c ****                         /* Load first data byte from array */
 423:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DATA_REG = I2C_1_slRdBufPtr[I2C_1_slRdBufIndex];
 424:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ACK_AND_TRANSMIT;
 425:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slRdBufIndex++;
 426:Generated_Source\PSoC5/I2C_1_INT.c **** 
 427:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus |= I2C_1_SSTAT_RD_BUSY;
 428:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 429:Generated_Source\PSoC5/I2C_1_INT.c ****                     else    /* Overflow: provide 0xFF on bus */
 430:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 431:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 432:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_ACK_AND_TRANSMIT;
 433:Generated_Source\PSoC5/I2C_1_INT.c **** 
 434:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus  |= (I2C_1_SSTAT_RD_BUSY |
 435:Generated_Source\PSoC5/I2C_1_INT.c ****                                                        I2C_1_SSTAT_RD_ERR_OVFL);
 436:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 437:Generated_Source\PSoC5/I2C_1_INT.c **** 
 438:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_SL_RD_DATA;
 439:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 440:Generated_Source\PSoC5/I2C_1_INT.c ****                 else  /* Write transaction: receive 1st byte */
 441:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 442:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_ACK_AND_RECEIVE;
 443:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_SL_WR_DATA;
 444:Generated_Source\PSoC5/I2C_1_INT.c **** 
 445:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slStatus |= I2C_1_SSTAT_WR_BUSY;
 446:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_ENABLE_INT_ON_STOP;
 447:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 448:Generated_Source\PSoC5/I2C_1_INT.c **** 
 449:Generated_Source\PSoC5/I2C_1_INT.c ****             #endif /* (I2C_1_SW_ADRR_DECODE) */
 450:Generated_Source\PSoC5/I2C_1_INT.c ****             }
 451:Generated_Source\PSoC5/I2C_1_INT.c ****             /* Data states */
 452:Generated_Source\PSoC5/I2C_1_INT.c ****             /* Data master writes into slave */
 453:Generated_Source\PSoC5/I2C_1_INT.c ****             else if(I2C_1_state == I2C_1_SM_SL_WR_DATA)
 454:Generated_Source\PSoC5/I2C_1_INT.c ****             {
 455:Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_slWrBufIndex < I2C_1_slWrBufSize)
 456:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 457:Generated_Source\PSoC5/I2C_1_INT.c ****                     tmp8 = I2C_1_DATA_REG;
 458:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_ACK_AND_RECEIVE;
 459:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slWrBufPtr[I2C_1_slWrBufIndex] = tmp8;
 460:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slWrBufIndex++;
 461:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 462:Generated_Source\PSoC5/I2C_1_INT.c ****                 else  /* of array: complete write, send NACK */
 463:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 464:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_NAK_AND_RECEIVE;
 465:Generated_Source\PSoC5/I2C_1_INT.c **** 
 466:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slStatus |= I2C_1_SSTAT_WR_ERR_OVFL;
 467:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 468:Generated_Source\PSoC5/I2C_1_INT.c ****             }
 469:Generated_Source\PSoC5/I2C_1_INT.c ****             /* Data master reads from slave */
 470:Generated_Source\PSoC5/I2C_1_INT.c ****             else if(I2C_1_state == I2C_1_SM_SL_RD_DATA)
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 18


 471:Generated_Source\PSoC5/I2C_1_INT.c ****             {
 472:Generated_Source\PSoC5/I2C_1_INT.c ****                 if(I2C_1_CHECK_DATA_ACK(tmpCsr))
 473:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 474:Generated_Source\PSoC5/I2C_1_INT.c ****                     if(I2C_1_slRdBufIndex < I2C_1_slRdBufSize)
 475:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 476:Generated_Source\PSoC5/I2C_1_INT.c ****                          /* Get data from array */
 477:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DATA_REG = I2C_1_slRdBufPtr[I2C_1_slRdBufIndex];
 478:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_TRANSMIT_DATA;
 479:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slRdBufIndex++;
 480:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 481:Generated_Source\PSoC5/I2C_1_INT.c ****                     else   /* Overflow: provide 0xFF on bus */
 482:Generated_Source\PSoC5/I2C_1_INT.c ****                     {
 483:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 484:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_TRANSMIT_DATA;
 485:Generated_Source\PSoC5/I2C_1_INT.c **** 
 486:Generated_Source\PSoC5/I2C_1_INT.c ****                         I2C_1_slStatus |= I2C_1_SSTAT_RD_ERR_OVFL;
 487:Generated_Source\PSoC5/I2C_1_INT.c ****                     }
 488:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 489:Generated_Source\PSoC5/I2C_1_INT.c ****                 else  /* Last byte was NACKed: read complete */
 490:Generated_Source\PSoC5/I2C_1_INT.c ****                 {
 491:Generated_Source\PSoC5/I2C_1_INT.c ****                     /* Only NACK appears on bus */
 492:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_DATA_REG = I2C_1_OVERFLOW_RETURN;
 493:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_NAK_AND_TRANSMIT;
 494:Generated_Source\PSoC5/I2C_1_INT.c **** 
 495:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slStatus &= ((uint8) ~I2C_1_SSTAT_RD_BUSY);
 496:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_slStatus |= ((uint8)  I2C_1_SSTAT_RD_CMPLT);
 497:Generated_Source\PSoC5/I2C_1_INT.c **** 
 498:Generated_Source\PSoC5/I2C_1_INT.c ****                     I2C_1_state = I2C_1_SM_IDLE;
 499:Generated_Source\PSoC5/I2C_1_INT.c ****                 }
 500:Generated_Source\PSoC5/I2C_1_INT.c ****             }
 501:Generated_Source\PSoC5/I2C_1_INT.c ****             else
 502:Generated_Source\PSoC5/I2C_1_INT.c ****             {
 503:Generated_Source\PSoC5/I2C_1_INT.c ****             #if(I2C_1_TIMEOUT_ENABLED)
 504:Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Exit interrupt to take chance for timeout timer to handle this case */
 505:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_DisableInt();
 506:Generated_Source\PSoC5/I2C_1_INT.c ****                 I2C_1_ClearPendingInt();
 507:Generated_Source\PSoC5/I2C_1_INT.c ****             #else
 508:Generated_Source\PSoC5/I2C_1_INT.c ****                 /* Block execution flow: unexpected condition */
 509:Generated_Source\PSoC5/I2C_1_INT.c ****                 CYASSERT(0u != 0u);
 510:Generated_Source\PSoC5/I2C_1_INT.c ****             #endif /* (I2C_1_TIMEOUT_ENABLED) */
 511:Generated_Source\PSoC5/I2C_1_INT.c ****             }
 512:Generated_Source\PSoC5/I2C_1_INT.c ****         }
 513:Generated_Source\PSoC5/I2C_1_INT.c ****     #endif /* (I2C_1_MODE_SLAVE_ENABLED) */
 514:Generated_Source\PSoC5/I2C_1_INT.c ****     }
 515:Generated_Source\PSoC5/I2C_1_INT.c ****     else
 516:Generated_Source\PSoC5/I2C_1_INT.c ****     {
 517:Generated_Source\PSoC5/I2C_1_INT.c ****         /* The FSM skips master and slave processing: return to IDLE */
 518:Generated_Source\PSoC5/I2C_1_INT.c ****         I2C_1_state = I2C_1_SM_IDLE;
 490              		.loc 1 518 0
 491 0312 1022     		movs	r2, #16
 492 0314 034B     		ldr	r3, .L29+8
 493 0316 1A70     		strb	r2, [r3]
 494              	.LVL6:
 495              	.L1:
 496 0318 38BD     		pop	{r3, r4, r5, pc}
 497              	.L30:
 498 031a 00BF     		.align	2
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 19


 499              	.L29:
 500 031c 00000000 		.word	I2C_1_mstrStatus
 501 0320 8B640040 		.word	1073767563
 502 0324 00000000 		.word	I2C_1_state
 503              		.cfi_endproc
 504              	.LFE0:
 505              		.size	I2C_1_ISR, .-I2C_1_ISR
 506              		.text
 507              	.Letext0:
 508              		.file 2 "Generated_Source\\PSoC5\\cytypes.h"
 509              		.file 3 "Generated_Source\\PSoC5\\I2C_1_PVT.h"
 510              		.file 4 "Generated_Source\\PSoC5\\CyLib.h"
 511              		.section	.debug_info,"",%progbits
 512              	.Ldebug_info0:
 513 0000 80010000 		.4byte	0x180
 514 0004 0400     		.2byte	0x4
 515 0006 00000000 		.4byte	.Ldebug_abbrev0
 516 000a 04       		.byte	0x4
 517 000b 01       		.uleb128 0x1
 518 000c 70000000 		.4byte	.LASF27
 519 0010 0C       		.byte	0xc
 520 0011 B4010000 		.4byte	.LASF28
 521 0015 21020000 		.4byte	.LASF29
 522 0019 00000000 		.4byte	.Ldebug_ranges0+0
 523 001d 00000000 		.4byte	0
 524 0021 00000000 		.4byte	.Ldebug_line0
 525 0025 02       		.uleb128 0x2
 526 0026 01       		.byte	0x1
 527 0027 06       		.byte	0x6
 528 0028 01020000 		.4byte	.LASF0
 529 002c 02       		.uleb128 0x2
 530 002d 01       		.byte	0x1
 531 002e 08       		.byte	0x8
 532 002f 62000000 		.4byte	.LASF1
 533 0033 02       		.uleb128 0x2
 534 0034 02       		.byte	0x2
 535 0035 05       		.byte	0x5
 536 0036 AA010000 		.4byte	.LASF2
 537 003a 02       		.uleb128 0x2
 538 003b 02       		.byte	0x2
 539 003c 07       		.byte	0x7
 540 003d 35000000 		.4byte	.LASF3
 541 0041 02       		.uleb128 0x2
 542 0042 04       		.byte	0x4
 543 0043 05       		.byte	0x5
 544 0044 EC010000 		.4byte	.LASF4
 545 0048 02       		.uleb128 0x2
 546 0049 04       		.byte	0x4
 547 004a 07       		.byte	0x7
 548 004b 03010000 		.4byte	.LASF5
 549 004f 02       		.uleb128 0x2
 550 0050 08       		.byte	0x8
 551 0051 05       		.byte	0x5
 552 0052 84010000 		.4byte	.LASF6
 553 0056 02       		.uleb128 0x2
 554 0057 08       		.byte	0x8
 555 0058 07       		.byte	0x7
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 20


 556 0059 4C010000 		.4byte	.LASF7
 557 005d 03       		.uleb128 0x3
 558 005e 04       		.byte	0x4
 559 005f 05       		.byte	0x5
 560 0060 696E7400 		.ascii	"int\000"
 561 0064 02       		.uleb128 0x2
 562 0065 04       		.byte	0x4
 563 0066 07       		.byte	0x7
 564 0067 3F010000 		.4byte	.LASF8
 565 006b 04       		.uleb128 0x4
 566 006c 15010000 		.4byte	.LASF9
 567 0070 02       		.byte	0x2
 568 0071 E401     		.2byte	0x1e4
 569 0073 2C000000 		.4byte	0x2c
 570 0077 04       		.uleb128 0x4
 571 0078 2C010000 		.4byte	.LASF10
 572 007c 02       		.byte	0x2
 573 007d E601     		.2byte	0x1e6
 574 007f 48000000 		.4byte	0x48
 575 0083 02       		.uleb128 0x2
 576 0084 04       		.byte	0x4
 577 0085 04       		.byte	0x4
 578 0086 5C000000 		.4byte	.LASF11
 579 008a 02       		.uleb128 0x2
 580 008b 08       		.byte	0x8
 581 008c 04       		.byte	0x4
 582 008d 1B010000 		.4byte	.LASF12
 583 0091 02       		.uleb128 0x2
 584 0092 01       		.byte	0x1
 585 0093 08       		.byte	0x8
 586 0094 92010000 		.4byte	.LASF13
 587 0098 04       		.uleb128 0x4
 588 0099 FE000000 		.4byte	.LASF14
 589 009d 02       		.byte	0x2
 590 009e 8E02     		.2byte	0x28e
 591 00a0 A4000000 		.4byte	0xa4
 592 00a4 05       		.uleb128 0x5
 593 00a5 6B000000 		.4byte	0x6b
 594 00a9 04       		.uleb128 0x4
 595 00aa 07000000 		.4byte	.LASF15
 596 00ae 02       		.byte	0x2
 597 00af 9002     		.2byte	0x290
 598 00b1 B5000000 		.4byte	0xb5
 599 00b5 05       		.uleb128 0x5
 600 00b6 77000000 		.4byte	0x77
 601 00ba 02       		.uleb128 0x2
 602 00bb 08       		.byte	0x8
 603 00bc 04       		.byte	0x4
 604 00bd F5010000 		.4byte	.LASF16
 605 00c1 02       		.uleb128 0x2
 606 00c2 04       		.byte	0x4
 607 00c3 07       		.byte	0x7
 608 00c4 7B010000 		.4byte	.LASF17
 609 00c8 06       		.uleb128 0x6
 610 00c9 22010000 		.4byte	.LASF30
 611 00cd 01       		.byte	0x1
 612 00ce 2E       		.byte	0x2e
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 21


 613 00cf 00000000 		.4byte	.LFB0
 614 00d3 28030000 		.4byte	.LFE0-.LFB0
 615 00d7 01       		.uleb128 0x1
 616 00d8 9C       		.byte	0x9c
 617 00d9 0F010000 		.4byte	0x10f
 618 00dd 07       		.uleb128 0x7
 619 00de 00000000 		.4byte	.LASF31
 620 00e2 01       		.byte	0x1
 621 00e3 34       		.byte	0x34
 622 00e4 6B000000 		.4byte	0x6b
 623 00e8 00000000 		.4byte	.LLST0
 624 00ec 08       		.uleb128 0x8
 625 00ed 4C010000 		.4byte	.LVL2
 626 00f1 78010000 		.4byte	0x178
 627 00f5 FF000000 		.4byte	0xff
 628 00f9 09       		.uleb128 0x9
 629 00fa 01       		.uleb128 0x1
 630 00fb 50       		.byte	0x50
 631 00fc 01       		.uleb128 0x1
 632 00fd 30       		.byte	0x30
 633 00fe 00       		.byte	0
 634 00ff 0A       		.uleb128 0xa
 635 0100 A0020000 		.4byte	.LVL4
 636 0104 78010000 		.4byte	0x178
 637 0108 09       		.uleb128 0x9
 638 0109 01       		.uleb128 0x1
 639 010a 50       		.byte	0x50
 640 010b 01       		.uleb128 0x1
 641 010c 30       		.byte	0x30
 642 010d 00       		.byte	0
 643 010e 00       		.byte	0
 644 010f 0B       		.uleb128 0xb
 645 0110 33010000 		.4byte	.LASF18
 646 0114 03       		.byte	0x3
 647 0115 23       		.byte	0x23
 648 0116 A4000000 		.4byte	0xa4
 649 011a 0B       		.uleb128 0xb
 650 011b 63010000 		.4byte	.LASF19
 651 011f 03       		.byte	0x3
 652 0120 27       		.byte	0x27
 653 0121 A4000000 		.4byte	0xa4
 654 0125 0B       		.uleb128 0xb
 655 0126 91020000 		.4byte	.LASF20
 656 012a 03       		.byte	0x3
 657 012b 28       		.byte	0x28
 658 012c A4000000 		.4byte	0xa4
 659 0130 0B       		.uleb128 0xb
 660 0131 97010000 		.4byte	.LASF21
 661 0135 03       		.byte	0x3
 662 0136 2B       		.byte	0x2b
 663 0137 3B010000 		.4byte	0x13b
 664 013b 0C       		.uleb128 0xc
 665 013c 04       		.byte	0x4
 666 013d A4000000 		.4byte	0xa4
 667 0141 0B       		.uleb128 0xb
 668 0142 0D020000 		.4byte	.LASF22
 669 0146 03       		.byte	0x3
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 22


 670 0147 2C       		.byte	0x2c
 671 0148 A4000000 		.4byte	0xa4
 672 014c 0B       		.uleb128 0xb
 673 014d 0D000000 		.4byte	.LASF23
 674 0151 03       		.byte	0x3
 675 0152 2D       		.byte	0x2d
 676 0153 A4000000 		.4byte	0xa4
 677 0157 0B       		.uleb128 0xb
 678 0158 22000000 		.4byte	.LASF24
 679 015c 03       		.byte	0x3
 680 015d 30       		.byte	0x30
 681 015e 3B010000 		.4byte	0x13b
 682 0162 0B       		.uleb128 0xb
 683 0163 48000000 		.4byte	.LASF25
 684 0167 03       		.byte	0x3
 685 0168 31       		.byte	0x31
 686 0169 A4000000 		.4byte	0xa4
 687 016d 0B       		.uleb128 0xb
 688 016e D7010000 		.4byte	.LASF26
 689 0172 03       		.byte	0x3
 690 0173 32       		.byte	0x32
 691 0174 A4000000 		.4byte	0xa4
 692 0178 0D       		.uleb128 0xd
 693 0179 74010000 		.4byte	.LASF32
 694 017d 74010000 		.4byte	.LASF32
 695 0181 04       		.byte	0x4
 696 0182 7F       		.byte	0x7f
 697 0183 00       		.byte	0
 698              		.section	.debug_abbrev,"",%progbits
 699              	.Ldebug_abbrev0:
 700 0000 01       		.uleb128 0x1
 701 0001 11       		.uleb128 0x11
 702 0002 01       		.byte	0x1
 703 0003 25       		.uleb128 0x25
 704 0004 0E       		.uleb128 0xe
 705 0005 13       		.uleb128 0x13
 706 0006 0B       		.uleb128 0xb
 707 0007 03       		.uleb128 0x3
 708 0008 0E       		.uleb128 0xe
 709 0009 1B       		.uleb128 0x1b
 710 000a 0E       		.uleb128 0xe
 711 000b 55       		.uleb128 0x55
 712 000c 17       		.uleb128 0x17
 713 000d 11       		.uleb128 0x11
 714 000e 01       		.uleb128 0x1
 715 000f 10       		.uleb128 0x10
 716 0010 17       		.uleb128 0x17
 717 0011 00       		.byte	0
 718 0012 00       		.byte	0
 719 0013 02       		.uleb128 0x2
 720 0014 24       		.uleb128 0x24
 721 0015 00       		.byte	0
 722 0016 0B       		.uleb128 0xb
 723 0017 0B       		.uleb128 0xb
 724 0018 3E       		.uleb128 0x3e
 725 0019 0B       		.uleb128 0xb
 726 001a 03       		.uleb128 0x3
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 23


 727 001b 0E       		.uleb128 0xe
 728 001c 00       		.byte	0
 729 001d 00       		.byte	0
 730 001e 03       		.uleb128 0x3
 731 001f 24       		.uleb128 0x24
 732 0020 00       		.byte	0
 733 0021 0B       		.uleb128 0xb
 734 0022 0B       		.uleb128 0xb
 735 0023 3E       		.uleb128 0x3e
 736 0024 0B       		.uleb128 0xb
 737 0025 03       		.uleb128 0x3
 738 0026 08       		.uleb128 0x8
 739 0027 00       		.byte	0
 740 0028 00       		.byte	0
 741 0029 04       		.uleb128 0x4
 742 002a 16       		.uleb128 0x16
 743 002b 00       		.byte	0
 744 002c 03       		.uleb128 0x3
 745 002d 0E       		.uleb128 0xe
 746 002e 3A       		.uleb128 0x3a
 747 002f 0B       		.uleb128 0xb
 748 0030 3B       		.uleb128 0x3b
 749 0031 05       		.uleb128 0x5
 750 0032 49       		.uleb128 0x49
 751 0033 13       		.uleb128 0x13
 752 0034 00       		.byte	0
 753 0035 00       		.byte	0
 754 0036 05       		.uleb128 0x5
 755 0037 35       		.uleb128 0x35
 756 0038 00       		.byte	0
 757 0039 49       		.uleb128 0x49
 758 003a 13       		.uleb128 0x13
 759 003b 00       		.byte	0
 760 003c 00       		.byte	0
 761 003d 06       		.uleb128 0x6
 762 003e 2E       		.uleb128 0x2e
 763 003f 01       		.byte	0x1
 764 0040 3F       		.uleb128 0x3f
 765 0041 19       		.uleb128 0x19
 766 0042 03       		.uleb128 0x3
 767 0043 0E       		.uleb128 0xe
 768 0044 3A       		.uleb128 0x3a
 769 0045 0B       		.uleb128 0xb
 770 0046 3B       		.uleb128 0x3b
 771 0047 0B       		.uleb128 0xb
 772 0048 27       		.uleb128 0x27
 773 0049 19       		.uleb128 0x19
 774 004a 11       		.uleb128 0x11
 775 004b 01       		.uleb128 0x1
 776 004c 12       		.uleb128 0x12
 777 004d 06       		.uleb128 0x6
 778 004e 40       		.uleb128 0x40
 779 004f 18       		.uleb128 0x18
 780 0050 9742     		.uleb128 0x2117
 781 0052 19       		.uleb128 0x19
 782 0053 01       		.uleb128 0x1
 783 0054 13       		.uleb128 0x13
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 24


 784 0055 00       		.byte	0
 785 0056 00       		.byte	0
 786 0057 07       		.uleb128 0x7
 787 0058 34       		.uleb128 0x34
 788 0059 00       		.byte	0
 789 005a 03       		.uleb128 0x3
 790 005b 0E       		.uleb128 0xe
 791 005c 3A       		.uleb128 0x3a
 792 005d 0B       		.uleb128 0xb
 793 005e 3B       		.uleb128 0x3b
 794 005f 0B       		.uleb128 0xb
 795 0060 49       		.uleb128 0x49
 796 0061 13       		.uleb128 0x13
 797 0062 02       		.uleb128 0x2
 798 0063 17       		.uleb128 0x17
 799 0064 00       		.byte	0
 800 0065 00       		.byte	0
 801 0066 08       		.uleb128 0x8
 802 0067 898201   		.uleb128 0x4109
 803 006a 01       		.byte	0x1
 804 006b 11       		.uleb128 0x11
 805 006c 01       		.uleb128 0x1
 806 006d 31       		.uleb128 0x31
 807 006e 13       		.uleb128 0x13
 808 006f 01       		.uleb128 0x1
 809 0070 13       		.uleb128 0x13
 810 0071 00       		.byte	0
 811 0072 00       		.byte	0
 812 0073 09       		.uleb128 0x9
 813 0074 8A8201   		.uleb128 0x410a
 814 0077 00       		.byte	0
 815 0078 02       		.uleb128 0x2
 816 0079 18       		.uleb128 0x18
 817 007a 9142     		.uleb128 0x2111
 818 007c 18       		.uleb128 0x18
 819 007d 00       		.byte	0
 820 007e 00       		.byte	0
 821 007f 0A       		.uleb128 0xa
 822 0080 898201   		.uleb128 0x4109
 823 0083 01       		.byte	0x1
 824 0084 11       		.uleb128 0x11
 825 0085 01       		.uleb128 0x1
 826 0086 31       		.uleb128 0x31
 827 0087 13       		.uleb128 0x13
 828 0088 00       		.byte	0
 829 0089 00       		.byte	0
 830 008a 0B       		.uleb128 0xb
 831 008b 34       		.uleb128 0x34
 832 008c 00       		.byte	0
 833 008d 03       		.uleb128 0x3
 834 008e 0E       		.uleb128 0xe
 835 008f 3A       		.uleb128 0x3a
 836 0090 0B       		.uleb128 0xb
 837 0091 3B       		.uleb128 0x3b
 838 0092 0B       		.uleb128 0xb
 839 0093 49       		.uleb128 0x49
 840 0094 13       		.uleb128 0x13
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 25


 841 0095 3F       		.uleb128 0x3f
 842 0096 19       		.uleb128 0x19
 843 0097 3C       		.uleb128 0x3c
 844 0098 19       		.uleb128 0x19
 845 0099 00       		.byte	0
 846 009a 00       		.byte	0
 847 009b 0C       		.uleb128 0xc
 848 009c 0F       		.uleb128 0xf
 849 009d 00       		.byte	0
 850 009e 0B       		.uleb128 0xb
 851 009f 0B       		.uleb128 0xb
 852 00a0 49       		.uleb128 0x49
 853 00a1 13       		.uleb128 0x13
 854 00a2 00       		.byte	0
 855 00a3 00       		.byte	0
 856 00a4 0D       		.uleb128 0xd
 857 00a5 2E       		.uleb128 0x2e
 858 00a6 00       		.byte	0
 859 00a7 3F       		.uleb128 0x3f
 860 00a8 19       		.uleb128 0x19
 861 00a9 3C       		.uleb128 0x3c
 862 00aa 19       		.uleb128 0x19
 863 00ab 6E       		.uleb128 0x6e
 864 00ac 0E       		.uleb128 0xe
 865 00ad 03       		.uleb128 0x3
 866 00ae 0E       		.uleb128 0xe
 867 00af 3A       		.uleb128 0x3a
 868 00b0 0B       		.uleb128 0xb
 869 00b1 3B       		.uleb128 0x3b
 870 00b2 0B       		.uleb128 0xb
 871 00b3 00       		.byte	0
 872 00b4 00       		.byte	0
 873 00b5 00       		.byte	0
 874              		.section	.debug_loc,"",%progbits
 875              	.Ldebug_loc0:
 876              	.LLST0:
 877 0000 06000000 		.4byte	.LVL0
 878 0004 3C000000 		.4byte	.LVL1
 879 0008 0100     		.2byte	0x1
 880 000a 54       		.byte	0x54
 881 000b 3C000000 		.4byte	.LVL1
 882 000f 50010000 		.4byte	.LVL3
 883 0013 0100     		.2byte	0x1
 884 0015 55       		.byte	0x55
 885 0016 50010000 		.4byte	.LVL3
 886 001a 18030000 		.4byte	.LVL6
 887 001e 0100     		.2byte	0x1
 888 0020 54       		.byte	0x54
 889 0021 00000000 		.4byte	0
 890 0025 00000000 		.4byte	0
 891              		.section	.debug_aranges,"",%progbits
 892 0000 1C000000 		.4byte	0x1c
 893 0004 0200     		.2byte	0x2
 894 0006 00000000 		.4byte	.Ldebug_info0
 895 000a 04       		.byte	0x4
 896 000b 00       		.byte	0
 897 000c 0000     		.2byte	0
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 26


 898 000e 0000     		.2byte	0
 899 0010 00000000 		.4byte	.LFB0
 900 0014 28030000 		.4byte	.LFE0-.LFB0
 901 0018 00000000 		.4byte	0
 902 001c 00000000 		.4byte	0
 903              		.section	.debug_ranges,"",%progbits
 904              	.Ldebug_ranges0:
 905 0000 00000000 		.4byte	.LFB0
 906 0004 28030000 		.4byte	.LFE0
 907 0008 00000000 		.4byte	0
 908 000c 00000000 		.4byte	0
 909              		.section	.debug_line,"",%progbits
 910              	.Ldebug_line0:
 911 0000 16010000 		.section	.debug_str,"MS",%progbits,1
 911      02006000 
 911      00000201 
 911      FB0E0D00 
 911      01010101 
 912              	.LASF31:
 913 0000 746D7043 		.ascii	"tmpCsr\000"
 913      737200
 914              	.LASF15:
 915 0007 72656733 		.ascii	"reg32\000"
 915      3200
 916              	.LASF23:
 917 000d 4932435F 		.ascii	"I2C_1_mstrRdBufIndex\000"
 917      315F6D73 
 917      74725264 
 917      42756649 
 917      6E646578 
 918              	.LASF24:
 919 0022 4932435F 		.ascii	"I2C_1_mstrWrBufPtr\000"
 919      315F6D73 
 919      74725772 
 919      42756650 
 919      747200
 920              	.LASF3:
 921 0035 73686F72 		.ascii	"short unsigned int\000"
 921      7420756E 
 921      7369676E 
 921      65642069 
 921      6E7400
 922              	.LASF25:
 923 0048 4932435F 		.ascii	"I2C_1_mstrWrBufSize\000"
 923      315F6D73 
 923      74725772 
 923      42756653 
 923      697A6500 
 924              	.LASF11:
 925 005c 666C6F61 		.ascii	"float\000"
 925      7400
 926              	.LASF1:
 927 0062 756E7369 		.ascii	"unsigned char\000"
 927      676E6564 
 927      20636861 
 927      7200
 928              	.LASF27:
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 27


 929 0070 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 929      43313120 
 929      352E342E 
 929      31203230 
 929      31363036 
 930 00a3 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m3 -mthumb -g -O"
 930      20726576 
 930      6973696F 
 930      6E203233 
 930      37373135 
 931 00d6 67202D66 		.ascii	"g -ffunction-sections -ffat-lto-objects\000"
 931      66756E63 
 931      74696F6E 
 931      2D736563 
 931      74696F6E 
 932              	.LASF14:
 933 00fe 72656738 		.ascii	"reg8\000"
 933      00
 934              	.LASF5:
 935 0103 6C6F6E67 		.ascii	"long unsigned int\000"
 935      20756E73 
 935      69676E65 
 935      6420696E 
 935      7400
 936              	.LASF9:
 937 0115 75696E74 		.ascii	"uint8\000"
 937      3800
 938              	.LASF12:
 939 011b 646F7562 		.ascii	"double\000"
 939      6C6500
 940              	.LASF30:
 941 0122 4932435F 		.ascii	"I2C_1_ISR\000"
 941      315F4953 
 941      5200
 942              	.LASF10:
 943 012c 75696E74 		.ascii	"uint32\000"
 943      333200
 944              	.LASF18:
 945 0133 4932435F 		.ascii	"I2C_1_state\000"
 945      315F7374 
 945      61746500 
 946              	.LASF8:
 947 013f 756E7369 		.ascii	"unsigned int\000"
 947      676E6564 
 947      20696E74 
 947      00
 948              	.LASF7:
 949 014c 6C6F6E67 		.ascii	"long long unsigned int\000"
 949      206C6F6E 
 949      6720756E 
 949      7369676E 
 949      65642069 
 950              	.LASF19:
 951 0163 4932435F 		.ascii	"I2C_1_mstrStatus\000"
 951      315F6D73 
 951      74725374 
 951      61747573 
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 28


 951      00
 952              	.LASF32:
 953 0174 43794861 		.ascii	"CyHalt\000"
 953      6C7400
 954              	.LASF17:
 955 017b 73697A65 		.ascii	"sizetype\000"
 955      74797065 
 955      00
 956              	.LASF6:
 957 0184 6C6F6E67 		.ascii	"long long int\000"
 957      206C6F6E 
 957      6720696E 
 957      7400
 958              	.LASF13:
 959 0192 63686172 		.ascii	"char\000"
 959      00
 960              	.LASF21:
 961 0197 4932435F 		.ascii	"I2C_1_mstrRdBufPtr\000"
 961      315F6D73 
 961      74725264 
 961      42756650 
 961      747200
 962              	.LASF2:
 963 01aa 73686F72 		.ascii	"short int\000"
 963      7420696E 
 963      7400
 964              	.LASF28:
 965 01b4 47656E65 		.ascii	"Generated_Source\\PSoC5\\I2C_1_INT.c\000"
 965      72617465 
 965      645F536F 
 965      75726365 
 965      5C50536F 
 966              	.LASF26:
 967 01d7 4932435F 		.ascii	"I2C_1_mstrWrBufIndex\000"
 967      315F6D73 
 967      74725772 
 967      42756649 
 967      6E646578 
 968              	.LASF4:
 969 01ec 6C6F6E67 		.ascii	"long int\000"
 969      20696E74 
 969      00
 970              	.LASF16:
 971 01f5 6C6F6E67 		.ascii	"long double\000"
 971      20646F75 
 971      626C6500 
 972              	.LASF0:
 973 0201 7369676E 		.ascii	"signed char\000"
 973      65642063 
 973      68617200 
 974              	.LASF22:
 975 020d 4932435F 		.ascii	"I2C_1_mstrRdBufSize\000"
 975      315F6D73 
 975      74725264 
 975      42756653 
 975      697A6500 
 976              	.LASF29:
ARM GAS  C:\Users\DGILLI~1\AppData\Local\Temp\ccUjcsNx.s 			page 29


 977 0221 433A5C55 		.ascii	"C:\\Users\\dgilliland\\Documents\\GitHub\\Retro-Com"
 977      73657273 
 977      5C646769 
 977      6C6C696C 
 977      616E645C 
 978 024f 70757465 		.ascii	"puters\\Z80\\PSOC\\PSOC_Design_Files\\Z80-PSoC-3-Ch"
 978      72735C5A 
 978      38305C50 
 978      534F435C 
 978      50534F43 
 979 027e 6970735C 		.ascii	"ips\\Z80_3Pin.cydsn\000"
 979      5A38305F 
 979      3350696E 
 979      2E637964 
 979      736E00
 980              	.LASF20:
 981 0291 4932435F 		.ascii	"I2C_1_mstrControl\000"
 981      315F6D73 
 981      7472436F 
 981      6E74726F 
 981      6C00
 982              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
