<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4945' type='4930'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='141'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='74548' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='74548' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='75239' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='75239' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1796'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='7760' c='_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi'/>
