TimeQuest Timing Analyzer report for qdpong
Wed Jul 17 14:09:47 2013
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; qdpong                                             ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk                                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk }                                                      ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 295.51 MHz ; 295.51 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.616 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.835  ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.747 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.616 ; vcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.317      ;
; 36.621 ; vcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.312      ;
; 36.621 ; vcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.312      ;
; 36.719 ; hcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.214      ;
; 36.724 ; hcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.209      ;
; 36.724 ; hcount[1] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.209      ;
; 36.729 ; hcount[0] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.204      ;
; 36.734 ; hcount[0] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.199      ;
; 36.734 ; hcount[0] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.199      ;
; 36.752 ; vcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.181      ;
; 36.757 ; vcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.176      ;
; 36.757 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.176      ;
; 36.785 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.148      ;
; 36.797 ; vcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.136      ;
; 36.797 ; vcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.136      ;
; 36.797 ; vcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.136      ;
; 36.797 ; vcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.136      ;
; 36.820 ; hcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.113      ;
; 36.825 ; hcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.108      ;
; 36.825 ; hcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.108      ;
; 36.888 ; hcount[1] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.045      ;
; 36.892 ; vcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.041      ;
; 36.897 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.036      ;
; 36.897 ; vcount[6] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.036      ;
; 36.898 ; hcount[0] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.035      ;
; 36.900 ; hcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.033      ;
; 36.900 ; hcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.033      ;
; 36.900 ; hcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.033      ;
; 36.900 ; hcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.033      ;
; 36.910 ; hcount[0] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.023      ;
; 36.910 ; hcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.023      ;
; 36.910 ; hcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.023      ;
; 36.910 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.023      ;
; 36.921 ; vcount[5] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.012      ;
; 36.933 ; vcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.000      ;
; 36.933 ; vcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.000      ;
; 36.933 ; vcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.000      ;
; 36.933 ; vcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.000      ;
; 36.959 ; hcount[8] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.974      ;
; 36.962 ; vcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.971      ;
; 36.964 ; vcount[4] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.969      ;
; 36.964 ; hcount[8] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.969      ;
; 36.964 ; hcount[8] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.969      ;
; 36.971 ; hcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.962      ;
; 36.981 ; hcount[0] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.952      ;
; 36.989 ; hcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.944      ;
; 37.001 ; hcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.932      ;
; 37.001 ; hcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.932      ;
; 37.001 ; hcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.932      ;
; 37.001 ; hcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.932      ;
; 37.019 ; hcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.914      ;
; 37.025 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.908      ;
; 37.029 ; hcount[0] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.904      ;
; 37.030 ; vcount[7] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.903      ;
; 37.030 ; vcount[7] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.903      ;
; 37.061 ; vcount[6] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.872      ;
; 37.072 ; hcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.861      ;
; 37.073 ; vcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.860      ;
; 37.073 ; vcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.860      ;
; 37.073 ; vcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.860      ;
; 37.073 ; vcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.860      ;
; 37.089 ; vcount[2] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.844      ;
; 37.094 ; vcount[2] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.839      ;
; 37.094 ; vcount[2] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.839      ;
; 37.098 ; vcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.835      ;
; 37.098 ; vcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.835      ;
; 37.100 ; vcount[5] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.833      ;
; 37.103 ; vcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.830      ;
; 37.103 ; vcount[1] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.830      ;
; 37.120 ; hcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.813      ;
; 37.128 ; hcount[8] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.805      ;
; 37.140 ; hcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.793      ;
; 37.140 ; hcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.793      ;
; 37.140 ; hcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.793      ;
; 37.140 ; hcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.793      ;
; 37.194 ; vcount[7] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.739      ;
; 37.198 ; vcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.735      ;
; 37.206 ; vcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.727      ;
; 37.206 ; vcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.727      ;
; 37.206 ; vcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.727      ;
; 37.206 ; vcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.727      ;
; 37.211 ; hcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.722      ;
; 37.212 ; vcount[3] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.721      ;
; 37.217 ; vcount[3] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.716      ;
; 37.217 ; vcount[3] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.716      ;
; 37.227 ; hcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.706      ;
; 37.232 ; hcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.701      ;
; 37.232 ; hcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.701      ;
; 37.238 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.695      ;
; 37.240 ; vcount[6] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.693      ;
; 37.245 ; hcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.688      ;
; 37.250 ; hcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.683      ;
; 37.250 ; hcount[6] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.683      ;
; 37.252 ; vcount[0] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.681      ;
; 37.258 ; vcount[2] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.675      ;
; 37.259 ; hcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.674      ;
; 37.267 ; vcount[1] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.666      ;
; 37.270 ; vcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.663      ;
; 37.270 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.663      ;
; 37.270 ; vcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 2.663      ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.358 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.431 ; vcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.650      ;
; 0.563 ; hcount[1] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.565 ; hcount[3] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.784      ;
; 0.566 ; hcount[4] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.785      ;
; 0.569 ; hcount[2] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.577 ; hcount[5] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.579 ; hcount[6] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; hcount[9] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.582 ; hcount[8] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.587 ; hcount[7] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.588 ; hcount[0] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.797 ; vcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.016      ;
; 0.802 ; vcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.021      ;
; 0.838 ; hcount[1] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.840 ; hcount[3] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.851 ; hcount[5] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.854 ; hcount[4] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.073      ;
; 0.855 ; hcount[0] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.074      ;
; 0.856 ; hcount[2] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.075      ;
; 0.856 ; hcount[4] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.075      ;
; 0.857 ; hcount[0] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.858 ; hcount[2] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.861 ; hcount[7] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.866 ; hcount[6] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.085      ;
; 0.868 ; hcount[6] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.087      ;
; 0.869 ; hcount[8] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.088      ;
; 0.897 ; vcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.116      ;
; 0.898 ; vcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.117      ;
; 0.948 ; hcount[1] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.167      ;
; 0.950 ; hcount[3] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.169      ;
; 0.950 ; hcount[1] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.169      ;
; 0.952 ; hcount[3] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.171      ;
; 0.961 ; hcount[5] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.180      ;
; 0.963 ; hcount[5] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.182      ;
; 0.966 ; hcount[4] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.185      ;
; 0.967 ; hcount[0] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.186      ;
; 0.968 ; hcount[2] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.187      ;
; 0.968 ; hcount[4] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.187      ;
; 0.969 ; hcount[0] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.188      ;
; 0.970 ; hcount[2] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.189      ;
; 0.971 ; hcount[7] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.190      ;
; 0.978 ; hcount[6] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.197      ;
; 1.000 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.219      ;
; 1.004 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.223      ;
; 1.060 ; hcount[1] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.279      ;
; 1.062 ; hcount[3] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.281      ;
; 1.062 ; hcount[1] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.281      ;
; 1.064 ; hcount[3] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.283      ;
; 1.073 ; hcount[5] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.292      ;
; 1.078 ; hcount[4] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.297      ;
; 1.079 ; hcount[0] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.298      ;
; 1.080 ; hcount[2] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.299      ;
; 1.081 ; hcount[0] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.300      ;
; 1.082 ; hcount[2] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.301      ;
; 1.121 ; vcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.340      ;
; 1.123 ; vcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.342      ;
; 1.131 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.350      ;
; 1.134 ; vcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.353      ;
; 1.148 ; vcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.367      ;
; 1.172 ; hcount[1] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.391      ;
; 1.174 ; hcount[3] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.393      ;
; 1.174 ; hcount[1] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.393      ;
; 1.191 ; hcount[0] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.410      ;
; 1.192 ; hcount[2] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.411      ;
; 1.193 ; hcount[0] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.412      ;
; 1.213 ; vcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.432      ;
; 1.246 ; vcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.465      ;
; 1.274 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.493      ;
; 1.279 ; hcount[9] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; hcount[9] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; hcount[9] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; hcount[9] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; hcount[9] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; hcount[9] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; hcount[9] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; hcount[9] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.279 ; hcount[9] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.498      ;
; 1.284 ; hcount[1] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.503      ;
; 1.287 ; vcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.506      ;
; 1.298 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.517      ;
; 1.303 ; hcount[0] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.522      ;
; 1.382 ; hcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.601      ;
; 1.383 ; hcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.602      ;
; 1.399 ; vcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.618      ;
; 1.403 ; vcount[7] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.622      ;
; 1.417 ; vcount[3] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.636      ;
; 1.417 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.636      ;
; 1.430 ; vcount[2] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.649      ;
; 1.432 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.651      ;
; 1.450 ; vcount[7] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.669      ;
; 1.457 ; vcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.676      ;
; 1.458 ; hcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.677      ;
; 1.463 ; hcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.682      ;
; 1.464 ; vcount[6] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.683      ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.851 ; 20.035       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.852 ; 20.036       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.982 ; 19.982       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.982 ; 19.982       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 19.986 ; 19.986       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 19.987 ; 19.987       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 20.013 ; 20.013       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.017 ; 20.017       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.017 ; 20.017       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 6.999 ; 7.234 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 7.476 ; 7.389 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 7.476 ; 7.389 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 7.149 ; 7.230 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 5.367 ; 5.434 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 6.233 ; 6.204 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 6.233 ; 6.204 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 5.925 ; 6.084 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 332.23 MHz ; 332.23 MHz      ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.990 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.818  ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.744 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 36.990 ; vcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.950      ;
; 36.995 ; vcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.945      ;
; 36.995 ; vcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.945      ;
; 37.076 ; hcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.865      ;
; 37.081 ; hcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.860      ;
; 37.081 ; hcount[1] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.860      ;
; 37.087 ; hcount[0] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.854      ;
; 37.092 ; hcount[0] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.849      ;
; 37.092 ; hcount[0] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.849      ;
; 37.107 ; vcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.833      ;
; 37.112 ; vcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.828      ;
; 37.112 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.828      ;
; 37.138 ; vcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.801      ;
; 37.138 ; vcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.801      ;
; 37.138 ; vcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.801      ;
; 37.138 ; vcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.801      ;
; 37.141 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.799      ;
; 37.160 ; hcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.781      ;
; 37.165 ; hcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.776      ;
; 37.165 ; hcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.776      ;
; 37.223 ; vcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.717      ;
; 37.224 ; hcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.716      ;
; 37.224 ; hcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.716      ;
; 37.224 ; hcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.716      ;
; 37.224 ; hcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.716      ;
; 37.227 ; hcount[1] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.714      ;
; 37.228 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.712      ;
; 37.228 ; vcount[6] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.712      ;
; 37.235 ; hcount[0] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.705      ;
; 37.235 ; hcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.705      ;
; 37.235 ; hcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.705      ;
; 37.235 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.705      ;
; 37.238 ; hcount[0] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.703      ;
; 37.255 ; vcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.684      ;
; 37.255 ; vcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.684      ;
; 37.255 ; vcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.684      ;
; 37.255 ; vcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.684      ;
; 37.258 ; vcount[5] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.682      ;
; 37.290 ; hcount[8] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.651      ;
; 37.295 ; hcount[8] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.646      ;
; 37.295 ; hcount[8] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.646      ;
; 37.301 ; vcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.638      ;
; 37.302 ; vcount[4] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.637      ;
; 37.308 ; hcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.632      ;
; 37.308 ; hcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.632      ;
; 37.308 ; hcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.632      ;
; 37.308 ; hcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.632      ;
; 37.309 ; hcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.631      ;
; 37.311 ; hcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.630      ;
; 37.320 ; hcount[0] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.620      ;
; 37.343 ; hcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.597      ;
; 37.348 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.592      ;
; 37.353 ; vcount[7] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.587      ;
; 37.353 ; vcount[7] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.587      ;
; 37.354 ; hcount[0] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.586      ;
; 37.371 ; vcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.568      ;
; 37.371 ; vcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.568      ;
; 37.371 ; vcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.568      ;
; 37.371 ; vcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.568      ;
; 37.374 ; vcount[6] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.566      ;
; 37.393 ; vcount[2] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.547      ;
; 37.393 ; hcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.547      ;
; 37.398 ; vcount[2] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.542      ;
; 37.398 ; vcount[2] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.542      ;
; 37.399 ; vcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.541      ;
; 37.404 ; vcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.536      ;
; 37.404 ; vcount[1] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.536      ;
; 37.418 ; vcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.521      ;
; 37.419 ; vcount[5] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.520      ;
; 37.427 ; hcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.513      ;
; 37.438 ; hcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.502      ;
; 37.438 ; hcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.502      ;
; 37.438 ; hcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.502      ;
; 37.438 ; hcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.502      ;
; 37.441 ; hcount[8] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.500      ;
; 37.496 ; vcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.443      ;
; 37.496 ; vcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.443      ;
; 37.496 ; vcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.443      ;
; 37.496 ; vcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.443      ;
; 37.498 ; vcount[3] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.442      ;
; 37.499 ; vcount[7] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.441      ;
; 37.503 ; vcount[3] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.437      ;
; 37.503 ; vcount[3] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.437      ;
; 37.508 ; hcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.433      ;
; 37.511 ; hcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.430      ;
; 37.511 ; hcount[6] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.430      ;
; 37.523 ; hcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.417      ;
; 37.526 ; hcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.415      ;
; 37.531 ; hcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.410      ;
; 37.531 ; hcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.054     ; 2.410      ;
; 37.531 ; vcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.408      ;
; 37.534 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.405      ;
; 37.535 ; vcount[6] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.404      ;
; 37.541 ; vcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.398      ;
; 37.541 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.398      ;
; 37.541 ; vcount[2] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.398      ;
; 37.541 ; vcount[2] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.398      ;
; 37.544 ; vcount[2] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 2.396      ;
; 37.547 ; vcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.392      ;
; 37.547 ; vcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 2.392      ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.384 ; vcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.584      ;
; 0.506 ; hcount[1] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; hcount[3] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.706      ;
; 0.509 ; hcount[4] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; hcount[2] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.516 ; hcount[5] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; hcount[6] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.519 ; hcount[9] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.524 ; hcount[0] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.524 ; hcount[8] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.529 ; hcount[7] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.711 ; vcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.911      ;
; 0.716 ; vcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.916      ;
; 0.750 ; hcount[1] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; hcount[3] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.757 ; hcount[0] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; hcount[4] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; hcount[2] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.761 ; hcount[5] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.764 ; hcount[0] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; hcount[6] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; hcount[4] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; hcount[2] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.772 ; hcount[6] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; hcount[8] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.774 ; hcount[7] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.973      ;
; 0.802 ; vcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.002      ;
; 0.803 ; vcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.003      ;
; 0.839 ; hcount[1] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.038      ;
; 0.840 ; hcount[3] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.039      ;
; 0.846 ; hcount[1] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.847 ; hcount[3] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.850 ; hcount[5] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.049      ;
; 0.853 ; hcount[0] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.854 ; hcount[4] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.053      ;
; 0.855 ; hcount[2] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; hcount[5] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.860 ; hcount[0] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.059      ;
; 0.861 ; hcount[6] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; hcount[4] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; hcount[2] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.863 ; hcount[7] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.062      ;
; 0.890 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.090      ;
; 0.894 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.094      ;
; 0.935 ; hcount[1] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.134      ;
; 0.936 ; hcount[3] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.135      ;
; 0.942 ; hcount[1] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.141      ;
; 0.943 ; hcount[3] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.142      ;
; 0.946 ; hcount[5] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.145      ;
; 0.949 ; hcount[0] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.148      ;
; 0.950 ; hcount[4] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.149      ;
; 0.951 ; hcount[2] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.956 ; hcount[0] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.155      ;
; 0.958 ; hcount[2] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.157      ;
; 1.001 ; vcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.201      ;
; 1.003 ; vcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.203      ;
; 1.020 ; vcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.219      ;
; 1.024 ; vcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.223      ;
; 1.031 ; hcount[1] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.230      ;
; 1.032 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.232      ;
; 1.032 ; hcount[3] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.231      ;
; 1.038 ; hcount[1] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.237      ;
; 1.045 ; hcount[0] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.244      ;
; 1.047 ; hcount[2] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.246      ;
; 1.052 ; hcount[0] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.251      ;
; 1.091 ; vcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.291      ;
; 1.109 ; vcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.308      ;
; 1.127 ; hcount[1] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.326      ;
; 1.141 ; hcount[0] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.340      ;
; 1.164 ; vcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.363      ;
; 1.167 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.367      ;
; 1.172 ; hcount[9] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.172 ; hcount[9] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.172 ; hcount[9] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.172 ; hcount[9] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.172 ; hcount[9] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.172 ; hcount[9] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.172 ; hcount[9] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.172 ; hcount[9] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.172 ; hcount[9] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.371      ;
; 1.191 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.391      ;
; 1.242 ; vcount[7] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.441      ;
; 1.250 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.449      ;
; 1.253 ; vcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.452      ;
; 1.254 ; hcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.454      ;
; 1.255 ; hcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.455      ;
; 1.280 ; vcount[3] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.480      ;
; 1.290 ; vcount[2] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.490      ;
; 1.296 ; hcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.496      ;
; 1.298 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.498      ;
; 1.301 ; hcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.501      ;
; 1.304 ; vcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.504      ;
; 1.313 ; vcount[7] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.512      ;
; 1.321 ; vcount[6] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.520      ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.744 ; 19.960       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.745 ; 19.961       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.854 ; 20.038       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.855 ; 20.039       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.981 ; 19.981       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.981 ; 19.981       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 19.984 ; 19.984       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 19.985 ; 19.985       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.014 ; 20.014       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.014 ; 20.014       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 20.014 ; 20.014       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 20.014 ; 20.014       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 20.014 ; 20.014       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 20.014 ; 20.014       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.015 ; 20.015       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.018 ; 20.018       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.018 ; 20.018       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 6.385 ; 6.485 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 6.782 ; 6.745 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 6.782 ; 6.745 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 6.522 ; 6.474 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 4.909 ; 4.868 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 5.658 ; 5.668 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 5.658 ; 5.668 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 5.434 ; 5.437 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 38.088 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk                                                      ; 9.587  ; 0.000         ;
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.782 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 38.088 ; vcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.862      ;
; 38.093 ; vcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.857      ;
; 38.093 ; vcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.857      ;
; 38.140 ; hcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.811      ;
; 38.144 ; hcount[0] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.807      ;
; 38.145 ; hcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.806      ;
; 38.145 ; hcount[1] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.806      ;
; 38.149 ; hcount[0] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.802      ;
; 38.149 ; hcount[0] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.802      ;
; 38.170 ; vcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.780      ;
; 38.175 ; vcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.775      ;
; 38.175 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.775      ;
; 38.188 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.762      ;
; 38.204 ; hcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.747      ;
; 38.209 ; hcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.742      ;
; 38.209 ; hcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.742      ;
; 38.210 ; vcount[4] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.740      ;
; 38.210 ; vcount[4] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.740      ;
; 38.210 ; vcount[4] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.740      ;
; 38.210 ; vcount[4] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.740      ;
; 38.240 ; hcount[1] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.711      ;
; 38.244 ; hcount[0] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.707      ;
; 38.249 ; vcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.701      ;
; 38.254 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.696      ;
; 38.254 ; vcount[6] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.696      ;
; 38.262 ; hcount[1] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.689      ;
; 38.262 ; hcount[1] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.689      ;
; 38.262 ; hcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.689      ;
; 38.262 ; hcount[1] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.689      ;
; 38.266 ; hcount[0] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.685      ;
; 38.266 ; hcount[0] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.685      ;
; 38.266 ; hcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.685      ;
; 38.266 ; hcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.685      ;
; 38.270 ; vcount[5] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.680      ;
; 38.278 ; hcount[8] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.673      ;
; 38.283 ; hcount[8] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.668      ;
; 38.283 ; hcount[8] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.668      ;
; 38.292 ; vcount[5] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.658      ;
; 38.292 ; vcount[5] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.658      ;
; 38.292 ; vcount[5] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.658      ;
; 38.292 ; vcount[5] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.658      ;
; 38.297 ; hcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.654      ;
; 38.301 ; hcount[0] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.650      ;
; 38.304 ; hcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.647      ;
; 38.312 ; vcount[4] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.638      ;
; 38.315 ; vcount[4] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.635      ;
; 38.317 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.633      ;
; 38.322 ; vcount[7] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.628      ;
; 38.322 ; vcount[7] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.628      ;
; 38.323 ; hcount[1] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.628      ;
; 38.326 ; hcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.625      ;
; 38.326 ; hcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.625      ;
; 38.326 ; hcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.625      ;
; 38.326 ; hcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.625      ;
; 38.327 ; hcount[0] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.624      ;
; 38.349 ; vcount[6] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.601      ;
; 38.361 ; vcount[2] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.589      ;
; 38.361 ; hcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.590      ;
; 38.366 ; vcount[2] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.584      ;
; 38.366 ; vcount[2] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.584      ;
; 38.368 ; vcount[1] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.582      ;
; 38.371 ; vcount[6] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.579      ;
; 38.371 ; vcount[6] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.579      ;
; 38.371 ; vcount[6] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.579      ;
; 38.371 ; vcount[6] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.579      ;
; 38.373 ; vcount[1] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.577      ;
; 38.373 ; vcount[1] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.577      ;
; 38.378 ; hcount[8] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.573      ;
; 38.387 ; hcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.564      ;
; 38.394 ; vcount[5] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.556      ;
; 38.397 ; vcount[5] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.553      ;
; 38.400 ; hcount[8] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.551      ;
; 38.400 ; hcount[8] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.551      ;
; 38.400 ; hcount[8] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.551      ;
; 38.400 ; hcount[8] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.551      ;
; 38.415 ; vcount[1] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.535      ;
; 38.417 ; vcount[7] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.533      ;
; 38.429 ; hcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.522      ;
; 38.434 ; hcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.517      ;
; 38.434 ; hcount[4] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.517      ;
; 38.435 ; hcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.516      ;
; 38.436 ; vcount[3] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.514      ;
; 38.439 ; vcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.439 ; vcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.439 ; vcount[7] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.439 ; vcount[7] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.441 ; vcount[3] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.509      ;
; 38.441 ; vcount[3] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.509      ;
; 38.445 ; vcount[0] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.505      ;
; 38.461 ; vcount[2] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.489      ;
; 38.461 ; hcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.490      ;
; 38.463 ; hcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.488      ;
; 38.468 ; vcount[3] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.482      ;
; 38.468 ; hcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.483      ;
; 38.468 ; hcount[6] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.483      ;
; 38.468 ; vcount[1] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.482      ;
; 38.473 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.477      ;
; 38.476 ; vcount[6] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.474      ;
; 38.483 ; vcount[2] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
; 38.483 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.467      ;
+--------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vcount[8] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcount[7] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcount[6] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcount[5] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcount[4] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vcount[9] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.233 ; vcount[9] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.300 ; hcount[3] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; hcount[1] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; hcount[2] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; hcount[4] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.308 ; hcount[5] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; hcount[6] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; hcount[9] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; hcount[8] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; hcount[0] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314 ; hcount[7] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.438 ; vcount[9] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.559      ;
; 0.439 ; vcount[9] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.560      ;
; 0.449 ; hcount[3] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.570      ;
; 0.451 ; hcount[1] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.457 ; hcount[5] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.461 ; hcount[0] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; hcount[2] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.462 ; hcount[4] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; hcount[7] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; hcount[0] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; hcount[2] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; hcount[4] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; hcount[6] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.469 ; hcount[8] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; hcount[6] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.501 ; vcount[9] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.622      ;
; 0.501 ; vcount[9] ; vcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.622      ;
; 0.512 ; hcount[3] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.514 ; hcount[1] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.515 ; hcount[3] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.517 ; hcount[1] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.520 ; hcount[5] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.523 ; hcount[5] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.526 ; hcount[7] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; hcount[0] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; hcount[2] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; hcount[4] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; hcount[0] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; hcount[2] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.531 ; hcount[4] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; hcount[6] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.550 ; vcount[9] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.552 ; vcount[9] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.673      ;
; 0.578 ; hcount[3] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.699      ;
; 0.580 ; hcount[1] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.701      ;
; 0.581 ; hcount[3] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.583 ; hcount[1] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.586 ; hcount[5] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.707      ;
; 0.591 ; vcount[1] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.593 ; hcount[0] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.714      ;
; 0.594 ; hcount[2] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.594 ; hcount[4] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.596 ; hcount[0] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.597 ; hcount[2] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.718      ;
; 0.605 ; vcount[5] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.726      ;
; 0.616 ; vcount[6] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.737      ;
; 0.620 ; vcount[9] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.741      ;
; 0.621 ; vcount[9] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.742      ;
; 0.640 ; vcount[0] ; vcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.761      ;
; 0.644 ; hcount[3] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.765      ;
; 0.646 ; hcount[1] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.767      ;
; 0.649 ; hcount[1] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.770      ;
; 0.659 ; hcount[0] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.780      ;
; 0.660 ; hcount[2] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.781      ;
; 0.661 ; hcount[9] ; hcount[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; hcount[9] ; hcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; hcount[9] ; hcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; hcount[9] ; hcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; hcount[9] ; hcount[4] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; hcount[9] ; hcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; hcount[9] ; hcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; hcount[9] ; hcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.661 ; hcount[9] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; hcount[0] ; hcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.783      ;
; 0.668 ; vcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.789      ;
; 0.670 ; vcount[5] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.678 ; vcount[2] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.799      ;
; 0.685 ; vcount[4] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.806      ;
; 0.712 ; hcount[1] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.833      ;
; 0.725 ; hcount[3] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.847      ;
; 0.725 ; hcount[0] ; hcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.846      ;
; 0.726 ; hcount[3] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.848      ;
; 0.748 ; vcount[7] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.869      ;
; 0.750 ; vcount[4] ; vcount[7] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.871      ;
; 0.753 ; vcount[3] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.874      ;
; 0.759 ; vcount[8] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.760 ; vcount[6] ; vcount[9] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.881      ;
; 0.765 ; vcount[2] ; vcount[6] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.886      ;
; 0.766 ; vcount[0] ; vcount[1] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.887      ;
; 0.776 ; vcount[7] ; vcount[8] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.897      ;
; 0.779 ; hcount[7] ; vcount[3] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.901      ;
; 0.780 ; hcount[7] ; vcount[2] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.902      ;
; 0.784 ; hcount[3] ; vcount[5] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.906      ;
+-------+-----------+-----------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                        ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                        ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                        ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.783 ; 19.999       ; 0.216          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]                                                                      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]                                                                      ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.995 ; 19.995       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[6]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[7]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[8]|clk                                                                  ;
; 20.003 ; 20.003       ; 0.000          ; High Pulse Width ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[9]|clk                                                                  ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.004 ; 20.004       ; 0.000          ; Low Pulse Width  ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[5]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[6]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[7]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[8]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hcount[9]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[0]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[1]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[2]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[3]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[4]                                                                      ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vcount[5]                                                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 4.089 ; 4.307 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 4.598 ; 4.292 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 4.598 ; 4.292 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 4.155 ; 4.356 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 3.158 ; 3.288 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 3.869 ; 3.612 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 3.869 ; 3.612 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 3.435 ; 3.696 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 36.616 ; 0.186 ; N/A      ; N/A     ; 9.587               ;
;  clk                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 36.616 ; 0.186 ; N/A      ; N/A     ; 19.744              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 6.999 ; 7.234 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 7.476 ; 7.389 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 7.476 ; 7.389 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 7.149 ; 7.230 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; clk        ; 3.158 ; 3.288 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; clk        ; 3.869 ; 3.612 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[2]   ; clk        ; 3.869 ; 3.612 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; clk        ; 3.435 ; 3.696 ; Rise       ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; enc_c         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; enc_a                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; enc_b                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; hsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; vsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; enc_c         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rgb[0]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rgb[1]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; rgb[2]        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; hsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; vsync         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 517      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] ; 517      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Jul 17 14:09:45 2013
Info: Command: quartus_sta qdpong -c qdpong
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'qdpong.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pxl_clk_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]} {pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.616
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.616         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.835
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.835         0.000 clk 
    Info (332119):    19.747         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.990
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.990         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.818
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.818         0.000 clk 
    Info (332119):    19.744         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.088         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.587         0.000 clk 
    Info (332119):    19.782         0.000 pxl_clk_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 400 megabytes
    Info: Processing ended: Wed Jul 17 14:09:47 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


