// Seed: 3139942743
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    output supply1 id_3
);
  assign id_3 = 1 + 1;
  supply0 id_5;
  assign id_2 = 1;
  assign id_5 = 1;
  wire id_6;
  assign id_3 = id_5;
  assign id_3 = id_0;
  wire id_7;
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  logic id_4,
    input  uwire id_5
);
  wire  id_7;
  logic id_8 = id_4;
  module_0(
      id_1, id_5, id_0, id_0
  );
  always @(posedge {1 == 1'b0,
    id_8
  } or id_8)
  begin
    id_8 = (1) + id_4;
    id_2 = 1;
    id_8 <= 1'd0;
  end
endmodule
