Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec  3 19:04:08 2023
| Host         : DESKTOP-F0HV0IG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              25 |           13 |
| Yes          | No                    | Yes                    |               6 |            3 |
| Yes          | Yes                   | No                     |               5 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------+--------------------+------------------+----------------+--------------+
|         Clock Signal         |      Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG               | A/N_out[1]_i_1_n_0     | A/N_out[2]_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | A/g0_b0__0_n_0         | A/g0_b0__6_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | A/g0_b0__1_n_0         | A/g0_b0__7_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | A/g0_b0_n_0            | A/g0_b0__5_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | A/g0_b0__3_n_0         | A/g0_b0__8_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG               | A/N_out[1]_i_1_n_0     |                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               | A/g0_b0__0_n_0         |                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               | A/g0_b0__1_n_0         |                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               | A/g0_b0_n_0            |                    |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG               | A/g0_b0__3_n_0         |                    |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG               | A/S_out[2]_i_1_n_0     |                    |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG               | A/g0_b0__2_n_0         |                    |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG               | A/g0_b0__4_n_0         |                    |                1 |              3 |         3.00 |
|  A/next_state_reg[5]_i_2_n_0 |                        |                    |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG               | A/state_out[5]_i_1_n_0 |                    |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG               | A/timer1_carry__2_n_0  | rst_IBUF           |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG               |                        | rst_IBUF           |                8 |             32 |         4.00 |
+------------------------------+------------------------+--------------------+------------------+----------------+--------------+


