Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Oct 29 17:48:44 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/1024/default_mul10/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (19)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src17_reg[0]/C
src17_reg[1]/C
src18_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src17_reg[0]/D
src17_reg[1]/D
src18_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  120          inf        0.000                      0                  120           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.406ns  (logic 5.791ns (50.766%)  route 5.616ns (49.234%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.934     1.327    compressor/gpc4/lut6_2_inst2/I2
    SLICE_X3Y72                                                       r  compressor/gpc4/lut6_2_inst2/LUT5/I2
    SLICE_X3Y72          LUT5 (Prop_lut5_I2_O)        0.114     1.441 r  compressor/gpc4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.441    compressor/gpc4/lut6_2_inst2_n_0
    SLICE_X3Y72                                                       r  compressor/gpc4/carry4_inst0/DI[2]
    SLICE_X3Y72          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.732 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.671     2.402    compressor/gpc41/lut6_2_inst0/I4
    SLICE_X3Y69                                                       r  compressor/gpc41/lut6_2_inst0/LUT5/I4
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.242     2.644 r  compressor/gpc41/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.395     3.039    compressor/gpc41/lut6_2_inst0_n_0
    SLICE_X3Y70                                                       r  compressor/gpc41/carry4_inst0/DI[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     3.559 r  compressor/gpc41/carry4_inst0/O[1]
                         net (fo=4, routed)           0.387     3.946    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X0Y70                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.233     4.179 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     4.790    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X1Y70                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     5.298 r  compressor/gpc72/carry4_inst0/O[1]
                         net (fo=2, routed)           0.423     5.720    compressor/gpc95/lut2_prop3_0[1]
    SLICE_X2Y70                                                       r  compressor/gpc95/lut2_prop3/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.225     5.945 r  compressor/gpc95/lut2_prop3/O
                         net (fo=1, routed)           0.000     5.945    compressor/gpc95/lut2_prop3_n_0
    SLICE_X2Y70                                                       r  compressor/gpc95/carry4_inst0/S[3]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.229 r  compressor/gpc95/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.735     6.964    compressor/gpc117/src0[1]
    SLICE_X0Y68                                                       r  compressor/gpc117/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     7.061 r  compressor/gpc117/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.061    compressor/gpc117/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc117/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     7.513 r  compressor/gpc117/carry4_inst0/O[3]
                         net (fo=1, routed)           1.461     8.975    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432    11.406 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.406    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.339ns  (logic 5.582ns (49.227%)  route 5.757ns (50.773%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.934     1.327    compressor/gpc4/lut6_2_inst2/I2
    SLICE_X3Y72                                                       r  compressor/gpc4/lut6_2_inst2/LUT5/I2
    SLICE_X3Y72          LUT5 (Prop_lut5_I2_O)        0.114     1.441 r  compressor/gpc4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.441    compressor/gpc4/lut6_2_inst2_n_0
    SLICE_X3Y72                                                       r  compressor/gpc4/carry4_inst0/DI[2]
    SLICE_X3Y72          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.732 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.671     2.402    compressor/gpc41/lut6_2_inst0/I4
    SLICE_X3Y69                                                       r  compressor/gpc41/lut6_2_inst0/LUT5/I4
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.242     2.644 r  compressor/gpc41/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.395     3.039    compressor/gpc41/lut6_2_inst0_n_0
    SLICE_X3Y70                                                       r  compressor/gpc41/carry4_inst0/DI[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     3.559 r  compressor/gpc41/carry4_inst0/O[1]
                         net (fo=4, routed)           0.387     3.946    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X0Y70                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.233     4.179 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     4.790    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X1Y70                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     5.298 r  compressor/gpc72/carry4_inst0/O[1]
                         net (fo=2, routed)           0.423     5.720    compressor/gpc95/lut2_prop3_0[1]
    SLICE_X2Y70                                                       r  compressor/gpc95/lut2_prop3/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.225     5.945 r  compressor/gpc95/lut2_prop3/O
                         net (fo=1, routed)           0.000     5.945    compressor/gpc95/lut2_prop3_n_0
    SLICE_X2Y70                                                       r  compressor/gpc95/carry4_inst0/S[3]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.229 r  compressor/gpc95/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.735     6.964    compressor/gpc117/src0[1]
    SLICE_X0Y68                                                       r  compressor/gpc117/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     7.061 r  compressor/gpc117/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.061    compressor/gpc117/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc117/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     7.456 r  compressor/gpc117/carry4_inst0/CO[3]
                         net (fo=1, routed)           1.603     9.059    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.280    11.339 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.339    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.288ns  (logic 5.734ns (50.793%)  route 5.555ns (49.207%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.934     1.327    compressor/gpc4/lut6_2_inst2/I2
    SLICE_X3Y72                                                       r  compressor/gpc4/lut6_2_inst2/LUT5/I2
    SLICE_X3Y72          LUT5 (Prop_lut5_I2_O)        0.114     1.441 r  compressor/gpc4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.441    compressor/gpc4/lut6_2_inst2_n_0
    SLICE_X3Y72                                                       r  compressor/gpc4/carry4_inst0/DI[2]
    SLICE_X3Y72          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.732 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.671     2.402    compressor/gpc41/lut6_2_inst0/I4
    SLICE_X3Y69                                                       r  compressor/gpc41/lut6_2_inst0/LUT5/I4
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.242     2.644 r  compressor/gpc41/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.395     3.039    compressor/gpc41/lut6_2_inst0_n_0
    SLICE_X3Y70                                                       r  compressor/gpc41/carry4_inst0/DI[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     3.559 r  compressor/gpc41/carry4_inst0/O[1]
                         net (fo=4, routed)           0.387     3.946    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X0Y70                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.233     4.179 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     4.790    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X1Y70                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     5.298 r  compressor/gpc72/carry4_inst0/O[1]
                         net (fo=2, routed)           0.423     5.720    compressor/gpc95/lut2_prop3_0[1]
    SLICE_X2Y70                                                       r  compressor/gpc95/lut2_prop3/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.225     5.945 r  compressor/gpc95/lut2_prop3/O
                         net (fo=1, routed)           0.000     5.945    compressor/gpc95/lut2_prop3_n_0
    SLICE_X2Y70                                                       r  compressor/gpc95/carry4_inst0/S[3]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.229 r  compressor/gpc95/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.735     6.964    compressor/gpc117/src0[1]
    SLICE_X0Y68                                                       r  compressor/gpc117/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     7.061 r  compressor/gpc117/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.061    compressor/gpc117/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc117/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     7.468 r  compressor/gpc117/carry4_inst0/O[2]
                         net (fo=1, routed)           1.400     8.869    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.420    11.288 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.288    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.186ns  (logic 5.633ns (50.358%)  route 5.553ns (49.642%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.934     1.327    compressor/gpc4/lut6_2_inst2/I2
    SLICE_X3Y72                                                       r  compressor/gpc4/lut6_2_inst2/LUT5/I2
    SLICE_X3Y72          LUT5 (Prop_lut5_I2_O)        0.114     1.441 r  compressor/gpc4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.441    compressor/gpc4/lut6_2_inst2_n_0
    SLICE_X3Y72                                                       r  compressor/gpc4/carry4_inst0/DI[2]
    SLICE_X3Y72          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.732 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.671     2.402    compressor/gpc41/lut6_2_inst0/I4
    SLICE_X3Y69                                                       r  compressor/gpc41/lut6_2_inst0/LUT5/I4
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.242     2.644 r  compressor/gpc41/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.395     3.039    compressor/gpc41/lut6_2_inst0_n_0
    SLICE_X3Y70                                                       r  compressor/gpc41/carry4_inst0/DI[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     3.559 r  compressor/gpc41/carry4_inst0/O[1]
                         net (fo=4, routed)           0.387     3.946    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X0Y70                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.233     4.179 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     4.790    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X1Y70                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     5.298 r  compressor/gpc72/carry4_inst0/O[1]
                         net (fo=2, routed)           0.423     5.720    compressor/gpc95/lut2_prop3_0[1]
    SLICE_X2Y70                                                       r  compressor/gpc95/lut2_prop3/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.225     5.945 r  compressor/gpc95/lut2_prop3/O
                         net (fo=1, routed)           0.000     5.945    compressor/gpc95/lut2_prop3_n_0
    SLICE_X2Y70                                                       r  compressor/gpc95/carry4_inst0/S[3]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.229 r  compressor/gpc95/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.735     6.964    compressor/gpc117/src0[1]
    SLICE_X0Y68                                                       r  compressor/gpc117/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     7.061 r  compressor/gpc117/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.061    compressor/gpc117/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc117/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     7.364 r  compressor/gpc117/carry4_inst0/O[1]
                         net (fo=1, routed)           1.399     8.763    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423    11.186 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.186    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.158ns  (logic 5.506ns (49.348%)  route 5.652ns (50.652%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.934     1.327    compressor/gpc4/lut6_2_inst2/I2
    SLICE_X3Y72                                                       r  compressor/gpc4/lut6_2_inst2/LUT5/I2
    SLICE_X3Y72          LUT5 (Prop_lut5_I2_O)        0.114     1.441 r  compressor/gpc4/lut6_2_inst2/LUT5/O
                         net (fo=1, routed)           0.000     1.441    compressor/gpc4/lut6_2_inst2_n_0
    SLICE_X3Y72                                                       r  compressor/gpc4/carry4_inst0/DI[2]
    SLICE_X3Y72          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.291     1.732 r  compressor/gpc4/carry4_inst0/O[3]
                         net (fo=4, routed)           0.671     2.402    compressor/gpc41/lut6_2_inst0/I4
    SLICE_X3Y69                                                       r  compressor/gpc41/lut6_2_inst0/LUT5/I4
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.242     2.644 r  compressor/gpc41/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.395     3.039    compressor/gpc41/lut6_2_inst0_n_0
    SLICE_X3Y70                                                       r  compressor/gpc41/carry4_inst0/DI[0]
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.520     3.559 r  compressor/gpc41/carry4_inst0/O[1]
                         net (fo=4, routed)           0.387     3.946    compressor/gpc72/lut6_2_inst0/I4
    SLICE_X0Y70                                                       r  compressor/gpc72/lut6_2_inst0/LUT5/I4
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.233     4.179 r  compressor/gpc72/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.610     4.790    compressor/gpc72/lut6_2_inst0_n_0
    SLICE_X1Y70                                                       r  compressor/gpc72/carry4_inst0/DI[0]
    SLICE_X1Y70          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.508     5.298 r  compressor/gpc72/carry4_inst0/O[1]
                         net (fo=2, routed)           0.423     5.720    compressor/gpc95/lut2_prop3_0[1]
    SLICE_X2Y70                                                       r  compressor/gpc95/lut2_prop3/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.225     5.945 r  compressor/gpc95/lut2_prop3/O
                         net (fo=1, routed)           0.000     5.945    compressor/gpc95/lut2_prop3_n_0
    SLICE_X2Y70                                                       r  compressor/gpc95/carry4_inst0/S[3]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     6.229 r  compressor/gpc95/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.735     6.964    compressor/gpc117/src0[1]
    SLICE_X0Y68                                                       r  compressor/gpc117/lut2_prop0/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.097     7.061 r  compressor/gpc117/lut2_prop0/O
                         net (fo=1, routed)           0.000     7.061    compressor/gpc117/lut2_prop0_n_0
    SLICE_X0Y68                                                       r  compressor/gpc117/carry4_inst0/S[0]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     7.248 r  compressor/gpc117/carry4_inst0/O[0]
                         net (fo=1, routed)           1.497     8.746    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.412    11.158 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.158    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.231ns  (logic 5.205ns (50.872%)  route 5.026ns (49.128%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[3]/Q
                         net (fo=5, routed)           0.727     1.120    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X2Y78                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X2Y78          LUT5 (Prop_lut5_I1_O)        0.100     1.220 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.549     1.769    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X2Y77                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.629     2.398 r  compressor/gpc2/carry4_inst0/O[2]
                         net (fo=4, routed)           0.548     2.945    compressor/gpc40/lut6_2_inst0/I3
    SLICE_X3Y73                                                       r  compressor/gpc40/lut6_2_inst0/LUT6/I3
    SLICE_X3Y73          LUT6 (Prop_lut6_I3_O)        0.217     3.162 r  compressor/gpc40/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.162    compressor/gpc40/lut6_2_inst0_n_1
    SLICE_X3Y73                                                       r  compressor/gpc40/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.569 r  compressor/gpc40/carry4_inst0/O[2]
                         net (fo=2, routed)           0.570     4.139    compressor/gpc71/dst[2]
    SLICE_X2Y73                                                       r  compressor/gpc71/lut4_prop3/I3
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.230     4.369 r  compressor/gpc71/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.369    compressor/gpc71/lut4_prop3_n_0
    SLICE_X2Y73                                                       r  compressor/gpc71/carry4_inst0/S[3]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.653 r  compressor/gpc71/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.084     5.737    compressor/gpc95/src0[0]
    SLICE_X2Y70                                                       r  compressor/gpc95/lut4_prop0/I3
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.097     5.834 r  compressor/gpc95/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.834    compressor/gpc95/lut4_prop0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc95/carry4_inst0/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     6.288 r  compressor/gpc95/carry4_inst0/O[3]
                         net (fo=1, routed)           1.550     7.837    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.394    10.231 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.231    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.184ns  (logic 5.154ns (50.606%)  route 5.030ns (49.394%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[3]/Q
                         net (fo=5, routed)           0.727     1.120    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X2Y78                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X2Y78          LUT5 (Prop_lut5_I1_O)        0.100     1.220 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.549     1.769    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X2Y77                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.629     2.398 r  compressor/gpc2/carry4_inst0/O[2]
                         net (fo=4, routed)           0.548     2.945    compressor/gpc40/lut6_2_inst0/I3
    SLICE_X3Y73                                                       r  compressor/gpc40/lut6_2_inst0/LUT6/I3
    SLICE_X3Y73          LUT6 (Prop_lut6_I3_O)        0.217     3.162 r  compressor/gpc40/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.162    compressor/gpc40/lut6_2_inst0_n_1
    SLICE_X3Y73                                                       r  compressor/gpc40/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.569 r  compressor/gpc40/carry4_inst0/O[2]
                         net (fo=2, routed)           0.570     4.139    compressor/gpc71/dst[2]
    SLICE_X2Y73                                                       r  compressor/gpc71/lut4_prop3/I3
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.230     4.369 r  compressor/gpc71/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.369    compressor/gpc71/lut4_prop3_n_0
    SLICE_X2Y73                                                       r  compressor/gpc71/carry4_inst0/S[3]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.653 r  compressor/gpc71/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.084     5.737    compressor/gpc95/src0[0]
    SLICE_X2Y70                                                       r  compressor/gpc95/lut4_prop0/I3
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.097     5.834 r  compressor/gpc95/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.834    compressor/gpc95/lut4_prop0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc95/carry4_inst0/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     6.240 r  compressor/gpc95/carry4_inst0/O[2]
                         net (fo=1, routed)           1.553     7.793    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.391    10.184 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.184    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.177ns  (logic 5.052ns (49.642%)  route 5.125ns (50.358%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[3]/Q
                         net (fo=5, routed)           0.727     1.120    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X2Y78                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X2Y78          LUT5 (Prop_lut5_I1_O)        0.100     1.220 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.549     1.769    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X2Y77                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.629     2.398 r  compressor/gpc2/carry4_inst0/O[2]
                         net (fo=4, routed)           0.548     2.945    compressor/gpc40/lut6_2_inst0/I3
    SLICE_X3Y73                                                       r  compressor/gpc40/lut6_2_inst0/LUT6/I3
    SLICE_X3Y73          LUT6 (Prop_lut6_I3_O)        0.217     3.162 r  compressor/gpc40/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.162    compressor/gpc40/lut6_2_inst0_n_1
    SLICE_X3Y73                                                       r  compressor/gpc40/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.569 r  compressor/gpc40/carry4_inst0/O[2]
                         net (fo=2, routed)           0.570     4.139    compressor/gpc71/dst[2]
    SLICE_X2Y73                                                       r  compressor/gpc71/lut4_prop3/I3
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.230     4.369 r  compressor/gpc71/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.369    compressor/gpc71/lut4_prop3_n_0
    SLICE_X2Y73                                                       r  compressor/gpc71/carry4_inst0/S[3]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.653 r  compressor/gpc71/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.084     5.737    compressor/gpc95/src0[0]
    SLICE_X2Y70                                                       r  compressor/gpc95/lut4_prop0/I3
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.097     5.834 r  compressor/gpc95/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.834    compressor/gpc95/lut4_prop0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc95/carry4_inst0/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     6.137 r  compressor/gpc95/carry4_inst0/O[1]
                         net (fo=1, routed)           1.648     7.785    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.392    10.177 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.177    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.063ns  (logic 4.929ns (48.977%)  route 5.135ns (51.023%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[3]/Q
                         net (fo=5, routed)           0.727     1.120    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X2Y78                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X2Y78          LUT5 (Prop_lut5_I1_O)        0.100     1.220 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.549     1.769    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X2Y77                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.629     2.398 r  compressor/gpc2/carry4_inst0/O[2]
                         net (fo=4, routed)           0.548     2.945    compressor/gpc40/lut6_2_inst0/I3
    SLICE_X3Y73                                                       r  compressor/gpc40/lut6_2_inst0/LUT6/I3
    SLICE_X3Y73          LUT6 (Prop_lut6_I3_O)        0.217     3.162 r  compressor/gpc40/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.162    compressor/gpc40/lut6_2_inst0_n_1
    SLICE_X3Y73                                                       r  compressor/gpc40/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     3.569 r  compressor/gpc40/carry4_inst0/O[2]
                         net (fo=2, routed)           0.570     4.139    compressor/gpc71/dst[2]
    SLICE_X2Y73                                                       r  compressor/gpc71/lut4_prop3/I3
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.230     4.369 r  compressor/gpc71/lut4_prop3/O
                         net (fo=1, routed)           0.000     4.369    compressor/gpc71/lut4_prop3_n_0
    SLICE_X2Y73                                                       r  compressor/gpc71/carry4_inst0/S[3]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.653 r  compressor/gpc71/carry4_inst0/CO[3]
                         net (fo=2, routed)           1.084     5.737    compressor/gpc95/src0[0]
    SLICE_X2Y70                                                       r  compressor/gpc95/lut4_prop0/I3
    SLICE_X2Y70          LUT4 (Prop_lut4_I3_O)        0.097     5.834 r  compressor/gpc95/lut4_prop0/O
                         net (fo=1, routed)           0.000     5.834    compressor/gpc95/lut4_prop0_n_0
    SLICE_X2Y70                                                       r  compressor/gpc95/carry4_inst0/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     6.024 r  compressor/gpc95/carry4_inst0/O[0]
                         net (fo=1, routed)           1.658     7.682    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.382    10.063 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.063    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.890ns  (logic 4.647ns (52.269%)  route 4.243ns (47.731%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  src6_reg[3]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src6_reg[3]/Q
                         net (fo=5, routed)           0.727     1.120    compressor/gpc2/lut6_2_inst0/I1
    SLICE_X2Y78                                                       r  compressor/gpc2/lut6_2_inst0/LUT5/I1
    SLICE_X2Y78          LUT5 (Prop_lut5_I1_O)        0.100     1.220 r  compressor/gpc2/lut6_2_inst0/LUT5/O
                         net (fo=1, routed)           0.549     1.769    compressor/gpc2/lut6_2_inst0_n_0
    SLICE_X2Y77                                                       r  compressor/gpc2/carry4_inst0/DI[0]
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.629     2.398 r  compressor/gpc2/carry4_inst0/O[2]
                         net (fo=4, routed)           0.548     2.945    compressor/gpc40/lut6_2_inst0/I3
    SLICE_X3Y73                                                       r  compressor/gpc40/lut6_2_inst0/LUT6/I3
    SLICE_X3Y73          LUT6 (Prop_lut6_I3_O)        0.217     3.162 r  compressor/gpc40/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     3.162    compressor/gpc40/lut6_2_inst0_n_1
    SLICE_X3Y73                                                       r  compressor/gpc40/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     3.349 r  compressor/gpc40/carry4_inst0/O[0]
                         net (fo=2, routed)           0.614     3.964    compressor/gpc71/dst[0]
    SLICE_X2Y73                                                       r  compressor/gpc71/lut2_prop1/I0
    SLICE_X2Y73          LUT2 (Prop_lut2_I0_O)        0.224     4.188 r  compressor/gpc71/lut2_prop1/O
                         net (fo=1, routed)           0.000     4.188    compressor/gpc71/lut2_prop1_n_0
    SLICE_X2Y73                                                       r  compressor/gpc71/carry4_inst0/S[1]
    SLICE_X2Y73          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     4.669 r  compressor/gpc71/carry4_inst0/O[3]
                         net (fo=1, routed)           1.806     6.474    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.416     8.890 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.890    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[0]/Q
                         net (fo=5, routed)           0.066     0.207    src5[0]
    SLICE_X2Y75          FDRE                                         r  src5_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src7_reg[6]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[6]/Q
                         net (fo=5, routed)           0.113     0.241    src7[6]
    SLICE_X4Y73          FDRE                                         r  src7_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  src10_reg[0]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[0]/Q
                         net (fo=3, routed)           0.113     0.254    src10[0]
    SLICE_X3Y71          FDRE                                         r  src10_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[5]/Q
                         net (fo=7, routed)           0.126     0.254    src10[5]
    SLICE_X3Y71          FDRE                                         r  src10_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.787%)  route 0.116ns (45.213%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  src4_reg[3]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[3]/Q
                         net (fo=5, routed)           0.116     0.257    src4[3]
    SLICE_X0Y74          FDRE                                         r  src4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[5]/Q
                         net (fo=5, routed)           0.117     0.258    src7[5]
    SLICE_X4Y73          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.323%)  route 0.119ns (45.677%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  src15_reg[2]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[2]/Q
                         net (fo=5, routed)           0.119     0.260    src15[2]
    SLICE_X1Y68          FDRE                                         r  src15_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.341%)  route 0.123ns (46.659%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[1]/Q
                         net (fo=5, routed)           0.123     0.264    src3[1]
    SLICE_X0Y76          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.297%)  route 0.124ns (46.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[1]/Q
                         net (fo=5, routed)           0.124     0.265    src8[1]
    SLICE_X2Y76          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.128ns (48.293%)  route 0.137ns (51.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.137     0.265    src9[1]
    SLICE_X4Y72          FDRE                                         r  src9_reg[2]/D
  -------------------------------------------------------------------    -------------------





