

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Mon May 19 15:11:15 2025

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataBANK0,global,class=CODE,delta=2,noexec
     5                           	psect	cinit,global,class=CODE,merge=1,delta=2
     6                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	inittext,global,class=CODE,delta=2
     8                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
    10                           	psect	maintext,global,class=CODE,split=1,delta=2
    11                           	psect	text1,local,class=CODE,merge=1,delta=2
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=2,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    14                           	dabs	1,0x7E,2
    15     0000                     
    16                           ; Version 2.40
    17                           ; Generated 17/11/2021 GMT
    18                           ; 
    19                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC16F887 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51     0000                     	;# 
    52     0001                     	;# 
    53     0002                     	;# 
    54     0003                     	;# 
    55     0004                     	;# 
    56     0005                     	;# 
    57     0006                     	;# 
    58     0007                     	;# 
    59     0008                     	;# 
    60     0009                     	;# 
    61     000A                     	;# 
    62     000B                     	;# 
    63     000C                     	;# 
    64     000D                     	;# 
    65     000E                     	;# 
    66     000E                     	;# 
    67     000F                     	;# 
    68     0010                     	;# 
    69     0011                     	;# 
    70     0012                     	;# 
    71     0013                     	;# 
    72     0014                     	;# 
    73     0015                     	;# 
    74     0015                     	;# 
    75     0016                     	;# 
    76     0017                     	;# 
    77     0018                     	;# 
    78     0019                     	;# 
    79     001A                     	;# 
    80     001B                     	;# 
    81     001B                     	;# 
    82     001C                     	;# 
    83     001D                     	;# 
    84     001E                     	;# 
    85     001F                     	;# 
    86     0081                     	;# 
    87     0085                     	;# 
    88     0086                     	;# 
    89     0087                     	;# 
    90     0088                     	;# 
    91     0089                     	;# 
    92     008C                     	;# 
    93     008D                     	;# 
    94     008E                     	;# 
    95     008F                     	;# 
    96     0090                     	;# 
    97     0091                     	;# 
    98     0092                     	;# 
    99     0093                     	;# 
   100     0093                     	;# 
   101     0093                     	;# 
   102     0094                     	;# 
   103     0095                     	;# 
   104     0096                     	;# 
   105     0097                     	;# 
   106     0098                     	;# 
   107     0099                     	;# 
   108     009A                     	;# 
   109     009B                     	;# 
   110     009C                     	;# 
   111     009D                     	;# 
   112     009E                     	;# 
   113     009F                     	;# 
   114     0105                     	;# 
   115     0107                     	;# 
   116     0108                     	;# 
   117     0109                     	;# 
   118     010C                     	;# 
   119     010C                     	;# 
   120     010D                     	;# 
   121     010E                     	;# 
   122     010F                     	;# 
   123     0185                     	;# 
   124     0187                     	;# 
   125     0188                     	;# 
   126     0189                     	;# 
   127     018C                     	;# 
   128     018D                     	;# 
   129     0000                     	;# 
   130     0001                     	;# 
   131     0002                     	;# 
   132     0003                     	;# 
   133     0004                     	;# 
   134     0005                     	;# 
   135     0006                     	;# 
   136     0007                     	;# 
   137     0008                     	;# 
   138     0009                     	;# 
   139     000A                     	;# 
   140     000B                     	;# 
   141     000C                     	;# 
   142     000D                     	;# 
   143     000E                     	;# 
   144     000E                     	;# 
   145     000F                     	;# 
   146     0010                     	;# 
   147     0011                     	;# 
   148     0012                     	;# 
   149     0013                     	;# 
   150     0014                     	;# 
   151     0015                     	;# 
   152     0015                     	;# 
   153     0016                     	;# 
   154     0017                     	;# 
   155     0018                     	;# 
   156     0019                     	;# 
   157     001A                     	;# 
   158     001B                     	;# 
   159     001B                     	;# 
   160     001C                     	;# 
   161     001D                     	;# 
   162     001E                     	;# 
   163     001F                     	;# 
   164     0081                     	;# 
   165     0085                     	;# 
   166     0086                     	;# 
   167     0087                     	;# 
   168     0088                     	;# 
   169     0089                     	;# 
   170     008C                     	;# 
   171     008D                     	;# 
   172     008E                     	;# 
   173     008F                     	;# 
   174     0090                     	;# 
   175     0091                     	;# 
   176     0092                     	;# 
   177     0093                     	;# 
   178     0093                     	;# 
   179     0093                     	;# 
   180     0094                     	;# 
   181     0095                     	;# 
   182     0096                     	;# 
   183     0097                     	;# 
   184     0098                     	;# 
   185     0099                     	;# 
   186     009A                     	;# 
   187     009B                     	;# 
   188     009C                     	;# 
   189     009D                     	;# 
   190     009E                     	;# 
   191     009F                     	;# 
   192     0105                     	;# 
   193     0107                     	;# 
   194     0108                     	;# 
   195     0109                     	;# 
   196     010C                     	;# 
   197     010C                     	;# 
   198     010D                     	;# 
   199     010E                     	;# 
   200     010F                     	;# 
   201     0185                     	;# 
   202     0187                     	;# 
   203     0188                     	;# 
   204     0189                     	;# 
   205     018C                     	;# 
   206     018D                     	;# 
   207                           
   208                           	psect	idataBANK0
   209     0761                     __pidataBANK0:
   210                           
   211                           ;initializer for main@F1296
   212     0761  343F               	retlw	63
   213     0762  3400               	retlw	0
   214     0763  3406               	retlw	6
   215     0764  3400               	retlw	0
   216     0765  345B               	retlw	91
   217     0766  3400               	retlw	0
   218     0767  344F               	retlw	79
   219     0768  3400               	retlw	0
   220     0769  3466               	retlw	102
   221     076A  3400               	retlw	0
   222     076B  346D               	retlw	109
   223     076C  3400               	retlw	0
   224     076D  347D               	retlw	125
   225     076E  3400               	retlw	0
   226     076F  3407               	retlw	7
   227     0770  3400               	retlw	0
   228     0771  347F               	retlw	127
   229     0772  3400               	retlw	0
   230     0773  3467               	retlw	103
   231     0774  3400               	retlw	0
   232     0007                     _PORTC	set	7
   233     0005                     _PORTA	set	5
   234     0029                     _RA1	set	41
   235     0028                     _RA0	set	40
   236     0087                     _TRISC	set	135
   237     0085                     _TRISA	set	133
   238     0189                     _ANSELH	set	393
   239     0188                     _ANSEL	set	392
   240                           
   241                           	psect	cinit
   242     07EE                     start_initialization:	
   243                           ; #config settings
   244                           
   245     07EE                     __initialization:
   246                           
   247                           ; Initialize objects allocated to BANK0
   248     07EE  1383               	bcf	3,7	;select IRP bank0
   249     07EF  304A               	movlw	low (__pdataBANK0+20)
   250     07F0  00FD               	movwf	btemp+-1
   251     07F1  3007               	movlw	high __pidataBANK0
   252     07F2  00FE               	movwf	btemp
   253     07F3  3061               	movlw	low __pidataBANK0
   254     07F4  00FF               	movwf	btemp+1
   255     07F5  3036               	movlw	low __pdataBANK0
   256     07F6  0084               	movwf	4
   257     07F7  120A  118A  2752  120A  118A  	fcall	init_ram0
   258     07FC                     end_of_initialization:	
   259                           ;End of C runtime variable initialization code
   260                           
   261     07FC                     __end_of__initialization:
   262     07FC  0183               	clrf	3
   263     07FD  120A  118A  2F75   	ljmp	_main	;jump to C main() function
   264                           
   265                           	psect	dataBANK0
   266     0036                     __pdataBANK0:
   267     0036                     main@F1296:
   268     0036                     	ds	20
   269                           
   270                           	psect	inittext
   271     074E                     init_fetch0:	
   272                           ;	Called with low address in FSR and high address in W
   273                           
   274     074E  087E               	movf	btemp,w
   275     074F  008A               	movwf	10
   276     0750  087F               	movf	btemp+1,w
   277     0751  0082               	movwf	2
   278     0752                     init_ram0:	
   279                           ;Called with:
   280                           ;	high address of idata address in btemp 
   281                           ;	low address of idata address in btemp+1 
   282                           ;	low address of data in FSR
   283                           ;	high address + 1 of data in btemp-1
   284                           
   285     0752  120A  118A  274E  120A  118A  	fcall	init_fetch0
   286     0757  0080               	movwf	0
   287     0758  0A84               	incf	4,f
   288     0759  0804               	movf	4,w
   289     075A  067D               	xorwf	btemp+-1,w
   290     075B  1903               	btfsc	3,2
   291     075C  3400               	retlw	0
   292     075D  0AFF               	incf	btemp+1,f
   293     075E  1903               	btfsc	3,2
   294     075F  0AFE               	incf	btemp,f
   295     0760  2F52               	goto	init_ram0
   296                           
   297                           	psect	cstackCOMMON
   298     0070                     __pcstackCOMMON:
   299     0070                     ?_delay:
   300     0070                     ?_main:	
   301                           ; 1 bytes @ 0x0
   302                           
   303     0070                     delay@t:	
   304                           ; 1 bytes @ 0x0
   305                           
   306                           
   307                           ; 2 bytes @ 0x0
   308     0070                     	ds	2
   309     0072                     ??_delay:
   310     0072                     ??_main:	
   311                           ; 1 bytes @ 0x2
   312                           
   313                           
   314                           ; 1 bytes @ 0x2
   315     0072                     	ds	4
   316                           
   317                           	psect	cstackBANK0
   318     0020                     __pcstackBANK0:
   319     0020                     main@arr:
   320                           
   321                           ; 20 bytes @ 0x0
   322     0020                     	ds	20
   323     0034                     main@i:
   324                           
   325                           ; 2 bytes @ 0x14
   326     0034                     	ds	2
   327                           
   328                           	psect	maintext
   329     0775                     __pmaintext:	
   330 ;;
   331 ;;Main: autosize = 0, tempsize = 4, incstack = 0, save=0
   332 ;;
   333 ;; *************** function _main *****************
   334 ;; Defined at:
   335 ;;		line 28 in file "displaying_num.c"
   336 ;; Parameters:    Size  Location     Type
   337 ;;		None
   338 ;; Auto vars:     Size  Location     Type
   339 ;;  arr            20    0[BANK0 ] int [10]
   340 ;;  i               2   20[BANK0 ] int 
   341 ;; Return value:  Size  Location     Type
   342 ;;                  1    wreg      void 
   343 ;; Registers used:
   344 ;;		wreg, fsr0l, fsr0h, status,2, status,0, btemp+1, pclath, cstack
   345 ;; Tracked objects:
   346 ;;		On entry : B00/0
   347 ;;		On exit  : 0/0
   348 ;;		Unchanged: 0/0
   349 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   350 ;;      Params:         0       0       0       0       0
   351 ;;      Locals:         0      22       0       0       0
   352 ;;      Temps:          4       0       0       0       0
   353 ;;      Totals:         4      22       0       0       0
   354 ;;Total ram usage:       26 bytes
   355 ;; Hardware stack levels required when called: 1
   356 ;; This function calls:
   357 ;;		_delay
   358 ;; This function is called by:
   359 ;;		Startup code after reset
   360 ;; This function uses a non-reentrant model
   361 ;;
   362                           
   363     0775                     _main:	
   364                           ;psect for function _main
   365                           
   366     0775                     l679:	
   367                           ;incstack = 0
   368                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+btemp+1+pclath+cstack]
   369                           
   370                           
   371                           ;displaying_num.c: 31:     PORTA=0x00;
   372     0775  1283               	bcf	3,5	;RP0=0, select bank0
   373     0776  1303               	bcf	3,6	;RP1=0, select bank0
   374     0777  0185               	clrf	5	;volatile
   375                           
   376                           ;displaying_num.c: 32:     PORTC=0x00;
   377     0778  0187               	clrf	7	;volatile
   378     0779                     l681:
   379                           
   380                           ;displaying_num.c: 33:     TRISA=0x03;
   381     0779  3003               	movlw	3
   382     077A  1683               	bsf	3,5	;RP0=1, select bank1
   383     077B  1303               	bcf	3,6	;RP1=0, select bank1
   384     077C  0085               	movwf	5	;volatile
   385     077D                     l683:
   386                           
   387                           ;displaying_num.c: 34:     TRISC=0x00;
   388     077D  0187               	clrf	7	;volatile
   389     077E                     l685:
   390                           
   391                           ;displaying_num.c: 35:     ANSEL=ANSELH=0x00;
   392     077E  1683               	bsf	3,5	;RP0=1, select bank3
   393     077F  1703               	bsf	3,6	;RP1=1, select bank3
   394     0780  0189               	clrf	9	;volatile
   395     0781  0188               	clrf	8	;volatile
   396     0782                     l687:
   397                           
   398                           ;displaying_num.c: 36:     int arr[10]={0x3f,0x06,0x5b,0x4f,0x66,0x6d,0x7d,0x07,0x7f,0x6
      +                          7};
   399     0782  3020               	movlw	main@arr& (0+255)
   400     0783  0084               	movwf	4
   401     0784  3036               	movlw	low main@F1296
   402     0785  00F2               	movwf	??_main
   403     0786  0804               	movf	4,w
   404     0787  00F3               	movwf	??_main+1
   405     0788  3014               	movlw	20
   406     0789  00F4               	movwf	??_main+2
   407     078A                     u80:
   408     078A  0872               	movf	??_main,w
   409     078B  0084               	movwf	4
   410     078C  1383               	bcf	3,7	;select IRP bank0
   411     078D  0800               	movf	0,w
   412     078E  00F5               	movwf	??_main+3
   413     078F  0AF2               	incf	??_main,f
   414     0790  0873               	movf	??_main+1,w
   415     0791  0084               	movwf	4
   416     0792  0875               	movf	??_main+3,w
   417     0793  0080               	movwf	0
   418     0794  0AF3               	incf	??_main+1,f
   419     0795  0BF4               	decfsz	??_main+2,f
   420     0796  2F8A               	goto	u80
   421     0797                     l689:
   422                           
   423                           ;displaying_num.c: 38:     {;displaying_num.c: 39:         if(RA0==1)
   424     0797  1283               	bcf	3,5	;RP0=0, select bank0
   425     0798  1303               	bcf	3,6	;RP1=0, select bank0
   426     0799  1C05               	btfss	5,0	;volatile
   427     079A  2F9C               	goto	u91
   428     079B  2F9D               	goto	u90
   429     079C                     u91:
   430     079C  2F97               	goto	l689
   431     079D                     u90:
   432     079D                     l691:
   433                           
   434                           ;displaying_num.c: 40:         {;displaying_num.c: 41:             for(i=0;i<10;i++)
   435     079D  01B4               	clrf	main@i
   436     079E  01B5               	clrf	main@i+1
   437     079F                     l31:
   438                           
   439                           ;displaying_num.c: 42:             {;displaying_num.c: 43:                 if(RA1==1)
   440     079F  1283               	bcf	3,5	;RP0=0, select bank0
   441     07A0  1303               	bcf	3,6	;RP1=0, select bank0
   442     07A1  1C85               	btfss	5,1	;volatile
   443     07A2  2FA4               	goto	u101
   444     07A3  2FA5               	goto	u100
   445     07A4                     u101:
   446     07A4  2FC4               	goto	l711
   447     07A5                     u100:
   448     07A5                     l697:
   449                           
   450                           ;displaying_num.c: 44:                 {;displaying_num.c: 45:                     for(;
      +                          i>=0;i--)
   451     07A5  1FB5               	btfss	main@i+1,7
   452     07A6  2FA8               	goto	u111
   453     07A7  2FA9               	goto	u110
   454     07A8                     u111:
   455     07A8  2FAA               	goto	l701
   456     07A9                     u110:
   457     07A9  2F97               	goto	l689
   458     07AA                     l701:
   459                           
   460                           ;displaying_num.c: 46:                     {;displaying_num.c: 47:                      
      +                             PORTA=arr[i];
   461     07AA  0834               	movf	main@i,w
   462     07AB  00F2               	movwf	??_main
   463     07AC  0772               	addwf	??_main,w
   464     07AD  3E20               	addlw	(low (main@arr| 0))& (0+255)
   465     07AE  0084               	movwf	4
   466     07AF  1383               	bcf	3,7	;select IRP bank0
   467     07B0  0800               	movf	0,w
   468     07B1  0085               	movwf	5	;volatile
   469     07B2                     l703:
   470                           
   471                           ;displaying_num.c: 48:                         delay(10000);
   472     07B2  3010               	movlw	16
   473     07B3  00F0               	movwf	delay@t
   474     07B4  3027               	movlw	39
   475     07B5  00F1               	movwf	delay@t+1
   476     07B6  120A  118A  273F  120A  118A  	fcall	_delay
   477     07BB                     l705:
   478                           
   479                           ;displaying_num.c: 49:                     }
   480     07BB  30FF               	movlw	255
   481     07BC  1283               	bcf	3,5	;RP0=0, select bank0
   482     07BD  1303               	bcf	3,6	;RP1=0, select bank0
   483     07BE  07B4               	addwf	main@i,f
   484     07BF  1803               	skipnc
   485     07C0  0AB5               	incf	main@i+1,f
   486     07C1  30FF               	movlw	255
   487     07C2  07B5               	addwf	main@i+1,f
   488     07C3  2FA5               	goto	l697
   489     07C4                     l711:
   490                           
   491                           ;displaying_num.c: 53:                 {;displaying_num.c: 54:                     PORTA
      +                          =arr[i];
   492     07C4  0834               	movf	main@i,w
   493     07C5  00F2               	movwf	??_main
   494     07C6  0772               	addwf	??_main,w
   495     07C7  3E20               	addlw	(low (main@arr| 0))& (0+255)
   496     07C8  0084               	movwf	4
   497     07C9  1383               	bcf	3,7	;select IRP bank0
   498     07CA  0800               	movf	0,w
   499     07CB  0085               	movwf	5	;volatile
   500     07CC                     l713:
   501                           
   502                           ;displaying_num.c: 55:                     delay(10000);
   503     07CC  3010               	movlw	16
   504     07CD  00F0               	movwf	delay@t
   505     07CE  3027               	movlw	39
   506     07CF  00F1               	movwf	delay@t+1
   507     07D0  120A  118A  273F  120A  118A  	fcall	_delay
   508     07D5                     l715:
   509                           
   510                           ;displaying_num.c: 57:             }
   511     07D5  3001               	movlw	1
   512     07D6  1283               	bcf	3,5	;RP0=0, select bank0
   513     07D7  1303               	bcf	3,6	;RP1=0, select bank0
   514     07D8  07B4               	addwf	main@i,f
   515     07D9  1803               	skipnc
   516     07DA  0AB5               	incf	main@i+1,f
   517     07DB  3000               	movlw	0
   518     07DC  07B5               	addwf	main@i+1,f
   519     07DD                     l717:
   520     07DD  0835               	movf	main@i+1,w
   521     07DE  3A80               	xorlw	128
   522     07DF  00FF               	movwf	btemp+1
   523     07E0  3080               	movlw	128
   524     07E1  027F               	subwf	btemp+1,w
   525     07E2  1D03               	skipz
   526     07E3  2FE6               	goto	u125
   527     07E4  300A               	movlw	10
   528     07E5  0234               	subwf	main@i,w
   529     07E6                     u125:
   530     07E6  1C03               	skipc
   531     07E7  2FE9               	goto	u121
   532     07E8  2FEA               	goto	u120
   533     07E9                     u121:
   534     07E9  2F9F               	goto	l31
   535     07EA                     u120:
   536     07EA  2F97               	goto	l689
   537     07EB  120A  118A  2800   	ljmp	start
   538     07EE                     __end_of_main:
   539                           
   540                           	psect	text1
   541     073F                     __ptext1:	
   542 ;; *************** function _delay *****************
   543 ;; Defined at:
   544 ;;		line 22 in file "displaying_num.c"
   545 ;; Parameters:    Size  Location     Type
   546 ;;  t               2    0[COMMON] int 
   547 ;; Auto vars:     Size  Location     Type
   548 ;;		None
   549 ;; Return value:  Size  Location     Type
   550 ;;                  1    wreg      void 
   551 ;; Registers used:
   552 ;;		wreg, status,2, status,0
   553 ;; Tracked objects:
   554 ;;		On entry : 0/0
   555 ;;		On exit  : 0/0
   556 ;;		Unchanged: 0/0
   557 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   558 ;;      Params:         2       0       0       0       0
   559 ;;      Locals:         0       0       0       0       0
   560 ;;      Temps:          0       0       0       0       0
   561 ;;      Totals:         2       0       0       0       0
   562 ;;Total ram usage:        2 bytes
   563 ;; Hardware stack levels used: 1
   564 ;; This function calls:
   565 ;;		Nothing
   566 ;; This function is called by:
   567 ;;		_main
   568 ;; This function uses a non-reentrant model
   569 ;;
   570                           
   571     073F                     _delay:	
   572                           ;psect for function _delay
   573                           
   574     073F                     l675:	
   575                           ;incstack = 0
   576                           ; Regs used in _delay: [wreg+status,2+status,0]
   577                           
   578     073F                     l677:	
   579                           ;displaying_num.c: 22: void delay(int t);displaying_num.c: 23: {;displaying_num.c: 24:  
      +                             while(t--);
   580                           
   581     073F  30FF               	movlw	255
   582     0740  07F0               	addwf	delay@t,f
   583     0741  1803               	skipnc
   584     0742  0AF1               	incf	delay@t+1,f
   585     0743  30FF               	movlw	255
   586     0744  07F1               	addwf	delay@t+1,f
   587     0745  0A70               	incf	delay@t,w
   588     0746  1D03               	skipz
   589     0747  2F4C               	goto	u71
   590     0748  0A71               	incf	delay@t+1,w
   591     0749  1D03               	btfss	3,2
   592     074A  2F4C               	goto	u71
   593     074B  2F4D               	goto	u70
   594     074C                     u71:
   595     074C  2F3F               	goto	l677
   596     074D                     u70:
   597     074D                     l22:
   598     074D  0008               	return
   599     074E                     __end_of_delay:
   600     007E                     btemp	set	126	;btemp
   601     007E                     wtemp0	set	126
   602                           
   603                           	psect	idloc
   604                           
   605                           ;Config register IDLOC0 @ 0x2000
   606                           ;	unspecified, using default values
   607     2000                     	org	8192
   608     2000  3FFF               	dw	16383
   609                           
   610                           ;Config register IDLOC1 @ 0x2001
   611                           ;	unspecified, using default values
   612     2001                     	org	8193
   613     2001  3FFF               	dw	16383
   614                           
   615                           ;Config register IDLOC2 @ 0x2002
   616                           ;	unspecified, using default values
   617     2002                     	org	8194
   618     2002  3FFF               	dw	16383
   619                           
   620                           ;Config register IDLOC3 @ 0x2003
   621                           ;	unspecified, using default values
   622     2003                     	org	8195
   623     2003  3FFF               	dw	16383
   624                           
   625                           	psect	config
   626                           
   627                           ;Config register CONFIG1 @ 0x2007
   628                           ;	Oscillator Selection bits
   629                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
   630                           ;	Watchdog Timer Enable bit
   631                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   632                           ;	Power-up Timer Enable bit
   633                           ;	PWRTE = ON, PWRT enabled
   634                           ;	RE3/MCLR pin function select bit
   635                           ;	MCLRE = ON, RE3/MCLR pin function is MCLR
   636                           ;	Code Protection bit
   637                           ;	CP = OFF, Program memory code protection is disabled
   638                           ;	Data Code Protection bit
   639                           ;	CPD = OFF, Data memory code protection is disabled
   640                           ;	Brown Out Reset Selection bits
   641                           ;	BOREN = OFF, BOR disabled
   642                           ;	Internal External Switchover bit
   643                           ;	IESO = ON, Internal/External Switchover mode is enabled
   644                           ;	Fail-Safe Clock Monitor Enabled bit
   645                           ;	FCMEN = ON, Fail-Safe Clock Monitor is enabled
   646                           ;	Low Voltage Programming Enable bit
   647                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   648                           ;	In-Circuit Debugger Mode bit
   649                           ;	DEBUG = 0x1, unprogrammed default
   650     2007                     	org	8199
   651     2007  2CE4               	dw	11492
   652                           
   653                           ;Config register CONFIG2 @ 0x2008
   654                           ;	Brown-out Reset Selection bit
   655                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
   656                           ;	Flash Program Memory Self Write Enable bits
   657                           ;	WRT = OFF, Write protection off
   658     2008                     	org	8200
   659     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        20
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      6       6
    BANK0            80     22      42
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->_delay

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                26    26      0     357
                                              2 COMMON     4     4      0
                                              0 BANK0     22    22      0
                              _delay
 ---------------------------------------------------------------------------------
 (1) _delay                                                2     0      2     174
                                              0 COMMON     2     0      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _delay

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BANK3               60      0       0       9        0.0%
BITBANK3            60      0       0       8        0.0%
SFR3                 0      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
BANK2               60      0       0      11        0.0%
BITBANK2            60      0       0      10        0.0%
SFR2                 0      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
BANK1               50      0       0       7        0.0%
BITBANK1            50      0       0       6        0.0%
SFR1                 0      0       0       2        0.0%
BITSFR1              0      0       0       2        0.0%
BANK0               50     16      2A       5       52.5%
BITBANK0            50      0       0       4        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR0              0      0       0       1        0.0%
COMMON               E      6       6       1       42.9%
BITCOMMON            E      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
DATA                 0      0      30      12        0.0%
ABS                  0      0      30       3        0.0%
NULL                 0      0       0       0        0.0%
STACK                0      0       0       2        0.0%
EEDATA             100      0       0       0        0.0%


Microchip Technology PIC Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Mon May 19 15:11:15 2025

                      pc 0002                       l22 074D                       l31 079F  
                     u70 074D                       u71 074C                       u80 078A  
                     u90 079D                       u91 079C                       fsr 0004  
                    l701 07AA                      l703 07B2                      l711 07C4  
                    l713 07CC                      l705 07BB                      l715 07D5  
                    l717 07DD                      l681 0779                      l675 073F  
                    l691 079D                      l683 077D                      l677 073F  
                    l685 077E                      l687 0782                      l679 0775  
                    l697 07A5                      l689 0797                      _RA0 0028  
                    _RA1 0029                      u100 07A5                      u101 07A4  
                    u110 07A9                      u111 07A8                      u120 07EA  
                    u121 07E9                      u125 07E6                      fsr0 0004  
                    indf 0000                     _main 0775                     btemp 007E  
                   start 0000                    ?_main 0070                    _ANSEL 0188  
                  _PORTA 0005                    _PORTC 0007                    _TRISA 0085  
                  _TRISC 0087                    _delay 073F                    main@i 0034  
                  pclath 000A                    status 0003                    wtemp0 007E  
        __initialization 07EE             __end_of_main 07EE                   ??_main 0072  
                 ?_delay 0070                   _ANSELH 0189                   delay@t 0070  
__end_of__initialization 07FC           __pcstackCOMMON 0070             __pidataBANK0 0761  
          __end_of_delay 074E                  ??_delay 0072               __pmaintext 0775  
                __ptext1 073F                  main@arr 0020     end_of_initialization 07FC  
    start_initialization 07EE               init_fetch0 074E              __pdataBANK0 0036  
              ___latbits 0002            __pcstackBANK0 0020                main@F1296 0036  
               init_ram0 0752  
