Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  3 21:47:23 2024
| Host         : LAPTOP-QOAL8JRE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: uut/db_clk/O_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.578        0.000                      0                  277        0.134        0.000                      0                  277        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.578        0.000                      0                  277        0.134        0.000                      0                  277        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 echo_module2/transmitter/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/key_char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.140ns  (logic 0.828ns (19.998%)  route 3.312ns (80.002%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.547     5.068    echo_module2/transmitter/CLK
    SLICE_X40Y84         FDRE                                         r  echo_module2/transmitter/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  echo_module2/transmitter/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.820     6.344    echo_module2/transmitter/cd_count[7]
    SLICE_X41Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.468 r  echo_module2/transmitter/count[3]_i_5__0/O
                         net (fo=1, routed)           1.020     7.488    echo_module2/transmitter/count[3]_i_5__0_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.124     7.612 r  echo_module2/transmitter/count[3]_i_2__0/O
                         net (fo=15, routed)          0.821     8.433    echo_module2/transmitter/count
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.557 r  echo_module2/transmitter/key_char[6]_i_1/O
                         net (fo=7, routed)           0.652     9.208    echo_module2/transmitter_n_2
    SLICE_X36Y83         FDRE                                         r  echo_module2/key_char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.428    14.769    echo_module2/CLK
    SLICE_X36Y83         FDRE                                         r  echo_module2/key_char_reg[3]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X36Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.787    echo_module2/key_char_reg[3]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 echo_module2/transmitter/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmit_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.079%)  route 3.296ns (79.921%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.547     5.068    echo_module2/transmitter/CLK
    SLICE_X40Y84         FDRE                                         r  echo_module2/transmitter/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  echo_module2/transmitter/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.820     6.344    echo_module2/transmitter/cd_count[7]
    SLICE_X41Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.468 r  echo_module2/transmitter/count[3]_i_5__0/O
                         net (fo=1, routed)           1.020     7.488    echo_module2/transmitter/count[3]_i_5__0_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.124     7.612 r  echo_module2/transmitter/count[3]_i_2__0/O
                         net (fo=15, routed)          0.914     8.526    echo_module2/transmitter/count
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.650 r  echo_module2/transmitter/transmit_data[6]_i_1/O
                         net (fo=7, routed)           0.542     9.192    echo_module2/transmitter_n_1
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.427    14.768    echo_module2/CLK
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[1]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.786    echo_module2/transmit_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 echo_module2/transmitter/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmit_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.079%)  route 3.296ns (79.921%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.547     5.068    echo_module2/transmitter/CLK
    SLICE_X40Y84         FDRE                                         r  echo_module2/transmitter/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  echo_module2/transmitter/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.820     6.344    echo_module2/transmitter/cd_count[7]
    SLICE_X41Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.468 r  echo_module2/transmitter/count[3]_i_5__0/O
                         net (fo=1, routed)           1.020     7.488    echo_module2/transmitter/count[3]_i_5__0_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.124     7.612 r  echo_module2/transmitter/count[3]_i_2__0/O
                         net (fo=15, routed)          0.914     8.526    echo_module2/transmitter/count
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.650 r  echo_module2/transmitter/transmit_data[6]_i_1/O
                         net (fo=7, routed)           0.542     9.192    echo_module2/transmitter_n_1
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.427    14.768    echo_module2/CLK
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[2]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.786    echo_module2/transmit_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 echo_module2/transmitter/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmit_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.079%)  route 3.296ns (79.921%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.547     5.068    echo_module2/transmitter/CLK
    SLICE_X40Y84         FDRE                                         r  echo_module2/transmitter/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  echo_module2/transmitter/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.820     6.344    echo_module2/transmitter/cd_count[7]
    SLICE_X41Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.468 r  echo_module2/transmitter/count[3]_i_5__0/O
                         net (fo=1, routed)           1.020     7.488    echo_module2/transmitter/count[3]_i_5__0_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.124     7.612 r  echo_module2/transmitter/count[3]_i_2__0/O
                         net (fo=15, routed)          0.914     8.526    echo_module2/transmitter/count
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.650 r  echo_module2/transmitter/transmit_data[6]_i_1/O
                         net (fo=7, routed)           0.542     9.192    echo_module2/transmitter_n_1
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.427    14.768    echo_module2/CLK
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[3]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.786    echo_module2/transmit_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 echo_module2/transmitter/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmit_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.079%)  route 3.296ns (79.921%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.547     5.068    echo_module2/transmitter/CLK
    SLICE_X40Y84         FDRE                                         r  echo_module2/transmitter/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  echo_module2/transmitter/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.820     6.344    echo_module2/transmitter/cd_count[7]
    SLICE_X41Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.468 r  echo_module2/transmitter/count[3]_i_5__0/O
                         net (fo=1, routed)           1.020     7.488    echo_module2/transmitter/count[3]_i_5__0_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.124     7.612 r  echo_module2/transmitter/count[3]_i_2__0/O
                         net (fo=15, routed)          0.914     8.526    echo_module2/transmitter/count
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.650 r  echo_module2/transmitter/transmit_data[6]_i_1/O
                         net (fo=7, routed)           0.542     9.192    echo_module2/transmitter_n_1
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.427    14.768    echo_module2/CLK
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[4]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.786    echo_module2/transmit_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 echo_module2/transmitter/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmit_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.079%)  route 3.296ns (79.921%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.547     5.068    echo_module2/transmitter/CLK
    SLICE_X40Y84         FDRE                                         r  echo_module2/transmitter/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  echo_module2/transmitter/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.820     6.344    echo_module2/transmitter/cd_count[7]
    SLICE_X41Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.468 r  echo_module2/transmitter/count[3]_i_5__0/O
                         net (fo=1, routed)           1.020     7.488    echo_module2/transmitter/count[3]_i_5__0_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.124     7.612 r  echo_module2/transmitter/count[3]_i_2__0/O
                         net (fo=15, routed)          0.914     8.526    echo_module2/transmitter/count
    SLICE_X40Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.650 r  echo_module2/transmitter/transmit_data[6]_i_1/O
                         net (fo=7, routed)           0.542     9.192    echo_module2/transmitter_n_1
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.427    14.768    echo_module2/CLK
    SLICE_X39Y82         FDRE                                         r  echo_module2/transmit_data_reg[5]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X39Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.786    echo_module2/transmit_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 get_tx/cd_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/cd_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.826ns (42.060%)  route 2.515ns (57.940%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.806     5.327    get_tx/CLK
    SLICE_X5Y110         FDRE                                         r  get_tx/cd_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.456     5.783 r  get_tx/cd_count_reg[0]/Q
                         net (fo=3, routed)           0.856     6.640    get_tx/cd_count[0]
    SLICE_X4Y110         LUT4 (Prop_lut4_I0_O)        0.124     6.764 f  get_tx/count[3]_i_5/O
                         net (fo=2, routed)           1.003     7.767    get_tx/count[3]_i_5_n_0
    SLICE_X4Y111         LUT4 (Prop_lut4_I1_O)        0.124     7.891 f  get_tx/count[3]_i_2/O
                         net (fo=13, routed)          0.656     8.547    get_tx/count
    SLICE_X5Y111         LUT2 (Prop_lut2_I1_O)        0.124     8.671 r  get_tx/cd_count[4]_i_3/O
                         net (fo=1, routed)           0.000     8.671    get_tx/cd_count[4]_i_3_n_0
    SLICE_X5Y111         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.221 r  get_tx/cd_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.221    get_tx/cd_count_reg[4]_i_1_n_0
    SLICE_X5Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  get_tx/cd_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.335    get_tx/cd_count_reg[8]_i_1_n_0
    SLICE_X5Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.669 r  get_tx/cd_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.669    get_tx/cd_count_reg[12]_i_1_n_6
    SLICE_X5Y113         FDRE                                         r  get_tx/cd_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.677    15.018    get_tx/CLK
    SLICE_X5Y113         FDRE                                         r  get_tx/cd_count_reg[13]/C
                         clock pessimism              0.281    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y113         FDRE (Setup_fdre_C_D)        0.062    15.326    get_tx/cd_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 echo_module2/transmitter/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/key_char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.429%)  route 3.225ns (79.571%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.547     5.068    echo_module2/transmitter/CLK
    SLICE_X40Y84         FDRE                                         r  echo_module2/transmitter/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  echo_module2/transmitter/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.820     6.344    echo_module2/transmitter/cd_count[7]
    SLICE_X41Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.468 r  echo_module2/transmitter/count[3]_i_5__0/O
                         net (fo=1, routed)           1.020     7.488    echo_module2/transmitter/count[3]_i_5__0_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.124     7.612 r  echo_module2/transmitter/count[3]_i_2__0/O
                         net (fo=15, routed)          0.821     8.433    echo_module2/transmitter/count
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.557 r  echo_module2/transmitter/key_char[6]_i_1/O
                         net (fo=7, routed)           0.564     9.121    echo_module2/transmitter_n_2
    SLICE_X36Y82         FDRE                                         r  echo_module2/key_char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.427    14.768    echo_module2/CLK
    SLICE_X36Y82         FDRE                                         r  echo_module2/key_char_reg[0]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X36Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.786    echo_module2/key_char_reg[0]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 echo_module2/transmitter/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/key_char_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.828ns (20.429%)  route 3.225ns (79.571%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.547     5.068    echo_module2/transmitter/CLK
    SLICE_X40Y84         FDRE                                         r  echo_module2/transmitter/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  echo_module2/transmitter/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.820     6.344    echo_module2/transmitter/cd_count[7]
    SLICE_X41Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.468 r  echo_module2/transmitter/count[3]_i_5__0/O
                         net (fo=1, routed)           1.020     7.488    echo_module2/transmitter/count[3]_i_5__0_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.124     7.612 r  echo_module2/transmitter/count[3]_i_2__0/O
                         net (fo=15, routed)          0.821     8.433    echo_module2/transmitter/count
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.557 r  echo_module2/transmitter/key_char[6]_i_1/O
                         net (fo=7, routed)           0.564     9.121    echo_module2/transmitter_n_2
    SLICE_X37Y82         FDRE                                         r  echo_module2/key_char_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.427    14.768    echo_module2/CLK
    SLICE_X37Y82         FDRE                                         r  echo_module2/key_char_reg[4]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X37Y82         FDRE (Setup_fdre_C_CE)      -0.205    14.786    echo_module2/key_char_reg[4]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 echo_module2/transmitter/cd_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/key_char_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.828ns (20.283%)  route 3.254ns (79.717%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.547     5.068    echo_module2/transmitter/CLK
    SLICE_X40Y84         FDRE                                         r  echo_module2/transmitter/cd_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     5.524 f  echo_module2/transmitter/cd_count_reg[7]/Q
                         net (fo=2, routed)           0.820     6.344    echo_module2/transmitter/cd_count[7]
    SLICE_X41Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.468 r  echo_module2/transmitter/count[3]_i_5__0/O
                         net (fo=1, routed)           1.020     7.488    echo_module2/transmitter/count[3]_i_5__0_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I1_O)        0.124     7.612 r  echo_module2/transmitter/count[3]_i_2__0/O
                         net (fo=15, routed)          0.821     8.433    echo_module2/transmitter/count
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.124     8.557 r  echo_module2/transmitter/key_char[6]_i_1/O
                         net (fo=7, routed)           0.593     9.150    echo_module2/transmitter_n_2
    SLICE_X38Y83         FDRE                                         r  echo_module2/key_char_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.428    14.769    echo_module2/CLK
    SLICE_X38Y83         FDRE                                         r  echo_module2/key_char_reg[1]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X38Y83         FDRE (Setup_fdre_C_CE)      -0.169    14.823    echo_module2/key_char_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.150    
  -------------------------------------------------------------------
                         slack                                  5.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tx_con/pbuf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.673     1.557    tx_con/CLK
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  tx_con/pbuf_reg[2]/Q
                         net (fo=1, routed)           0.053     1.751    tx_con/pbuf[2]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  tx_con/shift[3]_i_1/O
                         net (fo=1, routed)           0.000     1.796    get_tx/D[2]
    SLICE_X5Y108         FDRE                                         r  get_tx/shift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.947     2.075    get_tx/CLK
    SLICE_X5Y108         FDRE                                         r  get_tx/shift_reg[3]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.092     1.662    get_tx/shift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 echo_module2/receiver/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/key_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.556     1.439    echo_module2/receiver/CLK
    SLICE_X39Y83         FDRE                                         r  echo_module2/receiver/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  echo_module2/receiver/data_reg[6]/Q
                         net (fo=14, routed)          0.099     1.679    echo_module2/receiver/data[6]
    SLICE_X38Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.724 r  echo_module2/receiver/key_char[1]_i_1/O
                         net (fo=1, routed)           0.000     1.724    echo_module2/receiver_n_6
    SLICE_X38Y83         FDRE                                         r  echo_module2/key_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.822     1.950    echo_module2/CLK
    SLICE_X38Y83         FDRE                                         r  echo_module2/key_char_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.120     1.572    echo_module2/key_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tx_con/pbuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_tx/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.673     1.557    tx_con/CLK
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  tx_con/pbuf_reg[3]/Q
                         net (fo=1, routed)           0.085     1.783    tx_con/pbuf[3]
    SLICE_X5Y108         LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  tx_con/shift[4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    get_tx/D[3]
    SLICE_X5Y108         FDRE                                         r  get_tx/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.947     2.075    get_tx/CLK
    SLICE_X5Y108         FDRE                                         r  get_tx/shift_reg[4]/C
                         clock pessimism             -0.505     1.570    
    SLICE_X5Y108         FDRE (Hold_fdre_C_D)         0.092     1.662    get_tx/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 echo_module2/transmit_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmitter/shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.554     1.437    echo_module2/CLK
    SLICE_X38Y81         FDRE                                         r  echo_module2/transmit_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  echo_module2/transmit_data_reg[0]/Q
                         net (fo=1, routed)           0.082     1.683    echo_module2/transmitter/Q[0]
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.048     1.731 r  echo_module2/transmitter/shift[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.731    echo_module2/transmitter/shift[1]_i_1__0_n_0
    SLICE_X39Y81         FDRE                                         r  echo_module2/transmitter/shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.820     1.948    echo_module2/transmitter/CLK
    SLICE_X39Y81         FDRE                                         r  echo_module2/transmitter/shift_reg[1]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.107     1.557    echo_module2/transmitter/shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 echo_module2/receiver/shift_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/receiver/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    echo_module2/receiver/CLK
    SLICE_X41Y86         FDRE                                         r  echo_module2/receiver/shift_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  echo_module2/receiver/shift_reg_reg[8]/Q
                         net (fo=2, routed)           0.120     1.701    echo_module2/receiver/shift_reg[8]
    SLICE_X41Y85         FDRE                                         r  echo_module2/receiver/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    echo_module2/receiver/CLK
    SLICE_X41Y85         FDRE                                         r  echo_module2/receiver/shift_reg_reg[7]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.071     1.526    echo_module2/receiver/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 keycodev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.766%)  route 0.116ns (45.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.674     1.558    clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  keycodev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  keycodev_reg[3]/Q
                         net (fo=1, routed)           0.116     1.815    tx_con/pbuf_reg[7]_0[3]
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.947     2.075    tx_con/CLK
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[3]/C
                         clock pessimism             -0.482     1.593    
    SLICE_X4Y108         FDRE (Hold_fdre_C_D)         0.047     1.640    tx_con/pbuf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 echo_module2/receiver/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/receiver/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.905%)  route 0.131ns (48.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    echo_module2/receiver/CLK
    SLICE_X41Y85         FDRE                                         r  echo_module2/receiver/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  echo_module2/receiver/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.131     1.712    echo_module2/receiver/shift_reg[2]
    SLICE_X38Y85         FDRE                                         r  echo_module2/receiver/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.824     1.952    echo_module2/receiver/CLK
    SLICE_X38Y85         FDRE                                         r  echo_module2/receiver/data_reg[1]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X38Y85         FDRE (Hold_fdre_C_D)         0.059     1.533    echo_module2/receiver/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 keycodev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_con/pbuf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.674     1.558    clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  keycodev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  keycodev_reg[0]/Q
                         net (fo=1, routed)           0.119     1.818    tx_con/pbuf_reg[7]_0[0]
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.947     2.075    tx_con/CLK
    SLICE_X4Y108         FDRE                                         r  tx_con/pbuf_reg[0]/C
                         clock pessimism             -0.482     1.593    
    SLICE_X4Y108         FDRE (Hold_fdre_C_D)         0.046     1.639    tx_con/pbuf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 echo_module2/receiver/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/receiver/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.557     1.440    echo_module2/receiver/CLK
    SLICE_X41Y85         FDRE                                         r  echo_module2/receiver/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  echo_module2/receiver/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.124     1.705    echo_module2/receiver/shift_reg[2]
    SLICE_X41Y86         FDRE                                         r  echo_module2/receiver/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.826     1.953    echo_module2/receiver/CLK
    SLICE_X41Y86         FDRE                                         r  echo_module2/receiver/shift_reg_reg[1]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.070     1.525    echo_module2/receiver/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 echo_module2/key_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            echo_module2/transmit_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.555     1.438    echo_module2/CLK
    SLICE_X36Y82         FDRE                                         r  echo_module2/key_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  echo_module2/key_char_reg[0]/Q
                         net (fo=3, routed)           0.115     1.694    echo_module2/key_char[0]
    SLICE_X38Y81         FDRE                                         r  echo_module2/transmit_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.820     1.948    echo_module2/CLK
    SLICE_X38Y81         FDRE                                         r  echo_module2/transmit_data_reg[0]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.059     1.510    echo_module2/transmit_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   CLK50MHZ_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y82   echo_module2/caps_lock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y82   echo_module2/key_char_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y83   echo_module2/key_char_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y82   echo_module2/key_char_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y83   echo_module2/key_char_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y82   echo_module2/key_char_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y83   echo_module2/key_char_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y83   echo_module2/key_char_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   get_tx/cd_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   get_tx/cd_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   get_tx/cd_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y110   get_tx/cd_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   get_tx/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   get_tx/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   get_tx/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   get_tx/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   start_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   tx_con/tstart_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y82   echo_module2/caps_lock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y82   echo_module2/caps_lock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y82   echo_module2/key_char_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y82   echo_module2/key_char_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y83   echo_module2/key_char_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y82   echo_module2/key_char_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y82   echo_module2/key_char_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y83   echo_module2/key_char_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y82   echo_module2/key_char_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y82   echo_module2/key_char_reg[4]/C



