<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1747</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1747-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1747.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;36-63</p>
<p style="position:absolute;top:47px;left:685px;white-space:nowrap" class="ft01">INTEL¬Æ&#160;PROCESSOR TRACE</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">36.5.2&#160;</p>
<p style="position:absolute;top:98px;left:149px;white-space:nowrap" class="ft02">Managing Trace Packet&#160;Generation Across VMX Transitions</p>
<p style="position:absolute;top:127px;left:69px;white-space:nowrap" class="ft06">In&#160;tracing&#160;scenarios&#160;that collect packets&#160;for both&#160;VMX&#160;root operation&#160;and VMX non-root operation,&#160;a&#160;host executive&#160;<br/>can&#160;manage the&#160;MSRs associated&#160;with trace packet&#160;generation directly.&#160;The states of these MSRs&#160;need&#160;not&#160;be&#160;<br/>modified&#160;using MSR load list&#160;or MSR&#160;save list across&#160;VMX transitions.<br/>For tracing scenarios&#160;that collect only&#160;packets within either&#160;VMX&#160;root operation or&#160;VMX non-root operation,&#160;the&#160;<br/>VMM can&#160;use&#160;the&#160;MSR load&#160;list and/or MSR save&#160;list&#160;to toggle&#160;IA32_RTIT_CTL.TraceEn.</p>
<p style="position:absolute;top:244px;left:69px;white-space:nowrap" class="ft04">36.5.2.1 &#160;&#160;System-Wide Tracing</p>
<p style="position:absolute;top:271px;left:69px;white-space:nowrap" class="ft06">When a&#160;host&#160;or VMM configures&#160;Intel PT to&#160;collect trace packets&#160;of&#160;the entire&#160;system,&#160;it can leave the&#160;VMCS controls&#160;<br/>clear to&#160;allow VMX-specific&#160;packets to&#160;provide information&#160;across VMX transitions. MSR load list&#160;is not&#160;used&#160;across&#160;<br/>VM exits&#160;or&#160;VM entries, nor&#160;is VM-exit MSR&#160;save&#160;list.<br/>The&#160;decoder will desire&#160;to identify&#160;the occurrence&#160;of VMX&#160;transitions.&#160;The&#160;packets of interests to&#160;a decoder&#160;are&#160;<br/>shown&#160;<a href="o_fe12b1e2a880e0ce-1747.html">in Table 36-47.</a></p>
<p style="position:absolute;top:754px;left:69px;white-space:nowrap" class="ft06">Since the&#160;packet suppression controls&#160;are cleared,&#160;the&#160;VMCS&#160;packet will&#160;be&#160;included&#160;in all&#160;PSB+ for this&#160;usage&#160;<br/>scenario.&#160;Thus the decoder&#160;can distinguish the&#160;execution&#160;context of&#160;different VMs. Additionally, it&#160;will&#160;be&#160;generated&#160;<br/>on VMPTRLD.&#160;Thus the&#160;decoder can&#160;distinguish the execution&#160;context&#160;of different&#160;VMs.<br/>When the&#160;host VMM configures a system&#160;to collect trace&#160;packets in this scenario,&#160;it should&#160;emulate&#160;CPUID to report&#160;<br/>CPUID.(EAX=07H,&#160;ECX=0):EBX[bit 26] with 0&#160;to guests,&#160;indicating&#160;to guests that Intel PT is&#160;not&#160;available.</p>
<p style="position:absolute;top:861px;left:69px;white-space:nowrap" class="ft05">VMX&#160;TSC&#160;Manipulation</p>
<p style="position:absolute;top:886px;left:69px;white-space:nowrap" class="ft06">The&#160;TSC packets&#160;generated&#160;while&#160;in VMX non-root operation will include&#160;any&#160;changes resulting from the&#160;use of a&#160;<br/>VMM‚Äôs use of the TSC offsetting or&#160;TSC scaling VMCS contro<a href="˛ˇ">l (see Chapter 25,&#160;‚ÄúVMX&#160;Non-Root&#160;Operation‚Äù). In this</a>&#160;<br/>system-wide usage model,&#160;the decoder&#160;may need&#160;to&#160;account for the&#160;effect of per-VM adjustments in&#160;the TSC&#160;<br/>packets generated in&#160;VMX non-root operation and&#160;the&#160;absence of TSC adjustments in&#160;TSC&#160;packets&#160;generated in&#160;<br/>VMX root operation.&#160;The&#160;VMM can&#160;supply this&#160;information to&#160;the decoder.</p>
<p style="position:absolute;top:996px;left:69px;white-space:nowrap" class="ft04">36.5.2.2 &#160;&#160;Host-Only&#160;Tracing</p>
<p style="position:absolute;top:1023px;left:69px;white-space:nowrap" class="ft06">When&#160;trace&#160;packets in&#160;VMX non-root operation are not&#160;desired,&#160;the&#160;VMM&#160;can use&#160;VM-entry MSR load list&#160;with&#160;<br/>IA32_RTIT_CTL.TraceEn=0 to disable&#160;trace packet generation in guests,&#160;set&#160;IA32_RTIT_CTL.TraceEn=1&#160;via&#160;VM-<br/>exit MSR&#160;load list.</p>
<p style="position:absolute;top:373px;left:240px;white-space:nowrap" class="ft05">Table 36-47.&#160;Packets on&#160;VMX Transitions&#160;(System-Wide&#160;Tracing)</p>
<p style="position:absolute;top:398px;left:92px;white-space:nowrap" class="ft03">Event</p>
<p style="position:absolute;top:398px;left:197px;white-space:nowrap" class="ft03">Packets Description</p>
<p style="position:absolute;top:422px;left:75px;white-space:nowrap" class="ft03">VM&#160;exit</p>
<p style="position:absolute;top:422px;left:156px;white-space:nowrap" class="ft03">FUP(GuestIP)</p>
<p style="position:absolute;top:422px;left:297px;white-space:nowrap" class="ft03">The FUP&#160;indicates at&#160;which&#160;point&#160;in&#160;the&#160;guest flow&#160;the&#160;VM&#160;exit occurred. This is&#160;important,&#160;</p>
<p style="position:absolute;top:438px;left:297px;white-space:nowrap" class="ft03">since&#160;VM&#160;exit can be&#160;an&#160;asynchronous&#160;event.&#160;The IP will match that&#160;written into&#160;the VMCS.</p>
<p style="position:absolute;top:462px;left:156px;white-space:nowrap" class="ft03">PIP(HostCR3,&#160;NR=0)</p>
<p style="position:absolute;top:462px;left:297px;white-space:nowrap" class="ft03">The&#160;PIP&#160;packet&#160;provides&#160;the&#160;new&#160;host&#160;CR3&#160;value,&#160;as&#160;well&#160;as&#160;indication&#160;that&#160;the&#160;logical&#160;processor&#160;</p>
<p style="position:absolute;top:479px;left:297px;white-space:nowrap" class="ft03">is&#160;entering&#160;VMX root&#160;operation.&#160;This allows the decoder to&#160;identify the change of&#160;executing&#160;</p>
<p style="position:absolute;top:495px;left:297px;white-space:nowrap" class="ft03">context from guest to&#160;host&#160;and load the appropriate&#160;set of&#160;binaries to&#160;continue&#160;decode.</p>
<p style="position:absolute;top:519px;left:156px;white-space:nowrap" class="ft03">TIP(HostIP)</p>
<p style="position:absolute;top:519px;left:297px;white-space:nowrap" class="ft03">The&#160;TIP indicates the&#160;destination IP,&#160;the&#160;IP of&#160;the first instruction to&#160;be&#160;executed&#160;in&#160;VMX root&#160;</p>
<p style="position:absolute;top:536px;left:297px;white-space:nowrap" class="ft08">operation.<br/>Note, this&#160;packet&#160;could be&#160;preceded&#160;by&#160;a MODE.Exec packet&#160;(<a href="o_fe12b1e2a880e0ce-1730.html">Section 36.4.2.8</a>). This is&#160;</p>
<p style="position:absolute;top:573px;left:297px;white-space:nowrap" class="ft03">generated only in&#160;cases&#160;where CS.D or&#160;(CS.L &amp; EFER.LMA) change&#160;during the transition.</p>
<p style="position:absolute;top:597px;left:75px;white-space:nowrap" class="ft03">VM entry</p>
<p style="position:absolute;top:597px;left:156px;white-space:nowrap" class="ft03">PIP(GuestCR3, NR=1)</p>
<p style="position:absolute;top:597px;left:297px;white-space:nowrap" class="ft03">The PIP packet&#160;provides the new&#160;guest&#160;CR3 value,&#160;as well&#160;as indication&#160;that&#160;the&#160;logical&#160;</p>
<p style="position:absolute;top:614px;left:297px;white-space:nowrap" class="ft03">processor&#160;is entering&#160;VMX non-root&#160;operation.&#160;This allows the decoder to&#160;identify&#160;the change&#160;</p>
<p style="position:absolute;top:630px;left:297px;white-space:nowrap" class="ft03">of&#160;executing context from host&#160;to&#160;guest and load&#160;the appropriate set of&#160;binaries to&#160;continue&#160;</p>
<p style="position:absolute;top:647px;left:297px;white-space:nowrap" class="ft03">decode.</p>
<p style="position:absolute;top:671px;left:156px;white-space:nowrap" class="ft03">TIP(GuestIP)</p>
<p style="position:absolute;top:671px;left:297px;white-space:nowrap" class="ft03">The TIP indicates the&#160;destination&#160;IP, the IP&#160;of&#160;the first instruction to&#160;be&#160;executed&#160;in&#160;VMX non-</p>
<p style="position:absolute;top:687px;left:297px;white-space:nowrap" class="ft08">root&#160;operation.&#160;This should match the IP value&#160;read&#160;out from the VMCS.<br/>Note, this&#160;packet&#160;could be&#160;preceded&#160;by&#160;a MODE.Exec packet&#160;(<a href="o_fe12b1e2a880e0ce-1730.html">Section 36.4.2.8</a>). This is&#160;</p>
<p style="position:absolute;top:725px;left:297px;white-space:nowrap" class="ft03">generated only in&#160;cases&#160;where CS.D or&#160;(CS.L &amp; EFER.LMA) change&#160;during the transition.</p>
</div>
</body>
</html>
