WARNING:sim:991 - The project IP instance 'pmem' for IP 'Block Memory Generator
   v7.1' was generated with a different version of the IP than is currently in
   the IP Catalog. It was originally generated using IP with the packaged
   timestamp '2012-03-28+15:19'; the IP in the current catalog has a different
   packaged timestamp '2012-05-01+17:17'. This mismatch is due to changes made
   to the IP in the user repositories. It may affect some functionality of the
   IP, if there are differences between these two versions of the IP.
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Unable to find C:\Tito\Facultad\Arquitecturas de las computadoras\Tp
ERROR:sim -    Final\PracticoFinal_MIPS\programa.coe
ERROR:sim -    Coregen is looking for C:\Tito\Facultad\Arquitecturas de las
   computadoras\Tp
ERROR:sim -    Final\PracticoFinal_MIPS\programa.coe
ERROR:sim - Unable to find C:\Tito\Facultad\Arquitecturas de las computadoras\Tp
ERROR:sim -    Final\PracticoFinal_MIPS\programa.coe
ERROR:sim -    Coregen is looking for C:\Tito\Facultad\Arquitecturas de las
   computadoras\Tp
ERROR:sim -    Final\PracticoFinal_MIPS\programa.coe
ERROR:sim - An invalid core configuration has been detected during
ERROR:sim -    Customization. Core parameters will be reset to their default
   values.
WARNING:sim - A core named 'blk_mem_gen_v7_1' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'blk_mem_gen_v7_1'...
WARNING:sim - A core named 'blk_mem_gen_v7_1' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'blk_mem_gen_v7_1'...
Delivering associated files for 'blk_mem_gen_v7_1'...
Delivering EJava files for 'blk_mem_gen_v7_1'...
Generating implementation netlist for 'blk_mem_gen_v7_1'...
INFO:sim - Pre-processing HDL files for 'blk_mem_gen_v7_1'...
Running synthesis for 'blk_mem_gen_v7_1'
Running ngcbuild...
Writing VEO instantiation template for 'blk_mem_gen_v7_1'...
Writing Verilog behavioral simulation model for 'blk_mem_gen_v7_1'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'blk_mem_gen_v7_1'...
Generating metadata file...
Generating ISE project...
XCO file found: blk_mem_gen_v7_1.xco
XMDF file found: blk_mem_gen_v7_1_xmdf.tcl
Adding C:/Users/aaquaran/Desktop/tito/Facu/Arquitectura de Computadoras/Tp
Final/Trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/blk_mem_gen_v7_1.asy
-view all -origin_type imported
Adding C:/Users/aaquaran/Desktop/tito/Facu/Arquitectura de Computadoras/Tp
Final/Trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/blk_mem_gen_v7_1.ngc
-view all -origin_type created
Checking file "C:/Users/aaquaran/Desktop/tito/Facu/Arquitectura de
Computadoras/Tp
Final/Trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/blk_mem_gen_v7_1.ngc" for
project device match ...
File "C:/Users/aaquaran/Desktop/tito/Facu/Arquitectura de Computadoras/Tp
Final/Trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/blk_mem_gen_v7_1.ngc"
device information matches project device.
Adding C:/Users/aaquaran/Desktop/tito/Facu/Arquitectura de Computadoras/Tp
Final/Trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/blk_mem_gen_v7_1.sym
-view all -origin_type imported
Adding C:/Users/aaquaran/Desktop/tito/Facu/Arquitectura de Computadoras/Tp
Final/Trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/blk_mem_gen_v7_1.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/aaquaran/Desktop/tito/Facu/Arquitectura de Computadoras/Tp
   Final/Trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/blk_mem_gen_v7_1.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/aaquaran/Desktop/tito/Facu/Arquitectura de Computadoras/Tp
Final/Trunk/PracticoFinal_MIPS/MIPS/ipcore_dir/tmp/_cg/blk_mem_gen_v7_1.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/blk_mem_gen_v7_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'pmem'.
