# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../systolic_mm.srcs/sources_1/new/madd_pe.v" \
"../../../../systolic_mm.srcs/sources_1/new/mm4x4.v" \
"../../../../systolic_mm.srcs/sources_1/new/ram_buf.v" \
"../../../../systolic_mm.srcs/sim_1/new/mm4x4_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
