# VerilogProjects
I post whatever examples or projects I have tried while learning RTL Design using Verilog
