Protel Design System Design Rule Check
PCB File : E:\信号机单板测试\单板测试\硬件\V1.0\L50T-TEST.PcbDoc
Date     : 2017/5/31
Time     : 15:24:47

Processing Rule : Clearance Constraint (Gap=100mil) (InNetClass('220')),(InNetClass('220'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=7mil) (InComponent('U3')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=30mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=40mil) (InNet('PG')),(InNet('DGND'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=236.22mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=2000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 0
Time Elapsed        : 00:00:13