# MACE-AI-Hardware-Accelrator
Parallelizing the MACE architecture for speedup upto 100x compared to DFT simulations


# References
https://github.com/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU
