[06/22 21:43:37      0s] 
[06/22 21:43:37      0s] Cadence Innovus(TM) Implementation System.
[06/22 21:43:37      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/22 21:43:37      0s] 
[06/22 21:43:37      0s] Version:	v23.14-s088_1, built Fri Feb 28 12:25:44 PST 2025
[06/22 21:43:37      0s] Options:	
[06/22 21:43:37      0s] Date:		Sun Jun 22 21:43:37 2025
[06/22 21:43:37      0s] Host:		exotic-rhel (x86_64 w/Linux 4.18.0-553.56.1.el8_10.x86_64) (1core*2cpus*Intel(R) Core(TM) i5-5300U CPU @ 2.30GHz 3072KB)
[06/22 21:43:37      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[06/22 21:43:37      0s] 
[06/22 21:43:37      0s] License:
[06/22 21:43:48      1s] 		[21:43:48.304562] Configured Lic search path (23.02-s006): /run/media/exotic/Cadence/Installed/license/license_x.dat:/run/media/exotic/Cadence/Installed/license/license_mentors.dat

[06/22 21:43:49      1s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[06/22 21:43:49      1s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/22 21:44:59    106s] Memory management switch to non-aggressive memory release mode.
[06/22 21:44:59    106s] 
[06/22 21:44:59    106s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[06/22 21:44:59    106s] 
[06/22 21:45:07    111s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.14-s088_1 (64bit) 02/28/2025 12:25 (Linux 3.10.0-693.el7.x86_64)
[06/22 21:45:19    119s] @(#)CDS: NanoRoute 23.14-s088_1 NR250219-0822/23_14-UB (database version 18.20.661) {superthreading v2.20}
[06/22 21:45:19    119s] @(#)CDS: AAE 23.14-s018 (64bit) 02/28/2025 (Linux 3.10.0-693.el7.x86_64)
[06/22 21:45:19    119s] @(#)CDS: CTE 23.14-s036_1 () Feb 22 2025 01:17:26 ( )
[06/22 21:45:19    119s] @(#)CDS: SYNTECH 23.14-s010_1 () Feb 19 2025 23:56:49 ( )
[06/22 21:45:19    119s] @(#)CDS: CPE v23.14-s082
[06/22 21:45:19    119s] @(#)CDS: IQuantus/TQuantus 23.1.1-s336 (64bit) Mon Jan 20 22:11:00 PST 2025 (Linux 3.10.0-693.el7.x86_64)
[06/22 21:45:19    119s] @(#)CDS: OA 22.61-p020 Fri Nov  1 12:14:48 2024
[06/22 21:45:19    119s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[06/22 21:45:19    119s] @(#)CDS: RCDB 11.15.0
[06/22 21:45:19    119s] @(#)CDS: STYLUS 23.16-e002_1 (01/09/2025 16:47 PST)
[06/22 21:45:19    119s] @(#)CDS: IntegrityPlanner-23.14-17034 (23.14) (2025-02-20 15:50:05+0800)
[06/22 21:45:19    119s] @(#)CDS: SYNTHESIS_ENGINE 23.14-s090
[06/22 21:45:19    119s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12717_95ae4c97-ff9d-4e4d-8bb7-f2b400c3fbba_exotic-rhel_exotic_eicwwp.

[06/22 21:45:20    119s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[06/22 21:45:29    125s] Info: Process UID = 12717 / 95ae4c97-ff9d-4e4d-8bb7-f2b400c3fbba / x8npWjchrg
[06/22 21:45:29    125s] 
[06/22 21:45:29    125s] **INFO:  MMMC transition support version v31-84 
[06/22 21:45:29    125s] 
[06/22 21:45:29    125s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/22 21:45:29    125s] <CMD> suppressMessage ENCEXT-2799
[06/22 21:45:30    125s] <CMD> getVersion
[06/22 21:45:30    125s] <CMD> getVersion
[06/22 21:45:33    126s] <CMD> getVersion
[06/22 21:45:38    126s] [INFO] Loading PVS 24.10 fill procedures
[06/22 21:45:39    126s] <CMD> win
[06/22 21:46:15    131s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[06/22 21:46:15    131s] <CMD> set ::dft::debug_attribute 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_constraint_efficient_block_write_sdc 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_constraint_enable_improved_timing_update_flow 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_constraint_improve_collection_hash_function 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_constraint_performance_statistics_precision 2
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_efficient_set_timing_derate 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_backward_compatible_arrival_mode 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_backward_compatible_parallel_arcs 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_diskcaching_io_performance 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_dump_reset_clock 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_eco_group_based_worst_path 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_efficient_clocks_collection 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_efficient_get_lib_objects 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_efficient_hier_obj 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_efficient_save_mode 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_ignore_group_path_from_sdc 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_input_port_path_group_tag 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_input_port_path_group_tag 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_new_hierarchical_startpoints 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_enable_view_pruning_enhancements 4
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_is_imm_info_cached 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_latch_period_based_threshold 0.0001
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_disable_calculate_arrival_assert 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_enable_efficient_float_to_string_converter 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_enable_mtiohandler_efficient_register 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_enable_multithread_drv_reporting 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
[06/22 21:46:15    131s] <CMD> set dbgDualViewAwareXTree 1
[06/22 21:46:15    131s] <CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
[06/22 21:46:15    131s] <CMD> set defHierChar /
[06/22 21:46:15    131s] <CMD> set distributed_client_message_echo 1
[06/22 21:46:15    131s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[06/22 21:46:15    131s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[06/22 21:46:15    131s] <CMD> set enc_before_startup_file 0
[06/22 21:46:15    131s] <CMD> set enc_check_rename_command_name 1
[06/22 21:46:15    131s] <CMD> set enc_enable_print_mode_command_reset_options 1
[06/22 21:46:15    131s] <CMD> set init_design_settop 0
[06/22 21:46:15    131s] <CMD> set init_gnd_net {VSS iovss vss}
[06/22 21:46:15    131s] <CMD> set init_lef_file {../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef}
[06/22 21:46:15    131s] <CMD> set init_mmmc_file Fabric_MMMC.view
[06/22 21:46:15    131s] <CMD> set init_pwr_net {VDD iovdd vdd}
[06/22 21:46:15    131s] <CMD> set init_verilog SRC/fabric_netlists.v
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set latch_time_borrow_mode max_borrow
[06/22 21:46:15    131s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
[06/22 21:46:15    131s] <CMD> set pegDefaultResScaleFactor 1
[06/22 21:46:15    131s] <CMD> set pegDetailResScaleFactor 1
[06/22 21:46:15    131s] <CMD> set pegEnableDualViewForTQuantus 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[06/22 21:46:15    131s] <CMD> set spgUnflattenIlmInCheckPlace 2
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_aocv_efficient_accurate_mode 1
[06/22 21:46:15    131s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> suppressMessage -silent GLOBAL-100
[06/22 21:46:15    131s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/22 21:46:15    131s] **WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> suppressMessage -silent GLOBAL-100
[06/22 21:46:15    131s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/22 21:46:15    131s] <CMD> set timing_aocv_enable_gba_combine_launch_capture 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_clock_root_frequency_compatibility 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_constraint_efficient_lib_pin 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_constraint_enable_add_brackets_name 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_constraint_enable_efficient_all_register_flow 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_constraint_enable_efficient_mode 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_constraint_enable_efficient_timing_update 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_constraint_enable_multi_thread_timing_update 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_disable_backward_compatible_save_restore_flow 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_disable_efficient_derate_mode 1
[06/22 21:46:15    131s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> suppressMessage -silent GLOBAL-100
[06/22 21:46:15    131s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/22 21:46:15    131s] **WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> suppressMessage -silent GLOBAL-100
[06/22 21:46:15    131s] <CMD> unsuppressMessage -silent GLOBAL-100
[06/22 21:46:15    131s] <CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[06/22 21:46:15    131s] <CMD> set timing_enable_backward_compatible_mmmc_mode 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_enable_efficient_unconstrained_report_timing 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_enable_multi_threaded_reporting 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_enable_new_power_view_mode 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_enable_view_based_tlatch_mode 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_enable_warning_on_partially_search_failure 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_extract_model_clock_style_backward_compatible 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_extract_model_disable_3d_arcs 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_extract_model_improved_waveform_cache 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_extract_model_internal_power_ground_rails 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_extract_model_invalidate_auto_validation 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_extract_model_validate_unconstrained_paths 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_extract_model_write_asymmetric_lvf 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
[06/22 21:46:15    131s] <CMD> set timing_library_ca_derate_data_consistency 0
[06/22 21:46:15    131s] <CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
[06/22 21:46:15    131s] <CMD> set timing_library_refactor_db_arc_processing 1
[06/22 21:46:15    131s] <CMD> set timing_library_refactor_db_arc_processing3 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_path_based_enable_high_slack_threshold 1e+30
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_path_based_override_distance 1e+30
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_pba_coverage_mode_depth_limit 10
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_backward_compatible_to_adjust 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_enable_eco_socv_derating_guardband 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_enable_efficient_collection_handling 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_enable_efficient_cone_marking 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_enable_improved_drv_reporting 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_enable_variable_verbose_fields 0
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_latch_analysis_compatibility 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_path_collection_ignore_unsupported_argument 1
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> get_message -id GLOBAL-100 -suppress
[06/22 21:46:15    131s] <CMD> set timing_report_property_is_clock_new_flow_efficient 0
[06/22 21:46:15    131s] <CMD> set defStreamOutCheckUncolored false
[06/22 21:46:15    131s] <CMD> set init_lef_check_antenna 1
[06/22 21:46:15    131s] <CMD> set init_verilog_tolerate_port_mismatch 0
[06/22 21:46:15    131s] <CMD> set lefdefInputCheckColoredShape 0
[06/22 21:46:15    131s] <CMD> set load_netlist_ignore_undefined_cell 1
[06/22 21:46:15    131s] <CMD> init_design
[06/22 21:46:16    131s] #% Begin Load MMMC data ... (date=06/22 21:46:16, mem=1719.5M)
[06/22 21:46:16    131s] #% End Load MMMC data ... (date=06/22 21:46:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1719.9M, current mem=1719.9M)
[06/22 21:46:16    131s] 
[06/22 21:46:16    131s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef ...
[06/22 21:46:17    131s] 
[06/22 21:46:17    131s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef ...
[06/22 21:46:17    131s] Set DBUPerIGU to M1 pitch 480.
[06/22 21:46:17    131s] 
[06/22 21:46:17    131s] Loading LEF file ../../ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef ...
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'padres' in macro 'sg13g2_IOPadAnalog' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadInOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut30mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut16mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'c2p_en' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'sg13g2_IOPadTriOut4mA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-200' for more detail.
[06/22 21:46:17    131s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/22 21:46:17    131s] To increase the message display limit, refer to the product command reference manual.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut30mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut16mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadOut4mA' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'p2c' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    131s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'sg13g2_IOPadIn' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/22 21:46:17    131s] Type 'man IMPLF-201' for more detail.
[06/22 21:46:17    132s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[06/22 21:46:17    132s] Loading view definition file from Fabric_MMMC.view
[06/22 21:46:18    132s] Reading MAX_TIMING timing library '/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib' ...
[06/22 21:46:21    133s] Read 78 cells in library 'sg13g2_stdcell_slow_1p35V_125C' 
[06/22 21:46:21    133s] Reading MIN_TIMING timing library '/run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib' ...
[06/22 21:46:23    133s] Read 78 cells in library 'sg13g2_stdcell_fast_1p32V_m40C' 
[06/22 21:46:23    134s] Ending "PreSetAnalysisView" (total cpu=0:00:02.0, real=0:00:05.0, peak res=1719.9M, current mem=1572.3M)
[06/22 21:46:23    134s] *** End library_loading (cpu=0.03min, real=0.10min, mem=74.5M, fe_cpu=2.28min, fe_real=2.77min, fe_mem=1881.8M) ***
[06/22 21:46:24    134s] #% Begin Load netlist data ... (date=06/22 21:46:23, mem=1571.3M)
[06/22 21:46:24    134s] *** Begin netlist parsing (mem=1881.8M) ***
[06/22 21:46:24    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[06/22 21:46:24    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:24    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xor2_1' is defined in LEF but not in the timing library.
[06/22 21:46:24    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_xnor2_1' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tielo' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_tiehi' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_slgcp_1' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sighold' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_sdfbbp_1' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_2' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or4_1' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'sg13g2_or3_2' is defined in LEF but not in the timing library.
[06/22 21:46:25    134s] Type 'man IMPVL-159' for more detail.
[06/22 21:46:25    134s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/22 21:46:25    134s] To increase the message display limit, refer to the product command reference manual.
[06/22 21:46:25    134s] Created 78 new cells from 2 timing libraries.
[06/22 21:46:25    134s] Reading netlist ...
[06/22 21:46:25    134s] Backslashed names will retain backslash and a trailing blank character.
[06/22 21:46:26    134s] Reading verilog netlist 'SRC/fabric_netlists.v'
[06/22 21:46:27    134s] 
[06/22 21:46:27    134s] *** Memory Usage v#2 (Current mem = 1881.805M, initial mem = 839.773M) ***
[06/22 21:46:27    134s] *** End netlist parsing (cpu=0:00:00.6, real=0:00:03.0, mem=1881.8M) ***
[06/22 21:46:27    134s] #% End Load netlist data ... (date=06/22 21:46:27, total cpu=0:00:00.7, real=0:00:03.0, peak res=1580.7M, current mem=1580.7M)
[06/22 21:46:27    134s] Ignoring unreferenced cell dffr1.
[06/22 21:46:27    134s] Warning: The top level cell is ambiguous.
[06/22 21:46:27    134s] Setting top level cell to be fpga_top.
[06/22 21:46:30    136s] Hooked 156 DB cells to tlib cells.
[06/22 21:46:30    136s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1590.8M, current mem=1590.8M)
[06/22 21:46:30    136s] Starting recursive module instantiation check.
[06/22 21:46:30    136s] No recursion found.
[06/22 21:46:30    136s] Building hierarchical netlist for Cell fpga_top ...
[06/22 21:46:30    136s] ***** UseNewTieNetMode *****.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffsrq' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_2__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_0__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__2_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__0_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_io_mode_physical__iopad' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_clb' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_left' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_bottom' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_right' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_top' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_clb_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:46:33    137s] Type 'man IMPECO-560' for more detail.
[06/22 21:46:33    137s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[06/22 21:46:33    137s] To increase the message display limit, refer to the product command reference manual.
[06/22 21:46:33    137s] *** Netlist is NOT unique.
[06/22 21:46:34    137s] Setting Std. cell height to 3780 DBU (smallest netlist inst).
[06/22 21:46:34    137s] ** info: there are 240 modules.
[06/22 21:46:34    137s] ** info: there are 50221 stdCell insts.
[06/22 21:46:34    137s] ** info: there are 50221 stdCell insts with at least one signal pin.
[06/22 21:46:34    137s] ** info: there are 71 Pad insts.
[06/22 21:46:35    138s] 
[06/22 21:46:35    138s] *** Memory Usage v#2 (Current mem = 1945.305M, initial mem = 839.773M) ***
[06/22 21:46:36    138s] Initializing I/O assignment ...
[06/22 21:46:36    138s] Adjusting Core to Bottom to: 0.1800.
[06/22 21:46:36    138s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/22 21:46:36    138s] Type 'man IMPFP-3961' for more detail.
[06/22 21:46:36    138s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/22 21:46:36    138s] Start create_tracks
[06/22 21:46:36    138s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/22 21:46:47    141s] Extraction setup Started for TopCell fpga_top 
[06/22 21:46:47    141s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/22 21:46:47    141s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2773' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2773' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 20 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 2.2 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[06/22 21:46:47    141s] Type 'man IMPEXT-2776' for more detail.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.135 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.103 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0145 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[06/22 21:46:47    141s] Summary of Active RC-Corners : 
[06/22 21:46:47    141s]  
[06/22 21:46:47    141s]  Analysis View: WORST_CASE
[06/22 21:46:47    141s]     RC-Corner Name        : RC_BEST
[06/22 21:46:47    141s]     RC-Corner Index       : 0
[06/22 21:46:47    141s]     RC-Corner Temperature : 40 Celsius
[06/22 21:46:47    141s]     RC-Corner Cap Table   : ''
[06/22 21:46:47    141s]     RC-Corner PreRoute Res Factor         : 1
[06/22 21:46:47    141s]     RC-Corner PreRoute Cap Factor         : 1
[06/22 21:46:47    141s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/22 21:46:47    141s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/22 21:46:47    141s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/22 21:46:47    141s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/22 21:46:47    141s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/22 21:46:47    141s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/22 21:46:47    141s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/22 21:46:47    141s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/22 21:46:47    141s]  
[06/22 21:46:47    141s]  Analysis View: Best_CASE
[06/22 21:46:47    141s]     RC-Corner Name        : RC_WORST
[06/22 21:46:47    141s]     RC-Corner Index       : 1
[06/22 21:46:47    141s]     RC-Corner Temperature : 125 Celsius
[06/22 21:46:47    141s]     RC-Corner Cap Table   : ''
[06/22 21:46:47    141s]     RC-Corner PreRoute Res Factor         : 1
[06/22 21:46:47    141s]     RC-Corner PreRoute Cap Factor         : 1
[06/22 21:46:47    141s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/22 21:46:47    141s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/22 21:46:47    141s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/22 21:46:47    141s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[06/22 21:46:47    141s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[06/22 21:46:47    141s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/22 21:46:47    141s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/22 21:46:47    141s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/22 21:46:47    141s] eee: RC Grid memory allocated = 201348 (47 X 51 X 7 X 12b)
[06/22 21:46:47    141s] Updating RC Grid density data for preRoute extraction ...
[06/22 21:46:47    141s] eee: pegSigSF=1.070000
[06/22 21:46:47    141s] Initializing multi-corner resistance tables ...
[06/22 21:46:48    141s] eee: Grid unit RC data computation started
[06/22 21:46:48    141s] eee: Grid unit RC data computation completed
[06/22 21:46:48    141s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/22 21:46:48    141s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/22 21:46:48    141s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/22 21:46:48    141s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/22 21:46:48    141s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/22 21:46:48    141s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/22 21:46:48    141s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/22 21:46:48    141s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 21:46:48    141s] eee: LAM-FP: thresh=1 ; dimX=4095.238095 ; dimY=4476.190476 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/22 21:46:48    141s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/22 21:46:48    141s] eee: NetCapCache creation started. (Current Mem: 2106.000M) 
[06/22 21:46:48    141s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2106.000M) 
[06/22 21:46:48    141s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1720.000000, 1880.000000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (46 X 50)
[06/22 21:46:48    141s] eee: Metal Layers Info:
[06/22 21:46:48    141s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 21:46:48    141s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/22 21:46:48    141s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 21:46:48    141s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/22 21:46:48    141s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 21:46:48    141s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 21:46:48    141s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 21:46:48    141s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 21:46:48    141s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/22 21:46:48    141s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/22 21:46:48    141s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 21:46:48    141s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/22 21:46:48    141s] eee: +-----------------------NDR Info-----------------------+
[06/22 21:46:48    141s] eee: NDR Count = 0, Fake NDR = 0
[06/22 21:46:48    141s] *Info: initialize multi-corner CTS.
[06/22 21:46:48    141s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1902.2M, current mem=1652.7M)
[06/22 21:46:53    142s] Reading timing constraints file 'SDC/cbx_1__0_.sdc' ...
[06/22 21:46:53    143s] Current (total cpu=0:02:26, real=0:03:16, peak res=1975.7M, current mem=1975.7M)
[06/22 21:46:53    143s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__0_.sdc, Line 13).
[06/22 21:46:53    143s] 
[06/22 21:46:54    143s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__0_.sdc completed, with 1 WARNING
[06/22 21:46:54    143s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2001.0M, current mem=2001.0M)
[06/22 21:46:54    143s] Current (total cpu=0:02:26, real=0:03:17, peak res=2001.0M, current mem=2001.0M)
[06/22 21:46:54    143s] Reading timing constraints file 'SDC/cbx_1__1_.sdc' ...
[06/22 21:46:54    143s] Current (total cpu=0:02:27, real=0:03:17, peak res=2001.0M, current mem=2001.0M)
[06/22 21:46:54    143s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__1_.sdc, Line 13).
[06/22 21:46:54    143s] 
[06/22 21:46:54    143s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__1_.sdc completed, with 1 WARNING
[06/22 21:46:55    143s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2001.1M, current mem=1999.7M)
[06/22 21:46:55    143s] Current (total cpu=0:02:27, real=0:03:18, peak res=2001.1M, current mem=1999.7M)
[06/22 21:46:55    143s] Reading timing constraints file 'SDC/cbx_1__2_.sdc' ...
[06/22 21:46:55    143s] Current (total cpu=0:02:27, real=0:03:18, peak res=2001.1M, current mem=1999.8M)
[06/22 21:46:55    143s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cbx_1__2_.sdc, Line 13).
[06/22 21:46:55    143s] 
[06/22 21:46:55    144s] INFO (CTE): Reading of timing constraints file SDC/cbx_1__2_.sdc completed, with 1 WARNING
[06/22 21:46:55    144s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2000.2M, current mem=2000.2M)
[06/22 21:46:55    144s] Current (total cpu=0:02:27, real=0:03:18, peak res=2001.1M, current mem=2000.2M)
[06/22 21:46:55    144s] Reading timing constraints file 'SDC/cby_0__1_.sdc' ...
[06/22 21:46:55    144s] Current (total cpu=0:02:27, real=0:03:18, peak res=2001.1M, current mem=2000.2M)
[06/22 21:46:55    144s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_0__1_.sdc, Line 13).
[06/22 21:46:55    144s] 
[06/22 21:46:56    144s] INFO (CTE): Reading of timing constraints file SDC/cby_0__1_.sdc completed, with 1 WARNING
[06/22 21:46:56    144s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2000.9M, current mem=2000.9M)
[06/22 21:46:56    144s] Current (total cpu=0:02:28, real=0:03:19, peak res=2001.1M, current mem=2000.9M)
[06/22 21:46:56    144s] Reading timing constraints file 'SDC/cby_1__1_.sdc' ...
[06/22 21:46:56    144s] Current (total cpu=0:02:28, real=0:03:19, peak res=2001.1M, current mem=2000.9M)
[06/22 21:46:56    144s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_1__1_.sdc, Line 13).
[06/22 21:46:56    144s] 
[06/22 21:46:56    144s] INFO (CTE): Reading of timing constraints file SDC/cby_1__1_.sdc completed, with 1 WARNING
[06/22 21:46:56    145s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2001.4M, current mem=2001.4M)
[06/22 21:46:56    145s] Current (total cpu=0:02:28, real=0:03:19, peak res=2001.4M, current mem=2001.4M)
[06/22 21:46:56    145s] Reading timing constraints file 'SDC/cby_2__1_.sdc' ...
[06/22 21:46:56    145s] Current (total cpu=0:02:28, real=0:03:19, peak res=2001.4M, current mem=2001.4M)
[06/22 21:46:56    145s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/cby_2__1_.sdc, Line 13).
[06/22 21:46:56    145s] 
[06/22 21:46:56    145s] INFO (CTE): Reading of timing constraints file SDC/cby_2__1_.sdc completed, with 1 WARNING
[06/22 21:46:56    145s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2002.2M, current mem=2002.2M)
[06/22 21:46:57    145s] Current (total cpu=0:02:28, real=0:03:20, peak res=2002.2M, current mem=2002.2M)
[06/22 21:46:57    145s] Reading timing constraints file 'SDC/disable_configurable_memory_outputs.sdc' ...
[06/22 21:46:57    145s] Current (total cpu=0:02:29, real=0:03:20, peak res=2002.2M, current mem=2002.2M)
[06/22 21:47:01    149s] INFO (CTE): Constraints read successfully.
[06/22 21:47:01    149s] Ending "Constraint file reading stats" (total cpu=0:00:04.2, real=0:00:04.0, peak res=2012.0M, current mem=2012.0M)
[06/22 21:47:01    149s] Current (total cpu=0:02:33, real=0:03:24, peak res=2012.0M, current mem=2012.0M)
[06/22 21:47:01    149s] Reading timing constraints file 'SDC/disable_configure_ports.sdc' ...
[06/22 21:47:01    149s] Current (total cpu=0:02:33, real=0:03:24, peak res=2012.0M, current mem=2012.0M)
[06/22 21:47:03    150s] INFO (CTE): Constraints read successfully.
[06/22 21:47:03    151s] Ending "Constraint file reading stats" (total cpu=0:00:01.1, real=0:00:02.0, peak res=2015.0M, current mem=2015.0M)
[06/22 21:47:03    151s] Current (total cpu=0:02:34, real=0:03:26, peak res=2015.0M, current mem=2015.0M)
[06/22 21:47:03    151s] Reading timing constraints file 'SDC/disable_routing_multiplexer_outputs.sdc' ...
[06/22 21:47:03    151s] Current (total cpu=0:02:34, real=0:03:26, peak res=2015.1M, current mem=2015.1M)
[06/22 21:47:04    151s] INFO (CTE): Constraints read successfully.
[06/22 21:47:04    151s] Ending "Constraint file reading stats" (total cpu=0:00:00.5, real=0:00:01.0, peak res=2020.8M, current mem=2020.8M)
[06/22 21:47:04    151s] Current (total cpu=0:02:35, real=0:03:27, peak res=2020.8M, current mem=2020.8M)
[06/22 21:47:04    151s] Reading timing constraints file 'SDC/disable_sb_outputs.sdc' ...
[06/22 21:47:04    151s] Current (total cpu=0:02:35, real=0:03:27, peak res=2020.8M, current mem=2020.8M)
[06/22 21:47:04    152s] INFO (CTE): Constraints read successfully.
[06/22 21:47:04    152s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2021.2M, current mem=2021.2M)
[06/22 21:47:04    152s] Current (total cpu=0:02:35, real=0:03:27, peak res=2021.2M, current mem=2021.2M)
[06/22 21:47:04    152s] Reading timing constraints file 'SDC/global_ports.sdc' ...
[06/22 21:47:04    152s] Current (total cpu=0:02:35, real=0:03:27, peak res=2021.3M, current mem=2021.3M)
[06/22 21:47:04    152s] INFO (CTE): Constraints read successfully.
[06/22 21:47:04    152s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2021.5M, current mem=2016.0M)
[06/22 21:47:05    152s] Current (total cpu=0:02:35, real=0:03:28, peak res=2021.5M, current mem=2016.0M)
[06/22 21:47:05    152s] Reading timing constraints file 'SDC/logical_tile_clb_mode_clb_.sdc' ...
[06/22 21:47:05    152s] Current (total cpu=0:02:36, real=0:03:28, peak res=2021.5M, current mem=2016.0M)
[06/22 21:47:05    152s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_clb_.sdc, Line 13).
[06/22 21:47:05    152s] 
[06/22 21:47:15    162s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_clb_.sdc completed, with 1 WARNING
[06/22 21:47:16    162s] Ending "Constraint file reading stats" (total cpu=0:00:09.9, real=0:00:11.0, peak res=2017.6M, current mem=2017.6M)
[06/22 21:47:16    162s] Current (total cpu=0:02:46, real=0:03:39, peak res=2021.5M, current mem=2017.6M)
[06/22 21:47:16    162s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc' ...
[06/22 21:47:16    163s] Current (total cpu=0:02:46, real=0:03:39, peak res=2021.5M, current mem=2017.6M)
[06/22 21:47:16    163s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc, Line 13).
[06/22 21:47:16    163s] 
[06/22 21:47:16    163s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.sdc completed, with 1 WARNING
[06/22 21:47:17    163s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2017.9M, current mem=2017.9M)
[06/22 21:47:17    163s] Current (total cpu=0:02:47, real=0:03:40, peak res=2021.5M, current mem=2017.9M)
[06/22 21:47:17    163s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc' ...
[06/22 21:47:17    163s] Current (total cpu=0:02:47, real=0:03:40, peak res=2021.5M, current mem=2017.9M)
[06/22 21:47:17    163s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc, Line 13).
[06/22 21:47:17    163s] 
[06/22 21:47:17    163s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.sdc completed, with 1 WARNING
[06/22 21:47:18    163s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2018.3M, current mem=2018.3M)
[06/22 21:47:18    164s] Current (total cpu=0:02:47, real=0:03:41, peak res=2021.5M, current mem=2018.3M)
[06/22 21:47:18    164s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc' ...
[06/22 21:47:18    164s] Current (total cpu=0:02:47, real=0:03:41, peak res=2021.5M, current mem=2018.3M)
[06/22 21:47:18    164s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc, Line 13).
[06/22 21:47:18    164s] 
[06/22 21:47:18    164s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle_mode_physical__fabric.sdc completed, with 1 WARNING
[06/22 21:47:18    164s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2018.7M, current mem=2018.7M)
[06/22 21:47:18    164s] Current (total cpu=0:02:48, real=0:03:41, peak res=2021.5M, current mem=2018.7M)
[06/22 21:47:18    164s] Reading timing constraints file 'SDC/logical_tile_clb_mode_default__fle.sdc' ...
[06/22 21:47:18    164s] Current (total cpu=0:02:48, real=0:03:41, peak res=2021.5M, current mem=2018.7M)
[06/22 21:47:18    164s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_clb_mode_default__fle.sdc, Line 13).
[06/22 21:47:18    164s] 
[06/22 21:47:18    164s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_clb_mode_default__fle.sdc completed, with 1 WARNING
[06/22 21:47:18    164s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2019.0M, current mem=2019.0M)
[06/22 21:47:19    164s] Current (total cpu=0:02:48, real=0:03:42, peak res=2021.5M, current mem=2019.0M)
[06/22 21:47:19    164s] Reading timing constraints file 'SDC/logical_tile_io_mode_io_.sdc' ...
[06/22 21:47:19    164s] Current (total cpu=0:02:48, real=0:03:42, peak res=2021.5M, current mem=2019.1M)
[06/22 21:47:19    164s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/logical_tile_io_mode_io_.sdc, Line 13).
[06/22 21:47:19    164s] 
[06/22 21:47:19    164s] INFO (CTE): Reading of timing constraints file SDC/logical_tile_io_mode_io_.sdc completed, with 1 WARNING
[06/22 21:47:19    165s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2019.4M, current mem=2019.4M)
[06/22 21:47:19    165s] Current (total cpu=0:02:48, real=0:03:42, peak res=2021.5M, current mem=2019.4M)
[06/22 21:47:19    165s] Reading timing constraints file 'SDC/sb_0__0_.sdc' ...
[06/22 21:47:19    165s] Current (total cpu=0:02:48, real=0:03:42, peak res=2021.5M, current mem=2019.4M)
[06/22 21:47:19    165s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__0_.sdc, Line 13).
[06/22 21:47:19    165s] 
[06/22 21:47:19    165s] INFO (CTE): Reading of timing constraints file SDC/sb_0__0_.sdc completed, with 1 WARNING
[06/22 21:47:19    165s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2019.8M, current mem=2019.8M)
[06/22 21:47:19    165s] Current (total cpu=0:02:49, real=0:03:42, peak res=2021.5M, current mem=2019.8M)
[06/22 21:47:19    165s] Reading timing constraints file 'SDC/sb_0__1_.sdc' ...
[06/22 21:47:20    165s] Current (total cpu=0:02:49, real=0:03:43, peak res=2021.5M, current mem=2019.8M)
[06/22 21:47:20    165s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__1_.sdc, Line 13).
[06/22 21:47:20    165s] 
[06/22 21:47:20    165s] INFO (CTE): Reading of timing constraints file SDC/sb_0__1_.sdc completed, with 1 WARNING
[06/22 21:47:20    166s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2020.2M, current mem=2020.2M)
[06/22 21:47:20    166s] Current (total cpu=0:02:49, real=0:03:43, peak res=2021.5M, current mem=2020.2M)
[06/22 21:47:20    166s] Reading timing constraints file 'SDC/sb_0__2_.sdc' ...
[06/22 21:47:20    166s] Current (total cpu=0:02:49, real=0:03:43, peak res=2021.5M, current mem=2020.2M)
[06/22 21:47:21    166s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_0__2_.sdc, Line 13).
[06/22 21:47:21    166s] 
[06/22 21:47:21    166s] INFO (CTE): Reading of timing constraints file SDC/sb_0__2_.sdc completed, with 1 WARNING
[06/22 21:47:21    166s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2020.6M, current mem=2020.6M)
[06/22 21:47:21    166s] Current (total cpu=0:02:50, real=0:03:44, peak res=2021.5M, current mem=2020.6M)
[06/22 21:47:21    166s] Message <TA-968> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/22 21:47:21    166s] Current (total cpu=0:02:50, real=0:03:44, peak res=2021.5M, current mem=2020.6M)
[06/22 21:47:21    166s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__0_.sdc, Line 13).
[06/22 21:47:21    166s] 
[06/22 21:47:21    166s] INFO (CTE): Reading of timing constraints file SDC/sb_1__0_.sdc completed, with 1 WARNING
[06/22 21:47:21    167s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2021.2M, current mem=2021.2M)
[06/22 21:47:21    167s] Current (total cpu=0:02:50, real=0:03:44, peak res=2021.5M, current mem=2021.2M)
[06/22 21:47:21    167s] Current (total cpu=0:02:50, real=0:03:44, peak res=2021.5M, current mem=2021.2M)
[06/22 21:47:21    167s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__1_.sdc, Line 13).
[06/22 21:47:21    167s] 
[06/22 21:47:22    167s] INFO (CTE): Reading of timing constraints file SDC/sb_1__1_.sdc completed, with 1 WARNING
[06/22 21:47:22    167s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2021.6M, current mem=2021.6M)
[06/22 21:47:22    167s] Current (total cpu=0:02:51, real=0:03:45, peak res=2021.6M, current mem=2021.6M)
[06/22 21:47:22    167s] Current (total cpu=0:02:51, real=0:03:45, peak res=2021.6M, current mem=2021.6M)
[06/22 21:47:22    167s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_1__2_.sdc, Line 13).
[06/22 21:47:22    167s] 
[06/22 21:47:22    167s] INFO (CTE): Reading of timing constraints file SDC/sb_1__2_.sdc completed, with 1 WARNING
[06/22 21:47:22    167s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2021.9M, current mem=2021.9M)
[06/22 21:47:22    167s] Current (total cpu=0:02:51, real=0:03:45, peak res=2021.9M, current mem=2021.9M)
[06/22 21:47:22    168s] Current (total cpu=0:02:51, real=0:03:45, peak res=2021.9M, current mem=2021.9M)
[06/22 21:47:22    168s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__0_.sdc, Line 13).
[06/22 21:47:22    168s] 
[06/22 21:47:22    168s] INFO (CTE): Reading of timing constraints file SDC/sb_2__0_.sdc completed, with 1 WARNING
[06/22 21:47:23    168s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2022.3M, current mem=2022.3M)
[06/22 21:47:23    168s] Current (total cpu=0:02:51, real=0:03:46, peak res=2022.3M, current mem=2022.3M)
[06/22 21:47:23    168s] Current (total cpu=0:02:52, real=0:03:46, peak res=2022.3M, current mem=2022.3M)
[06/22 21:47:23    168s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/sb_2__1_.sdc, Line 13).
[06/22 21:47:23    168s] 
[06/22 21:47:23    168s] INFO (CTE): Reading of timing constraints file SDC/sb_2__1_.sdc completed, with 1 WARNING
[06/22 21:47:23    168s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2023.2M, current mem=2023.2M)
[06/22 21:47:23    168s] Current (total cpu=0:02:52, real=0:03:46, peak res=2023.2M, current mem=2023.2M)
[06/22 21:47:23    169s] Current (total cpu=0:02:52, real=0:03:46, peak res=2023.2M, current mem=2023.2M)
[06/22 21:47:23    169s] Message <TCLCMD-1461> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File SDC/sb_2__2_.sdc, Line 13).
[06/22 21:47:23    169s] 
[06/22 21:47:23    169s] INFO (CTE): Constraints read successfully.
[06/22 21:47:24    169s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2023.6M, current mem=2023.6M)
[06/22 21:47:24    169s] Current (total cpu=0:02:52, real=0:03:47, peak res=2023.6M, current mem=2023.6M)
[06/22 21:47:24    169s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 21:47:24    169s] 
[06/22 21:47:24    169s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[06/22 21:47:24    169s] Summary for sequential cells identification: 
[06/22 21:47:24    169s]   Identified SBFF number: 3
[06/22 21:47:24    169s]   Identified MBFF number: 0
[06/22 21:47:24    169s]   Identified SB Latch number: 5
[06/22 21:47:24    169s]   Identified MB Latch number: 0
[06/22 21:47:24    169s]   Not identified SBFF number: 0
[06/22 21:47:24    169s]   Not identified MBFF number: 0
[06/22 21:47:24    169s]   Not identified SB Latch number: 0
[06/22 21:47:24    169s]   Not identified MB Latch number: 0
[06/22 21:47:24    169s]   Number of sequential cells which are not FFs: 2
[06/22 21:47:24    169s] Total number of combinational cells: 56
[06/22 21:47:24    169s] Total number of sequential cells: 10
[06/22 21:47:24    169s] Total number of tristate cells: 6
[06/22 21:47:24    169s] Total number of level shifter cells: 0
[06/22 21:47:24    169s] Total number of power gating cells: 0
[06/22 21:47:24    169s] Total number of isolation cells: 0
[06/22 21:47:24    169s] Total number of power switch cells: 0
[06/22 21:47:24    169s] Total number of pulse generator cells: 0
[06/22 21:47:24    169s] Total number of always on buffers: 0
[06/22 21:47:24    169s] Total number of retention cells: 0
[06/22 21:47:24    169s] Total number of physical cells: 6
[06/22 21:47:24    169s] List of usable buffers: sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8
[06/22 21:47:24    169s] Total number of usable buffers: 5
[06/22 21:47:24    169s] List of unusable buffers:
[06/22 21:47:24    169s] Total number of unusable buffers: 0
[06/22 21:47:24    169s] List of usable inverters: sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8
[06/22 21:47:24    169s] Total number of usable inverters: 5
[06/22 21:47:24    169s] List of unusable inverters:
[06/22 21:47:24    169s] Total number of unusable inverters: 0
[06/22 21:47:24    169s] List of identified usable delay cells: sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1
[06/22 21:47:24    169s] Total number of identified usable delay cells: 3
[06/22 21:47:24    169s] List of identified unusable delay cells:
[06/22 21:47:24    169s] Total number of identified unusable delay cells: 0
[06/22 21:47:24    169s] 
[06/22 21:47:24    169s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[06/22 21:47:24    169s] 
[06/22 21:47:24    169s] TimeStamp Deleting Cell Server Begin ...
[06/22 21:47:24    169s] 
[06/22 21:47:24    169s] TimeStamp Deleting Cell Server End ...
[06/22 21:47:25    169s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:01.0, peak res=2023.6M, current mem=2015.8M)
[06/22 21:47:25    169s] 
[06/22 21:47:25    169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/22 21:47:25    169s] Summary for sequential cells identification: 
[06/22 21:47:25    169s]   Identified SBFF number: 3
[06/22 21:47:25    169s]   Identified MBFF number: 0
[06/22 21:47:25    169s]   Identified SB Latch number: 5
[06/22 21:47:25    169s]   Identified MB Latch number: 0
[06/22 21:47:25    169s]   Not identified SBFF number: 0
[06/22 21:47:25    169s]   Not identified MBFF number: 0
[06/22 21:47:25    169s]   Not identified SB Latch number: 0
[06/22 21:47:25    169s]   Not identified MB Latch number: 0
[06/22 21:47:25    169s]   Number of sequential cells which are not FFs: 2
[06/22 21:47:25    169s]  Visiting view : WORST_CASE
[06/22 21:47:25    169s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/22 21:47:25    169s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/22 21:47:25    169s]  Visiting view : Best_CASE
[06/22 21:47:25    169s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/22 21:47:25    169s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/22 21:47:25    169s] TLC MultiMap info (StdDelay):
[06/22 21:47:25    169s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/22 21:47:25    169s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/22 21:47:25    169s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/22 21:47:25    169s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/22 21:47:25    169s]  Setting StdDelay to: 25.6ps
[06/22 21:47:25    169s] 
[06/22 21:47:25    169s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/22 21:47:25    169s] 
[06/22 21:47:25    169s] TimeStamp Deleting Cell Server Begin ...
[06/22 21:47:25    169s] 
[06/22 21:47:25    169s] TimeStamp Deleting Cell Server End ...
[06/22 21:47:25    169s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadInOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/22 21:47:25    169s] Type 'man IMPSYC-2' for more detail.
[06/22 21:47:25    169s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadOut30mA; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/22 21:47:25    169s] Type 'man IMPSYC-2' for more detail.
[06/22 21:47:25    169s] **WARN: (IMPSYC-2):	Timing information is not defined for cell sg13g2_IOPadIn; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[06/22 21:47:25    169s] Type 'man IMPSYC-2' for more detail.
[06/22 21:47:25    169s] 
[06/22 21:47:25    169s] *** Summary of all messages that are not suppressed in this session:
[06/22 21:47:25    169s] Severity  ID               Count  Summary                                  
[06/22 21:47:25    169s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/22 21:47:25    169s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/22 21:47:25    169s] WARNING   IMPFP-3961           1  The techSite '%s' has no related standar...
[06/22 21:47:25    169s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[06/22 21:47:25    169s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[06/22 21:47:25    169s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[06/22 21:47:25    169s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[06/22 21:47:25    169s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[06/22 21:47:25    169s] WARNING   IMPECO-560          47  The netlist is not unique, because the m...
[06/22 21:47:25    169s] WARNING   TCLCMD-1461         21  Skipped unsupported command: %s          
[06/22 21:47:25    169s] *** Message Summary: 300 warning(s), 0 error(s)
[06/22 21:47:25    169s] 
[06/22 21:47:25    170s] <CMD> setDrawView fplan
[06/22 21:47:54    174s] <CMD> pan -1694.44500 75.51800
[06/22 21:47:58    175s] <CMD> gui_select -rect {-1783.27500 1770.78700 -29.06000 -94.00000}
[06/22 21:48:00    176s] <CMD> selectObject Module grid_clb_1__2_
[06/22 21:48:01    176s] <CMD> selectObject Module grid_clb_1__1_
[06/22 21:48:03    176s] <CMD> selectObject Module cby_2__2_
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of cby_2__2_ {(-103.5210000000 , 0.0000000000) (-32.1860000000 , 77.9710000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of grid_clb_1__1_ {(-643.9110000000 , 915.8340000000) (-200.1970000000 , 1400.8240000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of grid_clb_1__2_ {(-2322.7730000000 , 141.6430000000) (-1879.0590000000 , 626.6330000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of grid_clb_2__1_ {(-1678.8620000000 , 141.6430000000) (-1235.1480000000 , 626.6330000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of grid_clb_2__2_ {(-1034.9510000000 , 141.6430000000) (-591.2370000000 , 626.6330000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of sb_0__0_ {(-391.0400000000 , 141.6430000000) (-327.0660000000 , 211.5690000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of sb_0__1_ {(-298.2010000000 , 141.6430000000) (-226.7740000000 , 219.7140000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of sb_0__2_ {(-194.5480000000 , 141.6430000000) (-130.5740000000 , 211.5690000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of sb_1__1_ {(-1754.7860000000 , 0.0000000000) (-1673.6060000000 , 88.7320000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of sb_1__2_ {(-1636.9780000000 , 0.0000000000) (-1564.8230000000 , 78.8680000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of sb_2__0_ {(-1532.2670000000 , 0.0000000000) (-1468.2930000000 , 69.9260000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of sb_2__1_ {(-1439.4280000000 , 0.0000000000) (-1368.4450000000 , 77.5860000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of sb_2__2_ {(-1336.4190000000 , 0.0000000000) (-1272.4450000000 , 69.9260000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of cbx_1__0_ {(-1243.5800000000 , 0.0000000000) (-1172.2450000000 , 77.9710000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of cbx_2__0_ {(-1140.0590000000 , 0.0000000000) (-1068.7240000000 , 77.9710000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of cbx_1__1_ {(-1036.5380000000 , 0.0000000000) (-964.9740000000 , 78.2210000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of cbx_2__1_ {(-932.6850000000 , 0.0000000000) (-861.1210000000 , 78.2210000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of cbx_1__2_ {(-828.8320000000 , 0.0000000000) (-757.4970000000 , 77.9710000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of cbx_2__2_ {(-725.3110000000 , 0.0000000000) (-653.9760000000 , 77.9710000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (IMPFP-10191):	The provided box of cby_0__1_ {(-621.7900000000 , 0.0000000000) (-550.4550000000 , 77.9710000000)} is not completely inside the core box. 
[06/22 21:48:16    178s] **WARN: (EMS-27):	Message (IMPFP-10191) has exceeded the current message display limit of 20.
[06/22 21:48:16    178s] To increase the message display limit, refer to the product command reference manual.
[06/22 21:48:20    179s] <CMD> deselectAll
[06/22 21:48:20    179s] <CMD> selectObject Module sb_1__0_
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place grid_clb_1__1_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {0  5  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place grid_clb_1__2_ -ref_type core_boundary -horizontal_edge_separate {1  -5  1} -vertical_edge_separate {2  -5  2}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place grid_clb_2__1_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {0  5  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place grid_clb_2__2_ -ref_type core_boundary -horizontal_edge_separate {3  5  3} -vertical_edge_separate {2  -5  2}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place sb_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -10  1} -vertical_edge_separate {2  10  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place sb_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -96.94  1} -vertical_edge_separate {2  11.34  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place sb_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {0  0  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place sb_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  79  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place sb_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -111.34  1} -vertical_edge_separate {2  11.34  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place sb_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -197  1} -vertical_edge_separate {2  11.34  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cbx_1__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  151  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cbx_2__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  233  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cby_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  315  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cbx_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -177  1} -vertical_edge_separate {2  11.34  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cbx_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -275  1} -vertical_edge_separate {2  11.34  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cbx_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -362  1} -vertical_edge_separate {2  11.34  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cby_2__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -444  1} -vertical_edge_separate {2  11.34  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cby_0__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -264  1} -vertical_edge_separate {2  11.34  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cby_0__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {1  -351  1} -vertical_edge_separate {2  11.34  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place sb_0__0_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -11.34  1} -vertical_edge_separate {0  410  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place sb_1__1_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  50  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place sb_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  160  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cbx_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  260  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cby_1__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  360  0}
[06/22 21:48:43    182s] <CMD> create_relative_floorplan -place cby_2__2_ -ref_type object -ref grid_clb_1__1_ -horizontal_edge_separate {3  -10  1} -vertical_edge_separate {2  460  0}
[06/22 21:48:46    183s] <CMD> deselectAll
[06/22 21:48:47    183s] <CMD> fit
[06/22 21:48:57    184s] <CMD> loadIoFile Multi_Row_IO_PAD.io
[06/22 21:48:57    184s] Reading IO assignment file "Multi_Row_IO_PAD.io" ...
[06/22 21:48:57    184s] **WARN: (IMPFP-4008):	The ring number '1' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[06/22 21:48:57    184s] Type 'man IMPFP-4008' for more detail.
[06/22 21:48:57    184s] **WARN: (IMPFP-4008):	The ring number '2' is specified at sides ' top  left  bottom  right ' , so all IO pads defined in this ring honor margins for these sides to calculate the location.
[06/22 21:48:57    184s] Type 'man IMPFP-4008' for more detail.
[06/22 21:48:57    184s] WARNING (IMPFP-3997): The Floorplan box has been changed from {(0.0000000000 , 0.0000000000) (1720.0000000000 , 1880.0000000000)} to {(-220.1200000000 , -220.1200000000) (1940.1200000000 , 2100.1200000000)}.
[06/22 21:48:57    184s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/22 21:48:57    184s] Start create_tracks
[06/22 21:48:57    184s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/22 21:48:58    184s] <CMD> floorPlan -site CoreSite -b 0.0 0.0 1855.2 1935.78 400.32 400.26 1455.36 1535.1 425.28 425.46 1430.88 1510.74
[06/22 21:48:58    184s] **WARN: (IMPFP-4031):	Adjusting 'coreBox'(according to PlacementGrid) from {(425.2800000000 , 425.4600000000) (1430.8800000000 , 1510.7400000000)} to {(425.4800000000 , 425.4200000000) (1431.0800000000 , 1510.7000000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/22 21:48:58    184s] **WARN: (IMPFP-4031):	Adjusting 'DieBox'(according to PlacementGrid) from {(0.0000000000 , 0.0000000000) (1855.2000000000 , 1935.7800000000)} to {(0.2000000000 , -0.0400000000) (1855.4000000000 , 1935.7400000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/22 21:48:58    184s] **WARN: (IMPFP-4031):	Adjusting 'ioBox'(according to PlacementGrid) from {(400.3200000000 , 400.2600000000) (1455.3600000000 , 1535.1000000000)} to {(400.5200000000 , 400.2200000000) (1455.5600000000 , 1535.0600000000)} due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/22 21:48:58    184s] **WARN: (IMPFP-3961):	The techSite 'sg13g2_ioSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[06/22 21:48:58    184s] Type 'man IMPFP-3961' for more detail.
[06/22 21:48:58    184s] Adjust TopMetal1 preferred direction offset from 1.64 to 0.
[06/22 21:48:58    184s] Start create_tracks
[06/22 21:48:58    184s] Generated pitch 2.52 in TopMetal1 is different from 2.28 defined in technology file in preferred direction.
[06/22 21:48:58    184s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/22 21:49:03    185s] <CMD> selectObject Module grid_clb_1__2_
[06/22 21:49:06    185s] <CMD> selectObject Module grid_clb_1__1_
[06/22 21:49:06    186s] <CMD> selectObject Module grid_clb_2__1_
[06/22 21:49:07    186s] <CMD> selectObject Module grid_clb_2__2_
[06/22 21:49:18    188s] <CMD> deselectAll
[06/22 21:49:19    188s] <CMD> zoomBox -109.89800 -8.83000 1853.65600 1748.97000
[06/22 21:49:19    188s] <CMD> zoomBox 47.46600 63.56500 1716.48700 1557.69500
[06/22 21:49:22    188s] <CMD> gui_select -rect {967.26300 473.80300 863.62400 942.33800}
[06/22 21:49:34    190s] <CMD> deselectAll
[06/22 21:49:34    190s] <CMD> selectObject Module cbx_1__2_
[06/22 21:49:37    191s] <CMD> gui_select -rect {1416.36600 922.90600 1014.76400 1024.38600}
[06/22 21:49:37    191s] <CMD> deselectAll
[06/22 21:49:48    193s] <CMD> gui_select -rect {913.28400 920.74600 408.04400 1041.65900}
[06/22 21:49:48    193s] <CMD> deselectAll
[06/22 21:49:56    194s] <CMD> zoomBox 174.10000 276.34900 1592.76800 1546.36000
[06/22 21:49:56    194s] <CMD> zoomBox 281.73800 457.21500 1487.60700 1536.72500
[06/22 21:49:57    194s] <CMD> zoomBox 373.23100 610.95100 1398.22000 1528.53500
[06/22 21:50:01    195s] <CMD> gui_select -rect {881.08500 1503.34100 963.29600 1051.17900}
[06/22 21:50:01    195s] <CMD> deselectAll
[06/22 21:50:07    196s] <CMD> deselectAll
[06/22 21:50:08    196s] <CMD> fit
[06/22 21:50:26    198s] <CMD> setDesignMode -process 130
[06/22 21:50:26    198s] ##  Process: 130           (User Set)               
[06/22 21:50:26    198s] ##     Node: (not set)                           
[06/22 21:50:26    198s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/22 21:50:26    198s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[06/22 21:50:26    198s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/22 21:50:26    198s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/22 21:50:26    198s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/22 21:50:26    198s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/22 21:50:26    198s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -override -verbose -netlistOverride
[06/22 21:50:26    199s] 50221 new pwr-pin connections were made to global net 'vdd'.
[06/22 21:50:26    199s] <CMD> globalNetConnect vss -type pgpin -pin VSS -override -verbose -netlistOverride
[06/22 21:50:26    199s] 50221 new gnd-pin connections were made to global net 'vss'.
[06/22 21:50:26    199s] <CMD> globalNetConnect vdd -type pgpin -pin vdd -override -verbose -netlistOverride
[06/22 21:50:26    199s] 84 new pwr-pin connections were made to global net 'vdd'.
[06/22 21:50:26    199s] <CMD> globalNetConnect vss -type pgpin -pin vss -override -verbose -netlistOverride
[06/22 21:50:27    199s] 84 new gnd-pin connections were made to global net 'vss'.
[06/22 21:50:27    199s] <CMD> globalNetConnect iovdd -type pgpin -pin iovdd -override -verbose -netlistOverride
[06/22 21:50:27    199s] 84 new pwr-pin connections were made to global net 'iovdd'.
[06/22 21:50:27    199s] <CMD> globalNetConnect iovss -type pgpin -pin iovss -override -verbose -netlistOverride
[06/22 21:50:27    199s] 84 new gnd-pin connections were made to global net 'iovss'.
[06/22 21:50:27    199s] <CMD> addRing -nets {vdd vss} -type core_rings -follow core -layer {top TopMetal1 bottom TopMetal1 left TopMetal2 right TopMetal2} -width {top 5 bottom 5 left 5 right 5} -spacing {top 5 bottom 5 left 5 right 5} -offset {top 5 bottom 5 left 5 right 5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/22 21:50:27    199s] #% Begin addRing (date=06/22 21:50:27, mem=1955.0M)
[06/22 21:50:27    199s] 
[06/22 21:50:27    199s] 
[06/22 21:50:27    199s] viaInitial starts at Sun Jun 22 21:50:27 2025
viaInitial ends at Sun Jun 22 21:50:27 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Ring generation is complete.
[06/22 21:50:27    199s] vias are now being generated.
[06/22 21:50:27    199s] addRing created 8 wires.
[06/22 21:50:27    199s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/22 21:50:27    199s] +--------+----------------+----------------+
[06/22 21:50:27    199s] |  Layer |     Created    |     Deleted    |
[06/22 21:50:27    199s] +--------+----------------+----------------+
[06/22 21:50:27    199s] |TopMetal1|        4       |       NA       |
[06/22 21:50:27    199s] | TopVia2|        8       |        0       |
[06/22 21:50:27    199s] |TopMetal2|        4       |       NA       |
[06/22 21:50:27    199s] +--------+----------------+----------------+
[06/22 21:50:27    199s] #% End addRing (date=06/22 21:50:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1959.4M, current mem=1959.4M)
[06/22 21:50:27    199s] <CMD> addStripe -nets {vdd vss} -layer TopMetal2 -direction vertical -width 5 -spacing 5 -set_to_set_distance 100 -start_from left -start_offset 90 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit TopMetal2 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit TopMetal2 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[06/22 21:50:27    199s] #% Begin addStripe (date=06/22 21:50:27, mem=1959.4M)
[06/22 21:50:27    199s] 
[06/22 21:50:27    199s] Initialize fgc environment(mem: 2442.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Starting stripe generation ...
[06/22 21:50:27    199s] Non-Default Mode Option Settings :
[06/22 21:50:27    199s]   NONE
[06/22 21:50:27    199s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.3M)
[06/22 21:50:27    199s] Stripe generation is complete.
[06/22 21:50:27    199s] vias are now being generated.
[06/22 21:50:27    199s] addStripe created 20 wires.
[06/22 21:50:27    199s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[06/22 21:50:27    199s] +--------+----------------+----------------+
[06/22 21:50:27    199s] |  Layer |     Created    |     Deleted    |
[06/22 21:50:27    199s] +--------+----------------+----------------+
[06/22 21:50:27    199s] | TopVia2|       40       |        0       |
[06/22 21:50:27    199s] |TopMetal2|       20       |       NA       |
[06/22 21:50:27    199s] +--------+----------------+----------------+
[06/22 21:50:27    199s] #% End addStripe (date=06/22 21:50:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=1961.3M, current mem=1961.3M)
[06/22 21:50:27    199s] <CMD> sroute -connect { blockPin corePin floatingStripe } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[06/22 21:50:27    199s] #% Begin sroute (date=06/22 21:50:27, mem=1961.3M)
[06/22 21:50:28    199s] *** Begin SPECIAL ROUTE on Sun Jun 22 21:50:28 2025 ***
[06/22 21:50:28    199s] SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[06/22 21:50:28    199s] SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)
[06/22 21:50:28    199s] 
[06/22 21:50:28    199s] Begin option processing ...
[06/22 21:50:28    199s] srouteConnectPowerBump set to false
[06/22 21:50:28    199s] routeSelectNet set to "vdd vss"
[06/22 21:50:28    199s] routeSpecial set to true
[06/22 21:50:28    199s] srouteBlockPin set to "useLef"
[06/22 21:50:28    199s] srouteBottomLayerLimit set to 1
[06/22 21:50:28    199s] srouteBottomTargetLayerLimit set to 1
[06/22 21:50:28    199s] srouteConnectConverterPin set to false
[06/22 21:50:28    199s] srouteConnectPadPin set to false
[06/22 21:50:28    199s] srouteCrossoverViaBottomLayer set to 1
[06/22 21:50:28    199s] srouteCrossoverViaTopLayer set to 7
[06/22 21:50:28    199s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/22 21:50:28    199s] srouteFollowCorePinEnd set to 3
[06/22 21:50:28    199s] srouteFollowPadPin set to false
[06/22 21:50:28    199s] srouteJogControl set to "preferWithChanges differentLayer"
[06/22 21:50:28    199s] sroutePadPinAllPorts set to true
[06/22 21:50:28    199s] sroutePreserveExistingRoutes set to true
[06/22 21:50:28    199s] srouteRoutePowerBarPortOnBothDir set to true
[06/22 21:50:28    199s] srouteStopBlockPin set to "nearestTarget"
[06/22 21:50:28    199s] srouteTopLayerLimit set to 7
[06/22 21:50:28    199s] srouteTopTargetLayerLimit set to 7
[06/22 21:50:28    199s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 204.00 megs.
[06/22 21:50:28    199s] 
[06/22 21:50:28    199s] Reading DB technology information...
[06/22 21:50:28    199s] Finished reading DB technology information.
[06/22 21:50:28    199s] Reading floorplan and netlist information...
[06/22 21:50:28    199s] Finished reading floorplan and netlist information.
[06/22 21:50:28    199s] Read in 15 layers, 7 routing layers, 1 overlap layer
[06/22 21:50:28    199s] Read in 84 macros, 16 used
[06/22 21:50:28    199s] Read in 93 components
[06/22 21:50:28    199s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[06/22 21:50:28    199s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[06/22 21:50:28    199s] Read in 71 logical pins
[06/22 21:50:28    199s] Read in 71 nets
[06/22 21:50:28    199s] Read in 6 special nets, 2 routed
[06/22 21:50:28    199s] Read in 354 terminals
[06/22 21:50:28    199s] 2 nets selected.
[06/22 21:50:28    199s] 
[06/22 21:50:28    199s] Begin power routing ...
[06/22 21:50:28    199s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/22 21:50:28    199s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/22 21:50:29    200s] #WARNING (NRDB-407) pitch for LAYER TopMetal1 is defined too small, reset to 2280
[06/22 21:50:29    200s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/22 21:50:30    200s] CPU time for vdd FollowPin 1 seconds
[06/22 21:50:31    201s] CPU time for vss FollowPin 0 seconds
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer TopVia1 at (-928.22, -968.75) (-926.58, -967.11).
[06/22 21:50:31    201s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[06/22 21:50:31    201s] To increase the message display limit, refer to the product command reference manual.
[06/22 21:50:33    203s]   Number of Block ports routed: 0
[06/22 21:50:33    203s]   Number of Stripe ports routed: 0
[06/22 21:50:33    203s]   Number of Core ports routed: 576
[06/22 21:50:33    203s]   Number of Power Bump ports routed: 0
[06/22 21:50:33    203s]   Number of Followpin connections: 288
[06/22 21:50:33    203s] End power routing: cpu: 0:00:04, real: 0:00:05, peak: 223.00 megs.
[06/22 21:50:33    203s] 
[06/22 21:50:33    203s] 
[06/22 21:50:33    203s] 
[06/22 21:50:33    203s]  Begin updating DB with routing results ...
[06/22 21:50:33    203s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/22 21:50:33    203s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[06/22 21:50:33    203s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[06/22 21:50:33    203s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 767 out of 767 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[06/22 21:50:33    203s] Type 'man IMPTR-2108' for more detail.
[06/22 21:50:33    203s]  As a result, your trialRoute congestion could be incorrect.
[06/22 21:50:33    203s] Pin and blockage extraction finished
[06/22 21:50:33    203s] 
[06/22 21:50:33    203s] sroute created 1440 wires.
[06/22 21:50:33    203s] ViaGen created 20736 vias, deleted 0 via to avoid violation.
[06/22 21:50:33    203s] +--------+----------------+----------------+
[06/22 21:50:33    203s] |  Layer |     Created    |     Deleted    |
[06/22 21:50:33    203s] +--------+----------------+----------------+
[06/22 21:50:33    203s] | Metal1 |       864      |       NA       |
[06/22 21:50:33    203s] |  Via1  |      3456      |        0       |
[06/22 21:50:33    203s] | Metal2 |       576      |       NA       |
[06/22 21:50:33    203s] |  Via2  |      3456      |        0       |
[06/22 21:50:33    203s] |  Via3  |      3456      |        0       |
[06/22 21:50:33    203s] |  Via4  |      3456      |        0       |
[06/22 21:50:33    203s] | TopVia1|      3456      |        0       |
[06/22 21:50:33    203s] | TopVia2|      3456      |        0       |
[06/22 21:50:33    203s] +--------+----------------+----------------+
[06/22 21:50:33    203s] #% End sroute (date=06/22 21:50:33, total cpu=0:00:04.2, real=0:00:06.0, peak res=1961.3M, current mem=1935.4M)
[06/22 21:50:33    203s] <CMD> sroute -connect { padPin padRing } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { iovdd iovss vdd vss } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[06/22 21:50:33    203s] #% Begin sroute (date=06/22 21:50:33, mem=1935.4M)
[06/22 21:50:33    203s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/22 21:50:33    203s] *** Begin SPECIAL ROUTE on Sun Jun 22 21:50:33 2025 ***
[06/22 21:50:33    203s] SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[06/22 21:50:33    203s] SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)
[06/22 21:50:33    203s] 
[06/22 21:50:33    203s] Begin option processing ...
[06/22 21:50:33    203s] srouteConnectPowerBump set to false
[06/22 21:50:33    203s] routeSelectNet set to "iovdd iovss vdd vss"
[06/22 21:50:33    203s] routeSpecial set to true
[06/22 21:50:33    203s] srouteBottomLayerLimit set to 1
[06/22 21:50:33    203s] srouteBottomTargetLayerLimit set to 1
[06/22 21:50:33    203s] srouteConnectBlockPin set to false
[06/22 21:50:33    203s] srouteConnectConverterPin set to false
[06/22 21:50:33    203s] srouteConnectCorePin set to false
[06/22 21:50:33    203s] srouteConnectStripe set to false
[06/22 21:50:33    203s] srouteCrossoverViaBottomLayer set to 1
[06/22 21:50:33    203s] srouteCrossoverViaTopLayer set to 7
[06/22 21:50:33    203s] srouteFollowCorePinEnd set to 3
[06/22 21:50:33    203s] srouteJogControl set to "preferWithChanges differentLayer"
[06/22 21:50:33    203s] sroutePadPinAllPorts set to true
[06/22 21:50:33    203s] sroutePreserveExistingRoutes set to true
[06/22 21:50:33    203s] srouteRoutePowerBarPortOnBothDir set to true
[06/22 21:50:33    203s] srouteStopBlockPin set to "nearestTarget"
[06/22 21:50:33    203s] srouteTopLayerLimit set to 7
[06/22 21:50:33    203s] srouteTopTargetLayerLimit set to 7
[06/22 21:50:33    203s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 224.00 megs.
[06/22 21:50:33    203s] 
[06/22 21:50:33    203s] Reading DB technology information...
[06/22 21:50:33    203s] Finished reading DB technology information.
[06/22 21:50:33    203s] Reading floorplan and netlist information...
[06/22 21:50:33    203s] Finished reading floorplan and netlist information.
[06/22 21:50:33    203s] Read in 15 layers, 7 routing layers, 1 overlap layer
[06/22 21:50:33    203s] Read in 15 macros, 15 used
[06/22 21:50:33    203s] Read in 93 components
[06/22 21:50:33    203s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[06/22 21:50:33    203s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[06/22 21:50:33    203s] Read in 71 logical pins
[06/22 21:50:33    203s] Read in 71 nets
[06/22 21:50:33    203s] Read in 6 special nets, 2 routed
[06/22 21:50:33    203s] Read in 354 terminals
[06/22 21:50:33    203s] 4 nets selected.
[06/22 21:50:33    203s] 
[06/22 21:50:33    203s] Begin power routing ...
[06/22 21:50:34    204s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1 sns=1 ppa_info=1
[06/22 21:50:34    204s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/22 21:50:35    204s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "7".
[06/22 21:50:35    204s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/22 21:50:35    204s] Type 'man IMPSR-1256' for more detail.
[06/22 21:50:35    204s] Cannot find any AREAIO class pad pin of net iovdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/22 21:50:35    204s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the iovss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/22 21:50:35    204s] Type 'man IMPSR-1256' for more detail.
[06/22 21:50:35    204s] Cannot find any AREAIO class pad pin of net iovss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/22 21:50:49    217s]   Number of IO ports routed: 8  open: 15
[06/22 21:50:49    217s]   Number of Pad ports routed: 0
[06/22 21:50:49    217s]   Number of Pad Ring connections: 274
[06/22 21:50:49    217s] End power routing: cpu: 0:00:14, real: 0:00:16, peak: 442.00 megs.
[06/22 21:50:49    217s] 
[06/22 21:50:49    217s] 
[06/22 21:50:49    217s] 
[06/22 21:50:49    217s]  Begin updating DB with routing results ...
[06/22 21:50:49    217s]  Updating DB with 0 via definition ...
[06/22 21:50:49    217s] sroute created 283 wires.
[06/22 21:50:49    217s] ViaGen created 9 vias, deleted 1 via to avoid violation.
[06/22 21:50:49    217s] +--------+----------------+----------------+
[06/22 21:50:49    217s] |  Layer |     Created    |     Deleted    |
[06/22 21:50:49    217s] +--------+----------------+----------------+
[06/22 21:50:49    217s] | Metal3 |       57       |       NA       |
[06/22 21:50:49    217s] |  Via3  |        1       |        0       |
[06/22 21:50:49    217s] | Metal4 |       58       |       NA       |
[06/22 21:50:49    217s] |  Via4  |        3       |        0       |
[06/22 21:50:49    217s] | Metal5 |       58       |       NA       |
[06/22 21:50:49    217s] | TopVia1|        3       |        0       |
[06/22 21:50:49    217s] |TopMetal1|       58       |       NA       |
[06/22 21:50:49    217s] | TopVia2|        2       |        1       |
[06/22 21:50:49    217s] |TopMetal2|       52       |       NA       |
[06/22 21:50:49    217s] +--------+----------------+----------------+
[06/22 21:50:49    217s] #% End sroute (date=06/22 21:50:49, total cpu=0:00:14.1, real=0:00:16.0, peak res=1935.4M, current mem=1767.8M)
[06/22 21:50:49    217s] <CMD> sroute -connect { padPin } -layerChangeRange { Metal1(1) TopMetal2(7) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) TopMetal2(7) } -nets { vdd vss } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) TopMetal2(7) }
[06/22 21:50:49    217s] #% Begin sroute (date=06/22 21:50:49, mem=1767.8M)
[06/22 21:50:49    217s] **WARN: (IMPSR-4058):	Sroute option: blockPin should be used in conjunction with option: -connect blockPin. 
[06/22 21:50:49    217s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[06/22 21:50:49    217s] *** Begin SPECIAL ROUTE on Sun Jun 22 21:50:49 2025 ***
[06/22 21:50:49    217s] SPECIAL ROUTE ran on directory: /run/media/exotic/Cadence/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR
[06/22 21:50:49    217s] SPECIAL ROUTE ran on machine: exotic-rhel (Linux 4.18.0-553.56.1.el8_10.x86_64 x86_64 2.29Ghz)
[06/22 21:50:49    217s] 
[06/22 21:50:49    217s] Begin option processing ...
[06/22 21:50:49    217s] srouteConnectPowerBump set to false
[06/22 21:50:49    217s] routeSelectNet set to "vdd vss"
[06/22 21:50:49    217s] routeSpecial set to true
[06/22 21:50:49    217s] srouteBlockPin set to "useLef"
[06/22 21:50:49    217s] srouteBottomLayerLimit set to 1
[06/22 21:50:49    217s] srouteBottomTargetLayerLimit set to 1
[06/22 21:50:49    217s] srouteConnectBlockPin set to false
[06/22 21:50:49    217s] srouteConnectConverterPin set to false
[06/22 21:50:49    217s] srouteConnectCorePin set to false
[06/22 21:50:49    217s] srouteConnectStripe set to false
[06/22 21:50:49    217s] srouteCrossoverViaBottomLayer set to 1
[06/22 21:50:49    217s] srouteCrossoverViaTopLayer set to 7
[06/22 21:50:49    217s] srouteFollowCorePinEnd set to 3
[06/22 21:50:49    217s] srouteFollowPadPin set to false
[06/22 21:50:49    217s] srouteJogControl set to "preferWithChanges differentLayer"
[06/22 21:50:49    217s] sroutePadPinAllPorts set to true
[06/22 21:50:49    217s] sroutePreserveExistingRoutes set to true
[06/22 21:50:49    217s] srouteRoutePowerBarPortOnBothDir set to true
[06/22 21:50:49    217s] srouteStopBlockPin set to "nearestTarget"
[06/22 21:50:49    217s] srouteTopLayerLimit set to 7
[06/22 21:50:49    217s] srouteTopTargetLayerLimit set to 7
[06/22 21:50:49    217s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 442.00 megs.
[06/22 21:50:49    217s] 
[06/22 21:50:49    217s] Reading DB technology information...
[06/22 21:50:49    217s] Finished reading DB technology information.
[06/22 21:50:49    217s] Reading floorplan and netlist information...
[06/22 21:50:49    218s] Finished reading floorplan and netlist information.
[06/22 21:50:49    218s] Read in 15 layers, 7 routing layers, 1 overlap layer
[06/22 21:50:49    218s] Read in 15 macros, 15 used
[06/22 21:50:49    218s] Read in 93 components
[06/22 21:50:49    218s]   9 core components: 9 unplaced, 0 placed, 0 fixed
[06/22 21:50:49    218s]   84 pad components: 0 unplaced, 8 placed, 76 fixed
[06/22 21:50:49    218s] Read in 71 logical pins
[06/22 21:50:49    218s] Read in 71 nets
[06/22 21:50:49    218s] Read in 6 special nets, 4 routed
[06/22 21:50:49    218s] Read in 354 terminals
[06/22 21:50:49    218s] 2 nets selected.
[06/22 21:50:49    218s] 
[06/22 21:50:49    218s] Begin power routing ...
[06/22 21:51:09    237s]   Number of IO ports routed: 0  open: 15
[06/22 21:51:09    237s] End power routing: cpu: 0:00:19, real: 0:00:20, peak: 621.00 megs.
[06/22 21:51:09    237s] 
[06/22 21:51:09    237s] 
[06/22 21:51:09    237s] 
[06/22 21:51:09    237s]  Begin updating DB with routing results ...
[06/22 21:51:09    237s]  Updating DB with 0 via definition ...
[06/22 21:51:09    237s] sroute created 0 wire.
[06/22 21:51:09    237s] ViaGen created 0 via, deleted 0 via to avoid violation.
[06/22 21:51:09    237s] #% End sroute (date=06/22 21:51:09, total cpu=0:00:19.3, real=0:00:20.0, peak res=2026.0M, current mem=1729.8M)
[06/22 21:51:14    238s] <CMD> zoomBox 121.89800 275.46900 1840.44000 1813.93100
[06/22 21:51:15    238s] <CMD> zoomBox 271.63100 420.86700 1732.39200 1728.56000
[06/22 21:51:15    238s] <CMD> zoomBox 599.04100 738.79700 1496.13100 1541.88400
[06/22 21:51:15    238s] <CMD> zoomBox 677.20200 814.69600 1439.72900 1497.32000
[06/22 21:51:16    238s] <CMD> zoomBox 743.64000 879.20900 1391.78800 1459.44000
[06/22 21:51:16    238s] <CMD> zoomBox 800.11200 934.04600 1351.03800 1427.24200
[06/22 21:51:17    238s] <CMD> selectObject Module grid_clb_1__2_
[06/22 21:51:18    238s] <CMD> zoomBox 928.88600 1079.17100 1216.47300 1336.62300
[06/22 21:51:18    238s] <CMD> zoomBox 996.10600 1154.92700 1146.23000 1289.32000
[06/22 21:51:19    238s] <CMD> zoomBox 1007.11800 1167.33700 1134.72300 1281.57100
[06/22 21:51:19    238s] <CMD> zoomBox 1024.43300 1186.85200 1116.62800 1269.38600
[06/22 21:51:19    238s] <CMD> zoomBox 983.15000 1140.32600 1159.76800 1298.43700
[06/22 21:51:20    239s] <CMD> zoomBox 904.06400 1051.19700 1242.41000 1354.08900
[06/22 21:51:21    239s] <CMD> zoomBox 752.56100 880.45400 1400.72700 1460.70100
[06/22 21:51:21    239s] <CMD> zoomBox 553.40600 656.01000 1608.83800 1600.84700
[06/22 21:51:21    239s] <CMD> zoomBox 462.32700 553.36600 1704.01200 1664.93900
[06/22 21:51:22    239s] <CMD> zoomBox 229.11600 290.54200 1947.71100 1829.05100
[06/22 21:51:22    239s] <CMD> zoomBox 80.81000 123.40300 2102.68700 1933.41400
[06/22 21:51:23    239s] <CMD> zoomBox -93.66800 -73.23100 2285.01100 2056.19400
[06/22 21:51:33    240s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[06/22 21:51:33    240s] **WARN: (PRL-39):	Number of local CPUs specified (8) > Actual number of CPUs in the host (2). The lower value will be used.
[06/22 21:51:33    240s] Setting releaseMultiCpuLicenseMode to false.
[06/22 21:51:33    240s] <CMD> setDistributeHost -local
[06/22 21:51:33    240s] The timeout for a remote job to respond is 3600 seconds.
[06/22 21:51:33    240s] Submit command for task runs will be: local
[06/22 21:51:33    240s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[06/22 21:51:33    240s] <CMD> setEndCapMode -reset
[06/22 21:51:33    240s] <CMD> setEndCapMode -boundary_tap false
[06/22 21:51:33    240s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 0
[06/22 21:51:33    240s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
[06/22 21:51:33    240s] <CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
[06/22 21:51:33    240s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[06/22 21:51:33    240s] <CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
[06/22 21:51:33    240s] <CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
[06/22 21:51:33    241s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 21:51:33    241s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 21:51:33    241s] <CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
[06/22 21:51:33    241s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[06/22 21:51:34    241s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[06/22 21:51:34    241s] <CMD> setPlaceMode -reset
[06/22 21:51:34    241s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxRouteLayer 7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[06/22 21:51:34    241s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[06/22 21:51:34    241s] <CMD> setPlaceMode -fp false
[06/22 21:51:34    241s] <CMD> place_design
[06/22 21:51:34    241s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[06/22 21:51:34    241s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/22 21:51:35    241s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:04:04.5/0:07:33.9 (0.5), mem = 2859.3M
[06/22 21:51:35    241s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 80, number of sequential = 5397, percentage of missing scan cell = 0.00% (0 / 5397)
[06/22 21:51:36    241s] *** Starting placeDesign default flow ***
[06/22 21:51:36    242s] [oiLAM] Zs 7, 8
[06/22 21:51:36    242s] ### Creating LA Mngr. totSessionCpu=0:04:05 mem=2859.3M
[06/22 21:51:36    242s] ### Creating LA Mngr, finished. totSessionCpu=0:04:05 mem=2859.3M
[06/22 21:51:36    242s] Multithreaded Timing Analysis is initialized with 2 threads
[06/22 21:51:36    242s] 
[06/22 21:51:37    242s] Info: 2 threads available for lower-level modules during optimization.
[06/22 21:51:37    242s] *** Start deleteBufferTree ***
[06/22 21:51:37    242s] The software has determined that multi-drive net pReset[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
[06/22 21:51:38    243s] The software has determined that multi-drive net prog_clk[0] is comprised of  10634 timing arcs which is above the threshold of 10000 specified by the timing_reduce_multi_drive_net_arcs_threshold setting.  The net will be reduced to a single-driver model.  The reduction can affect SDF generation and annotation - you should consult the read_sdf documentation in the Command Reference for more information on controlling multi-drive net reduction and related SDF flow issues.
[06/22 21:51:41    248s] Info: Detect buffers to remove automatically.
[06/22 21:51:41    248s] Analyzing netlist ...
[06/22 21:51:41    248s] Updating netlist
[06/22 21:51:41    248s] 
[06/22 21:51:42    249s] *summary: 0 instances (buffers/inverters) removed
[06/22 21:51:42    249s] *** Finish deleteBufferTree (0:00:07.2) ***
[06/22 21:51:42    249s] Info: pop threads available for lower-level modules during optimization.
[06/22 21:51:42    249s] **INFO: Enable pre-place timing setting for timing analysis
[06/22 21:51:42    249s] Set Using Default Delay Limit as 101.
[06/22 21:51:42    249s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/22 21:51:42    249s] Set Default Net Delay as 0 ps.
[06/22 21:51:42    249s] Set Default Net Load as 0 pF. 
[06/22 21:51:42    249s] Set Default Input Pin Transition as 1 ps.
[06/22 21:51:43    249s] **INFO: Analyzing IO path groups for slack adjustment
[06/22 21:51:45    253s] Effort level <high> specified for reg2reg_tmp.12717 path_group
[06/22 21:51:45    253s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 21:51:46    254s] AAE DB initialization (MEM=1904.550781 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/22 21:51:46    254s] #################################################################################
[06/22 21:51:46    254s] # Design Stage: PreRoute
[06/22 21:51:46    254s] # Design Name: fpga_top
[06/22 21:51:46    254s] # Design Mode: 130nm
[06/22 21:51:46    254s] # Analysis Mode: MMMC Non-OCV 
[06/22 21:51:46    254s] # Parasitics Mode: No SPEF/RCDB 
[06/22 21:51:46    254s] # Signoff Settings: SI Off 
[06/22 21:51:46    254s] #################################################################################
[06/22 21:51:49    257s] Calculate delays in BcWc mode...
[06/22 21:51:49    257s] Topological Sorting (REAL = 0:00:00.0, MEM = 2829.5M, InitMEM = 2827.5M)
[06/22 21:51:49    257s] Start delay calculation (fullDC) (2 T). (MEM=1916.1)
[06/22 21:51:49    258s] Start AAE Lib Loading. (MEM=1926.429688)
[06/22 21:51:49    258s] End AAE Lib Loading. (MEM=1907.277344 CPU=0:00:00.0 Real=0:00:00.0)
[06/22 21:51:49    258s] End AAE Lib Interpolated Model. (MEM=1907.277344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 21:52:01    278s] Total number of fetched objects 56553
[06/22 21:52:01    278s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/22 21:52:01    278s] End delay calculation. (MEM=1901 CPU=0:00:19.0 REAL=0:00:10.0)
[06/22 21:52:02    279s] End delay calculation (fullDC). (MEM=1797.56 CPU=0:00:22.0 REAL=0:00:13.0)
[06/22 21:52:03    279s] *** CDM Built up (cpu=0:00:25.8  real=0:00:17.0  mem= 3286.7M) ***
[06/22 21:52:09    285s] **INFO: Disable pre-place timing setting for timing analysis
[06/22 21:52:10    286s] Set Using Default Delay Limit as 1000.
[06/22 21:52:10    286s] Set Default Net Delay as 1000 ps.
[06/22 21:52:10    286s] Set Default Input Pin Transition as 0.1 ps.
[06/22 21:52:10    286s] Set Default Net Load as 0.5 pF. 
[06/22 21:52:10    286s] **INFO: Pre-place timing setting for timing analysis already disabled
[06/22 21:52:10    286s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3261.1M, EPOCH TIME: 1750643530.940363
[06/22 21:52:11    286s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[06/22 21:52:11    286s]  Deleted 0 physical inst  (cell - / prefix -).
[06/22 21:52:11    286s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.040, REAL:0.130, MEM:3261.1M, EPOCH TIME: 1750643531.070672
[06/22 21:52:11    286s] INFO: #ExclusiveGroups=0
[06/22 21:52:11    286s] INFO: There are no Exclusive Groups.
[06/22 21:52:11    286s] *** Starting "NanoPlace(TM) placement v#9 (mem=3261.1M)" ...
[06/22 21:52:11    286s] Wait...
[06/22 21:52:11    286s] Estimated loop count for BSM: 1065
[06/22 21:52:11    286s] *** Build Buffered Sizing Timing Model
[06/22 21:52:11    286s] (cpu=0:00:00.1 mem=3277.1M) ***
[06/22 21:52:11    286s] *** Build Virtual Sizing Timing Model
[06/22 21:52:11    286s] (cpu=0:00:00.1 mem=3277.1M) ***
[06/22 21:52:11    286s] No user-set net weight.
[06/22 21:52:11    286s] Net fanout histogram:
[06/22 21:52:11    286s] 2		: 43591 (87.0%) nets
[06/22 21:52:11    286s] 3		: 4481 (8.9%) nets
[06/22 21:52:11    286s] 4     -	14	: 1238 (2.5%) nets
[06/22 21:52:11    286s] 15    -	39	: 560 (1.1%) nets
[06/22 21:52:11    286s] 40    -	79	: 240 (0.5%) nets
[06/22 21:52:11    286s] 80    -	159	: 3 (0.0%) nets
[06/22 21:52:11    286s] 160   -	319	: 0 (0.0%) nets
[06/22 21:52:11    286s] 320   -	639	: 0 (0.0%) nets
[06/22 21:52:11    286s] 640   -	1279	: 0 (0.0%) nets
[06/22 21:52:11    286s] 1280  -	2559	: 0 (0.0%) nets
[06/22 21:52:11    286s] 2560  -	5119	: 0 (0.0%) nets
[06/22 21:52:11    286s] 5120+		: 2 (0.0%) nets
[06/22 21:52:11    286s] no activity file in design. spp won't run.
[06/22 21:52:11    286s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[06/22 21:52:11    286s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[06/22 21:52:11    286s] Define the scan chains before using this option.
[06/22 21:52:11    286s] Type 'man IMPSP-9042' for more detail.
[06/22 21:52:11    286s] Processing tracks to init pin-track alignment.
[06/22 21:52:11    286s] z: 1, totalTracks: 1
[06/22 21:52:11    286s] z: 3, totalTracks: 1
[06/22 21:52:11    286s] z: 5, totalTracks: 1
[06/22 21:52:11    286s] z: 7, totalTracks: 1
[06/22 21:52:11    286s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 21:52:12    286s] Cell fpga_top LLGs are deleted
[06/22 21:52:12    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:52:12    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:52:12    286s] # Building fpga_top llgBox search-tree.
[06/22 21:52:12    287s] #std cell=50221 (0 fixed + 50221 movable) #buf cell=1040 #inv cell=25099 #block=0 (0 floating + 0 preplaced)
[06/22 21:52:12    287s] #ioInst=84 #net=50115 #term=147859 #term/net=2.95, #fixedIo=84, #floatIo=0, #fixedPin=71, #floatPin=0
[06/22 21:52:12    287s] stdCell: 50221 single + 0 double + 0 multi
[06/22 21:52:12    287s] #unpreplaced instances with no terms = 8
[06/22 21:52:12    287s] Total standard cell length = 197.7408 (mm), area = 0.7475 (mm^2)
[06/22 21:52:12    287s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3277.1M, EPOCH TIME: 1750643532.141017
[06/22 21:52:12    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:52:12    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:52:12    287s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3277.1M, EPOCH TIME: 1750643532.141464
[06/22 21:52:12    287s] Max number of tech site patterns supported in site array is 256.
[06/22 21:52:12    287s] Core basic site is CoreSite
[06/22 21:52:12    287s] DP-Init: Signature of floorplan is 14103cce6b1f1260. Signature of routing blockage is f5bd208edb2015ad.
[06/22 21:52:12    287s] After signature check, allow fast init is false, keep pre-filter is false.
[06/22 21:52:12    287s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/22 21:52:12    287s] Use non-trimmed site array because memory saving is not enough.
[06/22 21:52:12    287s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/22 21:52:12    287s] SiteArray: use 3,309,568 bytes
[06/22 21:52:12    287s] SiteArray: current memory after site array memory allocation 3296.3M
[06/22 21:52:12    287s] SiteArray: FP blocked sites are writable
[06/22 21:52:12    287s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f9ffe9e3040.
[06/22 21:52:12    287s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 1 thread pools are available.
[06/22 21:52:12    287s] Keep-away cache is enable on metals: 1-7
[06/22 21:52:12    287s] Estimated cell power/ground rail width = 0.531 um
[06/22 21:52:12    287s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/22 21:52:12    287s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3424.3M, EPOCH TIME: 1750643532.970977
[06/22 21:52:13    287s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/22 21:52:13    287s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.037, REAL:0.040, MEM:3424.3M, EPOCH TIME: 1750643533.011026
[06/22 21:52:13    287s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/22 21:52:13    287s] Atter site array init, number of instance map data is 0.
[06/22 21:52:13    287s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.244, REAL:0.899, MEM:3424.3M, EPOCH TIME: 1750643533.040642
[06/22 21:52:13    287s] 
[06/22 21:52:13    287s] Scanning PG Shapes for Pre-Colorizing...Done.
[06/22 21:52:13    287s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 21:52:13    287s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 21:52:13    287s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.300, REAL:0.961, MEM:3424.3M, EPOCH TIME: 1750643533.101884
[06/22 21:52:13    287s] 
[06/22 21:52:13    287s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 21:52:13    287s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 21:52:13    287s] 
[06/22 21:52:13    287s] Average module density = 0.719.
[06/22 21:52:13    287s] Density for module 'grid_clb_2__2_' = 0.764.
[06/22 21:52:13    287s]        = stdcell_area 90340 sites (163913 um^2) / alloc_area 118272 sites (214593 um^2).
[06/22 21:52:13    287s] Density for module 'grid_clb_2__1_' = 0.764.
[06/22 21:52:13    287s]        = stdcell_area 90340 sites (163913 um^2) / alloc_area 118272 sites (214593 um^2).
[06/22 21:52:13    287s] Density for module 'grid_clb_1__2_' = 0.764.
[06/22 21:52:13    287s]        = stdcell_area 90340 sites (163913 um^2) / alloc_area 118272 sites (214593 um^2).
[06/22 21:52:13    287s] Density for module 'grid_clb_1__1_' = 0.764.
[06/22 21:52:13    287s]        = stdcell_area 90340 sites (163913 um^2) / alloc_area 118272 sites (214593 um^2).
[06/22 21:52:13    287s] Density for the rest of the design = 0.395.
[06/22 21:52:13    287s]        = stdcell_area 50600 sites (91809 um^2) / alloc_area 128177 sites (232564 um^2).
[06/22 21:52:13    287s] Density for the design = 0.685.
[06/22 21:52:13    287s]        = stdcell_area 411960 sites (747460 um^2) / alloc_area 601265 sites (1090935 um^2).
[06/22 21:52:13    287s] Pin Density = 0.2459.
[06/22 21:52:13    287s]             = total # of pins 147859 / total area 601265.
[06/22 21:52:13    287s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3424.3M, EPOCH TIME: 1750643533.217514
[06/22 21:52:13    287s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.021, REAL:0.022, MEM:3424.3M, EPOCH TIME: 1750643533.239296
[06/22 21:52:13    287s] OPERPROF: Starting pre-place ADS at level 1, MEM:3424.3M, EPOCH TIME: 1750643533.249768
[06/22 21:52:13    287s] 
[06/22 21:52:13    287s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3424.3M, EPOCH TIME: 1750643533.303372
[06/22 21:52:13    287s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3424.3M, EPOCH TIME: 1750643533.303541
[06/22 21:52:13    287s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3424.3M, EPOCH TIME: 1750643533.303629
[06/22 21:52:13    287s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3424.3M, EPOCH TIME: 1750643533.303724
[06/22 21:52:13    287s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3424.3M, EPOCH TIME: 1750643533.303768
[06/22 21:52:13    287s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.012, REAL:0.013, MEM:3424.3M, EPOCH TIME: 1750643533.317087
[06/22 21:52:13    287s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3424.3M, EPOCH TIME: 1750643533.317347
[06/22 21:52:13    287s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.002, REAL:0.002, MEM:3424.3M, EPOCH TIME: 1750643533.319536
[06/22 21:52:13    287s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.016, REAL:0.018, MEM:3424.3M, EPOCH TIME: 1750643533.321939
[06/22 21:52:13    287s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.020, REAL:0.023, MEM:3424.3M, EPOCH TIME: 1750643533.325890
[06/22 21:52:13    287s] ADSU 0.685 -> 0.696. site 601265.000 -> 592092.200. GS 30.240
[06/22 21:52:13    287s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.137, REAL:0.143, MEM:3424.3M, EPOCH TIME: 1750643533.392393
[06/22 21:52:13    287s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3424.3M, EPOCH TIME: 1750643533.396109
[06/22 21:52:13    287s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3424.3M, EPOCH TIME: 1750643533.401569
[06/22 21:52:13    287s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3424.3M, EPOCH TIME: 1750643533.401745
[06/22 21:52:13    287s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.005, REAL:0.006, MEM:3424.3M, EPOCH TIME: 1750643533.401811
[06/22 21:52:13    287s] 
[06/22 21:52:13    287s] 
[06/22 21:52:13    287s] 
[06/22 21:52:13    287s] Initial padding reaches pin density 0.500 for grid_clb_2__2_
[06/22 21:52:13    287s] InitPadU 0.780 -> 0.865 for grid_clb_2__2_
[06/22 21:52:13    287s] Initial padding reaches pin density 0.500 for grid_clb_2__1_
[06/22 21:52:13    287s] InitPadU 0.770 -> 0.860 for grid_clb_2__1_
[06/22 21:52:13    287s] Initial padding reaches pin density 0.500 for grid_clb_1__2_
[06/22 21:52:13    287s] InitPadU 0.780 -> 0.865 for grid_clb_1__2_
[06/22 21:52:13    287s] Initial padding reaches pin density 0.500 for grid_clb_1__1_
[06/22 21:52:13    287s] InitPadU 0.769 -> 0.860 for grid_clb_1__1_
[06/22 21:52:13    287s] Initial padding reaches pin density 0.200 for top
[06/22 21:52:13    287s] InitPadU 0.403 -> 0.676 for top
[06/22 21:52:13    287s] 
[06/22 21:52:13    287s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[06/22 21:52:13    287s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3424.3M, EPOCH TIME: 1750643533.946151
[06/22 21:52:13    287s] Enable eGR PG blockage caching
[06/22 21:52:13    287s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.037, REAL:0.043, MEM:3424.3M, EPOCH TIME: 1750643533.989264
[06/22 21:52:13    287s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:3424.3M, EPOCH TIME: 1750643533.989582
[06/22 21:52:13    287s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3424.3M, EPOCH TIME: 1750643533.989752
[06/22 21:52:13    287s] no activity file in design. spp won't run.
[06/22 21:52:13    287s] [spp] 0
[06/22 21:52:13    287s] [adp] 0:1:1:3
[06/22 21:52:14    288s] Ignore, current top cell is fpga_top.
[06/22 21:52:28    306s] Unignore, current top cell is fpga_top.
[06/22 21:52:28    306s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:18.816, REAL:14.092, MEM:3433.8M, EPOCH TIME: 1750643548.082251
[06/22 21:52:28    306s] Ignore, current top cell is fpga_top.
[06/22 21:52:28    306s] Clock gating cells determined by native netlist tracing.
[06/22 21:52:28    306s] no activity file in design. spp won't run.
[06/22 21:52:28    306s] no activity file in design. spp won't run.
[06/22 21:52:28    306s] Unignore, current top cell is fpga_top.
[06/22 21:52:28    306s] Ignore, current top cell is fpga_top.
[06/22 21:52:29    307s] Effort level <high> specified for reg2reg path_group
[06/22 21:52:37    321s] Unignore, current top cell is fpga_top.
[06/22 21:52:37    321s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3433.8M, EPOCH TIME: 1750643557.690725
[06/22 21:52:37    321s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.010, REAL:0.010, MEM:3433.8M, EPOCH TIME: 1750643557.700684
[06/22 21:52:37    321s] === lastAutoLevel = 9 
[06/22 21:52:37    321s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3433.8M, EPOCH TIME: 1750643557.850023
[06/22 21:52:39    321s] OPERPROF:     Starting NP-Place at level 3, MEM:3471.1M, EPOCH TIME: 1750643559.276987
[06/22 21:52:40    322s] Iteration  1: Total net bbox = 4.512e+05 (1.86e+05 2.65e+05)
[06/22 21:52:40    322s]               Est.  stn bbox = 4.696e+05 (1.95e+05 2.75e+05)
[06/22 21:52:40    322s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 3485.1M
[06/22 21:52:40    322s] Iteration  2: Total net bbox = 4.512e+05 (1.86e+05 2.65e+05)
[06/22 21:52:40    322s]               Est.  stn bbox = 4.696e+05 (1.95e+05 2.75e+05)
[06/22 21:52:40    322s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3486.1M
[06/22 21:52:40    322s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9fd6a760e0.
[06/22 21:52:40    323s] exp_mt_sequential is set from setPlaceMode option to 1
[06/22 21:52:40    323s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=2)
[06/22 21:52:40    323s] place_exp_mt_interval set to default 32
[06/22 21:52:40    323s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/22 21:52:47    335s] Iteration  3: Total net bbox = 3.552e+05 (1.80e+05 1.75e+05)
[06/22 21:52:47    335s]               Est.  stn bbox = 4.393e+05 (2.25e+05 2.14e+05)
[06/22 21:52:47    335s]               cpu = 0:00:12.9 real = 0:00:07.0 mem = 3581.6M
[06/22 21:52:47    335s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9fd6a760e0.
[06/22 21:52:48    335s] Total number of setup views is 1.
[06/22 21:52:48    335s] Total number of active setup views is 1.
[06/22 21:52:48    335s] Active setup views:
[06/22 21:52:48    335s]     WORST_CASE
[06/22 21:52:58    354s] Iteration  4: Total net bbox = 5.031e+05 (2.47e+05 2.57e+05)
[06/22 21:52:58    354s]               Est.  stn bbox = 6.413e+05 (3.15e+05 3.26e+05)
[06/22 21:52:58    354s]               cpu = 0:00:19.0 real = 0:00:11.0 mem = 3658.5M
[06/22 21:52:58    354s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9fd6a760e0.
[06/22 21:53:13    379s] Iteration  5: Total net bbox = 7.746e+05 (3.75e+05 3.99e+05)
[06/22 21:53:13    379s]               Est.  stn bbox = 1.051e+06 (5.10e+05 5.41e+05)
[06/22 21:53:13    379s]               cpu = 0:00:25.1 real = 0:00:15.0 mem = 3658.5M
[06/22 21:53:13    379s] OPERPROF:     Finished NP-Place at level 3, CPU:58.190, REAL:33.930, MEM:3658.5M, EPOCH TIME: 1750643593.206953
[06/22 21:53:14    379s] OPERPROF:   Finished NP-MAIN at level 2, CPU:58.697, REAL:36.181, MEM:3658.5M, EPOCH TIME: 1750643594.031433
[06/22 21:53:14    380s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3658.5M, EPOCH TIME: 1750643594.066248
[06/22 21:53:14    380s] Ignore, current top cell is fpga_top.
[06/22 21:53:14    380s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 21:53:14    380s] Unignore, current top cell is fpga_top.
[06/22 21:53:14    380s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.024, REAL:0.024, MEM:3658.5M, EPOCH TIME: 1750643594.090632
[06/22 21:53:14    380s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3658.5M, EPOCH TIME: 1750643594.106719
[06/22 21:53:14    380s] OPERPROF:     Starting NP-Place at level 3, MEM:3658.5M, EPOCH TIME: 1750643594.531448
[06/22 21:53:14    380s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9ffcd600e0.
[06/22 21:53:26    400s] Iteration  6: Total net bbox = 7.933e+05 (3.88e+05 4.05e+05)
[06/22 21:53:26    400s]               Est.  stn bbox = 1.104e+06 (5.45e+05 5.60e+05)
[06/22 21:53:26    400s]               cpu = 0:00:20.3 real = 0:00:12.0 mem = 3690.5M
[06/22 21:53:26    400s] OPERPROF:     Finished NP-Place at level 3, CPU:20.378, REAL:11.628, MEM:3690.5M, EPOCH TIME: 1750643606.159815
[06/22 21:53:26    401s] OPERPROF:   Finished NP-MAIN at level 2, CPU:21.045, REAL:12.164, MEM:3658.5M, EPOCH TIME: 1750643606.271025
[06/22 21:53:26    401s] Iteration  7: Total net bbox = 8.620e+05 (4.56e+05 4.06e+05)
[06/22 21:53:26    401s]               Est.  stn bbox = 1.175e+06 (6.14e+05 5.61e+05)
[06/22 21:53:26    401s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3658.5M
[06/22 21:53:26    401s] Ignore, current top cell is fpga_top.
[06/22 21:53:41    421s] 
[06/22 21:53:41    421s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/22 21:53:41    421s] TLC MultiMap info (StdDelay):
[06/22 21:53:41    421s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/22 21:53:41    421s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/22 21:53:41    421s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/22 21:53:41    421s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/22 21:53:41    421s]  Setting StdDelay to: 25.6ps
[06/22 21:53:41    421s] 
[06/22 21:53:41    421s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/22 21:53:42    421s] nrCritNet: 0.00% ( 0 / 50115 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/22 21:53:56    440s] nrCritNet: 0.00% ( 0 / 50115 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/22 21:53:56    440s] Unignore, current top cell is fpga_top.
[06/22 21:53:56    441s] Iteration  8: Total net bbox = 8.620e+05 (4.56e+05 4.06e+05)
[06/22 21:53:56    441s]               Est.  stn bbox = 1.175e+06 (6.14e+05 5.61e+05)
[06/22 21:53:56    441s]               cpu = 0:00:39.8 real = 0:00:30.0 mem = 3658.5M
[06/22 21:53:56    441s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3658.5M, EPOCH TIME: 1750643636.640351
[06/22 21:53:56    441s] Ignore, current top cell is fpga_top.
[06/22 21:53:56    441s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 21:53:56    441s] Unignore, current top cell is fpga_top.
[06/22 21:53:56    441s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.009, REAL:0.009, MEM:3658.5M, EPOCH TIME: 1750643636.649670
[06/22 21:53:56    441s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3658.5M, EPOCH TIME: 1750643636.663752
[06/22 21:53:57    441s] OPERPROF:     Starting NP-Place at level 3, MEM:3658.5M, EPOCH TIME: 1750643637.023078
[06/22 21:53:57    441s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9fd68b80e0.
[06/22 21:54:11    467s] OPERPROF:     Finished NP-Place at level 3, CPU:25.960, REAL:14.579, MEM:3690.5M, EPOCH TIME: 1750643651.602152
[06/22 21:54:11    467s] OPERPROF:   Finished NP-MAIN at level 2, CPU:26.585, REAL:15.040, MEM:3658.5M, EPOCH TIME: 1750643651.703490
[06/22 21:54:11    467s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3658.5M, EPOCH TIME: 1750643651.709627
[06/22 21:54:11    467s] Ignore, current top cell is fpga_top.
[06/22 21:54:11    467s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 21:54:11    467s] Unignore, current top cell is fpga_top.
[06/22 21:54:11    467s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.008, REAL:0.008, MEM:3658.5M, EPOCH TIME: 1750643651.717501
[06/22 21:54:11    467s] Ignore, current top cell is fpga_top.
[06/22 21:54:11    467s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3658.5M, EPOCH TIME: 1750643651.719135
[06/22 21:54:11    467s] Starting Early Global Route rough congestion estimation: mem = 3658.5M
[06/22 21:54:12    467s] (I)      Initializing eGR engine (rough)
[06/22 21:54:12    467s] Set min layer with default ( 2 )
[06/22 21:54:12    467s] Set max layer with parameter ( 7 )
[06/22 21:54:12    467s] (I)      clean place blk overflow:
[06/22 21:54:12    467s] (I)      H : enabled 0.60 0
[06/22 21:54:12    467s] (I)      V : enabled 0.60 0
[06/22 21:54:12    467s] (I)      Initializing eGR engine (rough)
[06/22 21:54:12    467s] Set min layer with default ( 2 )
[06/22 21:54:12    467s] Set max layer with parameter ( 7 )
[06/22 21:54:12    467s] (I)      clean place blk overflow:
[06/22 21:54:12    467s] (I)      H : enabled 0.60 0
[06/22 21:54:12    467s] (I)      V : enabled 0.60 0
[06/22 21:54:12    467s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.35 MB )
[06/22 21:54:12    467s] (I)      Running eGR Rough flow
[06/22 21:54:12    467s] (I)      # wire layers (front) : 8
[06/22 21:54:12    467s] (I)      # wire layers (back)  : 0
[06/22 21:54:12    467s] (I)      min wire layer : 1
[06/22 21:54:12    467s] (I)      max wire layer : 7
[06/22 21:54:12    467s] (I)      # cut layers (front) : 7
[06/22 21:54:12    467s] (I)      # cut layers (back)  : 0
[06/22 21:54:12    467s] (I)      min cut layer : 1
[06/22 21:54:12    467s] (I)      max cut layer : 6
[06/22 21:54:12    467s] (I)      ================================= Layers =================================
[06/22 21:54:12    467s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:54:12    467s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 21:54:12    467s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:54:12    467s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 21:54:12    467s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 21:54:12    467s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 21:54:12    467s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 21:54:12    467s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 21:54:12    467s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 21:54:12    467s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 21:54:12    467s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 21:54:12    467s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 21:54:12    467s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 21:54:12    467s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 21:54:12    467s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 21:54:12    467s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 21:54:12    467s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 21:54:12    467s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 21:54:12    467s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:54:12    467s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 21:54:12    467s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 21:54:12    467s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 21:54:12    467s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 21:54:12    467s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:54:12    467s] (I)      Started Import and model ( Curr Mem: 3.35 MB )
[06/22 21:54:13    468s] (I)      == Non-default Options ==
[06/22 21:54:13    468s] (I)      Print mode                                         : 2
[06/22 21:54:13    468s] (I)      Stop if highly congested                           : false
[06/22 21:54:13    468s] (I)      Local connection modeling                          : true
[06/22 21:54:13    468s] (I)      Maximum routing layer                              : 7
[06/22 21:54:13    468s] (I)      Top routing layer                                  : 7
[06/22 21:54:13    468s] (I)      Assign partition pins                              : false
[06/22 21:54:13    468s] (I)      Support large GCell                                : true
[06/22 21:54:13    468s] (I)      Number of threads                                  : 2
[06/22 21:54:13    468s] (I)      Number of rows per GCell                           : 9
[06/22 21:54:13    468s] (I)      Max num rows per GCell                             : 32
[06/22 21:54:13    468s] (I)      Route tie net to shape                             : auto
[06/22 21:54:13    468s] (I)      Method to set GCell size                           : row
[06/22 21:54:13    468s] (I)      Tie hi/lo max distance                             : 37.800000
[06/22 21:54:13    468s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/22 21:54:13    468s] (I)      ============== Pin Summary ==============
[06/22 21:54:13    468s] (I)      +-------+--------+---------+------------+
[06/22 21:54:13    468s] (I)      | Layer | # pins | % total |      Group |
[06/22 21:54:13    468s] (I)      +-------+--------+---------+------------+
[06/22 21:54:13    468s] (I)      |     1 | 142128 |   96.17 |        Pin |
[06/22 21:54:13    468s] (I)      |     2 |   5397 |    3.65 | Pin access |
[06/22 21:54:13    468s] (I)      |     3 |    199 |    0.13 | Pin access |
[06/22 21:54:13    468s] (I)      |     4 |      0 |    0.00 |      Other |
[06/22 21:54:13    468s] (I)      |     5 |      0 |    0.00 |      Other |
[06/22 21:54:13    468s] (I)      |     6 |      0 |    0.00 |      Other |
[06/22 21:54:13    468s] (I)      |     7 |     64 |    0.04 |      Other |
[06/22 21:54:13    468s] (I)      +-------+--------+---------+------------+
[06/22 21:54:13    468s] (I)      Custom ignore net properties:
[06/22 21:54:13    468s] (I)      1 : NotLegal
[06/22 21:54:13    468s] (I)      Default ignore net properties:
[06/22 21:54:13    468s] (I)      1 : Special
[06/22 21:54:13    468s] (I)      2 : Analog
[06/22 21:54:13    468s] (I)      3 : Fixed
[06/22 21:54:13    468s] (I)      4 : Skipped
[06/22 21:54:13    468s] (I)      5 : MixedSignal
[06/22 21:54:13    468s] (I)      Prerouted net properties:
[06/22 21:54:13    468s] (I)      1 : NotLegal
[06/22 21:54:13    468s] (I)      2 : Special
[06/22 21:54:13    468s] (I)      3 : Analog
[06/22 21:54:13    468s] (I)      4 : Fixed
[06/22 21:54:13    468s] (I)      5 : Skipped
[06/22 21:54:13    468s] (I)      6 : MixedSignal
[06/22 21:54:13    468s] (I)      Early global route reroute all routable nets
[06/22 21:54:13    468s] (I)      Use row-based GCell size
[06/22 21:54:13    468s] (I)      Use row-based GCell align
[06/22 21:54:13    468s] (I)      layer 0 area = 90000
[06/22 21:54:13    468s] (I)      layer 1 area = 144000
[06/22 21:54:13    468s] (I)      layer 2 area = 144000
[06/22 21:54:13    468s] (I)      layer 3 area = 144000
[06/22 21:54:13    468s] (I)      layer 4 area = 144000
[06/22 21:54:13    468s] (I)      layer 5 area = 0
[06/22 21:54:13    468s] (I)      layer 6 area = 0
[06/22 21:54:13    468s] (I)      GCell unit size   : 3780
[06/22 21:54:13    468s] (I)      GCell multiplier  : 9
[06/22 21:54:13    468s] (I)      GCell row height  : 3780
[06/22 21:54:13    468s] (I)      Actual row height : 3780
[06/22 21:54:13    468s] (I)      GCell align ref   : 425480 425420
[06/22 21:54:13    468s] (I)      Track table information for default rule: 
[06/22 21:54:13    468s] (I)      Metal1 has single uniform track structure
[06/22 21:54:13    468s] (I)      Metal2 has single uniform track structure
[06/22 21:54:13    468s] (I)      Metal3 has single uniform track structure
[06/22 21:54:13    468s] (I)      Metal4 has single uniform track structure
[06/22 21:54:13    468s] (I)      Metal5 has single uniform track structure
[06/22 21:54:13    468s] (I)      TopMetal1 has single uniform track structure
[06/22 21:54:13    468s] (I)      TopMetal2 has single uniform track structure
[06/22 21:54:13    468s] (I)      ================ Default via =================
[06/22 21:54:13    468s] (I)      +---+-------------------+--------------------+
[06/22 21:54:13    468s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/22 21:54:13    468s] (I)      +---+-------------------+--------------------+
[06/22 21:54:13    468s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/22 21:54:13    468s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/22 21:54:13    468s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/22 21:54:13    468s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/22 21:54:13    468s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/22 21:54:13    468s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/22 21:54:13    468s] (I)      +---+-------------------+--------------------+
[06/22 21:54:13    468s] (I)      Design has 84 placement macros with 84 shapes. 
[06/22 21:54:13    468s] (I)      Read 39015 PG shapes
[06/22 21:54:13    468s] (I)      Read 0 clock shapes
[06/22 21:54:13    468s] (I)      Read 0 other shapes
[06/22 21:54:13    468s] (I)      #Routing Blockages  : 0
[06/22 21:54:13    468s] (I)      #Bump Blockages     : 0
[06/22 21:54:13    468s] (I)      #Instance Blockages : 26000
[06/22 21:54:13    468s] (I)      #PG Blockages       : 39015
[06/22 21:54:13    468s] (I)      #Halo Blockages     : 0
[06/22 21:54:13    468s] (I)      #Boundary Blockages : 0
[06/22 21:54:13    468s] (I)      #Clock Blockages    : 0
[06/22 21:54:13    468s] (I)      #Other Blockages    : 0
[06/22 21:54:13    468s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/22 21:54:13    468s] (I)      #prerouted nets         : 0
[06/22 21:54:13    468s] (I)      #prerouted special nets : 0
[06/22 21:54:13    468s] (I)      #prerouted wires        : 0
[06/22 21:54:13    468s] (I)      Read 50115 nets ( ignored 0 )
[06/22 21:54:13    468s] (I)        Front-side 50115 ( ignored 0 )
[06/22 21:54:13    468s] (I)        Back-side  0 ( ignored 0 )
[06/22 21:54:13    468s] (I)        Both-side  0 ( ignored 0 )
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[06/22 21:54:13    468s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[06/22 21:54:13    468s] (W)      Only the first 20 messages are printed.
[06/22 21:54:13    468s] (I)      handle routing halo
[06/22 21:54:13    468s] (I)      Reading macro buffers
[06/22 21:54:13    468s] (I)      Number of macro buffers: 0
[06/22 21:54:13    468s] (I)      early_global_route_priority property id does not exist.
[06/22 21:54:13    468s] (I)      Read Num Blocks=65015  Num Prerouted Wires=0  Num CS=0
[06/22 21:54:13    468s] (I)      Layer 1 (H) : #blockages 29435 : #preroutes 0
[06/22 21:54:13    468s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/22 21:54:13    468s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/22 21:54:13    468s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/22 21:54:13    468s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/22 21:54:13    468s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/22 21:54:13    468s] (I)      Number of ignored nets                =      0
[06/22 21:54:13    468s] (I)      Number of connected nets              =      0
[06/22 21:54:13    468s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/22 21:54:13    468s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/22 21:54:13    468s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/22 21:54:13    468s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/22 21:54:13    468s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/22 21:54:13    468s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/22 21:54:13    468s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/22 21:54:13    468s] (I)      There are 2 clock nets ( 0 with NDR ).
[06/22 21:54:13    468s] (I)      Ndr track 0 does not exist
[06/22 21:54:14    468s] (I)      ---------------------Grid Graph Info--------------------
[06/22 21:54:14    468s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/22 21:54:14    468s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/22 21:54:14    468s] (I)      Site width          :   480  (dbu)
[06/22 21:54:14    468s] (I)      Row height          :  3780  (dbu)
[06/22 21:54:14    468s] (I)      GCell row height    :  3780  (dbu)
[06/22 21:54:14    468s] (I)      GCell width         : 34020  (dbu)
[06/22 21:54:14    468s] (I)      GCell height        : 34020  (dbu)
[06/22 21:54:14    468s] (I)      Grid                :    55    57     7
[06/22 21:54:14    468s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/22 21:54:14    468s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/22 21:54:14    468s] (I)      Vertical capacity   :     0     0 34020     0 34020     0 34020
[06/22 21:54:14    468s] (I)      Horizontal capacity :     0 34020     0 34020     0 34020     0
[06/22 21:54:14    468s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/22 21:54:14    468s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/22 21:54:14    468s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/22 21:54:14    468s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/22 21:54:14    468s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/22 21:54:14    468s] (I)      Num tracks per GCell: 100.06 81.00 70.88 81.00 70.88 10.37  8.51
[06/22 21:54:14    468s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/22 21:54:14    468s] (I)      --------------------------------------------------------
[06/22 21:54:14    468s] 
[06/22 21:54:14    468s] (I)      ============ Routing rule table ============
[06/22 21:54:14    468s] (I)      Rule id: 0  Rule name: (Default)  Nets: 50051
[06/22 21:54:14    468s] (I)      ========================================
[06/22 21:54:14    468s] (I)      
[06/22 21:54:14    468s] (I)      ==== NDR : (Default) ====
[06/22 21:54:14    468s] (I)      +--------------+--------+
[06/22 21:54:14    468s] (I)      |           ID |      0 |
[06/22 21:54:14    468s] (I)      |      Default |    yes |
[06/22 21:54:14    468s] (I)      |  Clk Special |     no |
[06/22 21:54:14    468s] (I)      | Hard spacing |     no |
[06/22 21:54:14    468s] (I)      |    NDR track | (none) |
[06/22 21:54:14    468s] (I)      |      NDR via | (none) |
[06/22 21:54:14    468s] (I)      |  Extra space |      0 |
[06/22 21:54:14    468s] (I)      |      Shields |      0 |
[06/22 21:54:14    468s] (I)      |   Demand (H) |      1 |
[06/22 21:54:14    468s] (I)      |   Demand (V) |      1 |
[06/22 21:54:14    468s] (I)      |        #Nets |  50051 |
[06/22 21:54:14    468s] (I)      +--------------+--------+
[06/22 21:54:14    468s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:54:14    468s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/22 21:54:14    468s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:54:14    468s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/22 21:54:14    468s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/22 21:54:14    468s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/22 21:54:14    468s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/22 21:54:14    468s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/22 21:54:14    468s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/22 21:54:14    468s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:54:14    468s] (I)      =============== Blocked Tracks ===============
[06/22 21:54:14    468s] (I)      +-------+---------+----------+---------------+
[06/22 21:54:14    468s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/22 21:54:14    468s] (I)      +-------+---------+----------+---------------+
[06/22 21:54:14    468s] (I)      |     1 |       0 |        0 |         0.00% |
[06/22 21:54:14    468s] (I)      |     2 |  253440 |   145102 |        57.25% |
[06/22 21:54:14    468s] (I)      |     3 |  220248 |   144101 |        65.43% |
[06/22 21:54:14    468s] (I)      |     4 |  253440 |   170360 |        67.22% |
[06/22 21:54:14    468s] (I)      |     5 |  220248 |   144259 |        65.50% |
[06/22 21:54:14    468s] (I)      |     6 |   42240 |    34796 |        82.38% |
[06/22 21:54:14    468s] (I)      |     7 |   26391 |    15122 |        57.30% |
[06/22 21:54:14    468s] (I)      +-------+---------+----------+---------------+
[06/22 21:54:14    468s] (I)      Finished Import and model ( CPU: 0.77 sec, Real: 1.09 sec, Curr Mem: 3.40 MB )
[06/22 21:54:14    468s] (I)      Reset routing kernel
[06/22 21:54:14    468s] (I)      numLocalWires=140924  numGlobalNetBranches=30556  numLocalNetBranches=39992
[06/22 21:54:14    468s] (I)      totalPins=147731  totalGlobalPin=39600 (26.81%)
[06/22 21:54:14    468s] (I)      total 2D Cap : 459912 = (262664 H, 197248 V)
[06/22 21:54:14    468s] (I)      total 2D Demand : 10884 = (10884 H, 0 V)
[06/22 21:54:14    468s] (I)      init route region map
[06/22 21:54:14    468s] (I)      #blocked GCells = 272
[06/22 21:54:14    468s] (I)      #regions = 2
[06/22 21:54:14    468s] (I)      init safety region map
[06/22 21:54:14    468s] (I)      #blocked GCells = 272
[06/22 21:54:14    468s] (I)      #regions = 2
[06/22 21:54:14    468s] (I)      
[06/22 21:54:14    468s] (I)      ============  Phase 1a Route ============
[06/22 21:54:14    468s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 10
[06/22 21:54:14    468s] (I)      Usage: 37961 = (19173 H, 18788 V) = (7.30% H, 9.53% V) = (6.523e+05um H, 6.392e+05um V)
[06/22 21:54:14    468s] (I)      
[06/22 21:54:14    468s] (I)      ============  Phase 1b Route ============
[06/22 21:54:14    468s] (I)      Usage: 37961 = (19173 H, 18788 V) = (7.30% H, 9.53% V) = (6.523e+05um H, 6.392e+05um V)
[06/22 21:54:14    468s] (I)      eGR overflow: 0.00% H + 0.12% V
[06/22 21:54:14    468s] 
[06/22 21:54:14    468s] (I)      Updating congestion map
[06/22 21:54:14    468s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[06/22 21:54:14    468s] (I)      Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 1.34 sec, Curr Mem: 3.41 MB )
[06/22 21:54:14    468s] Finished Early Global Route rough congestion estimation: mem = 3658.5M
[06/22 21:54:14    468s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:1.081, REAL:2.594, MEM:3658.5M, EPOCH TIME: 1750643654.313263
[06/22 21:54:14    468s] earlyGlobalRoute rough estimation gcell size 9 row height
[06/22 21:54:14    468s] Unignore, current top cell is fpga_top.
[06/22 21:54:14    468s] OPERPROF:   Starting CDPad at level 2, MEM:3658.5M, EPOCH TIME: 1750643654.317251
[06/22 21:54:14    469s] CDPadU 0.823 -> 0.823. R=0.696, N=50221, GS=34.020
[06/22 21:54:14    469s] OPERPROF:   Finished CDPad at level 2, CPU:0.283, REAL:0.216, MEM:3690.5M, EPOCH TIME: 1750643654.533610
[06/22 21:54:14    469s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3690.5M, EPOCH TIME: 1750643654.547190
[06/22 21:54:14    469s] OPERPROF:     Starting NP-Place at level 3, MEM:3690.5M, EPOCH TIME: 1750643654.893366
[06/22 21:54:15    469s] AB param 22.4% (11240/50221).
[06/22 21:54:15    469s] OPERPROF:     Finished NP-Place at level 3, CPU:0.235, REAL:0.194, MEM:3690.5M, EPOCH TIME: 1750643655.086897
[06/22 21:54:15    469s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.852, REAL:0.672, MEM:3690.5M, EPOCH TIME: 1750643655.219381
[06/22 21:54:15    469s] Global placement CDP is working on the selected area.
[06/22 21:54:15    469s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3690.5M, EPOCH TIME: 1750643655.246435
[06/22 21:54:15    470s] OPERPROF:     Starting NP-Place at level 3, MEM:3690.5M, EPOCH TIME: 1750643655.550656
[06/22 21:54:15    470s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : 0x7fa009690ce0.
[06/22 21:54:17    472s] OPERPROF:     Finished NP-Place at level 3, CPU:2.401, REAL:1.628, MEM:3722.5M, EPOCH TIME: 1750643657.179108
[06/22 21:54:17    472s] OPERPROF:   Finished NP-MAIN at level 2, CPU:2.905, REAL:2.010, MEM:3690.5M, EPOCH TIME: 1750643657.256374
[06/22 21:54:17    472s] Iteration  9: Total net bbox = 9.445e+05 (4.87e+05 4.57e+05)
[06/22 21:54:17    472s]               Est.  stn bbox = 1.272e+06 (6.53e+05 6.19e+05)
[06/22 21:54:17    472s]               cpu = 0:00:31.9 real = 0:00:21.0 mem = 3690.5M
[06/22 21:54:17    473s] Ignore, current top cell is fpga_top.
[06/22 21:54:32    493s] nrCritNet: 0.00% ( 0 / 50115 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/22 21:54:47    513s] nrCritNet: 0.00% ( 0 / 50115 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/22 21:54:47    513s] Unignore, current top cell is fpga_top.
[06/22 21:54:47    514s] Iteration 10: Total net bbox = 9.445e+05 (4.87e+05 4.57e+05)
[06/22 21:54:47    514s]               Est.  stn bbox = 1.272e+06 (6.53e+05 6.19e+05)
[06/22 21:54:47    514s]               cpu = 0:00:41.0 real = 0:00:30.0 mem = 3690.5M
[06/22 21:54:47    514s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3690.5M, EPOCH TIME: 1750643687.473623
[06/22 21:54:47    514s] Ignore, current top cell is fpga_top.
[06/22 21:54:47    514s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 21:54:47    514s] Unignore, current top cell is fpga_top.
[06/22 21:54:47    514s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.010, REAL:0.010, MEM:3690.5M, EPOCH TIME: 1750643687.484075
[06/22 21:54:47    514s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3690.5M, EPOCH TIME: 1750643687.505114
[06/22 21:54:47    514s] OPERPROF:     Starting NP-Place at level 3, MEM:3690.5M, EPOCH TIME: 1750643687.882297
[06/22 21:54:47    514s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9fd74fa0e0.
[06/22 21:55:01    539s] OPERPROF:     Finished NP-Place at level 3, CPU:25.078, REAL:14.076, MEM:3722.5M, EPOCH TIME: 1750643701.957892
[06/22 21:55:02    539s] OPERPROF:   Finished NP-MAIN at level 2, CPU:25.744, REAL:14.561, MEM:3690.5M, EPOCH TIME: 1750643702.065651
[06/22 21:55:02    539s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[06/22 21:55:02    539s] MH legal: No MH instances from GP
[06/22 21:55:02    539s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/22 21:55:02    539s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3690.5M, DRC: 0)
[06/22 21:55:02    539s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3690.5M, EPOCH TIME: 1750643702.850041
[06/22 21:55:02    539s] Ignore, current top cell is fpga_top.
[06/22 21:55:02    539s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 21:55:02    539s] Unignore, current top cell is fpga_top.
[06/22 21:55:02    539s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.015, REAL:0.016, MEM:3690.5M, EPOCH TIME: 1750643702.866314
[06/22 21:55:02    539s] Ignore, current top cell is fpga_top.
[06/22 21:55:02    539s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3690.5M, EPOCH TIME: 1750643702.868089
[06/22 21:55:02    539s] Starting Early Global Route rough congestion estimation: mem = 3690.5M
[06/22 21:55:02    539s] (I)      Initializing eGR engine (rough)
[06/22 21:55:02    539s] Set min layer with default ( 2 )
[06/22 21:55:02    539s] Set max layer with parameter ( 7 )
[06/22 21:55:02    539s] (I)      clean place blk overflow:
[06/22 21:55:02    539s] (I)      H : enabled 0.60 0
[06/22 21:55:02    539s] (I)      V : enabled 0.60 0
[06/22 21:55:02    539s] (I)      Initializing eGR engine (rough)
[06/22 21:55:02    539s] Set min layer with default ( 2 )
[06/22 21:55:02    539s] Set max layer with parameter ( 7 )
[06/22 21:55:02    539s] (I)      clean place blk overflow:
[06/22 21:55:02    539s] (I)      H : enabled 0.60 0
[06/22 21:55:02    539s] (I)      V : enabled 0.60 0
[06/22 21:55:02    539s] (I)      Started Early Global Route kernel ( Curr Mem: 3.42 MB )
[06/22 21:55:02    539s] (I)      Running eGR Rough flow
[06/22 21:55:02    539s] (I)      # wire layers (front) : 8
[06/22 21:55:02    539s] (I)      # wire layers (back)  : 0
[06/22 21:55:02    539s] (I)      min wire layer : 1
[06/22 21:55:02    539s] (I)      max wire layer : 7
[06/22 21:55:02    539s] (I)      # cut layers (front) : 7
[06/22 21:55:02    539s] (I)      # cut layers (back)  : 0
[06/22 21:55:02    539s] (I)      min cut layer : 1
[06/22 21:55:02    539s] (I)      max cut layer : 6
[06/22 21:55:02    539s] (I)      ================================= Layers =================================
[06/22 21:55:02    539s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:55:02    539s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 21:55:02    539s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:55:02    539s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 21:55:02    539s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 21:55:02    539s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 21:55:02    539s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 21:55:02    539s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 21:55:02    539s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 21:55:02    539s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 21:55:02    539s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 21:55:02    539s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 21:55:02    539s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 21:55:02    539s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 21:55:02    539s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 21:55:02    539s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 21:55:02    539s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 21:55:02    539s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 21:55:02    539s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:55:02    539s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 21:55:02    539s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 21:55:02    539s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 21:55:02    539s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 21:55:02    539s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:55:02    539s] (I)      Started Import and model ( Curr Mem: 3.42 MB )
[06/22 21:55:03    540s] (I)      == Non-default Options ==
[06/22 21:55:03    540s] (I)      Print mode                                         : 2
[06/22 21:55:03    540s] (I)      Stop if highly congested                           : false
[06/22 21:55:03    540s] (I)      Local connection modeling                          : true
[06/22 21:55:03    540s] (I)      Maximum routing layer                              : 7
[06/22 21:55:03    540s] (I)      Top routing layer                                  : 7
[06/22 21:55:03    540s] (I)      Assign partition pins                              : false
[06/22 21:55:03    540s] (I)      Support large GCell                                : true
[06/22 21:55:03    540s] (I)      Number of threads                                  : 2
[06/22 21:55:03    540s] (I)      Number of rows per GCell                           : 5
[06/22 21:55:03    540s] (I)      Max num rows per GCell                             : 32
[06/22 21:55:03    540s] (I)      Route tie net to shape                             : auto
[06/22 21:55:03    540s] (I)      Method to set GCell size                           : row
[06/22 21:55:03    540s] (I)      Tie hi/lo max distance                             : 37.800000
[06/22 21:55:03    540s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/22 21:55:03    540s] (I)      ============== Pin Summary ==============
[06/22 21:55:03    540s] (I)      +-------+--------+---------+------------+
[06/22 21:55:03    540s] (I)      | Layer | # pins | % total |      Group |
[06/22 21:55:03    540s] (I)      +-------+--------+---------+------------+
[06/22 21:55:03    540s] (I)      |     1 | 142128 |   96.17 |        Pin |
[06/22 21:55:03    540s] (I)      |     2 |   5397 |    3.65 | Pin access |
[06/22 21:55:03    540s] (I)      |     3 |    199 |    0.13 | Pin access |
[06/22 21:55:03    540s] (I)      |     4 |      0 |    0.00 |      Other |
[06/22 21:55:03    540s] (I)      |     5 |      0 |    0.00 |      Other |
[06/22 21:55:03    540s] (I)      |     6 |      0 |    0.00 |      Other |
[06/22 21:55:03    540s] (I)      |     7 |     64 |    0.04 |      Other |
[06/22 21:55:03    540s] (I)      +-------+--------+---------+------------+
[06/22 21:55:03    540s] (I)      Custom ignore net properties:
[06/22 21:55:03    540s] (I)      1 : NotLegal
[06/22 21:55:03    540s] (I)      Default ignore net properties:
[06/22 21:55:03    540s] (I)      1 : Special
[06/22 21:55:03    540s] (I)      2 : Analog
[06/22 21:55:03    540s] (I)      3 : Fixed
[06/22 21:55:03    540s] (I)      4 : Skipped
[06/22 21:55:03    540s] (I)      5 : MixedSignal
[06/22 21:55:03    540s] (I)      Prerouted net properties:
[06/22 21:55:03    540s] (I)      1 : NotLegal
[06/22 21:55:03    540s] (I)      2 : Special
[06/22 21:55:03    540s] (I)      3 : Analog
[06/22 21:55:03    540s] (I)      4 : Fixed
[06/22 21:55:03    540s] (I)      5 : Skipped
[06/22 21:55:03    540s] (I)      6 : MixedSignal
[06/22 21:55:03    540s] (I)      Early global route reroute all routable nets
[06/22 21:55:03    540s] (I)      Use row-based GCell size
[06/22 21:55:03    540s] (I)      Use row-based GCell align
[06/22 21:55:03    540s] (I)      layer 0 area = 90000
[06/22 21:55:03    540s] (I)      layer 1 area = 144000
[06/22 21:55:03    540s] (I)      layer 2 area = 144000
[06/22 21:55:03    540s] (I)      layer 3 area = 144000
[06/22 21:55:03    540s] (I)      layer 4 area = 144000
[06/22 21:55:03    540s] (I)      layer 5 area = 0
[06/22 21:55:03    540s] (I)      layer 6 area = 0
[06/22 21:55:03    540s] (I)      GCell unit size   : 3780
[06/22 21:55:03    540s] (I)      GCell multiplier  : 5
[06/22 21:55:03    540s] (I)      GCell row height  : 3780
[06/22 21:55:03    540s] (I)      Actual row height : 3780
[06/22 21:55:03    540s] (I)      GCell align ref   : 425480 425420
[06/22 21:55:03    540s] (I)      Track table information for default rule: 
[06/22 21:55:03    540s] (I)      Metal1 has single uniform track structure
[06/22 21:55:03    540s] (I)      Metal2 has single uniform track structure
[06/22 21:55:03    540s] (I)      Metal3 has single uniform track structure
[06/22 21:55:03    540s] (I)      Metal4 has single uniform track structure
[06/22 21:55:03    540s] (I)      Metal5 has single uniform track structure
[06/22 21:55:03    540s] (I)      TopMetal1 has single uniform track structure
[06/22 21:55:03    540s] (I)      TopMetal2 has single uniform track structure
[06/22 21:55:03    540s] (I)      ================ Default via =================
[06/22 21:55:03    540s] (I)      +---+-------------------+--------------------+
[06/22 21:55:03    540s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/22 21:55:03    540s] (I)      +---+-------------------+--------------------+
[06/22 21:55:03    540s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/22 21:55:03    540s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/22 21:55:03    540s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/22 21:55:03    540s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/22 21:55:03    540s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/22 21:55:03    540s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/22 21:55:03    540s] (I)      +---+-------------------+--------------------+
[06/22 21:55:03    540s] (I)      Design has 84 placement macros with 84 shapes. 
[06/22 21:55:03    540s] (I)      Read 39015 PG shapes from cache
[06/22 21:55:03    540s] (I)      Read 0 clock shapes
[06/22 21:55:03    540s] (I)      Read 0 other shapes
[06/22 21:55:03    540s] (I)      #Routing Blockages  : 0
[06/22 21:55:03    540s] (I)      #Bump Blockages     : 0
[06/22 21:55:03    540s] (I)      #Instance Blockages : 26000
[06/22 21:55:03    540s] (I)      #PG Blockages       : 39015
[06/22 21:55:03    540s] (I)      #Halo Blockages     : 0
[06/22 21:55:03    540s] (I)      #Boundary Blockages : 0
[06/22 21:55:03    540s] (I)      #Clock Blockages    : 0
[06/22 21:55:03    540s] (I)      #Other Blockages    : 0
[06/22 21:55:03    540s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/22 21:55:03    540s] (I)      #prerouted nets         : 0
[06/22 21:55:03    540s] (I)      #prerouted special nets : 0
[06/22 21:55:03    540s] (I)      #prerouted wires        : 0
[06/22 21:55:03    540s] (I)      Read 50115 nets ( ignored 0 )
[06/22 21:55:03    540s] (I)        Front-side 50115 ( ignored 0 )
[06/22 21:55:03    540s] (I)        Back-side  0 ( ignored 0 )
[06/22 21:55:03    540s] (I)        Both-side  0 ( ignored 0 )
[06/22 21:55:03    540s] (I)      handle routing halo
[06/22 21:55:03    540s] (I)      Reading macro buffers
[06/22 21:55:03    540s] (I)      Number of macro buffers: 0
[06/22 21:55:03    540s] (I)      early_global_route_priority property id does not exist.
[06/22 21:55:03    540s] (I)      Read Num Blocks=65015  Num Prerouted Wires=0  Num CS=0
[06/22 21:55:03    540s] (I)      Layer 1 (H) : #blockages 29435 : #preroutes 0
[06/22 21:55:03    540s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/22 21:55:03    540s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/22 21:55:03    540s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/22 21:55:03    540s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/22 21:55:03    540s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/22 21:55:03    540s] (I)      Number of ignored nets                =      0
[06/22 21:55:03    540s] (I)      Number of connected nets              =      0
[06/22 21:55:03    540s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/22 21:55:03    540s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/22 21:55:03    540s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/22 21:55:03    540s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/22 21:55:03    540s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/22 21:55:03    540s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/22 21:55:03    540s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/22 21:55:03    540s] (I)      There are 2 clock nets ( 0 with NDR ).
[06/22 21:55:03    540s] (I)      Ndr track 0 does not exist
[06/22 21:55:03    540s] (I)      ---------------------Grid Graph Info--------------------
[06/22 21:55:03    540s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/22 21:55:03    540s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/22 21:55:03    540s] (I)      Site width          :   480  (dbu)
[06/22 21:55:03    540s] (I)      Row height          :  3780  (dbu)
[06/22 21:55:03    540s] (I)      GCell row height    :  3780  (dbu)
[06/22 21:55:03    540s] (I)      GCell width         : 18900  (dbu)
[06/22 21:55:03    540s] (I)      GCell height        : 18900  (dbu)
[06/22 21:55:03    540s] (I)      Grid                :    99   103     7
[06/22 21:55:03    540s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/22 21:55:03    540s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/22 21:55:03    540s] (I)      Vertical capacity   :     0     0 18900     0 18900     0 18900
[06/22 21:55:03    540s] (I)      Horizontal capacity :     0 18900     0 18900     0 18900     0
[06/22 21:55:03    540s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/22 21:55:03    540s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/22 21:55:03    540s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/22 21:55:03    540s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/22 21:55:03    540s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/22 21:55:03    540s] (I)      Num tracks per GCell: 55.59 45.00 39.38 45.00 39.38  5.76  4.72
[06/22 21:55:03    540s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/22 21:55:03    540s] (I)      --------------------------------------------------------
[06/22 21:55:03    540s] 
[06/22 21:55:03    540s] (I)      ============ Routing rule table ============
[06/22 21:55:03    540s] (I)      Rule id: 0  Rule name: (Default)  Nets: 50051
[06/22 21:55:03    540s] (I)      ========================================
[06/22 21:55:03    540s] (I)      
[06/22 21:55:03    540s] (I)      ==== NDR : (Default) ====
[06/22 21:55:03    540s] (I)      +--------------+--------+
[06/22 21:55:03    540s] (I)      |           ID |      0 |
[06/22 21:55:03    540s] (I)      |      Default |    yes |
[06/22 21:55:03    540s] (I)      |  Clk Special |     no |
[06/22 21:55:03    540s] (I)      | Hard spacing |     no |
[06/22 21:55:03    540s] (I)      |    NDR track | (none) |
[06/22 21:55:03    540s] (I)      |      NDR via | (none) |
[06/22 21:55:03    540s] (I)      |  Extra space |      0 |
[06/22 21:55:03    540s] (I)      |      Shields |      0 |
[06/22 21:55:03    540s] (I)      |   Demand (H) |      1 |
[06/22 21:55:03    540s] (I)      |   Demand (V) |      1 |
[06/22 21:55:03    540s] (I)      |        #Nets |  50051 |
[06/22 21:55:03    540s] (I)      +--------------+--------+
[06/22 21:55:03    540s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:55:03    540s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/22 21:55:03    540s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:55:03    540s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/22 21:55:03    540s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/22 21:55:03    540s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/22 21:55:03    540s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/22 21:55:03    540s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/22 21:55:03    540s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/22 21:55:03    540s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:55:03    540s] (I)      =============== Blocked Tracks ===============
[06/22 21:55:03    540s] (I)      +-------+---------+----------+---------------+
[06/22 21:55:03    540s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/22 21:55:03    540s] (I)      +-------+---------+----------+---------------+
[06/22 21:55:03    540s] (I)      |     1 |       0 |        0 |         0.00% |
[06/22 21:55:03    540s] (I)      |     2 |  456192 |   235867 |        51.70% |
[06/22 21:55:03    540s] (I)      |     3 |  397992 |   251389 |        63.16% |
[06/22 21:55:03    540s] (I)      |     4 |  456192 |   288619 |        63.27% |
[06/22 21:55:03    540s] (I)      |     5 |  397992 |   251385 |        63.16% |
[06/22 21:55:03    540s] (I)      |     6 |   76032 |    55995 |        73.65% |
[06/22 21:55:03    540s] (I)      |     7 |   47689 |    26374 |        55.30% |
[06/22 21:55:03    540s] (I)      +-------+---------+----------+---------------+
[06/22 21:55:03    540s] (I)      Finished Import and model ( CPU: 0.70 sec, Real: 0.72 sec, Curr Mem: 3.44 MB )
[06/22 21:55:03    540s] (I)      Reset routing kernel
[06/22 21:55:03    540s] (I)      numLocalWires=112505  numGlobalNetBranches=23329  numLocalNetBranches=32997
[06/22 21:55:03    540s] (I)      totalPins=147731  totalGlobalPin=59333 (40.16%)
[06/22 21:55:03    540s] (I)      total 2D Cap : 845513 = (480389 H, 365124 V)
[06/22 21:55:03    540s] (I)      total 2D Demand : 16776 = (16776 H, 0 V)
[06/22 21:55:03    540s] (I)      init route region map
[06/22 21:55:03    540s] (I)      #blocked GCells = 1985
[06/22 21:55:03    540s] (I)      #regions = 55
[06/22 21:55:03    540s] (I)      init safety region map
[06/22 21:55:03    540s] (I)      #blocked GCells = 1985
[06/22 21:55:03    540s] (I)      #regions = 55
[06/22 21:55:03    540s] (I)      
[06/22 21:55:03    540s] (I)      ============  Phase 1a Route ============
[06/22 21:55:03    540s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 56
[06/22 21:55:03    540s] (I)      Usage: 69160 = (36253 H, 32907 V) = (7.55% H, 9.01% V) = (6.852e+05um H, 6.219e+05um V)
[06/22 21:55:03    540s] (I)      
[06/22 21:55:03    540s] (I)      ============  Phase 1b Route ============
[06/22 21:55:03    540s] (I)      Usage: 69160 = (36253 H, 32907 V) = (7.55% H, 9.01% V) = (6.852e+05um H, 6.219e+05um V)
[06/22 21:55:03    540s] (I)      eGR overflow: 0.00% H + 0.00% V
[06/22 21:55:03    540s] 
[06/22 21:55:03    540s] (I)      Updating congestion map
[06/22 21:55:03    540s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[06/22 21:55:03    540s] (I)      Finished Early Global Route kernel ( CPU: 0.94 sec, Real: 0.94 sec, Curr Mem: 3.45 MB )
[06/22 21:55:03    540s] Finished Early Global Route rough congestion estimation: mem = 3690.5M
[06/22 21:55:03    540s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.986, REAL:0.980, MEM:3690.5M, EPOCH TIME: 1750643703.847810
[06/22 21:55:03    540s] earlyGlobalRoute rough estimation gcell size 5 row height
[06/22 21:55:03    540s] Unignore, current top cell is fpga_top.
[06/22 21:55:03    540s] OPERPROF:   Starting CDPad at level 2, MEM:3690.5M, EPOCH TIME: 1750643703.850023
[06/22 21:55:04    541s] CDPadU 0.823 -> 0.823. R=0.696, N=50221, GS=18.900
[06/22 21:55:04    541s] OPERPROF:   Finished CDPad at level 2, CPU:0.299, REAL:0.223, MEM:3690.5M, EPOCH TIME: 1750643704.072718
[06/22 21:55:04    541s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3690.5M, EPOCH TIME: 1750643704.086474
[06/22 21:55:04    541s] OPERPROF:     Starting NP-Place at level 3, MEM:3690.5M, EPOCH TIME: 1750643704.432200
[06/22 21:55:04    541s] OPERPROF:     Finished NP-Place at level 3, CPU:0.224, REAL:0.191, MEM:3690.5M, EPOCH TIME: 1750643704.622912
[06/22 21:55:04    541s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.820, REAL:0.632, MEM:3690.5M, EPOCH TIME: 1750643704.718559
[06/22 21:55:04    541s] Global placement CDP skipped at cutLevel 11.
[06/22 21:55:04    542s] Iteration 11: Total net bbox = 9.462e+05 (4.85e+05 4.61e+05)
[06/22 21:55:04    542s]               Est.  stn bbox = 1.279e+06 (6.54e+05 6.25e+05)
[06/22 21:55:04    542s]               cpu = 0:00:28.1 real = 0:00:17.0 mem = 3690.5M
[06/22 21:55:04    542s] Ignore, current top cell is fpga_top.
[06/22 21:55:19    561s] nrCritNet: 0.00% ( 0 / 50115 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/22 21:55:34    581s] nrCritNet: 0.00% ( 0 / 50115 ) cutoffSlk: 214748364.7ps stdDelay: 25.6ps
[06/22 21:55:34    581s] Unignore, current top cell is fpga_top.
[06/22 21:55:34    581s] Iteration 12: Total net bbox = 9.462e+05 (4.85e+05 4.61e+05)
[06/22 21:55:34    581s]               Est.  stn bbox = 1.279e+06 (6.54e+05 6.25e+05)
[06/22 21:55:34    581s]               cpu = 0:00:39.7 real = 0:00:30.0 mem = 3690.5M
[06/22 21:55:34    581s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3690.5M, EPOCH TIME: 1750643734.572981
[06/22 21:55:34    581s] Ignore, current top cell is fpga_top.
[06/22 21:55:34    581s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 21:55:34    581s] Unignore, current top cell is fpga_top.
[06/22 21:55:34    581s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.017, REAL:0.026, MEM:3690.5M, EPOCH TIME: 1750643734.598808
[06/22 21:55:34    581s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3690.5M, EPOCH TIME: 1750643734.632684
[06/22 21:55:35    582s] OPERPROF:     Starting NP-Place at level 3, MEM:3690.5M, EPOCH TIME: 1750643735.011550
[06/22 21:55:35    582s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9fd5cd60e0.
[06/22 21:55:51    612s] OPERPROF:     Finished NP-Place at level 3, CPU:29.773, REAL:16.947, MEM:3722.5M, EPOCH TIME: 1750643751.958825
[06/22 21:55:52    612s] OPERPROF:   Finished NP-MAIN at level 2, CPU:30.444, REAL:17.454, MEM:3690.5M, EPOCH TIME: 1750643752.086627
[06/22 21:55:52    612s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[06/22 21:55:52    612s] MH legal: No MH instances from GP
[06/22 21:55:52    612s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/22 21:55:52    612s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3690.5M, DRC: 0)
[06/22 21:55:52    612s] Adjust Halo Group For DCLS Group
[06/22 21:55:52    612s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3690.5M, EPOCH TIME: 1750643752.101177
[06/22 21:55:52    612s] Ignore, current top cell is fpga_top.
[06/22 21:55:52    612s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 21:55:52    612s] Unignore, current top cell is fpga_top.
[06/22 21:55:52    612s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.010, REAL:0.010, MEM:3690.5M, EPOCH TIME: 1750643752.111095
[06/22 21:55:52    612s] Ignore, current top cell is fpga_top.
[06/22 21:55:52    612s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3690.5M, EPOCH TIME: 1750643752.112404
[06/22 21:55:52    612s] Starting Early Global Route rough congestion estimation: mem = 3690.5M
[06/22 21:55:52    612s] (I)      Initializing eGR engine (rough)
[06/22 21:55:52    612s] Set min layer with default ( 2 )
[06/22 21:55:52    612s] Set max layer with parameter ( 7 )
[06/22 21:55:52    612s] (I)      clean place blk overflow:
[06/22 21:55:52    612s] (I)      H : enabled 0.60 0
[06/22 21:55:52    612s] (I)      V : enabled 0.60 0
[06/22 21:55:52    612s] (I)      Initializing eGR engine (rough)
[06/22 21:55:52    612s] Set min layer with default ( 2 )
[06/22 21:55:52    612s] Set max layer with parameter ( 7 )
[06/22 21:55:52    612s] (I)      clean place blk overflow:
[06/22 21:55:52    612s] (I)      H : enabled 0.60 0
[06/22 21:55:52    612s] (I)      V : enabled 0.60 0
[06/22 21:55:52    612s] (I)      Started Early Global Route kernel ( Curr Mem: 3.43 MB )
[06/22 21:55:52    612s] (I)      Running eGR Rough flow
[06/22 21:55:52    612s] (I)      # wire layers (front) : 8
[06/22 21:55:52    612s] (I)      # wire layers (back)  : 0
[06/22 21:55:52    612s] (I)      min wire layer : 1
[06/22 21:55:52    612s] (I)      max wire layer : 7
[06/22 21:55:52    612s] (I)      # cut layers (front) : 7
[06/22 21:55:52    612s] (I)      # cut layers (back)  : 0
[06/22 21:55:52    612s] (I)      min cut layer : 1
[06/22 21:55:52    612s] (I)      max cut layer : 6
[06/22 21:55:52    612s] (I)      ================================= Layers =================================
[06/22 21:55:52    612s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:55:52    612s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 21:55:52    612s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:55:52    612s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 21:55:52    612s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 21:55:52    612s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 21:55:52    612s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 21:55:52    612s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 21:55:52    612s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 21:55:52    612s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 21:55:52    612s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 21:55:52    612s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 21:55:52    612s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 21:55:52    612s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 21:55:52    612s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 21:55:52    612s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 21:55:52    612s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 21:55:52    612s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 21:55:52    612s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:55:52    612s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 21:55:52    612s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 21:55:52    612s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 21:55:52    612s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 21:55:52    612s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:55:52    612s] (I)      Started Import and model ( Curr Mem: 3.43 MB )
[06/22 21:55:52    612s] (I)      == Non-default Options ==
[06/22 21:55:52    612s] (I)      Print mode                                         : 2
[06/22 21:55:52    612s] (I)      Stop if highly congested                           : false
[06/22 21:55:52    612s] (I)      Local connection modeling                          : true
[06/22 21:55:52    612s] (I)      Maximum routing layer                              : 7
[06/22 21:55:52    612s] (I)      Top routing layer                                  : 7
[06/22 21:55:52    612s] (I)      Assign partition pins                              : false
[06/22 21:55:52    612s] (I)      Support large GCell                                : true
[06/22 21:55:52    612s] (I)      Number of threads                                  : 2
[06/22 21:55:52    612s] (I)      Number of rows per GCell                           : 3
[06/22 21:55:52    612s] (I)      Max num rows per GCell                             : 32
[06/22 21:55:52    612s] (I)      Route tie net to shape                             : auto
[06/22 21:55:52    612s] (I)      Method to set GCell size                           : row
[06/22 21:55:52    612s] (I)      Tie hi/lo max distance                             : 37.800000
[06/22 21:55:52    612s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/22 21:55:52    612s] (I)      ============== Pin Summary ==============
[06/22 21:55:52    612s] (I)      +-------+--------+---------+------------+
[06/22 21:55:52    612s] (I)      | Layer | # pins | % total |      Group |
[06/22 21:55:52    612s] (I)      +-------+--------+---------+------------+
[06/22 21:55:52    612s] (I)      |     1 | 142128 |   96.17 |        Pin |
[06/22 21:55:52    612s] (I)      |     2 |   5397 |    3.65 | Pin access |
[06/22 21:55:52    612s] (I)      |     3 |    199 |    0.13 | Pin access |
[06/22 21:55:52    612s] (I)      |     4 |      0 |    0.00 |      Other |
[06/22 21:55:52    612s] (I)      |     5 |      0 |    0.00 |      Other |
[06/22 21:55:52    612s] (I)      |     6 |      0 |    0.00 |      Other |
[06/22 21:55:52    612s] (I)      |     7 |     64 |    0.04 |      Other |
[06/22 21:55:52    612s] (I)      +-------+--------+---------+------------+
[06/22 21:55:52    612s] (I)      Custom ignore net properties:
[06/22 21:55:52    612s] (I)      1 : NotLegal
[06/22 21:55:52    612s] (I)      Default ignore net properties:
[06/22 21:55:52    612s] (I)      1 : Special
[06/22 21:55:52    612s] (I)      2 : Analog
[06/22 21:55:52    612s] (I)      3 : Fixed
[06/22 21:55:52    612s] (I)      4 : Skipped
[06/22 21:55:52    612s] (I)      5 : MixedSignal
[06/22 21:55:52    612s] (I)      Prerouted net properties:
[06/22 21:55:52    612s] (I)      1 : NotLegal
[06/22 21:55:52    612s] (I)      2 : Special
[06/22 21:55:52    612s] (I)      3 : Analog
[06/22 21:55:52    612s] (I)      4 : Fixed
[06/22 21:55:52    612s] (I)      5 : Skipped
[06/22 21:55:52    612s] (I)      6 : MixedSignal
[06/22 21:55:52    612s] (I)      Early global route reroute all routable nets
[06/22 21:55:52    612s] (I)      Use row-based GCell size
[06/22 21:55:52    612s] (I)      Use row-based GCell align
[06/22 21:55:52    612s] (I)      layer 0 area = 90000
[06/22 21:55:52    612s] (I)      layer 1 area = 144000
[06/22 21:55:52    612s] (I)      layer 2 area = 144000
[06/22 21:55:52    612s] (I)      layer 3 area = 144000
[06/22 21:55:52    612s] (I)      layer 4 area = 144000
[06/22 21:55:52    612s] (I)      layer 5 area = 0
[06/22 21:55:52    612s] (I)      layer 6 area = 0
[06/22 21:55:52    612s] (I)      GCell unit size   : 3780
[06/22 21:55:52    612s] (I)      GCell multiplier  : 3
[06/22 21:55:52    612s] (I)      GCell row height  : 3780
[06/22 21:55:52    612s] (I)      Actual row height : 3780
[06/22 21:55:52    612s] (I)      GCell align ref   : 425480 425420
[06/22 21:55:52    612s] (I)      Track table information for default rule: 
[06/22 21:55:52    612s] (I)      Metal1 has single uniform track structure
[06/22 21:55:52    612s] (I)      Metal2 has single uniform track structure
[06/22 21:55:52    612s] (I)      Metal3 has single uniform track structure
[06/22 21:55:52    612s] (I)      Metal4 has single uniform track structure
[06/22 21:55:52    612s] (I)      Metal5 has single uniform track structure
[06/22 21:55:52    612s] (I)      TopMetal1 has single uniform track structure
[06/22 21:55:52    612s] (I)      TopMetal2 has single uniform track structure
[06/22 21:55:52    612s] (I)      ================ Default via =================
[06/22 21:55:52    612s] (I)      +---+-------------------+--------------------+
[06/22 21:55:52    612s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/22 21:55:52    612s] (I)      +---+-------------------+--------------------+
[06/22 21:55:52    612s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/22 21:55:52    612s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/22 21:55:52    612s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/22 21:55:52    612s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/22 21:55:52    612s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/22 21:55:52    612s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/22 21:55:52    612s] (I)      +---+-------------------+--------------------+
[06/22 21:55:52    612s] (I)      Design has 84 placement macros with 84 shapes. 
[06/22 21:55:52    612s] (I)      Read 39015 PG shapes from cache
[06/22 21:55:52    612s] (I)      Read 0 clock shapes
[06/22 21:55:52    612s] (I)      Read 0 other shapes
[06/22 21:55:52    612s] (I)      #Routing Blockages  : 0
[06/22 21:55:52    612s] (I)      #Bump Blockages     : 0
[06/22 21:55:52    612s] (I)      #Instance Blockages : 26000
[06/22 21:55:52    612s] (I)      #PG Blockages       : 39015
[06/22 21:55:52    612s] (I)      #Halo Blockages     : 0
[06/22 21:55:52    612s] (I)      #Boundary Blockages : 0
[06/22 21:55:52    612s] (I)      #Clock Blockages    : 0
[06/22 21:55:52    612s] (I)      #Other Blockages    : 0
[06/22 21:55:52    612s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/22 21:55:52    612s] (I)      #prerouted nets         : 0
[06/22 21:55:52    612s] (I)      #prerouted special nets : 0
[06/22 21:55:52    612s] (I)      #prerouted wires        : 0
[06/22 21:55:52    612s] (I)      Read 50115 nets ( ignored 0 )
[06/22 21:55:52    612s] (I)        Front-side 50115 ( ignored 0 )
[06/22 21:55:52    612s] (I)        Back-side  0 ( ignored 0 )
[06/22 21:55:52    612s] (I)        Both-side  0 ( ignored 0 )
[06/22 21:55:52    612s] (I)      handle routing halo
[06/22 21:55:52    613s] (I)      Reading macro buffers
[06/22 21:55:52    613s] (I)      Number of macro buffers: 0
[06/22 21:55:52    613s] (I)      early_global_route_priority property id does not exist.
[06/22 21:55:52    613s] (I)      Read Num Blocks=65015  Num Prerouted Wires=0  Num CS=0
[06/22 21:55:52    613s] (I)      Layer 1 (H) : #blockages 29435 : #preroutes 0
[06/22 21:55:52    613s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/22 21:55:52    613s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/22 21:55:52    613s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/22 21:55:52    613s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/22 21:55:52    613s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/22 21:55:52    613s] (I)      Number of ignored nets                =      0
[06/22 21:55:52    613s] (I)      Number of connected nets              =      0
[06/22 21:55:52    613s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/22 21:55:52    613s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/22 21:55:52    613s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/22 21:55:52    613s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/22 21:55:52    613s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/22 21:55:52    613s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/22 21:55:52    613s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/22 21:55:52    613s] (I)      There are 2 clock nets ( 0 with NDR ).
[06/22 21:55:52    613s] (I)      Ndr track 0 does not exist
[06/22 21:55:52    613s] (I)      ---------------------Grid Graph Info--------------------
[06/22 21:55:52    613s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/22 21:55:52    613s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/22 21:55:52    613s] (I)      Site width          :   480  (dbu)
[06/22 21:55:52    613s] (I)      Row height          :  3780  (dbu)
[06/22 21:55:52    613s] (I)      GCell row height    :  3780  (dbu)
[06/22 21:55:52    613s] (I)      GCell width         : 11340  (dbu)
[06/22 21:55:52    613s] (I)      GCell height        : 11340  (dbu)
[06/22 21:55:52    613s] (I)      Grid                :   164   171     7
[06/22 21:55:52    613s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/22 21:55:52    613s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/22 21:55:52    613s] (I)      Vertical capacity   :     0     0 11340     0 11340     0 11340
[06/22 21:55:52    613s] (I)      Horizontal capacity :     0 11340     0 11340     0 11340     0
[06/22 21:55:52    613s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/22 21:55:52    613s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/22 21:55:52    613s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/22 21:55:52    613s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/22 21:55:52    613s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/22 21:55:52    613s] (I)      Num tracks per GCell: 33.35 27.00 23.62 27.00 23.62  3.46  2.83
[06/22 21:55:52    613s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/22 21:55:52    613s] (I)      --------------------------------------------------------
[06/22 21:55:52    613s] 
[06/22 21:55:52    613s] (I)      ============ Routing rule table ============
[06/22 21:55:52    613s] (I)      Rule id: 0  Rule name: (Default)  Nets: 50051
[06/22 21:55:52    613s] (I)      ========================================
[06/22 21:55:52    613s] (I)      
[06/22 21:55:52    613s] (I)      ==== NDR : (Default) ====
[06/22 21:55:52    613s] (I)      +--------------+--------+
[06/22 21:55:52    613s] (I)      |           ID |      0 |
[06/22 21:55:52    613s] (I)      |      Default |    yes |
[06/22 21:55:52    613s] (I)      |  Clk Special |     no |
[06/22 21:55:52    613s] (I)      | Hard spacing |     no |
[06/22 21:55:52    613s] (I)      |    NDR track | (none) |
[06/22 21:55:52    613s] (I)      |      NDR via | (none) |
[06/22 21:55:52    613s] (I)      |  Extra space |      0 |
[06/22 21:55:52    613s] (I)      |      Shields |      0 |
[06/22 21:55:52    613s] (I)      |   Demand (H) |      1 |
[06/22 21:55:52    613s] (I)      |   Demand (V) |      1 |
[06/22 21:55:52    613s] (I)      |        #Nets |  50051 |
[06/22 21:55:52    613s] (I)      +--------------+--------+
[06/22 21:55:52    613s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:55:52    613s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/22 21:55:52    613s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:55:52    613s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/22 21:55:52    613s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/22 21:55:52    613s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/22 21:55:52    613s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/22 21:55:52    613s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/22 21:55:52    613s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/22 21:55:52    613s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:55:52    613s] (I)      =============== Blocked Tracks ===============
[06/22 21:55:52    613s] (I)      +-------+---------+----------+---------------+
[06/22 21:55:52    613s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/22 21:55:52    613s] (I)      +-------+---------+----------+---------------+
[06/22 21:55:52    613s] (I)      |     1 |       0 |        0 |         0.00% |
[06/22 21:55:52    613s] (I)      |     2 |  755712 |   355730 |        47.07% |
[06/22 21:55:52    613s] (I)      |     3 |  660744 |   408438 |        61.81% |
[06/22 21:55:52    613s] (I)      |     4 |  755712 |   456426 |        60.40% |
[06/22 21:55:52    613s] (I)      |     5 |  660744 |   408403 |        61.81% |
[06/22 21:55:52    613s] (I)      |     6 |  125952 |    88568 |        70.32% |
[06/22 21:55:52    613s] (I)      |     7 |   79173 |    43098 |        54.44% |
[06/22 21:55:52    613s] (I)      +-------+---------+----------+---------------+
[06/22 21:55:52    613s] (I)      Finished Import and model ( CPU: 0.80 sec, Real: 0.83 sec, Curr Mem: 3.46 MB )
[06/22 21:55:52    613s] (I)      Reset routing kernel
[06/22 21:55:53    613s] (I)      numLocalWires=80917  numGlobalNetBranches=14268  numLocalNetBranches=26262
[06/22 21:55:53    613s] (I)      totalPins=147731  totalGlobalPin=81078 (54.88%)
[06/22 21:55:53    613s] (I)      total 2D Cap : 1409348 = (800735 H, 608613 V)
[06/22 21:55:53    613s] (I)      total 2D Demand : 23307 = (23307 H, 0 V)
[06/22 21:55:53    613s] (I)      init route region map
[06/22 21:55:53    613s] (I)      #blocked GCells = 6758
[06/22 21:55:53    613s] (I)      #regions = 196
[06/22 21:55:53    613s] (I)      init safety region map
[06/22 21:55:53    613s] (I)      #blocked GCells = 6758
[06/22 21:55:53    613s] (I)      #regions = 196
[06/22 21:55:53    613s] (I)      
[06/22 21:55:53    613s] (I)      ============  Phase 1a Route ============
[06/22 21:55:53    614s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[06/22 21:55:53    614s] (I)      Usage: 118813 = (61549 H, 57264 V) = (7.69% H, 9.41% V) = (6.980e+05um H, 6.494e+05um V)
[06/22 21:55:53    614s] (I)      
[06/22 21:55:53    614s] (I)      ============  Phase 1b Route ============
[06/22 21:55:53    614s] (I)      Usage: 118813 = (61549 H, 57264 V) = (7.69% H, 9.41% V) = (6.980e+05um H, 6.494e+05um V)
[06/22 21:55:53    614s] (I)      eGR overflow: 0.01% H + 0.49% V
[06/22 21:55:53    614s] 
[06/22 21:55:53    614s] (I)      Updating congestion map
[06/22 21:55:53    614s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[06/22 21:55:53    614s] (I)      Finished Early Global Route kernel ( CPU: 1.72 sec, Real: 1.57 sec, Curr Mem: 3.47 MB )
[06/22 21:55:53    614s] Finished Early Global Route rough congestion estimation: mem = 3690.5M
[06/22 21:55:53    614s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:1.772, REAL:1.625, MEM:3690.5M, EPOCH TIME: 1750643753.737126
[06/22 21:55:53    614s] earlyGlobalRoute rough estimation gcell size 3 row height
[06/22 21:55:53    614s] Unignore, current top cell is fpga_top.
[06/22 21:55:53    614s] OPERPROF:   Starting CDPad at level 2, MEM:3690.5M, EPOCH TIME: 1750643753.739421
[06/22 21:55:54    614s] CDPadU 0.823 -> 0.823. R=0.696, N=50221, GS=11.340
[06/22 21:55:54    614s] OPERPROF:   Finished CDPad at level 2, CPU:0.411, REAL:0.310, MEM:3690.5M, EPOCH TIME: 1750643754.048958
[06/22 21:55:54    614s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3690.5M, EPOCH TIME: 1750643754.070045
[06/22 21:55:54    615s] OPERPROF:     Starting NP-Place at level 3, MEM:3690.5M, EPOCH TIME: 1750643754.401693
[06/22 21:55:54    615s] OPERPROF:     Finished NP-Place at level 3, CPU:0.300, REAL:0.262, MEM:3690.5M, EPOCH TIME: 1750643754.663416
[06/22 21:55:54    615s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.888, REAL:0.687, MEM:3690.5M, EPOCH TIME: 1750643754.756708
[06/22 21:55:54    615s] Global placement CDP skipped at cutLevel 13.
[06/22 21:55:54    615s] Iteration 13: Total net bbox = 9.738e+05 (4.94e+05 4.79e+05)
[06/22 21:55:54    615s]               Est.  stn bbox = 1.311e+06 (6.65e+05 6.45e+05)
[06/22 21:55:54    615s]               cpu = 0:00:33.7 real = 0:00:20.0 mem = 3690.5M
[06/22 21:55:55    615s] Iteration 14: Total net bbox = 9.738e+05 (4.94e+05 4.79e+05)
[06/22 21:55:55    615s]               Est.  stn bbox = 1.311e+06 (6.65e+05 6.45e+05)
[06/22 21:55:55    615s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 3690.5M
[06/22 21:55:55    615s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3690.5M, EPOCH TIME: 1750643755.054270
[06/22 21:55:55    615s] Ignore, current top cell is fpga_top.
[06/22 21:55:55    615s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 21:55:55    615s] Unignore, current top cell is fpga_top.
[06/22 21:55:55    615s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.007, REAL:0.008, MEM:3690.5M, EPOCH TIME: 1750643755.061856
[06/22 21:55:55    615s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[06/22 21:55:55    615s] MH legal: No MH instances from GP
[06/22 21:55:55    615s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/22 21:55:55    615s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3690.5M, DRC: 0)
[06/22 21:55:55    615s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3690.5M, EPOCH TIME: 1750643755.074188
[06/22 21:55:55    616s] OPERPROF:     Starting NP-Place at level 3, MEM:3690.5M, EPOCH TIME: 1750643755.394538
[06/22 21:55:55    616s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9fcfb460e0.
[06/22 21:56:06    635s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9fcfb460e0.
[06/22 21:56:06    635s] GP RA stats: MHOnly 0 nrInst 50221 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/22 21:56:11    644s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:3754.5M, EPOCH TIME: 1750643771.815605
[06/22 21:56:11    644s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.020, REAL:0.020, MEM:3754.5M, EPOCH TIME: 1750643771.835871
[06/22 21:56:11    644s] OPERPROF:     Finished NP-Place at level 3, CPU:28.133, REAL:16.450, MEM:3722.5M, EPOCH TIME: 1750643771.844467
[06/22 21:56:11    644s] OPERPROF:   Finished NP-MAIN at level 2, CPU:28.720, REAL:16.876, MEM:3690.5M, EPOCH TIME: 1750643771.950415
[06/22 21:56:12    644s] Iteration 15: Total net bbox = 1.042e+06 (5.28e+05 5.14e+05)
[06/22 21:56:12    644s]               Est.  stn bbox = 1.375e+06 (6.97e+05 6.78e+05)
[06/22 21:56:12    644s]               cpu = 0:00:28.9 real = 0:00:17.0 mem = 3690.5M
[06/22 21:56:12    644s] Iteration 16: Total net bbox = 1.042e+06 (5.28e+05 5.14e+05)
[06/22 21:56:12    644s]               Est.  stn bbox = 1.375e+06 (6.97e+05 6.78e+05)
[06/22 21:56:12    644s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3690.5M
[06/22 21:56:12    644s] [adp] clock
[06/22 21:56:12    644s] [adp] weight, nr nets, wire length
[06/22 21:56:12    644s] [adp]      0        2  4318.915000
[06/22 21:56:12    644s] [adp] data
[06/22 21:56:12    644s] [adp] weight, nr nets, wire length
[06/22 21:56:12    644s] [adp]      0    50113  1037743.351000
[06/22 21:56:12    644s] [adp] 0.000000|0.000000|0.000000
[06/22 21:56:12    645s] Iteration 17: Total net bbox = 1.042e+06 (5.28e+05 5.14e+05)
[06/22 21:56:12    645s]               Est.  stn bbox = 1.375e+06 (6.97e+05 6.78e+05)
[06/22 21:56:12    645s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 3690.5M
[06/22 21:56:12    645s] *** cost = 1.042e+06 (5.28e+05 5.14e+05) (cpu for global=0:05:24) real=0:03:35***
[06/22 21:56:12    645s] Placement multithread real runtime: 0:03:35 with 2 threads.
[06/22 21:56:12    645s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[06/22 21:56:12    645s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:357.172, REAL:238.660, MEM:3690.5M, EPOCH TIME: 1750643772.649871
[06/22 21:56:12    645s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3690.5M, EPOCH TIME: 1750643772.650034
[06/22 21:56:12    645s] Deleting eGR PG blockage cache
[06/22 21:56:12    645s] Disable eGR PG blockage caching
[06/22 21:56:12    645s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3690.5M, EPOCH TIME: 1750643772.650140
[06/22 21:56:12    645s] Ignore, current top cell is fpga_top.
[06/22 21:56:12    645s] Saved padding area to DB
[06/22 21:56:12    645s] Cell fpga_top LLGs are deleted
[06/22 21:56:12    645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:12    645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:13    645s] # Resetting pin-track-align track data.
[06/22 21:56:13    645s] Solver runtime cpu: 0:03:04 real: 0:01:44
[06/22 21:56:13    645s] Core Placement runtime cpu: 0:03:17 real: 0:01:56
[06/22 21:56:13    645s] Begin: Reorder Scan Chains
[06/22 21:56:13    645s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/22 21:56:13    645s] Type 'man IMPSP-9025' for more detail.
[06/22 21:56:13    645s] End: Reorder Scan Chains
[06/22 21:56:13    645s] No floating exclusive groups are found. CDER will not be conducted
[06/22 21:56:13    645s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3690.5M, EPOCH TIME: 1750643773.119095
[06/22 21:56:13    645s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3690.5M, EPOCH TIME: 1750643773.119360
[06/22 21:56:13    645s] Processing tracks to init pin-track alignment.
[06/22 21:56:13    645s] z: 1, totalTracks: 1
[06/22 21:56:13    645s] z: 3, totalTracks: 1
[06/22 21:56:13    645s] z: 5, totalTracks: 1
[06/22 21:56:13    645s] z: 7, totalTracks: 1
[06/22 21:56:13    645s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 21:56:13    645s] Cell fpga_top LLGs are deleted
[06/22 21:56:13    645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:13    645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:13    645s] # Building fpga_top llgBox search-tree.
[06/22 21:56:13    645s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3690.5M, EPOCH TIME: 1750643773.183850
[06/22 21:56:13    645s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:13    645s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:13    645s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3690.5M, EPOCH TIME: 1750643773.190738
[06/22 21:56:13    645s] Max number of tech site patterns supported in site array is 256.
[06/22 21:56:13    645s] Core basic site is CoreSite
[06/22 21:56:13    645s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 21:56:13    645s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 21:56:13    645s] Fast DP-INIT is on for default
[06/22 21:56:13    645s] Keep-away cache is enable on metals: 1-7
[06/22 21:56:13    645s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/22 21:56:13    645s] Atter site array init, number of instance map data is 0.
[06/22 21:56:13    645s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.043, REAL:0.036, MEM:3690.5M, EPOCH TIME: 1750643773.226723
[06/22 21:56:13    645s] 
[06/22 21:56:13    645s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 21:56:13    645s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 21:56:13    645s] OPERPROF:       Starting CMU at level 4, MEM:3690.5M, EPOCH TIME: 1750643773.261156
[06/22 21:56:13    645s] OPERPROF:       Finished CMU at level 4, CPU:0.007, REAL:0.006, MEM:3690.5M, EPOCH TIME: 1750643773.267474
[06/22 21:56:13    645s] 
[06/22 21:56:13    645s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 21:56:13    645s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.082, REAL:0.095, MEM:3690.5M, EPOCH TIME: 1750643773.279100
[06/22 21:56:13    645s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3690.5M, EPOCH TIME: 1750643773.279253
[06/22 21:56:13    645s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3690.5M, EPOCH TIME: 1750643773.279583
[06/22 21:56:13    645s] 
[06/22 21:56:13    645s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3690.5MB).
[06/22 21:56:13    645s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.195, REAL:0.229, MEM:3690.5M, EPOCH TIME: 1750643773.347988
[06/22 21:56:13    645s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.195, REAL:0.229, MEM:3690.5M, EPOCH TIME: 1750643773.348216
[06/22 21:56:13    645s] TDRefine: refinePlace mode is spiral
[06/22 21:56:13    645s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/22 21:56:13    645s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12717.1
[06/22 21:56:13    645s] OPERPROF: Starting Refine-Place at level 1, MEM:3690.5M, EPOCH TIME: 1750643773.361846
[06/22 21:56:13    645s] *** Starting refinePlace (0:10:48 mem=3690.5M) ***
[06/22 21:56:13    645s] Total net bbox length = 1.042e+06 (5.283e+05 5.138e+05) (ext = 5.693e+04)
[06/22 21:56:13    645s] 
[06/22 21:56:13    645s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 21:56:13    645s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 21:56:13    645s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 21:56:13    645s] Set min layer with default ( 2 )
[06/22 21:56:13    645s] Set max layer with parameter ( 7 )
[06/22 21:56:13    645s] Set min layer with default ( 2 )
[06/22 21:56:13    645s] Set max layer with parameter ( 7 )
[06/22 21:56:13    645s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3690.5M, EPOCH TIME: 1750643773.568814
[06/22 21:56:13    645s] Starting refinePlace ...
[06/22 21:56:13    645s] Set min layer with default ( 2 )
[06/22 21:56:13    645s] Set max layer with parameter ( 7 )
[06/22 21:56:13    645s] High fence density, enabling CRLP fence handling
[06/22 21:56:13    645s] Set min layer with default ( 2 )
[06/22 21:56:13    645s] Set max layer with parameter ( 7 )
[06/22 21:56:13    645s] DDP initSite1 nrRow 287 nrJob 287
[06/22 21:56:13    645s] DDP initSite2 nrRow 128 nrJob 128
[06/22 21:56:13    645s] DDP markSite nrRow 287 nrJob 287
[06/22 21:56:13    645s] ** Cut row section cpu time 0:00:00.0.
[06/22 21:56:13    645s]  ** Cut row section real time 0:00:00.0.
[06/22 21:56:13    645s]  DDP initSite1 nrRow 287 nrJob 287
[06/22 21:56:14    646s] DDP initSite2 nrRow 128 nrJob 128
[06/22 21:56:14    646s] DDP markSite nrRow 287 nrJob 287
[06/22 21:56:14    646s] ** Cut row section cpu time 0:00:00.0.
[06/22 21:56:14    646s]  ** Cut row section real time 0:00:00.0.
[06/22 21:56:14    646s]  DDP initSite1 nrRow 287 nrJob 287
[06/22 21:56:14    646s] DDP initSite2 nrRow 128 nrJob 128
[06/22 21:56:14    646s] DDP markSite nrRow 287 nrJob 287
[06/22 21:56:14    646s] ** Cut row section cpu time 0:00:00.0.
[06/22 21:56:14    646s]  ** Cut row section real time 0:00:00.0.
[06/22 21:56:14    646s]  DDP initSite1 nrRow 287 nrJob 287
[06/22 21:56:14    647s] DDP initSite2 nrRow 128 nrJob 128
[06/22 21:56:14    647s] DDP markSite nrRow 287 nrJob 287
[06/22 21:56:14    647s] ** Cut row section cpu time 0:00:00.0.
[06/22 21:56:14    647s]  ** Cut row section real time 0:00:00.0.
[06/22 21:56:14    647s]  DDP initSite1 nrRow 287 nrJob 287
[06/22 21:56:14    647s] DDP initSite2 nrRow 128 nrJob 128
[06/22 21:56:14    647s] DDP initSite2 nrRow 128 nrJob 128
[06/22 21:56:14    647s] DDP initSite2 nrRow 128 nrJob 128
[06/22 21:56:14    647s] DDP initSite2 nrRow 128 nrJob 128
[06/22 21:56:14    647s] DDP markSite nrRow 287 nrJob 287
[06/22 21:56:14    647s] ** Cut row section cpu time 0:00:00.0.
[06/22 21:56:14    647s]  ** Cut row section real time 0:00:00.0.
[06/22 21:56:14    647s]    Spread Effort: high, standalone mode, useDDP on.
[06/22 21:56:15    647s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=3658.5MB) @(0:10:49 - 0:10:51).
[06/22 21:56:15    647s] Move report: preRPlace moves 50220 insts, mean move: 0.67 um, max move: 255.52 um 
[06/22 21:56:15    647s] 	Max move on inst (sb_0__0_/mem_top_track_0/dffr_0_/q_reg_reg): (425.48, 655.98) --> (450.44, 425.42)
[06/22 21:56:15    647s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[06/22 21:56:15    647s] 	Violation at original loc: Not-of-Fence Violation
[06/22 21:56:15    647s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3658.5M, EPOCH TIME: 1750643775.099601
[06/22 21:56:15    647s] Tweakage: fix icg 1, fix clk 0.
[06/22 21:56:15    647s] Tweakage: density cost 0, scale 0.4.
[06/22 21:56:15    647s] Tweakage: activity cost 0, scale 1.0.
[06/22 21:56:15    647s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3713.8M, EPOCH TIME: 1750643775.293407
[06/22 21:56:15    647s] Cut to 3 partitions.
[06/22 21:56:15    647s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3713.8M, EPOCH TIME: 1750643775.337150
[06/22 21:56:17    650s] Tweakage swap 5517 pairs.
[06/22 21:56:17    651s] Tweakage perm 3835 insts, flip 20654 insts.
[06/22 21:56:18    651s] Tweakage perm 2183 insts, flip 2632 insts.
[06/22 21:56:20    654s] Tweakage swap 1459 pairs.
[06/22 21:56:20    655s] Tweakage perm 708 insts, flip 1132 insts.
[06/22 21:56:21    656s] Tweakage perm 64 insts, flip 68 insts.
[06/22 21:56:23    659s] Tweakage swap 1801 pairs.
[06/22 21:56:24    661s] Tweakage swap 286 pairs.
[06/22 21:56:26    663s] Tweakage perm 1404 insts, flip 4273 insts.
[06/22 21:56:27    665s] Tweakage perm 201 insts, flip 254 insts.
[06/22 21:56:27    665s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:17.959, REAL:11.960, MEM:3713.8M, EPOCH TIME: 1750643787.296854
[06/22 21:56:27    665s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:18.019, REAL:12.021, MEM:3713.8M, EPOCH TIME: 1750643787.314203
[06/22 21:56:27    665s] Cleanup congestion map
[06/22 21:56:27    665s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:18.240, REAL:12.246, MEM:3713.8M, EPOCH TIME: 1750643787.345471
[06/22 21:56:27    665s] Move report: Congestion aware Tweak moves 17705 insts, mean move: 6.53 um, max move: 72.12 um 
[06/22 21:56:27    665s] 	Max move on inst (grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_8_in_1/dffr_1_/g6): (834.92, 523.70) --> (785.48, 546.38)
[06/22 21:56:27    665s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:18.2, real=0:00:12.0, mem=3713.8mb) @(0:10:51 - 0:11:09).
[06/22 21:56:27    665s] Cleanup congestion map
[06/22 21:56:27    665s] 
[06/22 21:56:27    665s]  === Spiral for Logical I: (movable: 44960) ===
[06/22 21:56:27    666s] 
[06/22 21:56:27    666s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/22 21:56:27    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7fa00c9f9f40.
[06/22 21:56:27    666s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 2 thread pools are available.
[06/22 21:56:30    670s] 
[06/22 21:56:30    670s]  === Spiral for Logical I: (movable: 5261) ===
[06/22 21:56:30    670s] 
[06/22 21:56:30    670s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/22 21:56:30    670s] 
[06/22 21:56:30    670s]  Legalizing fenced HInst  with 8 physical insts
[06/22 21:56:30    670s] 
[06/22 21:56:30    670s]  Info: 0 filler has been deleted!
[06/22 21:56:30    670s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/22 21:56:30    670s] [CPU] RefinePlace/Spiral (cpu=0:00:01.7, real=0:00:01.0)
[06/22 21:56:30    670s] [CPU] RefinePlace/Commit (cpu=0:00:02.7, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.7, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/22 21:56:30    670s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:03.0, mem=3809.8MB) @(0:11:09 - 0:11:13).
[06/22 21:56:30    670s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 21:56:30    670s] Move report: Detail placement moves 50220 insts, mean move: 2.71 um, max move: 301.12 um 
[06/22 21:56:30    670s] 	Max move on inst (sb_0__0_/mem_top_track_0/dffr_0_/q_reg_reg): (425.48, 655.98) --> (496.04, 425.42)
[06/22 21:56:30    670s] 	Runtime: CPU: 0:00:24.9 REAL: 0:00:17.0 MEM: 3809.8MB
[06/22 21:56:30    670s] Statistics of distance of Instance movement in refine placement:
[06/22 21:56:30    670s]   maximum (X+Y) =       301.12 um
[06/22 21:56:30    670s]   inst (sb_0__0_/mem_top_track_0/dffr_0_/q_reg_reg) with max move: (425.48, 655.98) -> (496.04, 425.42)
[06/22 21:56:30    670s]   mean    (X+Y) =         2.71 um
[06/22 21:56:30    670s] Total instances flipped for legalization: 1
[06/22 21:56:30    670s] Summary Report:
[06/22 21:56:30    670s] Instances move: 50220 (out of 50221 movable)
[06/22 21:56:30    670s] Instances flipped: 1
[06/22 21:56:30    670s] Mean displacement: 2.71 um
[06/22 21:56:30    670s] Max displacement: 301.12 um (Instance: sb_0__0_/mem_top_track_0/dffr_0_/q_reg_reg) (425.48, 655.98) -> (496.04, 425.42)
[06/22 21:56:30    670s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[06/22 21:56:30    670s] 	Violation at original loc: Not-of-Fence Violation
[06/22 21:56:30    670s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/22 21:56:30    670s] Total instances moved : 50220
[06/22 21:56:30    670s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:24.921, REAL:16.849, MEM:3809.8M, EPOCH TIME: 1750643790.417831
[06/22 21:56:30    670s] Total net bbox length = 9.787e+05 (4.597e+05 5.190e+05) (ext = 5.800e+04)
[06/22 21:56:30    670s] Runtime: CPU: 0:00:25.1 REAL: 0:00:17.0 MEM: 3809.8MB
[06/22 21:56:30    670s] [CPU] RefinePlace/total (cpu=0:00:25.1, real=0:00:17.0, mem=3809.8MB) @(0:10:48 - 0:11:14).
[06/22 21:56:30    670s] *** Finished refinePlace (0:11:14 mem=3809.8M) ***
[06/22 21:56:30    670s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12717.1
[06/22 21:56:30    670s] OPERPROF: Finished Refine-Place at level 1, CPU:25.206, REAL:17.159, MEM:3809.8M, EPOCH TIME: 1750643790.521167
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 301.12 um
RPlace-Summary:     Max move: inst sb_0__0_/mem_top_track_0/dffr_0_/q_reg_reg cell sg13g2_dfrbp_1 loc (425.48, 655.98) -> (496.04, 425.42)
RPlace-Summary:     Average move dist: 2.71
RPlace-Summary:     Number of inst moved: 50220
RPlace-Summary:     Number of movable inst: 50221
[06/22 21:56:30    670s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/22 21:56:30    670s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3809.8M, EPOCH TIME: 1750643790.556628
[06/22 21:56:30    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50221).
[06/22 21:56:30    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    670s] Cell fpga_top LLGs are deleted
[06/22 21:56:30    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    670s] # Resetting pin-track-align track data.
[06/22 21:56:30    670s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.120, REAL:0.089, MEM:3825.8M, EPOCH TIME: 1750643790.645972
[06/22 21:56:30    670s] *** End of Placement (cpu=0:06:24, real=0:04:19, mem=3825.8M) ***
[06/22 21:56:30    670s] Processing tracks to init pin-track alignment.
[06/22 21:56:30    670s] z: 1, totalTracks: 1
[06/22 21:56:30    670s] z: 3, totalTracks: 1
[06/22 21:56:30    670s] z: 5, totalTracks: 1
[06/22 21:56:30    670s] z: 7, totalTracks: 1
[06/22 21:56:30    670s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 21:56:30    670s] Cell fpga_top LLGs are deleted
[06/22 21:56:30    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    670s] # Building fpga_top llgBox search-tree.
[06/22 21:56:30    670s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3825.8M, EPOCH TIME: 1750643790.702700
[06/22 21:56:30    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    670s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3825.8M, EPOCH TIME: 1750643790.703009
[06/22 21:56:30    670s] Max number of tech site patterns supported in site array is 256.
[06/22 21:56:30    670s] Core basic site is CoreSite
[06/22 21:56:30    670s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 21:56:30    670s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 21:56:30    670s] Fast DP-INIT is on for default
[06/22 21:56:30    670s] Keep-away cache is enable on metals: 1-7
[06/22 21:56:30    670s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/22 21:56:30    670s] Atter site array init, number of instance map data is 0.
[06/22 21:56:30    670s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.047, REAL:0.041, MEM:3825.8M, EPOCH TIME: 1750643790.743513
[06/22 21:56:30    670s] 
[06/22 21:56:30    670s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 21:56:30    670s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 21:56:30    670s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.067, REAL:0.061, MEM:3825.8M, EPOCH TIME: 1750643790.763712
[06/22 21:56:30    670s] 
[06/22 21:56:30    670s] default core: bins with density > 0.750 = 46.36 % ( 363 / 783 )
[06/22 21:56:30    670s] Density distribution unevenness ratio = 8.900%
[06/22 21:56:30    670s] Density distribution unevenness ratio (U70) = 7.465%
[06/22 21:56:30    670s] Density distribution unevenness ratio (U80) = 0.784%
[06/22 21:56:30    670s] Density distribution unevenness ratio (U90) = 0.000%
[06/22 21:56:30    670s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3825.8M, EPOCH TIME: 1750643790.846644
[06/22 21:56:30    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    671s] Cell fpga_top LLGs are deleted
[06/22 21:56:30    671s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    671s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:56:30    671s] # Resetting pin-track-align track data.
[06/22 21:56:30    671s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.084, REAL:0.063, MEM:3825.8M, EPOCH TIME: 1750643790.909667
[06/22 21:56:30    671s] *** Free Virtual Timing Model ...(mem=3825.8M)
[06/22 21:56:32    671s] **INFO: Enable pre-place timing setting for timing analysis
[06/22 21:56:32    671s] Set Using Default Delay Limit as 101.
[06/22 21:56:32    671s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/22 21:56:32    671s] Set Default Net Delay as 0 ps.
[06/22 21:56:32    671s] Set Default Net Load as 0 pF. 
[06/22 21:56:32    671s] **INFO: Analyzing IO path groups for slack adjustment
[06/22 21:56:34    674s] Effort level <high> specified for reg2reg_tmp.12717 path_group
[06/22 21:56:34    675s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 21:56:34    675s] #################################################################################
[06/22 21:56:34    675s] # Design Stage: PreRoute
[06/22 21:56:34    675s] # Design Name: fpga_top
[06/22 21:56:34    675s] # Design Mode: 130nm
[06/22 21:56:34    675s] # Analysis Mode: MMMC Non-OCV 
[06/22 21:56:34    675s] # Parasitics Mode: No SPEF/RCDB 
[06/22 21:56:34    675s] # Signoff Settings: SI Off 
[06/22 21:56:34    675s] #################################################################################
[06/22 21:56:36    678s] Calculate delays in BcWc mode...
[06/22 21:56:37    678s] Topological Sorting (REAL = 0:00:01.0, MEM = 3814.3M, InitMEM = 3814.3M)
[06/22 21:56:37    678s] Start delay calculation (fullDC) (2 T). (MEM=2059.73)
[06/22 21:56:37    679s] End AAE Lib Interpolated Model. (MEM=2069.191406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 21:56:49    701s] Total number of fetched objects 56852
[06/22 21:56:49    702s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/22 21:56:49    702s] End delay calculation. (MEM=2102.48 CPU=0:00:21.1 REAL=0:00:11.0)
[06/22 21:56:49    702s] End delay calculation (fullDC). (MEM=2102.48 CPU=0:00:23.3 REAL=0:00:12.0)
[06/22 21:56:49    702s] *** CDM Built up (cpu=0:00:27.0  real=0:00:15.0  mem= 3848.0M) ***
[06/22 21:56:56    708s] **INFO: Disable pre-place timing setting for timing analysis
[06/22 21:56:56    708s] Set Using Default Delay Limit as 1000.
[06/22 21:56:56    708s] Set Default Net Delay as 1000 ps.
[06/22 21:56:56    708s] Set Default Net Load as 0.5 pF. 
[06/22 21:56:57    708s] Info: Disable timing driven in postCTS congRepair.
[06/22 21:56:57    708s] 
[06/22 21:56:57    708s] Starting congRepair ...
[06/22 21:56:57    708s] User Input Parameters:
[06/22 21:56:57    708s] - Congestion Driven    : On
[06/22 21:56:57    708s] - Timing Driven        : Off
[06/22 21:56:57    708s] - Area-Violation Based : On
[06/22 21:56:57    708s] - Start Rollback Level : -5
[06/22 21:56:57    708s] - Legalized            : On
[06/22 21:56:57    708s] - Window Based         : Off
[06/22 21:56:57    708s] - eDen incr mode       : Off
[06/22 21:56:57    708s] - Small incr mode      : Off
[06/22 21:56:57    708s] 
[06/22 21:56:57    708s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3838.5M, EPOCH TIME: 1750643817.012065
[06/22 21:56:57    708s] Enable eGR PG blockage caching
[06/22 21:56:57    708s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3838.5M, EPOCH TIME: 1750643817.012198
[06/22 21:56:57    708s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3838.5M, EPOCH TIME: 1750643817.018415
[06/22 21:56:57    708s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.077, REAL:0.302, MEM:3838.5M, EPOCH TIME: 1750643817.320141
[06/22 21:56:57    708s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3838.5M, EPOCH TIME: 1750643817.320401
[06/22 21:56:57    708s] Starting Early Global Route congestion estimation: mem = 3838.5M
[06/22 21:56:57    708s] (I)      Initializing eGR engine (regular)
[06/22 21:56:57    708s] Set min layer with default ( 2 )
[06/22 21:56:57    708s] Set max layer with parameter ( 7 )
[06/22 21:56:57    708s] (I)      clean place blk overflow:
[06/22 21:56:57    708s] (I)      H : enabled 1.00 0
[06/22 21:56:57    708s] (I)      V : enabled 1.00 0
[06/22 21:56:57    708s] (I)      Initializing eGR engine (regular)
[06/22 21:56:57    708s] Set min layer with default ( 2 )
[06/22 21:56:57    708s] Set max layer with parameter ( 7 )
[06/22 21:56:57    708s] (I)      clean place blk overflow:
[06/22 21:56:57    708s] (I)      H : enabled 1.00 0
[06/22 21:56:57    708s] (I)      V : enabled 1.00 0
[06/22 21:56:57    708s] (I)      Started Early Global Route kernel ( Curr Mem: 3.50 MB )
[06/22 21:56:57    708s] (I)      Running eGR Regular flow
[06/22 21:56:57    708s] (I)      # wire layers (front) : 8
[06/22 21:56:57    708s] (I)      # wire layers (back)  : 0
[06/22 21:56:57    708s] (I)      min wire layer : 1
[06/22 21:56:57    708s] (I)      max wire layer : 7
[06/22 21:56:57    708s] (I)      # cut layers (front) : 7
[06/22 21:56:57    708s] (I)      # cut layers (back)  : 0
[06/22 21:56:57    708s] (I)      min cut layer : 1
[06/22 21:56:57    708s] (I)      max cut layer : 6
[06/22 21:56:57    708s] (I)      ================================= Layers =================================
[06/22 21:56:57    708s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:56:57    708s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 21:56:57    708s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:56:57    708s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 21:56:57    708s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 21:56:57    708s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 21:56:57    708s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 21:56:57    708s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 21:56:57    708s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 21:56:57    708s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 21:56:57    708s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 21:56:57    708s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 21:56:57    708s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 21:56:57    708s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 21:56:57    708s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 21:56:57    708s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 21:56:57    708s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 21:56:57    708s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 21:56:57    708s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:56:57    708s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 21:56:57    708s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 21:56:57    708s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 21:56:57    708s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 21:56:57    708s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 21:56:57    708s] (I)      Started Import and model ( Curr Mem: 3.50 MB )
[06/22 21:56:57    709s] (I)      == Non-default Options ==
[06/22 21:56:57    709s] (I)      Maximum routing layer                              : 7
[06/22 21:56:57    709s] (I)      Top routing layer                                  : 7
[06/22 21:56:57    709s] (I)      Number of threads                                  : 2
[06/22 21:56:57    709s] (I)      Route tie net to shape                             : auto
[06/22 21:56:57    709s] (I)      Use non-blocking free Dbs wires                    : false
[06/22 21:56:57    709s] (I)      Method to set GCell size                           : row
[06/22 21:56:57    709s] (I)      Tie hi/lo max distance                             : 37.800000
[06/22 21:56:57    709s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/22 21:56:57    709s] (I)      ============== Pin Summary ==============
[06/22 21:56:57    709s] (I)      +-------+--------+---------+------------+
[06/22 21:56:57    709s] (I)      | Layer | # pins | % total |      Group |
[06/22 21:56:57    709s] (I)      +-------+--------+---------+------------+
[06/22 21:56:57    709s] (I)      |     1 | 147765 |   96.31 |        Pin |
[06/22 21:56:57    709s] (I)      |     2 |   5397 |    3.52 | Pin access |
[06/22 21:56:57    709s] (I)      |     3 |    199 |    0.13 | Pin access |
[06/22 21:56:57    709s] (I)      |     4 |      0 |    0.00 |      Other |
[06/22 21:56:57    709s] (I)      |     5 |      0 |    0.00 |      Other |
[06/22 21:56:57    709s] (I)      |     6 |      0 |    0.00 |      Other |
[06/22 21:56:57    709s] (I)      |     7 |     71 |    0.05 |      Other |
[06/22 21:56:57    709s] (I)      +-------+--------+---------+------------+
[06/22 21:56:57    709s] (I)      Custom ignore net properties:
[06/22 21:56:57    709s] (I)      1 : NotLegal
[06/22 21:56:57    709s] (I)      Default ignore net properties:
[06/22 21:56:57    709s] (I)      1 : Special
[06/22 21:56:57    709s] (I)      2 : Analog
[06/22 21:56:57    709s] (I)      3 : Fixed
[06/22 21:56:57    709s] (I)      4 : Skipped
[06/22 21:56:57    709s] (I)      5 : MixedSignal
[06/22 21:56:57    709s] (I)      Prerouted net properties:
[06/22 21:56:57    709s] (I)      1 : NotLegal
[06/22 21:56:57    709s] (I)      2 : Special
[06/22 21:56:57    709s] (I)      3 : Analog
[06/22 21:56:57    709s] (I)      4 : Fixed
[06/22 21:56:57    709s] (I)      5 : Skipped
[06/22 21:56:57    709s] (I)      6 : MixedSignal
[06/22 21:56:57    709s] [NR-eGR] Early global route reroute all routable nets
[06/22 21:56:57    709s] (I)      Use row-based GCell size
[06/22 21:56:57    709s] (I)      Use row-based GCell align
[06/22 21:56:57    709s] (I)      layer 0 area = 90000
[06/22 21:56:57    709s] (I)      layer 1 area = 144000
[06/22 21:56:57    709s] (I)      layer 2 area = 144000
[06/22 21:56:57    709s] (I)      layer 3 area = 144000
[06/22 21:56:57    709s] (I)      layer 4 area = 144000
[06/22 21:56:57    709s] (I)      layer 5 area = 0
[06/22 21:56:57    709s] (I)      layer 6 area = 0
[06/22 21:56:57    709s] (I)      GCell unit size   : 3780
[06/22 21:56:57    709s] (I)      GCell multiplier  : 1
[06/22 21:56:57    709s] (I)      GCell row height  : 3780
[06/22 21:56:57    709s] (I)      Actual row height : 3780
[06/22 21:56:57    709s] (I)      GCell align ref   : 425480 425420
[06/22 21:56:57    709s] [NR-eGR] Track table information for default rule: 
[06/22 21:56:57    709s] [NR-eGR] Metal1 has single uniform track structure
[06/22 21:56:57    709s] [NR-eGR] Metal2 has single uniform track structure
[06/22 21:56:57    709s] [NR-eGR] Metal3 has single uniform track structure
[06/22 21:56:57    709s] [NR-eGR] Metal4 has single uniform track structure
[06/22 21:56:57    709s] [NR-eGR] Metal5 has single uniform track structure
[06/22 21:56:57    709s] [NR-eGR] TopMetal1 has single uniform track structure
[06/22 21:56:57    709s] [NR-eGR] TopMetal2 has single uniform track structure
[06/22 21:56:57    709s] (I)      ================ Default via =================
[06/22 21:56:57    709s] (I)      +---+-------------------+--------------------+
[06/22 21:56:57    709s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/22 21:56:57    709s] (I)      +---+-------------------+--------------------+
[06/22 21:56:57    709s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/22 21:56:57    709s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/22 21:56:57    709s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/22 21:56:57    709s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/22 21:56:57    709s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/22 21:56:57    709s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/22 21:56:57    709s] (I)      +---+-------------------+--------------------+
[06/22 21:56:57    709s] (I)      Design has 84 placement macros with 84 shapes. 
[06/22 21:56:57    709s] [NR-eGR] Read 39015 PG shapes
[06/22 21:56:57    709s] [NR-eGR] Read 0 clock shapes
[06/22 21:56:57    709s] [NR-eGR] Read 0 other shapes
[06/22 21:56:57    709s] [NR-eGR] #Routing Blockages  : 0
[06/22 21:56:57    709s] [NR-eGR] #Bump Blockages     : 0
[06/22 21:56:57    709s] [NR-eGR] #Instance Blockages : 26000
[06/22 21:56:57    709s] [NR-eGR] #PG Blockages       : 39015
[06/22 21:56:57    709s] [NR-eGR] #Halo Blockages     : 0
[06/22 21:56:57    709s] [NR-eGR] #Boundary Blockages : 0
[06/22 21:56:57    709s] [NR-eGR] #Clock Blockages    : 0
[06/22 21:56:57    709s] [NR-eGR] #Other Blockages    : 0
[06/22 21:56:57    709s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/22 21:56:57    709s] [NR-eGR] #prerouted nets         : 0
[06/22 21:56:57    709s] [NR-eGR] #prerouted special nets : 0
[06/22 21:56:57    709s] [NR-eGR] #prerouted wires        : 0
[06/22 21:56:57    709s] [NR-eGR] Read 50115 nets ( ignored 0 )
[06/22 21:56:57    709s] (I)        Front-side 50115 ( ignored 0 )
[06/22 21:56:57    709s] (I)        Back-side  0 ( ignored 0 )
[06/22 21:56:57    709s] (I)        Both-side  0 ( ignored 0 )
[06/22 21:56:57    709s] (I)      handle routing halo
[06/22 21:56:57    709s] (I)      Reading macro buffers
[06/22 21:56:57    709s] (I)      Number of macro buffers: 0
[06/22 21:56:58    709s] (I)      early_global_route_priority property id does not exist.
[06/22 21:56:58    709s] (I)      Read Num Blocks=65015  Num Prerouted Wires=0  Num CS=0
[06/22 21:56:58    709s] (I)      Layer 1 (H) : #blockages 29435 : #preroutes 0
[06/22 21:56:58    709s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/22 21:56:58    709s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/22 21:56:58    709s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/22 21:56:58    709s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/22 21:56:58    709s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/22 21:56:58    709s] (I)      Number of ignored nets                =      0
[06/22 21:56:58    709s] (I)      Number of connected nets              =      0
[06/22 21:56:58    709s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/22 21:56:58    709s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/22 21:56:58    709s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/22 21:56:58    709s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/22 21:56:58    709s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/22 21:56:58    709s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/22 21:56:58    709s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/22 21:56:58    709s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/22 21:56:58    709s] (I)      Ndr track 0 does not exist
[06/22 21:56:58    709s] (I)      ---------------------Grid Graph Info--------------------
[06/22 21:56:58    709s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/22 21:56:58    709s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/22 21:56:58    709s] (I)      Site width          :   480  (dbu)
[06/22 21:56:58    709s] (I)      Row height          :  3780  (dbu)
[06/22 21:56:58    709s] (I)      GCell row height    :  3780  (dbu)
[06/22 21:56:58    709s] (I)      GCell width         :  3780  (dbu)
[06/22 21:56:58    709s] (I)      GCell height        :  3780  (dbu)
[06/22 21:56:58    709s] (I)      Grid                :   491   512     7
[06/22 21:56:58    709s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/22 21:56:58    709s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/22 21:56:58    709s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/22 21:56:58    709s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/22 21:56:58    709s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/22 21:56:58    709s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/22 21:56:58    709s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/22 21:56:58    709s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/22 21:56:58    709s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/22 21:56:58    709s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/22 21:56:58    709s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/22 21:56:58    709s] (I)      --------------------------------------------------------
[06/22 21:56:58    709s] 
[06/22 21:56:58    709s] [NR-eGR] ============ Routing rule table ============
[06/22 21:56:58    709s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 50051
[06/22 21:56:58    709s] [NR-eGR] ========================================
[06/22 21:56:58    709s] [NR-eGR] 
[06/22 21:56:58    709s] (I)      ==== NDR : (Default) ====
[06/22 21:56:58    709s] (I)      +--------------+--------+
[06/22 21:56:58    709s] (I)      |           ID |      0 |
[06/22 21:56:58    709s] (I)      |      Default |    yes |
[06/22 21:56:58    709s] (I)      |  Clk Special |     no |
[06/22 21:56:58    709s] (I)      | Hard spacing |     no |
[06/22 21:56:58    709s] (I)      |    NDR track | (none) |
[06/22 21:56:58    709s] (I)      |      NDR via | (none) |
[06/22 21:56:58    709s] (I)      |  Extra space |      0 |
[06/22 21:56:58    709s] (I)      |      Shields |      0 |
[06/22 21:56:58    709s] (I)      |   Demand (H) |      1 |
[06/22 21:56:58    709s] (I)      |   Demand (V) |      1 |
[06/22 21:56:58    709s] (I)      |        #Nets |  50051 |
[06/22 21:56:58    709s] (I)      +--------------+--------+
[06/22 21:56:58    709s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:56:58    709s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/22 21:56:58    709s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:56:58    709s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/22 21:56:58    709s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/22 21:56:58    709s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/22 21:56:58    709s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/22 21:56:58    709s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/22 21:56:58    709s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/22 21:56:58    709s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 21:56:58    709s] (I)      =============== Blocked Tracks ===============
[06/22 21:56:58    709s] (I)      +-------+---------+----------+---------------+
[06/22 21:56:58    709s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/22 21:56:58    709s] (I)      +-------+---------+----------+---------------+
[06/22 21:56:58    709s] (I)      |     1 |       0 |        0 |         0.00% |
[06/22 21:56:58    709s] (I)      |     2 | 2262528 |   986379 |        43.60% |
[06/22 21:56:58    709s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/22 21:56:58    709s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/22 21:56:58    709s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/22 21:56:58    709s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/22 21:56:58    709s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/22 21:56:58    709s] (I)      +-------+---------+----------+---------------+
[06/22 21:56:58    709s] (I)      Finished Import and model ( CPU: 0.85 sec, Real: 0.88 sec, Curr Mem: 3.53 MB )
[06/22 21:56:58    709s] (I)      Reset routing kernel
[06/22 21:56:58    709s] (I)      Started Global Routing ( Curr Mem: 3.53 MB )
[06/22 21:56:58    709s] (I)      totalPins=147731  totalGlobalPin=140443 (95.07%)
[06/22 21:56:58    709s] (I)      ================== Net Group Info ===================
[06/22 21:56:58    709s] (I)      +----+----------------+--------------+--------------+
[06/22 21:56:58    709s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/22 21:56:58    709s] (I)      +----+----------------+--------------+--------------+
[06/22 21:56:58    709s] (I)      |  1 |          50051 |    Metal2(2) | TopMetal2(7) |
[06/22 21:56:58    709s] (I)      +----+----------------+--------------+--------------+
[06/22 21:56:58    709s] (I)      total 2D Cap : 4243386 = (2427432 H, 1815954 V)
[06/22 21:56:58    709s] (I)      total 2D Demand : 7281 = (7281 H, 0 V)
[06/22 21:56:58    709s] (I)      init route region map
[06/22 21:56:58    709s] (I)      #blocked GCells = 74425
[06/22 21:56:58    709s] (I)      #regions = 1031
[06/22 21:56:58    709s] (I)      init safety region map
[06/22 21:56:58    709s] (I)      #blocked GCells = 74425
[06/22 21:56:58    709s] (I)      #regions = 1031
[06/22 21:56:58    709s] (I)      Adjusted 0 GCells for pin access
[06/22 21:56:58    709s] [NR-eGR] Layer group 1: route 50051 net(s) in layer range [2, 7]
[06/22 21:56:58    709s] (I)      
[06/22 21:56:58    709s] (I)      ============  Phase 1a Route ============
[06/22 21:56:58    710s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/22 21:56:58    710s] (I)      Usage: 359307 = (176847 H, 182460 V) = (7.29% H, 10.05% V) = (6.685e+05um H, 6.897e+05um V)
[06/22 21:56:58    710s] (I)      
[06/22 21:56:58    710s] (I)      ============  Phase 1b Route ============
[06/22 21:56:58    710s] (I)      Usage: 359308 = (176847 H, 182461 V) = (7.29% H, 10.05% V) = (6.685e+05um H, 6.897e+05um V)
[06/22 21:56:58    710s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 1.358184e+06um
[06/22 21:56:58    710s] (I)      Congestion metric : 0.00%H 0.39%V, 0.39%HV
[06/22 21:56:58    710s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/22 21:56:59    710s] (I)      
[06/22 21:56:59    710s] (I)      ============  Phase 1c Route ============
[06/22 21:56:59    710s] (I)      Level2 Grid: 99 x 103
[06/22 21:56:59    710s] (I)      Usage: 359335 = (176874 H, 182461 V) = (7.29% H, 10.05% V) = (6.686e+05um H, 6.897e+05um V)
[06/22 21:56:59    710s] (I)      
[06/22 21:56:59    710s] (I)      ============  Phase 1d Route ============
[06/22 21:56:59    710s] (I)      Usage: 359336 = (176875 H, 182461 V) = (7.29% H, 10.05% V) = (6.686e+05um H, 6.897e+05um V)
[06/22 21:56:59    710s] (I)      
[06/22 21:56:59    710s] (I)      ============  Phase 1e Route ============
[06/22 21:56:59    710s] (I)      Usage: 359336 = (176875 H, 182461 V) = (7.29% H, 10.05% V) = (6.686e+05um H, 6.897e+05um V)
[06/22 21:56:59    710s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.08% V. EstWL: 1.358290e+06um
[06/22 21:56:59    710s] (I)      
[06/22 21:56:59    710s] (I)      ============  Phase 1l Route ============
[06/22 21:56:59    711s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/22 21:56:59    711s] (I)      Layer  2:    1307116    195243         9      839655     1418265    (37.19%) 
[06/22 21:56:59    711s] (I)      Layer  3:     858404    159328       144     1019427      956419    (51.59%) 
[06/22 21:56:59    711s] (I)      Layer  4:     998819     47628         9     1151892     1106028    (51.02%) 
[06/22 21:56:59    711s] (I)      Layer  5:     857582     26102       143     1019789      956056    (51.61%) 
[06/22 21:56:59    711s] (I)      Layer  6:     131453        11         7      180205      108919    (62.33%) 
[06/22 21:56:59    711s] (I)      Layer  7:     112356         6         0      128927      108174    (54.38%) 
[06/22 21:56:59    711s] (I)      Total:       4265730    428318       312     4339892     4653860    (48.25%) 
[06/22 21:56:59    711s] (I)      
[06/22 21:56:59    711s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/22 21:56:59    711s] [NR-eGR]                        OverCon           OverCon            
[06/22 21:56:59    711s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/22 21:56:59    711s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[06/22 21:56:59    711s] [NR-eGR] ---------------------------------------------------------------
[06/22 21:56:59    711s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 21:56:59    711s] [NR-eGR]  Metal2 ( 2)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/22 21:56:59    711s] [NR-eGR]  Metal3 ( 3)         4( 0.00%)        46( 0.04%)   ( 0.04%) 
[06/22 21:56:59    711s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/22 21:56:59    711s] [NR-eGR]  Metal5 ( 5)         3( 0.00%)        46( 0.04%)   ( 0.04%) 
[06/22 21:56:59    711s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[06/22 21:56:59    711s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 21:56:59    711s] [NR-eGR] ---------------------------------------------------------------
[06/22 21:56:59    711s] [NR-eGR]        Total        25( 0.00%)        94( 0.01%)   ( 0.02%) 
[06/22 21:56:59    711s] [NR-eGR] 
[06/22 21:56:59    711s] (I)      Finished Global Routing ( CPU: 2.02 sec, Real: 1.63 sec, Curr Mem: 3.56 MB )
[06/22 21:56:59    711s] (I)      Updating congestion map
[06/22 21:56:59    711s] (I)      total 2D Cap : 4277341 = (2443902 H, 1833439 V)
[06/22 21:57:00    711s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/22 21:57:00    711s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.06 sec, Real: 2.70 sec, Curr Mem: 3.55 MB )
[06/22 21:57:00    711s] Early Global Route congestion estimation runtime: 2.72 seconds, mem = 3838.5M
[06/22 21:57:00    711s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.077, REAL:2.718, MEM:3838.5M, EPOCH TIME: 1750643820.038594
[06/22 21:57:00    711s] OPERPROF: Starting HotSpotCal at level 1, MEM:3838.5M, EPOCH TIME: 1750643820.038679
[06/22 21:57:00    711s] [hotspot] +------------+---------------+---------------+
[06/22 21:57:00    711s] [hotspot] |            |   max hotspot | total hotspot |
[06/22 21:57:00    711s] [hotspot] +------------+---------------+---------------+
[06/22 21:57:00    711s] [hotspot] | normalized |          0.00 |          0.00 |
[06/22 21:57:00    711s] [hotspot] +------------+---------------+---------------+
[06/22 21:57:00    711s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/22 21:57:00    711s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/22 21:57:00    711s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.028, REAL:0.035, MEM:3870.5M, EPOCH TIME: 1750643820.073619
[06/22 21:57:00    711s] Skipped repairing congestion.
[06/22 21:57:00    711s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3870.5M, EPOCH TIME: 1750643820.073870
[06/22 21:57:00    711s] Starting Early Global Route wiring: mem = 3870.5M
[06/22 21:57:00    711s] (I)      Running track assignment and export wires
[06/22 21:57:00    711s] (I)      Delete wires for 50051 nets 
[06/22 21:57:00    711s] (I)      ============= Track Assignment ============
[06/22 21:57:00    711s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.59 MB )
[06/22 21:57:00    711s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/22 21:57:00    711s] (I)      Run Multi-thread track assignment
[06/22 21:57:00    712s] (I)      Finished Track Assignment (2T) ( CPU: 1.14 sec, Real: 0.69 sec, Curr Mem: 3.62 MB )
[06/22 21:57:00    712s] (I)      Started Export ( Curr Mem: 3.62 MB )
[06/22 21:57:00    713s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/22 21:57:01    713s] [NR-eGR] Total eGR-routed clock nets wire length: 50072um, number of vias: 18150
[06/22 21:57:01    713s] [NR-eGR] --------------------------------------------------------------------------
[06/22 21:57:01    713s] [NR-eGR]                    Length (um)    Vias 
[06/22 21:57:01    713s] [NR-eGR] ---------------------------------------
[06/22 21:57:01    713s] [NR-eGR]  Metal1     (1V)             0  142128 
[06/22 21:57:01    713s] [NR-eGR]  Metal2     (2H)        524591  199195 
[06/22 21:57:01    713s] [NR-eGR]  Metal3     (3V)        612666    8849 
[06/22 21:57:01    713s] [NR-eGR]  Metal4     (4H)        177252    2624 
[06/22 21:57:01    713s] [NR-eGR]  Metal5     (5V)         99221       2 
[06/22 21:57:01    713s] [NR-eGR]  TopMetal1  (6H)             1       2 
[06/22 21:57:01    713s] [NR-eGR]  TopMetal2  (7V)            25       0 
[06/22 21:57:01    713s] [NR-eGR] ---------------------------------------
[06/22 21:57:01    713s] [NR-eGR]             Total      1413755  352800 
[06/22 21:57:01    713s] [NR-eGR] --------------------------------------------------------------------------
[06/22 21:57:01    713s] [NR-eGR] Total half perimeter of net bounding box: 978806um
[06/22 21:57:01    713s] [NR-eGR] Total length: 1413755um, number of vias: 352800
[06/22 21:57:01    713s] [NR-eGR] --------------------------------------------------------------------------
[06/22 21:57:01    713s] (I)      == Layer wire length by net rule ==
[06/22 21:57:01    713s] (I)                           Default 
[06/22 21:57:01    713s] (I)      -----------------------------
[06/22 21:57:01    713s] (I)       Metal1     (1V)         0um 
[06/22 21:57:01    713s] (I)       Metal2     (2H)    524590um 
[06/22 21:57:01    713s] (I)       Metal3     (3V)    612666um 
[06/22 21:57:01    713s] (I)       Metal4     (4H)    177252um 
[06/22 21:57:01    713s] (I)       Metal5     (5V)     99221um 
[06/22 21:57:01    713s] (I)       TopMetal1  (6H)         1um 
[06/22 21:57:01    713s] (I)       TopMetal2  (7V)        25um 
[06/22 21:57:01    713s] (I)      -----------------------------
[06/22 21:57:01    713s] (I)                  Total  1413755um 
[06/22 21:57:01    713s] (I)      == Layer via count by net rule ==
[06/22 21:57:01    713s] (I)                         Default 
[06/22 21:57:01    713s] (I)      ---------------------------
[06/22 21:57:01    713s] (I)       Metal1     (1V)    142128 
[06/22 21:57:01    713s] (I)       Metal2     (2H)    199195 
[06/22 21:57:01    713s] (I)       Metal3     (3V)      8849 
[06/22 21:57:01    713s] (I)       Metal4     (4H)      2624 
[06/22 21:57:01    713s] (I)       Metal5     (5V)         2 
[06/22 21:57:01    713s] (I)       TopMetal1  (6H)         2 
[06/22 21:57:01    713s] (I)       TopMetal2  (7V)         0 
[06/22 21:57:01    713s] (I)      ---------------------------
[06/22 21:57:01    713s] (I)                  Total   352800 
[06/22 21:57:01    713s] (I)      Finished Export ( CPU: 0.75 sec, Real: 0.61 sec, Curr Mem: 3.62 MB )
[06/22 21:57:01    713s] eee: RC Grid memory freed = 201348 (47 X 51 X 7 X 12b)
[06/22 21:57:01    713s] (I)      Global routing data unavailable, rerun eGR
[06/22 21:57:01    713s] (I)      Initializing eGR engine (regular)
[06/22 21:57:01    713s] Set min layer with default ( 2 )
[06/22 21:57:01    713s] Set max layer with parameter ( 7 )
[06/22 21:57:01    713s] (I)      clean place blk overflow:
[06/22 21:57:01    713s] (I)      H : enabled 1.00 0
[06/22 21:57:01    713s] (I)      V : enabled 1.00 0
[06/22 21:57:01    713s] Early Global Route wiring runtime: 1.41 seconds, mem = 3870.5M
[06/22 21:57:01    713s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.971, REAL:1.406, MEM:3870.5M, EPOCH TIME: 1750643821.480110
[06/22 21:57:01    713s] Tdgp not enabled or already been cleared! skip clearing
[06/22 21:57:01    713s] End of congRepair (cpu=0:00:05.2, real=0:00:04.0)
[06/22 21:57:01    713s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3870.5M, EPOCH TIME: 1750643821.483751
[06/22 21:57:01    713s] Deleting eGR PG blockage cache
[06/22 21:57:01    713s] Disable eGR PG blockage caching
[06/22 21:57:01    713s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3870.5M, EPOCH TIME: 1750643821.484030
[06/22 21:57:01    713s] *** Finishing placeDesign default flow ***
[06/22 21:57:01    713s] **placeDesign ... cpu = 0: 7:52, real = 0: 5:26, mem = 3870.5M **
[06/22 21:57:01    713s] Tdgp not enabled or already been cleared! skip clearing
[06/22 21:57:01    714s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[06/22 21:57:01    714s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[06/22 21:57:02    714s] 
[06/22 21:57:02    714s] *** Summary of all messages that are not suppressed in this session:
[06/22 21:57:02    714s] Severity  ID               Count  Summary                                  
[06/22 21:57:02    714s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/22 21:57:02    714s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[06/22 21:57:02    714s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[06/22 21:57:02    714s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/22 21:57:02    714s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/22 21:57:02    714s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[06/22 21:57:02    714s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[06/22 21:57:02    714s] *** Message Summary: 28 warning(s), 0 error(s)
[06/22 21:57:02    714s] 
[06/22 21:57:02    714s] *** placeDesign #1 [finish] () : cpu/real = 0:07:52.6/0:05:26.5 (1.4), totSession cpu/real = 0:11:57.1/0:13:00.4 (0.9), mem = 3870.5M
[06/22 21:57:02    714s] 
[06/22 21:57:02    714s] =============================================================================================
[06/22 21:57:02    714s]  Final TAT Report : placeDesign #1                                              23.14-s088_1
[06/22 21:57:02    714s] =============================================================================================
[06/22 21:57:02    714s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 21:57:02    714s] ---------------------------------------------------------------------------------------------
[06/22 21:57:02    714s] [ CellServerInit         ]      1   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.1    0.1
[06/22 21:57:02    714s] [ RefinePlace            ]      1   0:00:17.2  (   5.3 % )     0:00:17.2 /  0:00:25.2    1.5
[06/22 21:57:02    714s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[06/22 21:57:02    714s] [ FullDelayCalc          ]      9   0:01:42.3  (  31.3 % )     0:01:42.3 /  0:02:19.9    1.4
[06/22 21:57:02    714s] [ TimingUpdate           ]     12   0:00:41.3  (  12.6 % )     0:00:41.3 /  0:01:04.8    1.6
[06/22 21:57:02    714s] [ MISC                   ]          0:02:45.1  (  50.6 % )     0:02:45.1 /  0:04:02.4    1.5
[06/22 21:57:02    714s] ---------------------------------------------------------------------------------------------
[06/22 21:57:02    714s]  placeDesign #1 TOTAL               0:05:26.5  ( 100.0 % )     0:05:26.5 /  0:07:52.6    1.4
[06/22 21:57:02    714s] ---------------------------------------------------------------------------------------------
[06/22 21:57:08    714s] <CMD> deselectAll
[06/22 21:57:08    714s] <CMD> selectObject Module grid_clb_2__2_
[06/22 21:57:09    715s] <CMD> zoomBox 221.43000 160.74400 1940.02500 1699.25300
[06/22 21:57:09    715s] <CMD> zoomBox 344.48800 252.12000 1805.29400 1559.85300
[06/22 21:57:10    715s] <CMD> zoomBox 449.08800 329.79000 1690.77300 1441.36300
[06/22 21:57:10    715s] <CMD> zoomBox 613.57100 451.92600 1510.68900 1255.03800
[06/22 21:57:11    715s] <CMD> zoomBox 736.91800 536.62600 1385.08700 1116.87600
[06/22 21:57:11    715s] <CMD> zoomBox 785.08900 569.70500 1336.03400 1062.91800
[06/22 21:57:12    715s] <CMD> zoomBox 826.99800 597.18100 1295.30100 1016.41200
[06/22 21:57:12    715s] <CMD> zoomBox 940.51300 671.60300 1184.97100 890.44500
[06/22 21:57:13    715s] <CMD> deselectAll
[06/22 21:57:13    715s] <CMD> selectObject Module grid_clb_2__2_
[06/22 21:57:14    716s] <CMD> deselectAll
[06/22 21:57:14    716s] <CMD> selectObject Module grid_clb_2__2_
[06/22 21:57:15    716s] <CMD> zoomBox 866.99000 594.30400 1265.05100 950.65400
[06/22 21:57:15    716s] <CMD> zoomBox 747.27100 468.43800 1395.44700 1048.69400
[06/22 21:57:16    716s] <CMD> zoomBox 552.33000 263.48600 1607.77600 1208.33500
[06/22 21:57:17    716s] <CMD> deselectAll
[06/22 21:57:17    716s] <CMD> selectWire 925.4800 405.4200 930.4800 1530.2800 7 vss
[06/22 21:57:18    716s] <CMD> deselectAll
[06/22 21:57:18    716s] <CMD> selectObject Module cbx_2__1_
[06/22 21:57:19    716s] <CMD> zoomBox 649.32700 380.94300 1411.88700 1063.59700
[06/22 21:57:19    716s] <CMD> zoomBox 770.03900 527.11900 1168.10200 883.47000
[06/22 21:57:20    717s] <CMD> zoomBox 833.05200 603.42400 1040.84400 789.44200
[06/22 21:57:21    717s] <CMD> zoomBox 843.37400 615.92300 1019.99800 774.03900
[06/22 21:57:21    717s] <CMD> zoomBox 852.14800 626.54700 1002.27900 760.94600
[06/22 21:57:21    717s] <CMD> zoomBox 859.60600 635.57800 987.21700 749.81700
[06/22 21:57:21    717s] <CMD> zoomBox 865.94500 643.25400 974.41500 740.35800
[06/22 21:57:22    717s] <CMD> zoomBox 833.05000 603.42100 1040.84600 789.44300
[06/22 21:57:22    717s] <CMD> zoomBox 770.03500 527.11300 1168.10800 883.47300
[06/22 21:57:22    717s] <CMD> zoomBox 604.74700 326.95900 1501.90700 1130.10900
[06/22 21:57:23    717s] <CMD> zoomBox 332.67600 -2.50100 2051.35700 1536.08500
[06/22 21:57:26    718s] <CMD> deselectAll
[06/22 21:57:26    718s] <CMD> selectObject Module sb_1__2_
[06/22 21:57:27    718s] <CMD> zoomBox 565.18000 361.27000 1620.66600 1306.15500
[06/22 21:57:27    718s] <CMD> zoomBox 671.27500 521.92700 1433.86400 1204.60700
[06/22 21:57:28    718s] <CMD> zoomBox 720.99600 586.00200 1369.19700 1166.28000
[06/22 21:57:28    718s] <CMD> zoomBox 763.25900 640.46500 1314.23000 1133.70200
[06/22 21:57:29    718s] <CMD> zoomBox 799.18200 686.75900 1267.50800 1106.01100
[06/22 21:57:29    718s] <CMD> zoomBox 829.71700 726.10900 1227.79400 1082.47300
[06/22 21:57:30    718s] <CMD> zoomBox 671.27300 521.92400 1433.86400 1204.60600
[06/22 21:57:30    719s] <CMD> zoomBox 462.99500 253.51900 1704.74800 1365.15300
[06/22 21:57:31    719s] <CMD> zoomBox -31.25100 -383.41100 2347.56000 1746.13300
[06/22 21:57:31    719s] <CMD> zoomBox -428.39300 -895.20300 2864.08000 2052.26300
[06/22 21:57:32    719s] <CMD> deselectAll
[06/22 21:57:50    721s] <CMD> timeDesign -preCTS
[06/22 21:57:50    721s] AAE DB initialization (MEM=1915.710938 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/22 21:57:50    721s] #optDebug: fT-S <1 1 0 0 0>
[06/22 21:57:50    721s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:12:04.5/0:13:49.4 (0.9), mem = 3464.9M
[06/22 21:57:50    721s] Info: 2 threads available for lower-level modules during optimization.
[06/22 21:57:52    722s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[06/22 21:57:52    722s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3464.9M, EPOCH TIME: 1750643872.678969
[06/22 21:57:52    722s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:57:52    722s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:57:52    722s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3464.9M, EPOCH TIME: 1750643872.679245
[06/22 21:57:52    722s] Start to check current routing status for nets...
[06/22 21:57:53    722s] All nets are already routed correctly.
[06/22 21:57:53    722s] End to check current routing status for nets (mem=3464.9M)
[06/22 21:57:53    722s] Extraction called for design 'fpga_top' of instances=50305 and nets=58969 using extraction engine 'preRoute' .
[06/22 21:57:53    722s] PreRoute RC Extraction called for design fpga_top.
[06/22 21:57:53    722s] RC Extraction called in multi-corner(2) mode.
[06/22 21:57:53    722s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/22 21:57:53    722s] Type 'man IMPEXT-6197' for more detail.
[06/22 21:57:53    722s] RCMode: PreRoute
[06/22 21:57:53    722s]       RC Corner Indexes            0       1   
[06/22 21:57:53    722s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/22 21:57:53    722s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/22 21:57:53    722s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/22 21:57:53    722s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/22 21:57:53    722s] Shrink Factor                : 1.00000
[06/22 21:57:53    722s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/22 21:57:53    722s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/22 21:57:53    722s] Updating RC Grid density data for preRoute extraction ...
[06/22 21:57:53    722s] eee: pegSigSF=1.070000
[06/22 21:57:53    722s] Initializing multi-corner resistance tables ...
[06/22 21:57:53    722s] eee: Grid unit RC data computation started
[06/22 21:57:53    722s] eee: Grid unit RC data computation completed
[06/22 21:57:53    722s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/22 21:57:53    722s] eee: l=2 avDens=0.144953 usedTrk=14097.941255 availTrk=97258.559087 sigTrk=14097.941255
[06/22 21:57:53    722s] eee: l=3 avDens=0.151047 usedTrk=18272.474925 availTrk=120972.307447 sigTrk=18272.474925
[06/22 21:57:53    722s] eee: l=4 avDens=0.049857 usedTrk=6710.834209 availTrk=134600.972824 sigTrk=6710.834209
[06/22 21:57:53    722s] eee: l=5 avDens=0.043072 usedTrk=4690.750586 availTrk=108905.112709 sigTrk=4690.750586
[06/22 21:57:53    722s] eee: l=6 avDens=0.197731 usedTrk=2194.876668 availTrk=11100.323290 sigTrk=2194.876668
[06/22 21:57:53    722s] eee: l=7 avDens=0.143935 usedTrk=2248.937713 availTrk=15624.726942 sigTrk=2248.937713
[06/22 21:57:53    722s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 21:57:53    722s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/22 21:57:53    722s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.291822 uaWl=1.000000 uaWlH=0.195600 aWlH=0.000000 lMod=0 pMax=0.831500 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/22 21:57:53    722s] eee: uC 0.000151 of RC Grid (0 4 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 4 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 5 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 5 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000160 of RC Grid (0 7 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 7 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 8 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 8 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 11 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 11 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000205 of RC Grid (0 12 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000033 of RC Grid (0 12 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 14 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 14 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000155 of RC Grid (0 15 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 15 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 17 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 17 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000150 of RC Grid (0 18 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 18 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (0 20 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 20 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (0 21 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 21 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (0 23 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 23 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (0 24 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 24 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000149 of RC Grid (0 26 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 26 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (0 27 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 27 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000152 of RC Grid (0 29 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 29 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 30 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 30 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000167 of RC Grid (0 32 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 32 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 33 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 33 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 36 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 36 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000172 of RC Grid (0 37 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 37 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 39 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 39 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000153 of RC Grid (0 40 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 40 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (0 42 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 42 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000149 of RC Grid (0 43 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 43 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (0 45 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 45 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (0 46 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (0 46 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000152 of RC Grid (1 4 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 4 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (1 5 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 5 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000162 of RC Grid (1 7 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 7 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (1 8 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 8 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (1 11 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 11 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000212 of RC Grid (1 12 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000031 of RC Grid (1 12 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (1 14 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 14 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000156 of RC Grid (1 15 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 15 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (1 17 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 17 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000150 of RC Grid (1 18 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 18 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (1 20 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 20 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000148 of RC Grid (1 21 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 21 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (1 23 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 23 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (1 24 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 24 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000149 of RC Grid (1 26 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 26 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (1 27 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 27 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000153 of RC Grid (1 29 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 29 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (1 30 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 30 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000169 of RC Grid (1 32 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 32 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (1 33 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 33 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (1 36 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 36 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000175 of RC Grid (1 37 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 37 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (1 39 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 39 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000154 of RC Grid (1 40 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 40 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (1 42 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 42 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000150 of RC Grid (1 43 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 43 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (1 45 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 45 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000148 of RC Grid (1 46 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (1 46 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000153 of RC Grid (2 4 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 4 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (2 5 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 5 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000164 of RC Grid (2 7 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 7 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (2 8 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 8 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (2 11 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 11 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000222 of RC Grid (2 12 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000029 of RC Grid (2 12 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (2 14 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 14 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000158 of RC Grid (2 15 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 15 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (2 17 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 17 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000151 of RC Grid (2 18 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 18 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (2 20 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 20 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000149 of RC Grid (2 21 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 21 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000148 of RC Grid (2 23 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 23 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (2 24 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 24 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000150 of RC Grid (2 26 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 26 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (2 27 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 27 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000154 of RC Grid (2 29 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 29 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (2 30 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 30 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000172 of RC Grid (2 32 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 32 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (2 33 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 33 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (2 36 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 36 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000179 of RC Grid (2 37 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 37 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (2 39 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 39 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000155 of RC Grid (2 40 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 40 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (2 42 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 42 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000150 of RC Grid (2 43 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 43 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (2 45 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 45 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000148 of RC Grid (2 46 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (2 46 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000150 of RC Grid (3 4 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 4 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (3 5 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 5 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000158 of RC Grid (3 7 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 7 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000144 of RC Grid (3 8 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 8 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000144 of RC Grid (3 11 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 11 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000195 of RC Grid (3 12 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000036 of RC Grid (3 12 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (3 14 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 14 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000153 of RC Grid (3 15 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 15 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (3 17 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 17 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000149 of RC Grid (3 18 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 18 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (3 20 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 20 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000147 of RC Grid (3 21 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 21 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (3 23 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 23 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000146 of RC Grid (3 24 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 24 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000148 of RC Grid (3 26 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 26 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: uC 0.000145 of RC Grid (3 27 6) is <  min uC 0.000257 of layer.
[06/22 21:57:53    722s] eee: uR 0.000042 of RC Grid (3 27 6) is > max uR 0.000014 of layer.
[06/22 21:57:53    722s] eee: NetCapCache creation started. (Current Mem: 3464.895M) 
[06/22 21:57:53    723s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  Curr Mem: 3464.895M) 
[06/22 21:57:53    723s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/22 21:57:53    723s] eee: Metal Layers Info:
[06/22 21:57:53    723s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 21:57:53    723s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/22 21:57:53    723s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 21:57:53    723s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/22 21:57:53    723s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 21:57:53    723s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 21:57:53    723s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 21:57:53    723s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 21:57:53    723s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/22 21:57:53    723s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/22 21:57:53    723s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 21:57:53    723s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/22 21:57:53    723s] eee: +-----------------------NDR Info-----------------------+
[06/22 21:57:53    723s] eee: NDR Count = 0, Fake NDR = 0
[06/22 21:57:53    723s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3464.895M)
[06/22 21:57:54    723s] Effort level <high> specified for reg2reg path_group
[06/22 21:57:55    725s] Cell fpga_top LLGs are deleted
[06/22 21:57:55    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:57:55    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:57:55    725s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3464.9M, EPOCH TIME: 1750643875.854773
[06/22 21:57:55    725s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:57:55    725s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:57:55    725s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3464.9M, EPOCH TIME: 1750643875.855935
[06/22 21:57:55    725s] Max number of tech site patterns supported in site array is 256.
[06/22 21:57:55    725s] Core basic site is CoreSite
[06/22 21:57:55    725s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 21:57:55    725s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 21:57:55    725s] Fast DP-INIT is on for default
[06/22 21:57:55    726s] Atter site array init, number of instance map data is 0.
[06/22 21:57:55    726s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.038, REAL:0.032, MEM:3464.9M, EPOCH TIME: 1750643875.888058
[06/22 21:57:55    726s] 
[06/22 21:57:55    726s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 21:57:55    726s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 21:57:55    726s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.060, REAL:0.056, MEM:3464.9M, EPOCH TIME: 1750643875.910304
[06/22 21:57:55    726s] 
[06/22 21:57:55    726s] Cell fpga_top LLGs are deleted
[06/22 21:57:55    726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:57:55    726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:57:55    726s] Starting delay calculation for Setup views
[06/22 21:57:56    726s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 21:57:56    726s] #################################################################################
[06/22 21:57:56    726s] # Design Stage: PreRoute
[06/22 21:57:56    726s] # Design Name: fpga_top
[06/22 21:57:56    726s] # Design Mode: 130nm
[06/22 21:57:56    726s] # Analysis Mode: MMMC Non-OCV 
[06/22 21:57:56    726s] # Parasitics Mode: No SPEF/RCDB 
[06/22 21:57:56    726s] # Signoff Settings: SI Off 
[06/22 21:57:56    726s] #################################################################################
[06/22 21:57:58    730s] Calculate delays in BcWc mode...
[06/22 21:57:58    730s] Topological Sorting (REAL = 0:00:00.0, MEM = 3462.9M, InitMEM = 3462.9M)
[06/22 21:57:58    730s] Start delay calculation (fullDC) (2 T). (MEM=1960.57)
[06/22 21:57:59    730s] Start AAE Lib Loading. (MEM=1969.843750)
[06/22 21:57:59    730s] End AAE Lib Loading. (MEM=1971.750000 CPU=0:00:00.0 Real=0:00:00.0)
[06/22 21:57:59    731s] End AAE Lib Interpolated Model. (MEM=1971.750000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 21:58:16    761s] Total number of fetched objects 56852
[06/22 21:58:16    761s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/22 21:58:16    761s] End delay calculation. (MEM=2010.98 CPU=0:00:27.8 REAL=0:00:15.0)
[06/22 21:58:18    762s] End delay calculation (fullDC). (MEM=1942.75 CPU=0:00:31.8 REAL=0:00:20.0)
[06/22 21:58:18    762s] *** CDM Built up (cpu=0:00:36.0  real=0:00:22.0  mem= 3902.1M) ***
[06/22 21:58:22    769s] *** Done Building Timing Graph (cpu=0:00:43.3 real=0:00:27.0 totSessionCpu=0:12:52 mem=3894.1M)
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffsrq' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_2__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_0__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__2_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__0_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_io_mode_physical__iopad' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_clb' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_left' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_bottom' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_right' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_top' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_clb_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:25    770s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[06/22 21:58:25    770s] To increase the message display limit, refer to the product command reference manual.
[06/22 21:58:25    770s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 21:58:31    772s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 21:58:34    773s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 21:58:36    773s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 21:58:39    773s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5485   |   N/A   |  5485   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     80 (80)      |   -0.260   |     80 (80)      |
|   max_tran     |      2 (2)       |   -0.186   |      2 (2)       |
|   max_fanout   |    276 (276)     |    -59     |   1076 (1076)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.516%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/22 21:58:41    774s] Reported timing to dir ./timingReports
[06/22 21:58:41    774s] Total CPU time: 52.56 sec
[06/22 21:58:41    774s] Total Real time: 51.0 sec
[06/22 21:58:41    774s] Total Memory Usage: 3918.144531 Mbytes
[06/22 21:58:42    774s] Info: pop threads available for lower-level modules during optimization.
[06/22 21:58:42    774s] *** timeDesign #1 [finish] () : cpu/real = 0:00:52.6/0:00:51.1 (1.0), totSession cpu/real = 0:12:57.1/0:14:40.5 (0.9), mem = 3918.1M
[06/22 21:58:42    774s] 
[06/22 21:58:42    774s] =============================================================================================
[06/22 21:58:42    774s]  Final TAT Report : timeDesign #1                                               23.14-s088_1
[06/22 21:58:42    774s] =============================================================================================
[06/22 21:58:42    774s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 21:58:42    774s] ---------------------------------------------------------------------------------------------
[06/22 21:58:42    774s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[06/22 21:58:42    774s] [ OptSummaryReport       ]      1   0:00:01.0  (   1.9 % )     0:00:44.9 /  0:00:47.9    1.1
[06/22 21:58:42    774s] [ DrvReport              ]      1   0:00:14.3  (  28.0 % )     0:00:14.3 /  0:00:03.1    0.2
[06/22 21:58:42    774s] [ ExtractRC              ]      1   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    0.9
[06/22 21:58:42    774s] [ UpdateTimingGraph      ]      1   0:00:00.9  (   1.7 % )     0:00:26.5 /  0:00:43.3    1.6
[06/22 21:58:42    774s] [ FullDelayCalc          ]      1   0:00:21.8  (  42.7 % )     0:00:21.8 /  0:00:36.0    1.7
[06/22 21:58:42    774s] [ TimingUpdate           ]      1   0:00:03.8  (   7.5 % )     0:00:03.8 /  0:00:06.8    1.8
[06/22 21:58:42    774s] [ TimingReport           ]      1   0:00:02.2  (   4.3 % )     0:00:02.2 /  0:00:00.9    0.4
[06/22 21:58:42    774s] [ GenerateReports        ]      1   0:00:00.8  (   1.6 % )     0:00:00.8 /  0:00:00.4    0.5
[06/22 21:58:42    774s] [ MISC                   ]          0:00:05.5  (  10.8 % )     0:00:05.5 /  0:00:03.9    0.7
[06/22 21:58:42    774s] ---------------------------------------------------------------------------------------------
[06/22 21:58:42    774s]  timeDesign #1 TOTAL                0:00:51.1  ( 100.0 % )     0:00:51.1 /  0:00:52.6    1.0
[06/22 21:58:42    774s] ---------------------------------------------------------------------------------------------
[06/22 21:58:42    774s] <CMD> optDesign -preCTS
[06/22 21:58:42    774s] Executing: place_opt_design -opt
[06/22 21:58:42    774s] #% Begin place_opt_design (date=06/22 21:58:42, mem=1889.9M)
[06/22 21:58:42    774s] **INFO: User settings:
[06/22 21:58:54    774s] setDesignMode -process                              130
[06/22 21:58:54    774s] setExtractRCMode -coupling_c_th                     0.4
[06/22 21:58:54    774s] setExtractRCMode -engine                            preRoute
[06/22 21:58:54    774s] setExtractRCMode -relative_c_th                     1
[06/22 21:58:54    774s] setExtractRCMode -total_c_th                        0
[06/22 21:58:54    774s] setUsefulSkewMode -opt_skew_max_allowed_delay       1
[06/22 21:58:54    774s] setUsefulSkewMode -opt_skew_no_boundary             false
[06/22 21:58:54    774s] setDelayCalMode -enable_high_fanout                 true
[06/22 21:58:54    774s] setDelayCalMode -enable_ideal_seq_async_pins        false
[06/22 21:58:54    774s] setDelayCalMode -eng_enablePrePlacedFlow            false
[06/22 21:58:54    774s] setDelayCalMode -engine                             aae
[06/22 21:58:54    774s] setDelayCalMode -ignoreNetLoad                      false
[06/22 21:58:54    774s] setDelayCalMode -socv_accuracy_mode                 low
[06/22 21:58:54    774s] setPlaceMode -maxRouteLayer                         7
[06/22 21:58:54    774s] setPlaceMode -place_design_floorplan_mode           false
[06/22 21:58:54    774s] setPlaceMode -place_detail_check_route              false
[06/22 21:58:54    774s] setPlaceMode -place_detail_preserve_routing         true
[06/22 21:58:54    774s] setPlaceMode -place_detail_remove_affected_routing  false
[06/22 21:58:54    774s] setPlaceMode -place_detail_swap_eeq_cells           false
[06/22 21:58:54    774s] setPlaceMode -place_global_clock_gate_aware         true
[06/22 21:58:54    774s] setPlaceMode -place_global_cong_effort              auto
[06/22 21:58:54    774s] setPlaceMode -place_global_ignore_scan              true
[06/22 21:58:54    774s] setPlaceMode -place_global_ignore_spare             false
[06/22 21:58:54    774s] setPlaceMode -place_global_module_aware_spare       false
[06/22 21:58:54    774s] setPlaceMode -place_global_place_io_pins            false
[06/22 21:58:54    774s] setPlaceMode -place_global_reorder_scan             true
[06/22 21:58:54    774s] setPlaceMode -powerDriven                           false
[06/22 21:58:54    774s] setPlaceMode -timingDriven                          true
[06/22 21:58:54    774s] setAnalysisMode -checkType                          setup
[06/22 21:58:54    774s] setAnalysisMode -clkSrcPath                         true
[06/22 21:58:54    774s] setAnalysisMode -clockPropagation                   forcedIdeal
[06/22 21:58:54    774s] setAnalysisMode -virtualIPO                         false
[06/22 21:58:54    774s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[06/22 21:58:54    774s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[06/22 21:58:54    774s] 
[06/22 21:58:56    774s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:12:57.4/0:14:54.5 (0.9), mem = 3918.1M
[06/22 21:58:56    774s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/22 21:58:56    774s] *** Starting GigaPlace ***
[06/22 21:58:56    774s] -earlyGlobalBlockTracks {}                # string, default="", private
[06/22 21:58:56    774s] -earlyGlobalCapacityScreen {}             # string, default="", private
[06/22 21:58:56    774s] There is no track adjustment
[06/22 21:58:57    774s] Starting place_opt_design V2 flow
[06/22 21:58:57    774s] #optDebug: fT-E <X 2 3 1 0>
[06/22 21:58:57    774s] OPERPROF: Starting DPlace-Init at level 1, MEM:3918.1M, EPOCH TIME: 1750643937.088716
[06/22 21:58:57    774s] Processing tracks to init pin-track alignment.
[06/22 21:58:57    774s] z: 1, totalTracks: 1
[06/22 21:58:57    774s] z: 3, totalTracks: 1
[06/22 21:58:57    774s] z: 5, totalTracks: 1
[06/22 21:58:57    774s] z: 7, totalTracks: 1
[06/22 21:58:57    774s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 21:58:57    774s] Cell fpga_top LLGs are deleted
[06/22 21:58:57    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:57    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:57    774s] # Building fpga_top llgBox search-tree.
[06/22 21:58:57    774s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3915.0M, EPOCH TIME: 1750643937.177905
[06/22 21:58:57    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:57    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:57    774s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3915.0M, EPOCH TIME: 1750643937.183811
[06/22 21:58:57    774s] Max number of tech site patterns supported in site array is 256.
[06/22 21:58:57    774s] Core basic site is CoreSite
[06/22 21:58:57    774s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 21:58:57    774s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/22 21:58:57    774s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/22 21:58:57    774s] SiteArray: use 3,309,568 bytes
[06/22 21:58:57    774s] SiteArray: current memory after site array memory allocation 3918.1M
[06/22 21:58:57    774s] SiteArray: FP blocked sites are writable
[06/22 21:58:57    774s] Keep-away cache is enable on metals: 1-7
[06/22 21:58:57    774s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/22 21:58:57    774s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3918.1M, EPOCH TIME: 1750643937.240460
[06/22 21:58:57    774s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/22 21:58:57    774s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.020, REAL:0.011, MEM:3918.1M, EPOCH TIME: 1750643937.251400
[06/22 21:58:57    774s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/22 21:58:57    774s] Atter site array init, number of instance map data is 0.
[06/22 21:58:57    774s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.071, REAL:0.075, MEM:3918.1M, EPOCH TIME: 1750643937.258530
[06/22 21:58:57    774s] 
[06/22 21:58:57    774s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 21:58:57    774s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 21:58:57    774s] OPERPROF:     Starting CMU at level 3, MEM:3918.1M, EPOCH TIME: 1750643937.273229
[06/22 21:58:57    774s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.011, MEM:3918.1M, EPOCH TIME: 1750643937.284059
[06/22 21:58:57    774s] 
[06/22 21:58:57    774s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 21:58:57    774s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.113, REAL:0.122, MEM:3918.1M, EPOCH TIME: 1750643937.300293
[06/22 21:58:57    774s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3918.1M, EPOCH TIME: 1750643937.300475
[06/22 21:58:57    774s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3918.1M, EPOCH TIME: 1750643937.300731
[06/22 21:58:57    774s] 
[06/22 21:58:57    774s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3918.1MB).
[06/22 21:58:57    774s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.246, REAL:0.267, MEM:3918.1M, EPOCH TIME: 1750643937.355320
[06/22 21:58:57    774s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3918.1M, EPOCH TIME: 1750643937.355369
[06/22 21:58:57    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:57    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:57    774s] Cell fpga_top LLGs are deleted
[06/22 21:58:57    774s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:57    774s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:57    774s] # Resetting pin-track-align track data.
[06/22 21:58:57    774s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.193, REAL:0.130, MEM:3918.1M, EPOCH TIME: 1750643937.485293
[06/22 21:58:57    774s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:58.0/0:14:56.0 (0.9), mem = 3918.1M
[06/22 21:58:57    774s] VSMManager cleared!
[06/22 21:58:57    775s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (3.2), totSession cpu/real = 0:12:58.0/0:14:56.0 (0.9), mem = 3918.1M
[06/22 21:58:57    775s] 
[06/22 21:58:57    775s] =============================================================================================
[06/22 21:58:57    775s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.14-s088_1
[06/22 21:58:57    775s] =============================================================================================
[06/22 21:58:57    775s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 21:58:57    775s] ---------------------------------------------------------------------------------------------
[06/22 21:58:57    775s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 21:58:57    775s] ---------------------------------------------------------------------------------------------
[06/22 21:58:57    775s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 21:58:57    775s] ---------------------------------------------------------------------------------------------
[06/22 21:58:57    775s] Enable CTE adjustment.
[06/22 21:58:57    775s] Enable Layer aware incrSKP.
[06/22 21:58:58    775s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1897.8M, totSessionCpu=0:12:58 **
[06/22 21:58:58    775s] 
[06/22 21:58:58    775s] Active Setup views: WORST_CASE 
[06/22 21:58:58    775s] Info: 2 threads available for lower-level modules during optimization.
[06/22 21:58:58    775s] GigaOpt running with 2 threads.
[06/22 21:58:58    775s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:58.3/0:14:56.8 (0.9), mem = 3918.1M
[06/22 21:58:58    775s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/22 21:58:58    775s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffsrq' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_2__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_0__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__2_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__0_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_io_mode_physical__iopad' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_clb' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_left' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_bottom' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_right' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_top' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_clb_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 21:58:58    775s] Type 'man IMPECO-560' for more detail.
[06/22 21:58:58    775s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[06/22 21:58:58    775s] To increase the message display limit, refer to the product command reference manual.
[06/22 21:58:58    775s] OPERPROF: Starting DPlace-Init at level 1, MEM:3918.1M, EPOCH TIME: 1750643938.973297
[06/22 21:58:58    775s] Processing tracks to init pin-track alignment.
[06/22 21:58:58    775s] z: 1, totalTracks: 1
[06/22 21:58:58    775s] z: 3, totalTracks: 1
[06/22 21:58:58    775s] z: 5, totalTracks: 1
[06/22 21:58:58    775s] z: 7, totalTracks: 1
[06/22 21:58:58    775s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 21:58:59    775s] Cell fpga_top LLGs are deleted
[06/22 21:58:59    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:59    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:59    775s] # Building fpga_top llgBox search-tree.
[06/22 21:58:59    775s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3918.1M, EPOCH TIME: 1750643939.029950
[06/22 21:58:59    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:59    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:59    775s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3918.1M, EPOCH TIME: 1750643939.033148
[06/22 21:58:59    775s] Max number of tech site patterns supported in site array is 256.
[06/22 21:58:59    775s] Core basic site is CoreSite
[06/22 21:58:59    775s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 21:58:59    775s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 21:58:59    775s] Fast DP-INIT is on for default
[06/22 21:58:59    775s] Keep-away cache is enable on metals: 1-7
[06/22 21:58:59    775s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/22 21:58:59    775s] Atter site array init, number of instance map data is 0.
[06/22 21:58:59    775s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.035, REAL:0.031, MEM:3918.1M, EPOCH TIME: 1750643939.064295
[06/22 21:58:59    775s] 
[06/22 21:58:59    775s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 21:58:59    775s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 21:58:59    775s] OPERPROF:     Starting CMU at level 3, MEM:3918.1M, EPOCH TIME: 1750643939.087558
[06/22 21:58:59    775s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:3918.1M, EPOCH TIME: 1750643939.095028
[06/22 21:58:59    775s] 
[06/22 21:58:59    775s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 21:58:59    775s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.073, REAL:0.078, MEM:3918.1M, EPOCH TIME: 1750643939.107895
[06/22 21:58:59    775s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3918.1M, EPOCH TIME: 1750643939.108066
[06/22 21:58:59    775s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3918.1M, EPOCH TIME: 1750643939.108406
[06/22 21:58:59    775s] 
[06/22 21:58:59    775s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3918.1MB).
[06/22 21:58:59    775s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.175, REAL:0.182, MEM:3918.1M, EPOCH TIME: 1750643939.155584
[06/22 21:58:59    775s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3918.1M, EPOCH TIME: 1750643939.155722
[06/22 21:58:59    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:59    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:59    775s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:59    775s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 21:58:59    775s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.152, REAL:0.109, MEM:3918.1M, EPOCH TIME: 1750643939.264770
[06/22 21:58:59    775s] 
[06/22 21:58:59    775s] Creating Lib Analyzer ...
[06/22 21:58:59    775s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 21:58:59    775s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 21:58:59    775s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 21:58:59    775s] 
[06/22 21:58:59    775s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 21:59:00    776s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:00 mem=3918.1M
[06/22 21:59:00    776s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:00 mem=3918.1M
[06/22 21:59:00    776s] Creating Lib Analyzer, finished. 
[06/22 21:59:00    776s] #optDebug: fT-S <1 2 3 1 0>
[06/22 21:59:00    776s] Info: IPO magic value 0x830BBEEF.
[06/22 21:59:00    776s] Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
[06/22 21:59:00    776s]       SynthesisEngine workers will not check out additional licenses.
[06/22 22:00:05    777s] **INFO: Using Advanced Metric Collection system.
[06/22 22:00:08    779s] **optDesign ... cpu = 0:00:05, real = 0:01:10, mem = 1722.7M, totSessionCpu=0:13:03 **
[06/22 22:00:09    779s] #optDebug: { P: 130 W: 3195 FE: standard PE: none LDR: 1}
[06/22 22:00:09    779s] *** optDesign -preCTS ***
[06/22 22:00:09    779s] DRC Margin: user margin 0.0; extra margin 0.2
[06/22 22:00:09    779s] Setup Target Slack: user slack 0; extra slack 0.0
[06/22 22:00:09    779s] Hold Target Slack: user slack 0
[06/22 22:00:09    780s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3918.1M, EPOCH TIME: 1750644009.899142
[06/22 22:00:09    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:09    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:09    780s] 
[06/22 22:00:09    780s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:00:09    780s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:00:09    780s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.057, REAL:0.057, MEM:3918.1M, EPOCH TIME: 1750644009.956017
[06/22 22:00:10    780s] 
[06/22 22:00:10    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:10    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:10    780s] Multi-VT timing optimization disabled based on library information.
[06/22 22:00:10    780s] 
[06/22 22:00:10    780s] TimeStamp Deleting Cell Server Begin ...
[06/22 22:00:10    780s] Deleting Lib Analyzer.
[06/22 22:00:10    780s] 
[06/22 22:00:10    780s] TimeStamp Deleting Cell Server End ...
[06/22 22:00:10    780s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:00:10    780s] 
[06/22 22:00:10    780s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/22 22:00:10    780s] Summary for sequential cells identification: 
[06/22 22:00:10    780s]   Identified SBFF number: 3
[06/22 22:00:10    780s]   Identified MBFF number: 0
[06/22 22:00:10    780s]   Identified SB Latch number: 5
[06/22 22:00:10    780s]   Identified MB Latch number: 0
[06/22 22:00:10    780s]   Not identified SBFF number: 0
[06/22 22:00:10    780s]   Not identified MBFF number: 0
[06/22 22:00:10    780s]   Not identified SB Latch number: 0
[06/22 22:00:10    780s]   Not identified MB Latch number: 0
[06/22 22:00:10    780s]   Number of sequential cells which are not FFs: 2
[06/22 22:00:10    780s]  Visiting view : WORST_CASE
[06/22 22:00:10    780s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/22 22:00:10    780s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/22 22:00:10    780s]  Visiting view : Best_CASE
[06/22 22:00:10    780s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/22 22:00:10    780s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/22 22:00:10    780s] TLC MultiMap info (StdDelay):
[06/22 22:00:10    780s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/22 22:00:10    780s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/22 22:00:10    780s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/22 22:00:10    780s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/22 22:00:10    780s]  Setting StdDelay to: 25.6ps
[06/22 22:00:10    780s] 
[06/22 22:00:10    780s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/22 22:00:10    780s] 
[06/22 22:00:10    780s] TimeStamp Deleting Cell Server Begin ...
[06/22 22:00:10    780s] 
[06/22 22:00:10    780s] TimeStamp Deleting Cell Server End ...
[06/22 22:00:11    780s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3918.1M, EPOCH TIME: 1750644011.341494
[06/22 22:00:11    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:11    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:11    780s] Cell fpga_top LLGs are deleted
[06/22 22:00:11    780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:11    780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:11    780s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3918.1M, EPOCH TIME: 1750644011.341791
[06/22 22:00:11    780s] 
[06/22 22:00:11    780s] Creating Lib Analyzer ...
[06/22 22:00:11    780s] 
[06/22 22:00:11    780s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/22 22:00:11    780s] Summary for sequential cells identification: 
[06/22 22:00:11    780s]   Identified SBFF number: 3
[06/22 22:00:11    780s]   Identified MBFF number: 0
[06/22 22:00:11    780s]   Identified SB Latch number: 5
[06/22 22:00:11    780s]   Identified MB Latch number: 0
[06/22 22:00:11    780s]   Not identified SBFF number: 0
[06/22 22:00:11    780s]   Not identified MBFF number: 0
[06/22 22:00:11    780s]   Not identified SB Latch number: 0
[06/22 22:00:11    780s]   Not identified MB Latch number: 0
[06/22 22:00:11    780s]   Number of sequential cells which are not FFs: 2
[06/22 22:00:11    780s]  Visiting view : WORST_CASE
[06/22 22:00:11    780s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/22 22:00:11    780s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/22 22:00:11    780s]  Visiting view : Best_CASE
[06/22 22:00:11    780s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/22 22:00:11    780s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/22 22:00:11    780s] TLC MultiMap info (StdDelay):
[06/22 22:00:11    780s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/22 22:00:11    780s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/22 22:00:11    780s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/22 22:00:11    780s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/22 22:00:11    780s]  Setting StdDelay to: 25.6ps
[06/22 22:00:11    780s] 
[06/22 22:00:11    780s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/22 22:00:11    780s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:00:11    780s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:00:11    780s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:00:11    780s] 
[06/22 22:00:11    780s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:00:12    781s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:04 mem=3918.1M
[06/22 22:00:12    781s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:04 mem=3918.1M
[06/22 22:00:12    781s] Creating Lib Analyzer, finished. 
[06/22 22:00:12    781s] ### Creating TopoMgr, started
[06/22 22:00:12    781s] ### Creating TopoMgr, finished
[06/22 22:00:12    781s] #optDebug: Start CG creation (mem=3918.1M)
[06/22 22:00:12    781s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:00:12    781s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:00:12    781s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:00:12    781s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:00:12    781s] ToF 969.8460um
[06/22 22:00:13    782s] (cpu=0:00:00.7, mem=3968.1M)
[06/22 22:00:13    782s]  ...processing cgPrt (cpu=0:00:00.7, mem=3968.1M)
[06/22 22:00:13    782s]  ...processing cgEgp (cpu=0:00:00.7, mem=3968.1M)
[06/22 22:00:13    782s]  ...processing cgPbk (cpu=0:00:00.7, mem=3968.1M)
[06/22 22:00:13    782s]  ...processing cgNrb(cpu=0:00:00.7, mem=3968.1M)
[06/22 22:00:13    782s]  ...processing cgObs (cpu=0:00:00.7, mem=3968.1M)
[06/22 22:00:13    782s]  ...processing cgCon (cpu=0:00:00.7, mem=3968.1M)
[06/22 22:00:13    782s]  ...processing cgPdm (cpu=0:00:00.7, mem=3968.1M)
[06/22 22:00:13    782s] #optDebug: Finish CG creation (cpu=0:00:00.7, mem=3968.1M)
[06/22 22:00:13    782s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:00:14    782s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:00:14    782s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:00:14    782s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:00:14    782s] {MMLU 0 0 55763}
[06/22 22:00:14    782s] [oiLAM] Zs 7, 8
[06/22 22:00:14    782s] ### Creating LA Mngr. totSessionCpu=0:13:05 mem=3968.1M
[06/22 22:00:14    782s] ### Creating LA Mngr, finished. totSessionCpu=0:13:05 mem=3968.1M
[06/22 22:00:14    782s] Running pre-eGR process
[06/22 22:00:14    782s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.69 MB )
[06/22 22:00:14    782s] (I)      Initializing eGR engine (regular)
[06/22 22:00:14    782s] Set min layer with default ( 2 )
[06/22 22:00:14    782s] Set max layer with default ( 127 )
[06/22 22:00:14    782s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:00:14    782s] Min route layer (adjusted) = 2
[06/22 22:00:14    782s] Max route layer (adjusted) = 7
[06/22 22:00:14    782s] (I)      clean place blk overflow:
[06/22 22:00:14    782s] (I)      H : enabled 1.00 0
[06/22 22:00:14    782s] (I)      V : enabled 1.00 0
[06/22 22:00:14    782s] (I)      Initializing eGR engine (regular)
[06/22 22:00:14    782s] Set min layer with default ( 2 )
[06/22 22:00:14    782s] Set max layer with default ( 127 )
[06/22 22:00:14    782s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:00:14    782s] Min route layer (adjusted) = 2
[06/22 22:00:14    782s] Max route layer (adjusted) = 7
[06/22 22:00:14    782s] (I)      clean place blk overflow:
[06/22 22:00:14    782s] (I)      H : enabled 1.00 0
[06/22 22:00:14    782s] (I)      V : enabled 1.00 0
[06/22 22:00:14    782s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.69 MB )
[06/22 22:00:14    782s] (I)      Running eGR Regular flow
[06/22 22:00:14    782s] (I)      # wire layers (front) : 8
[06/22 22:00:14    782s] (I)      # wire layers (back)  : 0
[06/22 22:00:14    782s] (I)      min wire layer : 1
[06/22 22:00:14    782s] (I)      max wire layer : 7
[06/22 22:00:14    782s] (I)      # cut layers (front) : 7
[06/22 22:00:14    782s] (I)      # cut layers (back)  : 0
[06/22 22:00:14    782s] (I)      min cut layer : 1
[06/22 22:00:14    782s] (I)      max cut layer : 6
[06/22 22:00:14    782s] (I)      ================================= Layers =================================
[06/22 22:00:14    782s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:00:14    782s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 22:00:14    782s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:00:14    782s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 22:00:14    782s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 22:00:14    782s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 22:00:14    782s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 22:00:14    782s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:00:14    782s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 22:00:14    782s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:00:14    782s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 22:00:14    782s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:00:14    782s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 22:00:14    782s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:00:14    782s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 22:00:14    782s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 22:00:14    782s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 22:00:14    782s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 22:00:14    782s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:00:14    782s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 22:00:14    782s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 22:00:14    782s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 22:00:14    782s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 22:00:14    782s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:00:14    782s] (I)      Started Import and model ( Curr Mem: 3.69 MB )
[06/22 22:00:14    782s] (I)      Number of ignored instance 0
[06/22 22:00:14    782s] (I)      Number of inbound cells 84
[06/22 22:00:14    782s] (I)      Number of opened ILM blockages 0
[06/22 22:00:14    782s] (I)      Number of instances temporarily fixed by detailed placement 76
[06/22 22:00:14    782s] (I)      numMoveCells=50221, numMacros=84  numNoFlopBlockages=0  numPads=71  numMultiRowHeightInsts=0
[06/22 22:00:14    782s] (I)      cell height: 3780, count: 50221
[06/22 22:00:15    782s] (I)      Number of nets = 50115 ( 5648 ignored )
[06/22 22:00:15    782s] (I)      rowRegion is not equal to core box, resetting core box
[06/22 22:00:15    782s] (I)      rowRegion : (425480, 425420) - (1431080, 1510280)
[06/22 22:00:15    782s] (I)      coreBox   : (425480, 425420) - (1431080, 1510700)
[06/22 22:00:15    782s] (I)      Identified Clock instances: Flop 5397, Clock buffer/inverter 0, Gate 0, Logic 2
[06/22 22:00:15    782s] (I)      == Non-default Options ==
[06/22 22:00:15    782s] (I)      Maximum routing layer                              : 7
[06/22 22:00:15    782s] (I)      Top routing layer                                  : 7
[06/22 22:00:15    782s] (I)      Buffering-aware routing                            : true
[06/22 22:00:15    782s] (I)      Spread congestion away from blockages              : true
[06/22 22:00:15    782s] (I)      Number of threads                                  : 2
[06/22 22:00:15    782s] (I)      Overflow penalty cost                              : 10
[06/22 22:00:15    782s] (I)      Punch through distance                             : 6000.960000
[06/22 22:00:15    782s] (I)      Source-to-sink ratio                               : 0.300000
[06/22 22:00:15    782s] (I)      Route tie net to shape                             : auto
[06/22 22:00:15    782s] (I)      Method to set GCell size                           : row
[06/22 22:00:15    782s] (I)      Tie hi/lo max distance                             : 37.800000
[06/22 22:00:15    782s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/22 22:00:15    782s] (I)      ============== Pin Summary ==============
[06/22 22:00:15    782s] (I)      +-------+--------+---------+------------+
[06/22 22:00:15    782s] (I)      | Layer | # pins | % total |      Group |
[06/22 22:00:15    782s] (I)      +-------+--------+---------+------------+
[06/22 22:00:15    782s] (I)      |     1 | 147765 |   96.31 |        Pin |
[06/22 22:00:15    782s] (I)      |     2 |   5397 |    3.52 | Pin access |
[06/22 22:00:15    782s] (I)      |     3 |    199 |    0.13 | Pin access |
[06/22 22:00:15    782s] (I)      |     4 |      0 |    0.00 |      Other |
[06/22 22:00:15    782s] (I)      |     5 |      0 |    0.00 |      Other |
[06/22 22:00:15    782s] (I)      |     6 |      0 |    0.00 |      Other |
[06/22 22:00:15    782s] (I)      |     7 |     71 |    0.05 |      Other |
[06/22 22:00:15    782s] (I)      +-------+--------+---------+------------+
[06/22 22:00:15    782s] (I)      Custom ignore net properties:
[06/22 22:00:15    782s] (I)      1 : NotLegal
[06/22 22:00:15    782s] (I)      Default ignore net properties:
[06/22 22:00:15    782s] (I)      1 : Special
[06/22 22:00:15    782s] (I)      2 : Analog
[06/22 22:00:15    782s] (I)      3 : Fixed
[06/22 22:00:15    782s] (I)      4 : Skipped
[06/22 22:00:15    782s] (I)      5 : MixedSignal
[06/22 22:00:15    782s] (I)      Prerouted net properties:
[06/22 22:00:15    782s] (I)      1 : NotLegal
[06/22 22:00:15    782s] (I)      2 : Special
[06/22 22:00:15    782s] (I)      3 : Analog
[06/22 22:00:15    782s] (I)      4 : Fixed
[06/22 22:00:15    782s] (I)      5 : Skipped
[06/22 22:00:15    782s] (I)      6 : MixedSignal
[06/22 22:00:15    782s] [NR-eGR] Early global route reroute all routable nets
[06/22 22:00:15    782s] (I)      Use row-based GCell size
[06/22 22:00:15    782s] (I)      Use row-based GCell align
[06/22 22:00:15    782s] (I)      layer 0 area = 90000
[06/22 22:00:15    782s] (I)      layer 1 area = 144000
[06/22 22:00:15    782s] (I)      layer 2 area = 144000
[06/22 22:00:15    782s] (I)      layer 3 area = 144000
[06/22 22:00:15    782s] (I)      layer 4 area = 144000
[06/22 22:00:15    782s] (I)      layer 5 area = 0
[06/22 22:00:15    782s] (I)      layer 6 area = 0
[06/22 22:00:15    782s] (I)      GCell unit size   : 3780
[06/22 22:00:15    782s] (I)      GCell multiplier  : 1
[06/22 22:00:15    782s] (I)      GCell row height  : 3780
[06/22 22:00:15    782s] (I)      Actual row height : 3780
[06/22 22:00:15    782s] (I)      GCell align ref   : 425480 425420
[06/22 22:00:15    782s] [NR-eGR] Track table information for default rule: 
[06/22 22:00:15    782s] [NR-eGR] Metal1 has single uniform track structure
[06/22 22:00:15    782s] [NR-eGR] Metal2 has single uniform track structure
[06/22 22:00:15    782s] [NR-eGR] Metal3 has single uniform track structure
[06/22 22:00:15    782s] [NR-eGR] Metal4 has single uniform track structure
[06/22 22:00:15    782s] [NR-eGR] Metal5 has single uniform track structure
[06/22 22:00:15    782s] [NR-eGR] TopMetal1 has single uniform track structure
[06/22 22:00:15    782s] [NR-eGR] TopMetal2 has single uniform track structure
[06/22 22:00:15    782s] (I)      ================ Default via =================
[06/22 22:00:15    782s] (I)      +---+-------------------+--------------------+
[06/22 22:00:15    782s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/22 22:00:15    782s] (I)      +---+-------------------+--------------------+
[06/22 22:00:15    782s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/22 22:00:15    782s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/22 22:00:15    782s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/22 22:00:15    782s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/22 22:00:15    782s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/22 22:00:15    782s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/22 22:00:15    782s] (I)      +---+-------------------+--------------------+
[06/22 22:00:15    782s] (I)      Design has 84 placement macros with 84 shapes. 
[06/22 22:00:15    783s] [NR-eGR] Read 39015 PG shapes
[06/22 22:00:15    783s] [NR-eGR] Read 0 clock shapes
[06/22 22:00:15    783s] [NR-eGR] Read 0 other shapes
[06/22 22:00:15    783s] [NR-eGR] #Routing Blockages  : 0
[06/22 22:00:15    783s] [NR-eGR] #Bump Blockages     : 0
[06/22 22:00:15    783s] [NR-eGR] #Instance Blockages : 26000
[06/22 22:00:15    783s] [NR-eGR] #PG Blockages       : 39015
[06/22 22:00:15    783s] [NR-eGR] #Halo Blockages     : 0
[06/22 22:00:15    783s] [NR-eGR] #Boundary Blockages : 0
[06/22 22:00:15    783s] [NR-eGR] #Clock Blockages    : 0
[06/22 22:00:15    783s] [NR-eGR] #Other Blockages    : 0
[06/22 22:00:15    783s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/22 22:00:15    783s] [NR-eGR] #prerouted nets         : 0
[06/22 22:00:15    783s] [NR-eGR] #prerouted special nets : 0
[06/22 22:00:15    783s] [NR-eGR] #prerouted wires        : 0
[06/22 22:00:15    783s] [NR-eGR] Read 50115 nets ( ignored 0 )
[06/22 22:00:15    783s] (I)        Front-side 50115 ( ignored 0 )
[06/22 22:00:15    783s] (I)        Back-side  0 ( ignored 0 )
[06/22 22:00:15    783s] (I)        Both-side  0 ( ignored 0 )
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[06/22 22:00:15    783s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[06/22 22:00:15    783s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[06/22 22:00:15    783s] (I)      handle routing halo
[06/22 22:00:15    783s] (I)      Reading macro buffers
[06/22 22:00:15    783s] (I)      Number of macro buffers: 0
[06/22 22:00:15    783s] (I)      early_global_route_priority property id does not exist.
[06/22 22:00:15    783s] (I)      Read Num Blocks=65015  Num Prerouted Wires=0  Num CS=0
[06/22 22:00:15    783s] (I)      Layer 1 (H) : #blockages 29435 : #preroutes 0
[06/22 22:00:15    783s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/22 22:00:15    783s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/22 22:00:15    783s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/22 22:00:15    783s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/22 22:00:15    783s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/22 22:00:15    783s] (I)      Number of ignored nets                =      0
[06/22 22:00:15    783s] (I)      Number of connected nets              =      0
[06/22 22:00:15    783s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/22 22:00:15    783s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/22 22:00:15    783s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/22 22:00:15    783s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/22 22:00:15    783s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/22 22:00:15    783s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/22 22:00:15    783s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/22 22:00:15    783s] (I)      Constructing bin map
[06/22 22:00:15    783s] (I)      Initialize bin information with width=7560 height=7560
[06/22 22:00:15    783s] (I)      Done constructing bin map
[06/22 22:00:15    783s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/22 22:00:15    783s] (I)      Ndr track 0 does not exist
[06/22 22:00:15    783s] (I)      ---------------------Grid Graph Info--------------------
[06/22 22:00:15    783s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/22 22:00:15    783s] (I)      Core area           : (425480, 425420) - (1431080, 1510280)
[06/22 22:00:15    783s] (I)      Site width          :   480  (dbu)
[06/22 22:00:15    783s] (I)      Row height          :  3780  (dbu)
[06/22 22:00:15    783s] (I)      GCell row height    :  3780  (dbu)
[06/22 22:00:15    783s] (I)      GCell width         :  3780  (dbu)
[06/22 22:00:15    783s] (I)      GCell height        :  3780  (dbu)
[06/22 22:00:15    783s] (I)      Grid                :   491   512     7
[06/22 22:00:15    783s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/22 22:00:15    783s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/22 22:00:15    783s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/22 22:00:15    783s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/22 22:00:15    783s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/22 22:00:15    783s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/22 22:00:15    783s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/22 22:00:15    783s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/22 22:00:15    783s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/22 22:00:15    783s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/22 22:00:15    783s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/22 22:00:15    783s] (I)      --------------------------------------------------------
[06/22 22:00:15    783s] 
[06/22 22:00:15    783s] [NR-eGR] ============ Routing rule table ============
[06/22 22:00:15    783s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 50051
[06/22 22:00:15    783s] [NR-eGR] ========================================
[06/22 22:00:15    783s] [NR-eGR] 
[06/22 22:00:15    783s] (I)      ==== NDR : (Default) ====
[06/22 22:00:15    783s] (I)      +--------------+--------+
[06/22 22:00:15    783s] (I)      |           ID |      0 |
[06/22 22:00:15    783s] (I)      |      Default |    yes |
[06/22 22:00:15    783s] (I)      |  Clk Special |     no |
[06/22 22:00:15    783s] (I)      | Hard spacing |     no |
[06/22 22:00:15    783s] (I)      |    NDR track | (none) |
[06/22 22:00:15    783s] (I)      |      NDR via | (none) |
[06/22 22:00:15    783s] (I)      |  Extra space |      0 |
[06/22 22:00:15    783s] (I)      |      Shields |      0 |
[06/22 22:00:15    783s] (I)      |   Demand (H) |      1 |
[06/22 22:00:15    783s] (I)      |   Demand (V) |      1 |
[06/22 22:00:15    783s] (I)      |        #Nets |  50051 |
[06/22 22:00:15    783s] (I)      +--------------+--------+
[06/22 22:00:15    783s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:00:15    783s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/22 22:00:15    783s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:00:15    783s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:00:15    783s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:00:15    783s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:00:15    783s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:00:15    783s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/22 22:00:15    783s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/22 22:00:15    783s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:00:15    783s] (I)      =============== Blocked Tracks ===============
[06/22 22:00:15    783s] (I)      +-------+---------+----------+---------------+
[06/22 22:00:15    783s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/22 22:00:15    783s] (I)      +-------+---------+----------+---------------+
[06/22 22:00:15    783s] (I)      |     1 |       0 |        0 |         0.00% |
[06/22 22:00:15    783s] (I)      |     2 | 2262528 |   986379 |        43.60% |
[06/22 22:00:15    783s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/22 22:00:15    783s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/22 22:00:15    783s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/22 22:00:15    783s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/22 22:00:15    783s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/22 22:00:15    783s] (I)      +-------+---------+----------+---------------+
[06/22 22:00:15    783s] (I)      Finished Import and model ( CPU: 0.98 sec, Real: 1.31 sec, Curr Mem: 3.75 MB )
[06/22 22:00:15    783s] (I)      Reset routing kernel
[06/22 22:00:15    783s] (I)      Started Global Routing ( Curr Mem: 3.75 MB )
[06/22 22:00:15    783s] (I)      totalPins=147731  totalGlobalPin=140443 (95.07%)
[06/22 22:00:16    783s] (I)      ================== Net Group Info ===================
[06/22 22:00:16    783s] (I)      +----+----------------+--------------+--------------+
[06/22 22:00:16    783s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/22 22:00:16    783s] (I)      +----+----------------+--------------+--------------+
[06/22 22:00:16    783s] (I)      |  1 |          50051 |    Metal2(2) | TopMetal2(7) |
[06/22 22:00:16    783s] (I)      +----+----------------+--------------+--------------+
[06/22 22:00:16    783s] (I)      total 2D Cap : 4243386 = (2427432 H, 1815954 V)
[06/22 22:00:16    783s] (I)      total 2D Demand : 7281 = (7281 H, 0 V)
[06/22 22:00:16    783s] (I)      init route region map
[06/22 22:00:16    783s] (I)      #blocked GCells = 74425
[06/22 22:00:16    783s] (I)      #regions = 1031
[06/22 22:00:16    783s] (I)      init safety region map
[06/22 22:00:16    784s] (I)      #blocked GCells = 74425
[06/22 22:00:16    784s] (I)      #regions = 1031
[06/22 22:00:16    784s] (I)      Adjusted 0 GCells for pin access
[06/22 22:00:16    784s] (I)      #blocked areas for congestion spreading : 284
[06/22 22:00:16    784s] [NR-eGR] Layer group 1: route 50051 net(s) in layer range [2, 7]
[06/22 22:00:16    784s] (I)      
[06/22 22:00:16    784s] (I)      ============  Phase 1a Route ============
[06/22 22:00:17    784s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/22 22:00:17    784s] (I)      Usage: 364352 = (177840 H, 186512 V) = (7.33% H, 10.27% V) = (6.722e+05um H, 7.050e+05um V)
[06/22 22:00:17    785s] (I)      
[06/22 22:00:17    785s] (I)      ============  Phase 1b Route ============
[06/22 22:00:17    785s] (I)      Usage: 364376 = (177854 H, 186522 V) = (7.33% H, 10.27% V) = (6.723e+05um H, 7.051e+05um V)
[06/22 22:00:17    785s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 1.377341e+06um
[06/22 22:00:17    785s] (I)      Congestion metric : 0.00%H 0.39%V, 0.39%HV
[06/22 22:00:17    785s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/22 22:00:17    785s] (I)      
[06/22 22:00:17    785s] (I)      ============  Phase 1c Route ============
[06/22 22:00:17    785s] (I)      Level2 Grid: 99 x 103
[06/22 22:00:17    785s] (I)      Usage: 364399 = (177877 H, 186522 V) = (7.33% H, 10.27% V) = (6.724e+05um H, 7.051e+05um V)
[06/22 22:00:17    785s] (I)      
[06/22 22:00:17    785s] (I)      ============  Phase 1d Route ============
[06/22 22:00:18    786s] (I)      Usage: 364400 = (177878 H, 186522 V) = (7.33% H, 10.27% V) = (6.724e+05um H, 7.051e+05um V)
[06/22 22:00:18    786s] (I)      
[06/22 22:00:18    786s] (I)      ============  Phase 1e Route ============
[06/22 22:00:18    786s] (I)      Usage: 364400 = (177878 H, 186522 V) = (7.33% H, 10.27% V) = (6.724e+05um H, 7.051e+05um V)
[06/22 22:00:18    786s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 1.377432e+06um
[06/22 22:00:18    786s] (I)      
[06/22 22:00:18    786s] (I)      ============  Phase 1l Route ============
[06/22 22:00:19    787s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/22 22:00:19    787s] (I)      Layer  2:    1307116    195103         7      839655     1418265    (37.19%) 
[06/22 22:00:19    787s] (I)      Layer  3:     858404    161972       152     1019427      956419    (51.59%) 
[06/22 22:00:19    787s] (I)      Layer  4:     998819     49179         0     1151892     1106028    (51.02%) 
[06/22 22:00:19    787s] (I)      Layer  5:     857582     27596       142     1019789      956056    (51.61%) 
[06/22 22:00:19    787s] (I)      Layer  6:     131453         0         0      180205      108919    (62.33%) 
[06/22 22:00:19    787s] (I)      Layer  7:     112356         0         0      128927      108174    (54.38%) 
[06/22 22:00:19    787s] (I)      Total:       4265730    433850       301     4339892     4653860    (48.25%) 
[06/22 22:00:19    787s] (I)      
[06/22 22:00:19    787s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/22 22:00:19    787s] [NR-eGR]                        OverCon           OverCon            
[06/22 22:00:19    787s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/22 22:00:19    787s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[06/22 22:00:19    787s] [NR-eGR] ---------------------------------------------------------------
[06/22 22:00:19    787s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:00:19    787s] [NR-eGR]  Metal2 ( 2)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:00:19    787s] [NR-eGR]  Metal3 ( 3)        10( 0.01%)        47( 0.04%)   ( 0.05%) 
[06/22 22:00:19    787s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:00:19    787s] [NR-eGR]  Metal5 ( 5)         2( 0.00%)        46( 0.04%)   ( 0.04%) 
[06/22 22:00:19    787s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:00:19    787s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:00:19    787s] [NR-eGR] ---------------------------------------------------------------
[06/22 22:00:19    787s] [NR-eGR]        Total        19( 0.00%)        93( 0.01%)   ( 0.02%) 
[06/22 22:00:19    787s] [NR-eGR] 
[06/22 22:00:19    787s] (I)      Finished Global Routing ( CPU: 3.73 sec, Real: 3.32 sec, Curr Mem: 3.77 MB )
[06/22 22:00:19    787s] (I)      Updating congestion map
[06/22 22:00:19    787s] (I)      total 2D Cap : 4277341 = (2443902 H, 1833439 V)
[06/22 22:00:19    787s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
[06/22 22:00:19    787s] (I)      Running track assignment and export wires
[06/22 22:00:19    787s] (I)      Delete wires for 50051 nets 
[06/22 22:00:19    787s] (I)      ============= Track Assignment ============
[06/22 22:00:19    787s] (I)      Started Track Assignment (2T) ( Curr Mem: 3.76 MB )
[06/22 22:00:19    787s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/22 22:00:19    787s] (I)      Run Multi-thread track assignment
[06/22 22:00:20    788s] (I)      Finished Track Assignment (2T) ( CPU: 1.29 sec, Real: 0.80 sec, Curr Mem: 3.81 MB )
[06/22 22:00:20    788s] (I)      Started Export ( Curr Mem: 3.81 MB )
[06/22 22:00:20    789s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/22 22:00:20    789s] [NR-eGR] Total eGR-routed clock nets wire length: 53542um, number of vias: 18092
[06/22 22:00:20    789s] [NR-eGR] --------------------------------------------------------------------------
[06/22 22:00:21    789s] [NR-eGR]                    Length (um)    Vias 
[06/22 22:00:21    789s] [NR-eGR] ---------------------------------------
[06/22 22:00:21    789s] [NR-eGR]  Metal1     (1V)             0  142128 
[06/22 22:00:21    789s] [NR-eGR]  Metal2     (2H)        522266  198775 
[06/22 22:00:21    789s] [NR-eGR]  Metal3     (3V)        622377    9163 
[06/22 22:00:21    789s] [NR-eGR]  Metal4     (4H)        183092    2833 
[06/22 22:00:21    789s] [NR-eGR]  Metal5     (5V)        104867       0 
[06/22 22:00:21    789s] [NR-eGR]  TopMetal1  (6H)             0       0 
[06/22 22:00:21    789s] [NR-eGR]  TopMetal2  (7V)             0       0 
[06/22 22:00:21    789s] [NR-eGR] ---------------------------------------
[06/22 22:00:21    789s] [NR-eGR]             Total      1432602  352899 
[06/22 22:00:21    789s] [NR-eGR] --------------------------------------------------------------------------
[06/22 22:00:21    789s] [NR-eGR] Total half perimeter of net bounding box: 978665um
[06/22 22:00:21    789s] [NR-eGR] Total length: 1432602um, number of vias: 352899
[06/22 22:00:21    789s] [NR-eGR] --------------------------------------------------------------------------
[06/22 22:00:21    789s] (I)      == Layer wire length by net rule ==
[06/22 22:00:21    789s] (I)                           Default 
[06/22 22:00:21    789s] (I)      -----------------------------
[06/22 22:00:21    789s] (I)       Metal1     (1V)         0um 
[06/22 22:00:21    789s] (I)       Metal2     (2H)    522266um 
[06/22 22:00:21    789s] (I)       Metal3     (3V)    622377um 
[06/22 22:00:21    789s] (I)       Metal4     (4H)    183092um 
[06/22 22:00:21    789s] (I)       Metal5     (5V)    104867um 
[06/22 22:00:21    789s] (I)       TopMetal1  (6H)         0um 
[06/22 22:00:21    789s] (I)       TopMetal2  (7V)         0um 
[06/22 22:00:21    789s] (I)      -----------------------------
[06/22 22:00:21    789s] (I)                  Total  1432602um 
[06/22 22:00:21    789s] (I)      == Layer via count by net rule ==
[06/22 22:00:21    789s] (I)                         Default 
[06/22 22:00:21    789s] (I)      ---------------------------
[06/22 22:00:21    789s] (I)       Metal1     (1V)    142128 
[06/22 22:00:21    789s] (I)       Metal2     (2H)    198775 
[06/22 22:00:21    789s] (I)       Metal3     (3V)      9163 
[06/22 22:00:21    789s] (I)       Metal4     (4H)      2833 
[06/22 22:00:21    789s] (I)       Metal5     (5V)         0 
[06/22 22:00:21    789s] (I)       TopMetal1  (6H)         0 
[06/22 22:00:21    789s] (I)       TopMetal2  (7V)         0 
[06/22 22:00:21    789s] (I)      ---------------------------
[06/22 22:00:21    789s] (I)                  Total   352899 
[06/22 22:00:22    790s] (I)      Finished Export ( CPU: 1.61 sec, Real: 2.02 sec, Curr Mem: 3.75 MB )
[06/22 22:00:22    790s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/22 22:00:22    790s] [NR-eGR] Finished Early Global Route kernel ( CPU: 7.89 sec, Real: 7.86 sec, Curr Mem: 3.75 MB )
[06/22 22:00:22    790s] [NR-eGR] Finished Early Global Route ( CPU: 7.96 sec, Real: 7.93 sec, Curr Mem: 3.67 MB )
[06/22 22:00:22    790s] (I)      ============================================ Runtime Summary =============================================
[06/22 22:00:22    790s] (I)       Step                                                       %       Start      Finish      Real       CPU 
[06/22 22:00:22    790s] (I)      ----------------------------------------------------------------------------------------------------------
[06/22 22:00:22    790s] (I)       Early Global Route                                   100.00%  361.61 sec  369.54 sec  7.93 sec  7.96 sec 
[06/22 22:00:22    790s] (I)       +-Early Global Route kernel                           99.14%  361.63 sec  369.49 sec  7.86 sec  7.89 sec 
[06/22 22:00:22    790s] (I)       | +-Import and model                                  16.58%  361.71 sec  363.03 sec  1.31 sec  0.98 sec 
[06/22 22:00:22    790s] (I)       | | +-Create place DB                                  8.22%  361.71 sec  362.36 sec  0.65 sec  0.50 sec 
[06/22 22:00:22    790s] (I)       | | | +-Import place data                              8.21%  361.71 sec  362.36 sec  0.65 sec  0.49 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Read instances and placement                 1.57%  361.71 sec  361.84 sec  0.12 sec  0.12 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Read nets                                    4.08%  361.84 sec  362.16 sec  0.32 sec  0.30 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Read rows                                    0.52%  362.16 sec  362.20 sec  0.04 sec  0.01 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Read module constraints                      0.57%  362.31 sec  362.36 sec  0.04 sec  0.01 sec 
[06/22 22:00:22    790s] (I)       | | +-Create route DB                                  6.69%  362.36 sec  362.89 sec  0.53 sec  0.43 sec 
[06/22 22:00:22    790s] (I)       | | | +-Import route data (2T)                         6.68%  362.36 sec  362.89 sec  0.53 sec  0.43 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Read blockages ( Layer 2-7 )                 1.09%  362.44 sec  362.53 sec  0.09 sec  0.05 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Read routing blockages                     0.00%  362.44 sec  362.44 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Read bump blockages                        0.00%  362.44 sec  362.44 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Read instance blockages                    0.36%  362.44 sec  362.47 sec  0.03 sec  0.03 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Read PG blockages                          0.20%  362.51 sec  362.52 sec  0.02 sec  0.02 sec 
[06/22 22:00:22    790s] (I)       | | | | | | +-Allocate memory for PG via list          0.06%  362.51 sec  362.51 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Read clock blockages                       0.00%  362.52 sec  362.52 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Read other blockages                       0.00%  362.52 sec  362.52 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Read halo blockages                        0.01%  362.52 sec  362.52 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  362.52 sec  362.52 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Read blackboxes                              0.02%  362.53 sec  362.53 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Read prerouted                               0.01%  362.53 sec  362.53 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Read nets                                    1.14%  362.53 sec  362.62 sec  0.09 sec  0.06 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Set up via pillars                           0.69%  362.66 sec  362.72 sec  0.05 sec  0.05 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Initialize 3D grid graph                     0.11%  362.72 sec  362.73 sec  0.01 sec  0.01 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Model blockage capacity                      1.69%  362.74 sec  362.87 sec  0.13 sec  0.12 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Initialize 3D capacity                     1.58%  362.74 sec  362.86 sec  0.13 sec  0.11 sec 
[06/22 22:00:22    790s] (I)       | | +-Read aux data                                    0.20%  362.89 sec  362.91 sec  0.02 sec  0.02 sec 
[06/22 22:00:22    790s] (I)       | | +-Others data preparation                          0.00%  362.91 sec  362.91 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | | +-Create route kernel                              1.29%  362.91 sec  363.01 sec  0.10 sec  0.02 sec 
[06/22 22:00:22    790s] (I)       | +-Global Routing                                    41.86%  363.03 sec  366.35 sec  3.32 sec  3.73 sec 
[06/22 22:00:22    790s] (I)       | | +-Initialization                                   0.69%  363.03 sec  363.09 sec  0.05 sec  0.05 sec 
[06/22 22:00:22    790s] (I)       | | +-Net group 1                                     39.96%  363.09 sec  366.26 sec  3.17 sec  3.60 sec 
[06/22 22:00:22    790s] (I)       | | | +-Generate topology (2T)                         3.48%  363.09 sec  363.37 sec  0.28 sec  0.33 sec 
[06/22 22:00:22    790s] (I)       | | | +-Phase 1a                                       9.41%  363.85 sec  364.59 sec  0.75 sec  0.89 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Pattern routing (2T)                         6.60%  363.85 sec  364.37 sec  0.52 sec  0.68 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Pattern Routing Avoiding Blockages           1.15%  364.37 sec  364.47 sec  0.09 sec  0.09 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Add via demand to 2D                         1.57%  364.47 sec  364.59 sec  0.12 sec  0.11 sec 
[06/22 22:00:22    790s] (I)       | | | +-Phase 1b                                       3.37%  364.59 sec  364.86 sec  0.27 sec  0.29 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Monotonic routing (2T)                       1.78%  364.59 sec  364.73 sec  0.14 sec  0.16 sec 
[06/22 22:00:22    790s] (I)       | | | +-Phase 1c                                       1.81%  364.87 sec  365.01 sec  0.14 sec  0.13 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Two level Routing                            1.81%  364.87 sec  365.01 sec  0.14 sec  0.13 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Two Level Routing (Regular)                1.31%  364.88 sec  364.98 sec  0.10 sec  0.10 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Two Level Routing (Strong)                 0.23%  364.98 sec  365.00 sec  0.02 sec  0.02 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.12%  365.00 sec  365.01 sec  0.01 sec  0.01 sec 
[06/22 22:00:22    790s] (I)       | | | +-Phase 1d                                       9.74%  365.02 sec  365.79 sec  0.77 sec  0.85 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Detoured routing (2T)                        9.71%  365.02 sec  365.79 sec  0.77 sec  0.85 sec 
[06/22 22:00:22    790s] (I)       | | | +-Phase 1e                                       0.73%  365.79 sec  365.85 sec  0.06 sec  0.05 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Route legalization                           0.70%  365.79 sec  365.85 sec  0.06 sec  0.05 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Legalize Blockage Violations               0.53%  365.79 sec  365.83 sec  0.04 sec  0.04 sec 
[06/22 22:00:22    790s] (I)       | | | | | +-Legalize Reach Aware Violations            0.16%  365.83 sec  365.85 sec  0.01 sec  0.01 sec 
[06/22 22:00:22    790s] (I)       | | | +-Phase 1l                                       5.18%  365.85 sec  366.26 sec  0.41 sec  0.62 sec 
[06/22 22:00:22    790s] (I)       | | | | +-Layer assignment (2T)                        4.82%  365.88 sec  366.26 sec  0.38 sec  0.59 sec 
[06/22 22:00:22    790s] (I)       | +-Export cong map                                    2.31%  366.35 sec  366.53 sec  0.18 sec  0.18 sec 
[06/22 22:00:22    790s] (I)       | | +-Export 2D cong map                               0.65%  366.48 sec  366.53 sec  0.05 sec  0.05 sec 
[06/22 22:00:22    790s] (I)       | +-Extract Global 3D Wires                            0.46%  366.54 sec  366.58 sec  0.04 sec  0.04 sec 
[06/22 22:00:22    790s] (I)       | +-Track Assignment (2T)                             10.11%  366.58 sec  367.38 sec  0.80 sec  1.29 sec 
[06/22 22:00:22    790s] (I)       | | +-Initialization                                   0.13%  366.58 sec  366.59 sec  0.01 sec  0.01 sec 
[06/22 22:00:22    790s] (I)       | | +-Track Assignment Kernel                          9.78%  366.59 sec  367.37 sec  0.78 sec  1.27 sec 
[06/22 22:00:22    790s] (I)       | | +-Free Memory                                      0.00%  367.38 sec  367.38 sec  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)       | +-Export                                            25.43%  367.38 sec  369.40 sec  2.02 sec  1.61 sec 
[06/22 22:00:22    790s] (I)       | | +-Export DB wires                                  5.80%  367.38 sec  367.84 sec  0.46 sec  0.55 sec 
[06/22 22:00:22    790s] (I)       | | | +-Export all nets (2T)                           3.44%  367.51 sec  367.78 sec  0.27 sec  0.40 sec 
[06/22 22:00:22    790s] (I)       | | | +-Set wire vias (2T)                             0.71%  367.78 sec  367.84 sec  0.06 sec  0.09 sec 
[06/22 22:00:22    790s] (I)       | | +-Report wirelength                                5.60%  367.84 sec  368.29 sec  0.44 sec  0.27 sec 
[06/22 22:00:22    790s] (I)       | | +-Update net boxes                                 0.98%  368.29 sec  368.36 sec  0.08 sec  0.14 sec 
[06/22 22:00:22    790s] (I)       | | +-Update timing                                   13.00%  368.36 sec  369.40 sec  1.03 sec  0.65 sec 
[06/22 22:00:22    790s] (I)       | +-Postprocess design                                 1.09%  369.40 sec  369.49 sec  0.09 sec  0.03 sec 
[06/22 22:00:22    790s] (I)      ========================== Summary by functions ==========================
[06/22 22:00:22    790s] (I)       Lv  Step                                           %      Real       CPU 
[06/22 22:00:22    790s] (I)      --------------------------------------------------------------------------
[06/22 22:00:22    790s] (I)        0  Early Global Route                       100.00%  7.93 sec  7.96 sec 
[06/22 22:00:22    790s] (I)        1  Early Global Route kernel                 99.14%  7.86 sec  7.89 sec 
[06/22 22:00:22    790s] (I)        2  Global Routing                            41.86%  3.32 sec  3.73 sec 
[06/22 22:00:22    790s] (I)        2  Export                                    25.43%  2.02 sec  1.61 sec 
[06/22 22:00:22    790s] (I)        2  Import and model                          16.58%  1.31 sec  0.98 sec 
[06/22 22:00:22    790s] (I)        2  Track Assignment (2T)                     10.11%  0.80 sec  1.29 sec 
[06/22 22:00:22    790s] (I)        2  Export cong map                            2.31%  0.18 sec  0.18 sec 
[06/22 22:00:22    790s] (I)        2  Postprocess design                         1.09%  0.09 sec  0.03 sec 
[06/22 22:00:22    790s] (I)        2  Extract Global 3D Wires                    0.46%  0.04 sec  0.04 sec 
[06/22 22:00:22    790s] (I)        3  Net group 1                               39.96%  3.17 sec  3.60 sec 
[06/22 22:00:22    790s] (I)        3  Update timing                             13.00%  1.03 sec  0.65 sec 
[06/22 22:00:22    790s] (I)        3  Track Assignment Kernel                    9.78%  0.78 sec  1.27 sec 
[06/22 22:00:22    790s] (I)        3  Create place DB                            8.22%  0.65 sec  0.50 sec 
[06/22 22:00:22    790s] (I)        3  Create route DB                            6.69%  0.53 sec  0.43 sec 
[06/22 22:00:22    790s] (I)        3  Export DB wires                            5.80%  0.46 sec  0.55 sec 
[06/22 22:00:22    790s] (I)        3  Report wirelength                          5.60%  0.44 sec  0.27 sec 
[06/22 22:00:22    790s] (I)        3  Create route kernel                        1.29%  0.10 sec  0.02 sec 
[06/22 22:00:22    790s] (I)        3  Update net boxes                           0.98%  0.08 sec  0.14 sec 
[06/22 22:00:22    790s] (I)        3  Initialization                             0.82%  0.06 sec  0.06 sec 
[06/22 22:00:22    790s] (I)        3  Export 2D cong map                         0.65%  0.05 sec  0.05 sec 
[06/22 22:00:22    790s] (I)        3  Read aux data                              0.20%  0.02 sec  0.02 sec 
[06/22 22:00:22    790s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        3  Others data preparation                    0.00%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        4  Phase 1d                                   9.74%  0.77 sec  0.85 sec 
[06/22 22:00:22    790s] (I)        4  Phase 1a                                   9.41%  0.75 sec  0.89 sec 
[06/22 22:00:22    790s] (I)        4  Import place data                          8.21%  0.65 sec  0.49 sec 
[06/22 22:00:22    790s] (I)        4  Import route data (2T)                     6.68%  0.53 sec  0.43 sec 
[06/22 22:00:22    790s] (I)        4  Phase 1l                                   5.18%  0.41 sec  0.62 sec 
[06/22 22:00:22    790s] (I)        4  Generate topology (2T)                     3.48%  0.28 sec  0.33 sec 
[06/22 22:00:22    790s] (I)        4  Export all nets (2T)                       3.44%  0.27 sec  0.40 sec 
[06/22 22:00:22    790s] (I)        4  Phase 1b                                   3.37%  0.27 sec  0.29 sec 
[06/22 22:00:22    790s] (I)        4  Phase 1c                                   1.81%  0.14 sec  0.13 sec 
[06/22 22:00:22    790s] (I)        4  Phase 1e                                   0.73%  0.06 sec  0.05 sec 
[06/22 22:00:22    790s] (I)        4  Set wire vias (2T)                         0.71%  0.06 sec  0.09 sec 
[06/22 22:00:22    790s] (I)        5  Detoured routing (2T)                      9.71%  0.77 sec  0.85 sec 
[06/22 22:00:22    790s] (I)        5  Pattern routing (2T)                       6.60%  0.52 sec  0.68 sec 
[06/22 22:00:22    790s] (I)        5  Read nets                                  5.22%  0.41 sec  0.36 sec 
[06/22 22:00:22    790s] (I)        5  Layer assignment (2T)                      4.82%  0.38 sec  0.59 sec 
[06/22 22:00:22    790s] (I)        5  Two level Routing                          1.81%  0.14 sec  0.13 sec 
[06/22 22:00:22    790s] (I)        5  Monotonic routing (2T)                     1.78%  0.14 sec  0.16 sec 
[06/22 22:00:22    790s] (I)        5  Model blockage capacity                    1.69%  0.13 sec  0.12 sec 
[06/22 22:00:22    790s] (I)        5  Add via demand to 2D                       1.57%  0.12 sec  0.11 sec 
[06/22 22:00:22    790s] (I)        5  Read instances and placement               1.57%  0.12 sec  0.12 sec 
[06/22 22:00:22    790s] (I)        5  Pattern Routing Avoiding Blockages         1.15%  0.09 sec  0.09 sec 
[06/22 22:00:22    790s] (I)        5  Read blockages ( Layer 2-7 )               1.09%  0.09 sec  0.05 sec 
[06/22 22:00:22    790s] (I)        5  Route legalization                         0.70%  0.06 sec  0.05 sec 
[06/22 22:00:22    790s] (I)        5  Set up via pillars                         0.69%  0.05 sec  0.05 sec 
[06/22 22:00:22    790s] (I)        5  Read module constraints                    0.57%  0.04 sec  0.01 sec 
[06/22 22:00:22    790s] (I)        5  Read rows                                  0.52%  0.04 sec  0.01 sec 
[06/22 22:00:22    790s] (I)        5  Initialize 3D grid graph                   0.11%  0.01 sec  0.01 sec 
[06/22 22:00:22    790s] (I)        5  Read blackboxes                            0.02%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        5  Read prerouted                             0.01%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        6  Initialize 3D capacity                     1.58%  0.13 sec  0.11 sec 
[06/22 22:00:22    790s] (I)        6  Two Level Routing (Regular)                1.31%  0.10 sec  0.10 sec 
[06/22 22:00:22    790s] (I)        6  Legalize Blockage Violations               0.53%  0.04 sec  0.04 sec 
[06/22 22:00:22    790s] (I)        6  Read instance blockages                    0.36%  0.03 sec  0.03 sec 
[06/22 22:00:22    790s] (I)        6  Two Level Routing (Strong)                 0.23%  0.02 sec  0.02 sec 
[06/22 22:00:22    790s] (I)        6  Read PG blockages                          0.20%  0.02 sec  0.02 sec 
[06/22 22:00:22    790s] (I)        6  Legalize Reach Aware Violations            0.16%  0.01 sec  0.01 sec 
[06/22 22:00:22    790s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.12%  0.01 sec  0.01 sec 
[06/22 22:00:22    790s] (I)        6  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        6  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        6  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] (I)        7  Allocate memory for PG via list            0.06%  0.00 sec  0.00 sec 
[06/22 22:00:22    790s] Running post-eGR process
[06/22 22:00:22    790s] Extraction called for design 'fpga_top' of instances=50305 and nets=58969 using extraction engine 'preRoute' .
[06/22 22:00:22    790s] PreRoute RC Extraction called for design fpga_top.
[06/22 22:00:22    790s] RC Extraction called in multi-corner(2) mode.
[06/22 22:00:22    790s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/22 22:00:22    790s] Type 'man IMPEXT-6197' for more detail.
[06/22 22:00:22    790s] RCMode: PreRoute
[06/22 22:00:22    790s]       RC Corner Indexes            0       1   
[06/22 22:00:22    790s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/22 22:00:22    790s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/22 22:00:22    790s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/22 22:00:22    790s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/22 22:00:22    790s] Shrink Factor                : 1.00000
[06/22 22:00:22    790s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/22 22:00:22    790s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/22 22:00:23    790s] Updating RC Grid density data for preRoute extraction ...
[06/22 22:00:23    790s] eee: pegSigSF=1.070000
[06/22 22:00:23    790s] Initializing multi-corner resistance tables ...
[06/22 22:00:23    790s] eee: Grid unit RC data computation started
[06/22 22:00:23    790s] eee: Grid unit RC data computation completed
[06/22 22:00:23    790s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/22 22:00:23    790s] eee: l=2 avDens=0.146701 usedTrk=14036.441272 availTrk=95680.329498 sigTrk=14036.441272
[06/22 22:00:23    790s] eee: l=3 avDens=0.153380 usedTrk=18529.397142 availTrk=120807.199315 sigTrk=18529.397142
[06/22 22:00:23    790s] eee: l=4 avDens=0.050947 usedTrk=6865.334208 availTrk=134753.257300 sigTrk=6865.334208
[06/22 22:00:23    790s] eee: l=5 avDens=0.044251 usedTrk=4840.106139 availTrk=109377.612709 sigTrk=4840.106139
[06/22 22:00:23    790s] eee: l=6 avDens=0.197729 usedTrk=2194.855504 availTrk=11100.323290 sigTrk=2194.855504
[06/22 22:00:23    790s] eee: l=7 avDens=0.143892 usedTrk=2248.271020 availTrk=15624.726942 sigTrk=2248.271020
[06/22 22:00:23    790s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:00:23    790s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/22 22:00:23    790s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.289550 uaWl=1.000000 uaWlH=0.201000 aWlH=0.000000 lMod=0 pMax=0.832500 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/22 22:00:23    790s] eee: NetCapCache creation started. (Current Mem: 3958.629M) 
[06/22 22:00:23    791s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 3958.629M) 
[06/22 22:00:23    791s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/22 22:00:23    791s] eee: Metal Layers Info:
[06/22 22:00:23    791s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:00:23    791s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/22 22:00:23    791s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:00:23    791s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/22 22:00:23    791s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:00:23    791s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:00:23    791s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:00:23    791s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:00:23    791s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/22 22:00:23    791s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/22 22:00:23    791s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:00:23    791s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/22 22:00:23    791s] eee: +-----------------------NDR Info-----------------------+
[06/22 22:00:23    791s] eee: NDR Count = 0, Fake NDR = 0
[06/22 22:00:23    791s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3958.629M)
[06/22 22:00:24    791s] Cell fpga_top LLGs are deleted
[06/22 22:00:24    791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:24    791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:24    791s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3958.6M, EPOCH TIME: 1750644024.228735
[06/22 22:00:24    791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:24    791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:24    791s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3958.6M, EPOCH TIME: 1750644024.232041
[06/22 22:00:24    791s] Max number of tech site patterns supported in site array is 256.
[06/22 22:00:24    791s] Core basic site is CoreSite
[06/22 22:00:24    791s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 22:00:24    791s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 22:00:24    791s] Fast DP-INIT is on for default
[06/22 22:00:24    791s] Atter site array init, number of instance map data is 0.
[06/22 22:00:24    791s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.040, REAL:0.035, MEM:3958.6M, EPOCH TIME: 1750644024.267317
[06/22 22:00:24    791s] 
[06/22 22:00:24    791s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:00:24    791s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:00:24    791s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.068, REAL:0.064, MEM:3958.6M, EPOCH TIME: 1750644024.292761
[06/22 22:00:24    791s] 
[06/22 22:00:24    791s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:24    791s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:00:24    791s] Starting delay calculation for Setup views
[06/22 22:00:24    791s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 22:00:24    791s] #################################################################################
[06/22 22:00:24    791s] # Design Stage: PreRoute
[06/22 22:00:24    791s] # Design Name: fpga_top
[06/22 22:00:24    791s] # Design Mode: 130nm
[06/22 22:00:24    791s] # Analysis Mode: MMMC Non-OCV 
[06/22 22:00:24    791s] # Parasitics Mode: No SPEF/RCDB 
[06/22 22:00:24    791s] # Signoff Settings: SI Off 
[06/22 22:00:24    791s] #################################################################################
[06/22 22:00:29    799s] Calculate delays in BcWc mode...
[06/22 22:00:30    799s] Topological Sorting (REAL = 0:00:01.0, MEM = 3956.6M, InitMEM = 3956.6M)
[06/22 22:00:30    799s] Start delay calculation (fullDC) (2 T). (MEM=1744.75)
[06/22 22:00:30    799s] End AAE Lib Interpolated Model. (MEM=1755.769531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 22:00:55    840s] Total number of fetched objects 56852
[06/22 22:00:55    840s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/22 22:00:55    840s] End delay calculation. (MEM=1748.99 CPU=0:00:37.3 REAL=0:00:22.0)
[06/22 22:00:55    840s] End delay calculation (fullDC). (MEM=1748.99 CPU=0:00:41.3 REAL=0:00:25.0)
[06/22 22:00:55    840s] *** CDM Built up (cpu=0:00:48.9  real=0:00:31.0  mem= 3974.3M) ***
[06/22 22:01:09    863s] *** Done Building Timing Graph (cpu=0:01:12 real=0:00:45.0 totSessionCpu=0:14:27 mem=3982.3M)
[06/22 22:01:10    864s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:01:12    866s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.000  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  5485   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     80 (80)      |   -0.274   |     80 (80)      |
|   max_tran     |      2 (2)       |   -0.072   |      2 (2)       |
|   max_fanout   |    276 (276)     |    -59     |   1076 (1076)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.516%
------------------------------------------------------------------

[06/22 22:01:12    866s] **optDesign ... cpu = 0:01:31, real = 0:02:14, mem = 1721.5M, totSessionCpu=0:14:30 **
[06/22 22:01:12    866s] Begin: Collecting metrics
[06/22 22:01:13    866s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       68.52 | 0:00:49  |        4006 |    2 |  80 |
 ----------------------------------------------------------------------------------- 
[06/22 22:01:13    866s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1749.5M, current mem=1725.4M)

[06/22 22:01:13    866s] End: Collecting metrics
[06/22 22:01:14    866s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:31.6/0:02:15.7 (0.7), totSession cpu/real = 0:14:29.9/0:17:12.5 (0.8), mem = 4006.3M
[06/22 22:01:14    866s] 
[06/22 22:01:14    866s] =============================================================================================
[06/22 22:01:14    866s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.14-s088_1
[06/22 22:01:14    866s] =============================================================================================
[06/22 22:01:14    866s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:01:14    866s] ---------------------------------------------------------------------------------------------
[06/22 22:01:14    866s] [ ViewPruning            ]      2   0:00:01.2  (   0.9 % )     0:00:08.5 /  0:00:13.3    1.6
[06/22 22:01:14    866s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.2 % )     0:00:48.0 /  0:01:15.3    1.6
[06/22 22:01:14    866s] [ MetricReport           ]      1   0:00:01.7  (   1.3 % )     0:00:01.7 /  0:00:00.4    0.2
[06/22 22:01:14    866s] [ DrvReport              ]      1   0:00:01.9  (   1.4 % )     0:00:01.9 /  0:00:02.5    1.3
[06/22 22:01:14    866s] [ CellServerInit         ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.0    0.2
[06/22 22:01:14    866s] [ LibAnalyzerInit        ]      2   0:00:01.6  (   1.1 % )     0:00:01.6 /  0:00:01.5    0.9
[06/22 22:01:14    866s] [ PowerInterfaceInit     ]      1   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.2    0.3
[06/22 22:01:14    866s] [ ChannelGraphInit       ]      1   0:00:01.8  (   1.3 % )     0:00:01.8 /  0:00:00.7    0.4
[06/22 22:01:14    866s] [ MetricInit             ]      1   0:00:03.1  (   2.3 % )     0:00:03.1 /  0:00:02.4    0.8
[06/22 22:01:14    866s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[06/22 22:01:14    866s] [ EarlyGlobalRoute       ]      1   0:00:08.0  (   5.9 % )     0:00:08.0 /  0:00:08.0    1.0
[06/22 22:01:14    866s] [ ExtractRC              ]      1   0:00:01.0  (   0.7 % )     0:00:01.0 /  0:00:00.7    0.7
[06/22 22:01:14    866s] [ UpdateTimingGraph      ]      1   0:00:00.7  (   0.5 % )     0:00:45.5 /  0:01:12.3    1.6
[06/22 22:01:14    866s] [ FullDelayCalc          ]      1   0:00:30.7  (  22.6 % )     0:00:30.7 /  0:00:49.0    1.6
[06/22 22:01:14    866s] [ TimingUpdate           ]      2   0:00:12.9  (   9.5 % )     0:00:12.9 /  0:00:21.6    1.7
[06/22 22:01:14    866s] [ TimingReport           ]      1   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.4    0.8
[06/22 22:01:14    866s] [ MISC                   ]          0:01:09.3  (  51.1 % )     0:01:09.3 /  0:00:02.2    0.0
[06/22 22:01:14    866s] ---------------------------------------------------------------------------------------------
[06/22 22:01:14    866s]  InitOpt #1 TOTAL                   0:02:15.7  ( 100.0 % )     0:02:15.7 /  0:01:31.6    0.7
[06/22 22:01:14    866s] ---------------------------------------------------------------------------------------------
[06/22 22:01:14    866s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/22 22:01:14    866s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:01:14    866s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:30 mem=4006.3M
[06/22 22:01:14    866s] OPERPROF: Starting DPlace-Init at level 1, MEM:4006.3M, EPOCH TIME: 1750644074.206570
[06/22 22:01:14    866s] Processing tracks to init pin-track alignment.
[06/22 22:01:14    866s] z: 1, totalTracks: 1
[06/22 22:01:14    866s] z: 3, totalTracks: 1
[06/22 22:01:14    866s] z: 5, totalTracks: 1
[06/22 22:01:14    866s] z: 7, totalTracks: 1
[06/22 22:01:14    866s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:01:14    867s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4006.3M, EPOCH TIME: 1750644074.308230
[06/22 22:01:14    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:14    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:14    867s] 
[06/22 22:01:14    867s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:01:14    867s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:01:14    867s] OPERPROF:     Starting CMU at level 3, MEM:4006.3M, EPOCH TIME: 1750644074.345166
[06/22 22:01:14    867s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.041, MEM:4006.3M, EPOCH TIME: 1750644074.386508
[06/22 22:01:14    867s] 
[06/22 22:01:14    867s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:01:14    867s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.074, REAL:0.104, MEM:4006.3M, EPOCH TIME: 1750644074.412136
[06/22 22:01:14    867s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4006.3M, EPOCH TIME: 1750644074.412359
[06/22 22:01:14    867s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4006.3M, EPOCH TIME: 1750644074.412802
[06/22 22:01:14    867s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4006.3MB).
[06/22 22:01:14    867s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.198, REAL:0.237, MEM:4006.3M, EPOCH TIME: 1750644074.443954
[06/22 22:01:14    867s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:30 mem=4006.3M
[06/22 22:01:14    867s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4006.3M, EPOCH TIME: 1750644074.893039
[06/22 22:01:14    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:14    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:14    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:14    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:14    867s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.175, REAL:0.106, MEM:4006.3M, EPOCH TIME: 1750644074.998627
[06/22 22:01:15    867s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:01:15    867s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:31 mem=4006.3M
[06/22 22:01:15    867s] OPERPROF: Starting DPlace-Init at level 1, MEM:4006.3M, EPOCH TIME: 1750644075.005478
[06/22 22:01:15    867s] Processing tracks to init pin-track alignment.
[06/22 22:01:15    867s] z: 1, totalTracks: 1
[06/22 22:01:15    867s] z: 3, totalTracks: 1
[06/22 22:01:15    867s] z: 5, totalTracks: 1
[06/22 22:01:15    867s] z: 7, totalTracks: 1
[06/22 22:01:15    867s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:01:15    867s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4006.3M, EPOCH TIME: 1750644075.071257
[06/22 22:01:15    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:15    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:15    867s] 
[06/22 22:01:15    867s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:01:15    867s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:01:15    867s] OPERPROF:     Starting CMU at level 3, MEM:4006.3M, EPOCH TIME: 1750644075.128966
[06/22 22:01:15    867s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:4006.3M, EPOCH TIME: 1750644075.136416
[06/22 22:01:15    867s] 
[06/22 22:01:15    867s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:01:15    867s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.075, REAL:0.077, MEM:4006.3M, EPOCH TIME: 1750644075.147863
[06/22 22:01:15    867s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4006.3M, EPOCH TIME: 1750644075.148064
[06/22 22:01:15    867s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4006.3M, EPOCH TIME: 1750644075.148311
[06/22 22:01:15    867s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4006.3MB).
[06/22 22:01:15    867s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.177, REAL:0.182, MEM:4006.3M, EPOCH TIME: 1750644075.187772
[06/22 22:01:15    867s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:31 mem=4006.3M
[06/22 22:01:15    867s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4006.3M, EPOCH TIME: 1750644075.438089
[06/22 22:01:15    867s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:15    867s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:15    868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:15    868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:15    868s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.269, REAL:0.158, MEM:4006.3M, EPOCH TIME: 1750644075.595877
[06/22 22:01:15    868s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:31.2/0:17:14.0 (0.8), mem = 4006.3M
[06/22 22:01:15    868s] *** Starting optimizing excluded clock nets MEM= 4006.3M) ***
[06/22 22:01:15    868s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4006.3M) ***
[06/22 22:01:15    868s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:31.2/0:17:14.0 (0.8), mem = 4006.3M
[06/22 22:01:15    868s] 
[06/22 22:01:15    868s] =============================================================================================
[06/22 22:01:15    868s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 23.14-s088_1
[06/22 22:01:15    868s] =============================================================================================
[06/22 22:01:15    868s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:01:15    868s] ---------------------------------------------------------------------------------------------
[06/22 22:01:15    868s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:01:15    868s] ---------------------------------------------------------------------------------------------
[06/22 22:01:15    868s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:01:15    868s] ---------------------------------------------------------------------------------------------
[06/22 22:01:17    869s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[06/22 22:01:22    878s] The useful skew maximum allowed delay set by user is: 1
[06/22 22:01:25    880s] Deleting Lib Analyzer.
[06/22 22:01:25    880s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:43.7/0:17:23.5 (0.8), mem = 4006.3M
[06/22 22:01:34    890s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:01:34    890s] Info: 71 io nets excluded
[06/22 22:01:34    890s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:01:34    890s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:01:35    890s] *Info: 338 ununiquified hinsts
[06/22 22:01:35    890s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:01:35    890s] ### Creating LA Mngr. totSessionCpu=0:14:54 mem=4006.3M
[06/22 22:01:35    890s] ### Creating LA Mngr, finished. totSessionCpu=0:14:54 mem=4006.3M
[06/22 22:01:35    890s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/22 22:01:35    890s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.1
[06/22 22:01:35    890s] 
[06/22 22:01:35    890s] Creating Lib Analyzer ...
[06/22 22:01:36    890s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:01:36    890s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:01:36    890s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:01:36    890s] 
[06/22 22:01:36    890s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:01:37    892s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:55 mem=4006.3M
[06/22 22:01:37    892s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:55 mem=4006.3M
[06/22 22:01:37    892s] Creating Lib Analyzer, finished. 
[06/22 22:01:37    892s] 
[06/22 22:01:37    892s] Active Setup views: WORST_CASE 
[06/22 22:01:38    892s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4006.3M, EPOCH TIME: 1750644098.204376
[06/22 22:01:38    892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:38    892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:38    892s] 
[06/22 22:01:38    892s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:01:38    892s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:01:38    892s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.126, REAL:0.124, MEM:4006.3M, EPOCH TIME: 1750644098.328308
[06/22 22:01:38    893s] 
[06/22 22:01:38    893s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:38    893s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:38    893s] [oiPhyDebug] optDemand 2101060224000.00, spDemand 747460224000.00.
[06/22 22:01:38    893s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50305
[06/22 22:01:38    893s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:01:38    893s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:14:56 mem=4006.3M
[06/22 22:01:38    893s] OPERPROF: Starting DPlace-Init at level 1, MEM:4006.3M, EPOCH TIME: 1750644098.431704
[06/22 22:01:38    893s] Processing tracks to init pin-track alignment.
[06/22 22:01:38    893s] z: 1, totalTracks: 1
[06/22 22:01:38    893s] z: 3, totalTracks: 1
[06/22 22:01:38    893s] z: 5, totalTracks: 1
[06/22 22:01:38    893s] z: 7, totalTracks: 1
[06/22 22:01:38    893s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:01:38    893s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4006.3M, EPOCH TIME: 1750644098.956395
[06/22 22:01:38    893s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:38    893s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:39    893s] 
[06/22 22:01:39    893s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:01:39    893s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:01:39    893s] OPERPROF:     Starting CMU at level 3, MEM:4006.3M, EPOCH TIME: 1750644099.025949
[06/22 22:01:39    893s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.007, MEM:4006.3M, EPOCH TIME: 1750644099.032602
[06/22 22:01:39    893s] 
[06/22 22:01:39    893s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:01:39    893s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.085, REAL:0.088, MEM:4006.3M, EPOCH TIME: 1750644099.044493
[06/22 22:01:39    893s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4006.3M, EPOCH TIME: 1750644099.044858
[06/22 22:01:39    893s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.004, REAL:0.005, MEM:4006.3M, EPOCH TIME: 1750644099.049401
[06/22 22:01:39    893s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=4006.3MB).
[06/22 22:01:39    893s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.314, REAL:0.637, MEM:4006.3M, EPOCH TIME: 1750644099.068597
[06/22 22:01:39    893s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:01:39    894s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50305
[06/22 22:01:39    894s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:14:57 mem=4006.3M
[06/22 22:01:39    894s] 
[06/22 22:01:39    894s] Footprint cell information for calculating maxBufDist
[06/22 22:01:39    894s] *info: There are 5 candidate Buffer cells
[06/22 22:01:39    894s] *info: There are 5 candidate Inverter cells
[06/22 22:01:39    894s] 
[06/22 22:01:39    894s] #optDebug: Start CG creation (mem=4006.3M)
[06/22 22:01:39    894s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:01:40    894s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:01:40    894s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:01:40    894s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:01:40    894s] ToF 969.8460um
[06/22 22:01:40    895s] (cpu=0:00:00.8, mem=4056.3M)
[06/22 22:01:40    895s]  ...processing cgPrt (cpu=0:00:00.8, mem=4056.3M)
[06/22 22:01:40    895s]  ...processing cgEgp (cpu=0:00:00.8, mem=4056.3M)
[06/22 22:01:40    895s]  ...processing cgPbk (cpu=0:00:00.8, mem=4056.3M)
[06/22 22:01:40    895s]  ...processing cgNrb(cpu=0:00:00.8, mem=4056.3M)
[06/22 22:01:40    895s]  ...processing cgObs (cpu=0:00:00.8, mem=4056.3M)
[06/22 22:01:40    895s]  ...processing cgCon (cpu=0:00:00.8, mem=4056.3M)
[06/22 22:01:40    895s]  ...processing cgPdm (cpu=0:00:00.8, mem=4056.3M)
[06/22 22:01:40    895s] #optDebug: Finish CG creation (cpu=0:00:00.8, mem=4056.3M)
[06/22 22:01:40    895s] ### Creating RouteCongInterface, started
[06/22 22:01:41    895s] 
[06/22 22:01:41    895s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:01:41    895s] 
[06/22 22:01:41    895s] #optDebug: {0, 1.000}
[06/22 22:01:41    895s] ### Creating RouteCongInterface, finished
[06/22 22:01:41    895s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:01:41    895s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:01:41    895s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:01:41    895s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:01:41    895s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:01:41    895s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:01:41    895s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:01:41    895s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:01:41    895s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4056.3M, EPOCH TIME: 1750644101.436309
[06/22 22:01:41    895s] Found 0 hard placement blockage before merging.
[06/22 22:01:41    895s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.003, REAL:0.014, MEM:4056.3M, EPOCH TIME: 1750644101.450346
[06/22 22:01:41    895s] 
[06/22 22:01:41    895s] Netlist preparation processing... 
[06/22 22:01:42    896s] Removed 0 instance
[06/22 22:01:42    896s] *info: Marking 0 isolation instances dont touch
[06/22 22:01:42    896s] *info: Marking 0 level shifter instances dont touch
[06/22 22:01:43    897s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:01:43    897s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50305
[06/22 22:01:43    897s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4094.5M, EPOCH TIME: 1750644103.758905
[06/22 22:01:43    897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50221).
[06/22 22:01:43    897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:43    897s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:43    897s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:01:43    897s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.199, REAL:0.126, MEM:4094.5M, EPOCH TIME: 1750644103.885204
[06/22 22:01:43    897s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.1
[06/22 22:01:43    897s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:17.2/0:00:18.8 (0.9), totSession cpu/real = 0:15:00.9/0:17:42.3 (0.8), mem = 4094.5M
[06/22 22:01:43    897s] 
[06/22 22:01:43    897s] =============================================================================================
[06/22 22:01:43    897s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.14-s088_1
[06/22 22:01:43    897s] =============================================================================================
[06/22 22:01:43    897s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:01:43    897s] ---------------------------------------------------------------------------------------------
[06/22 22:01:43    897s] [ LibAnalyzerInit        ]      1   0:00:01.7  (   9.0 % )     0:00:01.7 /  0:00:01.6    0.9
[06/22 22:01:43    897s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:01:43    897s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   2.7 % )     0:00:01.1 /  0:00:01.0    0.8
[06/22 22:01:43    897s] [ PlacerPlacementInit    ]      1   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.3    0.7
[06/22 22:01:43    897s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   2.3 % )     0:00:00.4 /  0:00:00.4    0.8
[06/22 22:01:43    897s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   1.8 % )     0:00:01.3 /  0:00:01.1    0.9
[06/22 22:01:43    897s] [ ChannelGraphInit       ]      1   0:00:00.9  (   4.9 % )     0:00:00.9 /  0:00:00.8    0.9
[06/22 22:01:43    897s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   0.4 % )     0:00:00.9 /  0:00:01.5    1.7
[06/22 22:01:43    897s] [ IncrDelayCalc          ]      1   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:01.4    1.8
[06/22 22:01:43    897s] [ DetailPlaceInit        ]      1   0:00:00.6  (   3.4 % )     0:00:00.6 /  0:00:00.3    0.5
[06/22 22:01:43    897s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[06/22 22:01:43    897s] [ MISC                   ]          0:00:12.9  (  68.6 % )     0:00:12.9 /  0:00:11.3    0.9
[06/22 22:01:43    897s] ---------------------------------------------------------------------------------------------
[06/22 22:01:43    897s]  SimplifyNetlist #1 TOTAL           0:00:18.8  ( 100.0 % )     0:00:18.8 /  0:00:17.2    0.9
[06/22 22:01:43    897s] ---------------------------------------------------------------------------------------------
[06/22 22:01:43    897s] Begin: Collecting metrics
[06/22 22:01:44    898s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 0.000 |   0 |       68.52 | 0:00:49  |        4006 |    2 |  80 |
| simplify_netlist |       |     |             | 0:00:19  |        4094 |      |     |
 ------------------------------------------------------------------------------------ 
[06/22 22:01:44    898s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1728.4M, current mem=1680.3M)

[06/22 22:01:44    898s] End: Collecting metrics
[06/22 22:01:44    898s] Running new flow changes for HFN
[06/22 22:01:44    898s] Begin: GigaOpt high fanout net optimization
[06/22 22:01:44    898s] GigaOpt HFN: use maxLocalDensity 1.2
[06/22 22:01:44    898s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/22 22:01:44    898s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:01.1/0:17:42.9 (0.8), mem = 4094.5M
[06/22 22:01:59    912s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:01:59    912s] Info: 71 io nets excluded
[06/22 22:01:59    912s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:01:59    912s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:01:59    912s] *Info: 338 ununiquified hinsts
[06/22 22:01:59    912s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:01:59    912s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.2
[06/22 22:01:59    912s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:01:59    913s] 
[06/22 22:01:59    913s] Active Setup views: WORST_CASE 
[06/22 22:02:00    913s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644120.017172
[06/22 22:02:00    913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:00    913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:00    913s] 
[06/22 22:02:00    913s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:02:00    913s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:02:00    913s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.063, REAL:0.067, MEM:4094.5M, EPOCH TIME: 1750644120.084199
[06/22 22:02:00    913s] 
[06/22 22:02:00    913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:00    913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:00    913s] [oiPhyDebug] optDemand 2101060224000.00, spDemand 747460224000.00.
[06/22 22:02:00    913s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50305
[06/22 22:02:00    913s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/22 22:02:00    913s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:16 mem=4094.5M
[06/22 22:02:00    913s] OPERPROF: Starting DPlace-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644120.133118
[06/22 22:02:00    913s] Processing tracks to init pin-track alignment.
[06/22 22:02:00    913s] z: 1, totalTracks: 1
[06/22 22:02:00    913s] z: 3, totalTracks: 1
[06/22 22:02:00    913s] z: 5, totalTracks: 1
[06/22 22:02:00    913s] z: 7, totalTracks: 1
[06/22 22:02:00    913s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:02:00    913s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4094.5M, EPOCH TIME: 1750644120.222903
[06/22 22:02:00    913s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:00    913s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:00    913s] 
[06/22 22:02:00    913s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:02:00    913s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:02:00    913s] OPERPROF:     Starting CMU at level 3, MEM:4094.5M, EPOCH TIME: 1750644120.285216
[06/22 22:02:00    913s] OPERPROF:     Finished CMU at level 3, CPU:0.013, REAL:0.013, MEM:4094.5M, EPOCH TIME: 1750644120.298139
[06/22 22:02:00    913s] 
[06/22 22:02:00    913s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:02:00    913s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.082, REAL:0.088, MEM:4094.5M, EPOCH TIME: 1750644120.311358
[06/22 22:02:00    913s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4094.5M, EPOCH TIME: 1750644120.311642
[06/22 22:02:00    913s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:4094.5M, EPOCH TIME: 1750644120.312146
[06/22 22:02:00    913s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4094.5MB).
[06/22 22:02:00    913s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.184, REAL:0.203, MEM:4094.5M, EPOCH TIME: 1750644120.336113
[06/22 22:02:00    913s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:02:00    914s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50305
[06/22 22:02:00    914s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:17 mem=4094.5M
[06/22 22:02:00    914s] ### Creating RouteCongInterface, started
[06/22 22:02:01    914s] 
[06/22 22:02:01    914s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/22 22:02:01    914s] 
[06/22 22:02:01    914s] #optDebug: {0, 1.000}
[06/22 22:02:01    914s] ### Creating RouteCongInterface, finished
[06/22 22:02:01    914s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:01    914s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:01    914s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:02:01    914s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:02:01    914s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:01    914s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:01    914s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:02:01    914s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:02:02    916s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:02    916s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:02    916s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:02    916s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:02    916s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:02    916s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:02    916s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:02    916s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:02    916s] AoF 5883.6330um
[06/22 22:02:02    916s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:02:02    916s] Dumping Information for Job ...
[06/22 22:02:02    916s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:02:02    916s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:02:02    916s] [GPS-DRV] Optimizer inputs ============================= 
[06/22 22:02:02    916s] [GPS-DRV] drvFixingStage: Large Scale
[06/22 22:02:02    916s] [GPS-DRV] costLowerBound: 0.1
[06/22 22:02:02    916s] [GPS-DRV] setupTNSCost  : 0
[06/22 22:02:02    916s] [GPS-DRV] maxIter       : 1
[06/22 22:02:02    916s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[06/22 22:02:02    916s] [GPS-DRV] Optimizer parameters ============================= 
[06/22 22:02:02    916s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/22 22:02:02    916s] [GPS-DRV] maxDensity (design): 0.95
[06/22 22:02:02    916s] [GPS-DRV] maxLocalDensity: 1.2
[06/22 22:02:02    916s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/22 22:02:02    916s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[06/22 22:02:02    916s] [GPS-DRV] isCPECostingOn: false
[06/22 22:02:02    916s] [GPS-DRV] All active and enabled setup views
[06/22 22:02:02    916s] [GPS-DRV]     WORST_CASE
[06/22 22:02:02    916s] [GPS-DRV] maxTran off
[06/22 22:02:02    916s] [GPS-DRV] maxCap off
[06/22 22:02:02    916s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/22 22:02:02    916s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[06/22 22:02:02    916s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/22 22:02:02    916s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4094.5M, EPOCH TIME: 1750644122.869041
[06/22 22:02:02    916s] Found 0 hard placement blockage before merging.
[06/22 22:02:02    916s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4094.5M, EPOCH TIME: 1750644122.870000
[06/22 22:02:03    916s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[06/22 22:02:03    916s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/22 22:02:03    917s] +---------+---------+--------+--------+------------+--------+
[06/22 22:02:03    917s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/22 22:02:03    917s] +---------+---------+--------+--------+------------+--------+
[06/22 22:02:03    917s] |   68.52%|        -|   0.000|   0.000|   0:00:00.0| 4094.5M|
[06/22 22:02:03    917s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:02:03    917s] Dumping Information for Job ...
[06/22 22:02:03    917s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:02:03    917s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:02:03    917s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:02:03    917s] Dumping Information for Job ...
[06/22 22:02:03    917s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:02:03    917s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:02:03    917s] |   68.52%|        -|   0.000|   0.000|   0:00:00.0| 4094.5M|
[06/22 22:02:03    917s] +---------+---------+--------+--------+------------+--------+
[06/22 22:02:03    917s] 
[06/22 22:02:03    917s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4094.5M) ***
[06/22 22:02:03    917s] 
[06/22 22:02:03    917s] ###############################################################################
[06/22 22:02:03    917s] #
[06/22 22:02:03    917s] #  Large fanout net report:  
[06/22 22:02:03    917s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[06/22 22:02:03    917s] #     - current density: 68.52
[06/22 22:02:03    917s] #
[06/22 22:02:03    917s] #  List of high fanout nets:
[06/22 22:02:03    917s] #        Net(1):  pReset[0]: (fanouts = 5317)
[06/22 22:02:03    917s] #                   - multi-driver net with 2 drivers
[06/22 22:02:03    917s] #                   - Ignored for optimization
[06/22 22:02:03    917s] #
[06/22 22:02:03    917s] ###############################################################################
[06/22 22:02:03    917s] Bottom Preferred Layer:
[06/22 22:02:03    917s]     None
[06/22 22:02:03    917s] Via Pillar Rule:
[06/22 22:02:03    917s]     None
[06/22 22:02:03    917s] Finished writing unified metrics of routing constraints.
[06/22 22:02:03    917s] 
[06/22 22:02:03    917s] 
[06/22 22:02:03    917s] =======================================================================
[06/22 22:02:03    917s]                 Reasons for remaining drv violations
[06/22 22:02:03    917s] =======================================================================
[06/22 22:02:03    917s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[06/22 22:02:03    917s] 
[06/22 22:02:03    917s] HFNFixing failure reasons
[06/22 22:02:03    917s] ------------------------------------------------
[06/22 22:02:03    917s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[06/22 22:02:03    917s] 
[06/22 22:02:03    917s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:02:03    917s] Total-nets :: 50115, Stn-nets :: 64, ratio :: 0.127706 %, Total-len 1.4326e+06, Stn-len 0
[06/22 22:02:03    917s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50305
[06/22 22:02:03    917s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4094.5M, EPOCH TIME: 1750644123.983525
[06/22 22:02:03    917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50221).
[06/22 22:02:04    917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:04    917s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:04    917s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:04    917s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.194, REAL:0.122, MEM:4094.5M, EPOCH TIME: 1750644124.105609
[06/22 22:02:04    917s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.2
[06/22 22:02:04    917s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:19.5/0:00:19.7 (1.0), totSession cpu/real = 0:15:20.6/0:18:02.5 (0.9), mem = 4094.5M
[06/22 22:02:04    917s] 
[06/22 22:02:04    917s] =============================================================================================
[06/22 22:02:04    917s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.14-s088_1
[06/22 22:02:04    917s] =============================================================================================
[06/22 22:02:04    917s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:02:04    917s] ---------------------------------------------------------------------------------------------
[06/22 22:02:04    917s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[06/22 22:02:04    917s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:04    917s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   2.5 % )     0:00:00.7 /  0:00:00.9    1.3
[06/22 22:02:04    917s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:02:04    917s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.4    1.1
[06/22 22:02:04    917s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:04    917s] [ OptimizationStep       ]      1   0:00:00.1  (   0.6 % )     0:00:00.2 /  0:00:00.2    0.8
[06/22 22:02:04    917s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:04    917s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:04    917s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:04    917s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:04    917s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.3
[06/22 22:02:04    917s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    0.9
[06/22 22:02:04    917s] [ IncrTimingUpdate       ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    0.9
[06/22 22:02:04    917s] [ MISC                   ]          0:00:17.6  (  89.5 % )     0:00:17.6 /  0:00:17.3    1.0
[06/22 22:02:04    917s] ---------------------------------------------------------------------------------------------
[06/22 22:02:04    917s]  DrvOpt #1 TOTAL                    0:00:19.7  ( 100.0 % )     0:00:19.7 /  0:00:19.5    1.0
[06/22 22:02:04    917s] ---------------------------------------------------------------------------------------------
[06/22 22:02:04    917s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/22 22:02:04    917s] End: GigaOpt high fanout net optimization
[06/22 22:02:04    917s] Begin: Collecting metrics
[06/22 22:02:04    917s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       68.52 | 0:00:49  |        4006 |    2 |  80 |
| simplify_netlist |           |          |           |          |             | 0:00:19  |        4094 |      |     |
| drv_fixing       |     0.000 |    0.491 |         0 |        0 |       68.52 | 0:00:20  |        4094 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[06/22 22:02:04    917s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1684.6M, current mem=1684.6M)

[06/22 22:02:04    917s] End: Collecting metrics
[06/22 22:02:04    918s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:02:05    919s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/22 22:02:05    919s] Deleting Lib Analyzer.
[06/22 22:02:05    919s] Begin: GigaOpt DRV Optimization
[06/22 22:02:05    919s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[06/22 22:02:05    919s] Begin: Processing multi-driver nets
[06/22 22:02:05    919s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:22.0/0:18:03.9 (0.9), mem = 4094.5M
[06/22 22:02:16    929s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:02:16    929s] Info: 71 io nets excluded
[06/22 22:02:16    929s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:02:16    929s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:02:17    930s] *Info: 338 ununiquified hinsts
[06/22 22:02:17    930s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:02:17    930s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.3
[06/22 22:02:17    930s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:02:17    930s] 
[06/22 22:02:17    930s] Creating Lib Analyzer ...
[06/22 22:02:17    930s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:02:17    930s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:02:17    930s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:02:17    930s] 
[06/22 22:02:17    930s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:02:18    931s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:34 mem=4094.5M
[06/22 22:02:18    931s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:34 mem=4094.5M
[06/22 22:02:18    931s] Creating Lib Analyzer, finished. 
[06/22 22:02:18    931s] 
[06/22 22:02:18    931s] Active Setup views: WORST_CASE 
[06/22 22:02:18    931s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644138.300131
[06/22 22:02:18    931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:18    931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:18    931s] 
[06/22 22:02:18    931s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:02:18    931s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:02:18    931s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.053, REAL:0.052, MEM:4094.5M, EPOCH TIME: 1750644138.352560
[06/22 22:02:18    931s] 
[06/22 22:02:18    931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:18    931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:18    931s] [oiPhyDebug] optDemand 2101060224000.00, spDemand 747460224000.00.
[06/22 22:02:18    931s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50305
[06/22 22:02:18    931s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/22 22:02:18    931s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:34 mem=4094.5M
[06/22 22:02:18    931s] OPERPROF: Starting DPlace-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644138.401426
[06/22 22:02:18    931s] Processing tracks to init pin-track alignment.
[06/22 22:02:18    931s] z: 1, totalTracks: 1
[06/22 22:02:18    931s] z: 3, totalTracks: 1
[06/22 22:02:18    931s] z: 5, totalTracks: 1
[06/22 22:02:18    931s] z: 7, totalTracks: 1
[06/22 22:02:18    931s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:02:18    931s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4094.5M, EPOCH TIME: 1750644138.481551
[06/22 22:02:18    931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:18    931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:18    931s] 
[06/22 22:02:18    931s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:02:18    931s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:02:18    931s] OPERPROF:     Starting CMU at level 3, MEM:4094.5M, EPOCH TIME: 1750644138.528102
[06/22 22:02:18    931s] OPERPROF:     Finished CMU at level 3, CPU:0.007, REAL:0.007, MEM:4094.5M, EPOCH TIME: 1750644138.535297
[06/22 22:02:18    931s] 
[06/22 22:02:18    931s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:02:18    931s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.067, REAL:0.066, MEM:4094.5M, EPOCH TIME: 1750644138.547756
[06/22 22:02:18    931s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4094.5M, EPOCH TIME: 1750644138.547929
[06/22 22:02:18    931s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4094.5M, EPOCH TIME: 1750644138.548243
[06/22 22:02:18    931s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4094.5MB).
[06/22 22:02:18    931s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.164, REAL:0.167, MEM:4094.5M, EPOCH TIME: 1750644138.568427
[06/22 22:02:18    931s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:02:18    932s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50305
[06/22 22:02:18    932s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:35 mem=4094.5M
[06/22 22:02:19    932s] ### Creating RouteCongInterface, started
[06/22 22:02:19    932s] 
[06/22 22:02:19    932s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/22 22:02:19    932s] 
[06/22 22:02:19    932s] #optDebug: {0, 1.000}
[06/22 22:02:19    932s] ### Creating RouteCongInterface, finished
[06/22 22:02:19    932s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:19    932s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:19    932s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:02:19    932s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:02:19    932s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:19    932s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:19    932s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:02:19    932s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:02:20    933s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:20    934s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:20    934s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:20    934s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:20    934s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:20    934s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:20    934s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:20    934s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:02:20    934s] AoF 5883.6330um
[06/22 22:02:20    934s] Total-nets :: 50115, Stn-nets :: 64, ratio :: 0.127706 %, Total-len 1.4326e+06, Stn-len 0
[06/22 22:02:20    934s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50305
[06/22 22:02:20    934s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4094.5M, EPOCH TIME: 1750644140.385979
[06/22 22:02:20    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:20    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:20    934s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:20    934s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:20    934s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.162, REAL:0.097, MEM:4094.5M, EPOCH TIME: 1750644140.482870
[06/22 22:02:20    934s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.3
[06/22 22:02:20    934s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:15.4/0:00:15.0 (1.0), totSession cpu/real = 0:15:37.4/0:18:18.9 (0.9), mem = 4094.5M
[06/22 22:02:20    934s] 
[06/22 22:02:20    934s] =============================================================================================
[06/22 22:02:20    934s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.14-s088_1
[06/22 22:02:20    934s] =============================================================================================
[06/22 22:02:20    934s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:02:20    934s] ---------------------------------------------------------------------------------------------
[06/22 22:02:20    934s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   6.2 % )     0:00:00.9 /  0:00:00.9    1.0
[06/22 22:02:20    934s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:20    934s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.9 % )     0:00:00.6 /  0:00:00.8    1.3
[06/22 22:02:20    934s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:02:20    934s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:20    934s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:02:20    934s] [ MISC                   ]          0:00:13.2  (  87.9 % )     0:00:13.2 /  0:00:13.3    1.0
[06/22 22:02:20    934s] ---------------------------------------------------------------------------------------------
[06/22 22:02:20    934s]  DrvOpt #2 TOTAL                    0:00:15.0  ( 100.0 % )     0:00:15.0 /  0:00:15.4    1.0
[06/22 22:02:20    934s] ---------------------------------------------------------------------------------------------
[06/22 22:02:20    934s] End: Processing multi-driver nets
[06/22 22:02:20    934s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 2 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/22 22:02:20    934s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:37.4/0:18:18.9 (0.9), mem = 4094.5M
[06/22 22:02:31    945s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:02:31    945s] Info: 71 io nets excluded
[06/22 22:02:31    945s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:02:31    945s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:02:32    945s] *Info: 338 ununiquified hinsts
[06/22 22:02:32    945s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:02:32    945s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.4
[06/22 22:02:32    945s] 
[06/22 22:02:32    945s] Active Setup views: WORST_CASE 
[06/22 22:02:32    945s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644152.399528
[06/22 22:02:32    945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:32    945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:32    945s] 
[06/22 22:02:32    945s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:02:32    945s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:02:32    945s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.055, REAL:0.055, MEM:4094.5M, EPOCH TIME: 1750644152.454670
[06/22 22:02:32    945s] 
[06/22 22:02:32    946s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:32    946s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:32    946s] [oiPhyDebug] optDemand 2101060224000.00, spDemand 747460224000.00.
[06/22 22:02:32    946s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50305
[06/22 22:02:32    946s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/22 22:02:32    946s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:15:49 mem=4094.5M
[06/22 22:02:32    946s] OPERPROF: Starting DPlace-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644152.499624
[06/22 22:02:32    946s] Processing tracks to init pin-track alignment.
[06/22 22:02:32    946s] z: 1, totalTracks: 1
[06/22 22:02:32    946s] z: 3, totalTracks: 1
[06/22 22:02:32    946s] z: 5, totalTracks: 1
[06/22 22:02:32    946s] z: 7, totalTracks: 1
[06/22 22:02:32    946s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:02:32    946s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4094.5M, EPOCH TIME: 1750644152.575376
[06/22 22:02:32    946s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:32    946s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:32    946s] 
[06/22 22:02:32    946s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:02:32    946s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:02:32    946s] OPERPROF:     Starting CMU at level 3, MEM:4094.5M, EPOCH TIME: 1750644152.612997
[06/22 22:02:32    946s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.007, MEM:4094.5M, EPOCH TIME: 1750644152.620012
[06/22 22:02:32    946s] 
[06/22 22:02:32    946s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:02:32    946s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.057, REAL:0.058, MEM:4094.5M, EPOCH TIME: 1750644152.633012
[06/22 22:02:32    946s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4094.5M, EPOCH TIME: 1750644152.633263
[06/22 22:02:32    946s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4094.5M, EPOCH TIME: 1750644152.633599
[06/22 22:02:32    946s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4094.5MB).
[06/22 22:02:32    946s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.154, MEM:4094.5M, EPOCH TIME: 1750644152.654124
[06/22 22:02:32    946s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:02:33    946s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50305
[06/22 22:02:33    946s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:15:50 mem=4094.5M
[06/22 22:02:33    946s] ### Creating RouteCongInterface, started
[06/22 22:02:33    947s] 
[06/22 22:02:33    947s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/22 22:02:33    947s] 
[06/22 22:02:33    947s] #optDebug: {0, 1.000}
[06/22 22:02:33    947s] ### Creating RouteCongInterface, finished
[06/22 22:02:33    947s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:33    947s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:33    947s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:02:33    947s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:02:33    947s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:33    947s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:33    947s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:02:33    947s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:02:34    948s] [GPS-DRV] Optimizer inputs ============================= 
[06/22 22:02:34    948s] [GPS-DRV] drvFixingStage: Large Scale
[06/22 22:02:34    948s] [GPS-DRV] costLowerBound: 0.1
[06/22 22:02:34    948s] [GPS-DRV] setupTNSCost  : 0
[06/22 22:02:34    948s] [GPS-DRV] maxIter       : 2
[06/22 22:02:34    948s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[06/22 22:02:34    948s] [GPS-DRV] Optimizer parameters ============================= 
[06/22 22:02:34    948s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/22 22:02:34    948s] [GPS-DRV] maxDensity (design): 0.95
[06/22 22:02:34    948s] [GPS-DRV] maxLocalDensity: 1.2
[06/22 22:02:34    948s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/22 22:02:34    948s] [GPS-DRV] Dflt RT Characteristic Length 5669.39um AoF 5883.63um x 1
[06/22 22:02:34    948s] [GPS-DRV] isCPECostingOn: false
[06/22 22:02:34    948s] [GPS-DRV] All active and enabled setup views
[06/22 22:02:34    948s] [GPS-DRV]     WORST_CASE
[06/22 22:02:34    948s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:02:34    948s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:02:34    948s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/22 22:02:34    948s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[06/22 22:02:34    948s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/22 22:02:34    948s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4094.5M, EPOCH TIME: 1750644154.255531
[06/22 22:02:34    948s] Found 0 hard placement blockage before merging.
[06/22 22:02:34    948s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4094.5M, EPOCH TIME: 1750644154.256541
[06/22 22:02:34    948s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[06/22 22:02:34    948s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/22 22:02:34    949s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:02:34    949s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/22 22:02:34    949s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:02:34    949s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/22 22:02:34    949s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:02:34    949s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:02:35    950s] Dumping Information for Job ...
[06/22 22:02:35    950s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:02:35    950s] Info: violation cost 88.015091 (cap = 81.654144, tran = 6.360984, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:02:35    950s] |    78|    78|    -0.57|    81|    81|    -0.33|  1076|  1076|     0|     0|     0.49|     0.00|       0|       0|       0| 68.52%|          |         |
[06/22 22:02:38    954s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:02:38    954s] Dumping Information for Job ...
[06/22 22:02:38    954s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:02:38    954s] Info: violation cost 88.015091 (cap = 81.654144, tran = 6.360984, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:02:38    954s] |    78|    78|    -0.57|    81|    81|    -0.33|  1076|  1076|     0|     0|     0.49|     0.00|       0|       0|       0| 68.52%| 0:00:03.0|  4110.5M|
[06/22 22:02:38    954s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:02:38    954s] 
[06/22 22:02:38    954s] ###############################################################################
[06/22 22:02:38    954s] #
[06/22 22:02:38    954s] #  Large fanout net report:  
[06/22 22:02:38    954s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/22 22:02:38    954s] #     - current density: 68.52
[06/22 22:02:38    954s] #
[06/22 22:02:38    954s] #  List of high fanout nets:
[06/22 22:02:38    954s] #        Net(1):  pReset[0]: (fanouts = 5317)
[06/22 22:02:38    954s] #                   - multi-driver net with 2 drivers
[06/22 22:02:38    954s] #                   - Ignored for optimization
[06/22 22:02:38    954s] #        Net(2):  set[0]: (fanouts = 80)
[06/22 22:02:38    954s] #                   - multi-driver net with 2 drivers
[06/22 22:02:38    954s] #                   - Ignored for optimization
[06/22 22:02:38    954s] #        Net(3):  reset[0]: (fanouts = 80)
[06/22 22:02:38    954s] #                   - multi-driver net with 2 drivers
[06/22 22:02:38    954s] #                   - Ignored for optimization
[06/22 22:02:38    954s] #
[06/22 22:02:38    954s] ###############################################################################
[06/22 22:02:38    954s] Bottom Preferred Layer:
[06/22 22:02:38    954s]     None
[06/22 22:02:38    954s] Via Pillar Rule:
[06/22 22:02:38    954s]     None
[06/22 22:02:38    954s] Finished writing unified metrics of routing constraints.
[06/22 22:02:38    954s] 
[06/22 22:02:38    954s] 
[06/22 22:02:38    954s] =======================================================================
[06/22 22:02:38    954s]                 Reasons for remaining drv violations
[06/22 22:02:38    954s] =======================================================================
[06/22 22:02:38    954s] *info: Total 84 net(s) have violations which can't be fixed by DRV optimization.
[06/22 22:02:38    954s] 
[06/22 22:02:38    954s] MultiBuffering failure reasons
[06/22 22:02:38    954s] ------------------------------------------------
[06/22 22:02:38    954s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:02:38    954s] *info:    80 net(s): Could not be fixed because term is inside don't touch hierarchy.
[06/22 22:02:38    954s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[06/22 22:02:38    954s] 
[06/22 22:02:38    954s] 
[06/22 22:02:38    954s] *** Finish DRV Fixing (cpu=0:00:05.7 real=0:00:04.0 mem=4110.5M) ***
[06/22 22:02:38    954s] 
[06/22 22:02:38    954s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:02:38    954s] Total-nets :: 50115, Stn-nets :: 64, ratio :: 0.127706 %, Total-len 1.4326e+06, Stn-len 0
[06/22 22:02:38    954s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50305
[06/22 22:02:38    954s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4094.5M, EPOCH TIME: 1750644158.328248
[06/22 22:02:38    954s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50221).
[06/22 22:02:38    954s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:38    954s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:38    954s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:38    954s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.208, REAL:0.130, MEM:4094.5M, EPOCH TIME: 1750644158.458514
[06/22 22:02:38    954s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.4
[06/22 22:02:38    954s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:20.1/0:00:17.9 (1.1), totSession cpu/real = 0:15:57.5/0:18:36.9 (0.9), mem = 4094.5M
[06/22 22:02:38    954s] 
[06/22 22:02:38    954s] =============================================================================================
[06/22 22:02:38    954s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              23.14-s088_1
[06/22 22:02:38    954s] =============================================================================================
[06/22 22:02:38    954s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:02:38    954s] ---------------------------------------------------------------------------------------------
[06/22 22:02:38    954s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:02:38    954s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:38    954s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.4 % )     0:00:00.6 /  0:00:00.8    1.3
[06/22 22:02:38    954s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:02:38    954s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:02:38    954s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:38    954s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:03.4 /  0:00:05.1    1.5
[06/22 22:02:38    954s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:02.6 /  0:00:03.7    1.4
[06/22 22:02:38    954s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:38    954s] [ OptEval                ]      1   0:00:02.6  (  14.5 % )     0:00:02.6 /  0:00:03.7    1.4
[06/22 22:02:38    954s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:38    954s] [ DrvFindVioNets         ]      2   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:01.1    1.8
[06/22 22:02:38    954s] [ DrvComputeSummary      ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.3    1.3
[06/22 22:02:38    954s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.1    1.0
[06/22 22:02:38    954s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/22 22:02:38    954s] [ MISC                   ]          0:00:13.1  (  73.2 % )     0:00:13.1 /  0:00:13.5    1.0
[06/22 22:02:38    954s] ---------------------------------------------------------------------------------------------
[06/22 22:02:38    954s]  DrvOpt #3 TOTAL                    0:00:17.9  ( 100.0 % )     0:00:17.9 /  0:00:20.1    1.1
[06/22 22:02:38    954s] ---------------------------------------------------------------------------------------------
[06/22 22:02:38    954s] End: GigaOpt DRV Optimization
[06/22 22:02:38    954s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/22 22:02:38    954s] **optDesign ... cpu = 0:02:59, real = 0:03:40, mem = 1671.3M, totSessionCpu=0:15:58 **
[06/22 22:02:38    954s] Begin: Collecting metrics
[06/22 22:02:38    954s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       68.52 | 0:00:49  |        4006 |    2 |  80 |
| simplify_netlist |           |          |           |          |             | 0:00:19  |        4094 |      |     |
| drv_fixing       |     0.000 |    0.491 |         0 |        0 |       68.52 | 0:00:20  |        4094 |      |     |
| drv_fixing_2     |     0.000 |    0.491 |         0 |        0 |       68.52 | 0:00:33  |        4094 |   78 |  81 |
 -------------------------------------------------------------------------------------------------------------------- 
[06/22 22:02:38    954s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1686.8M, current mem=1671.3M)

[06/22 22:02:38    954s] End: Collecting metrics
[06/22 22:02:39    955s] 
[06/22 22:02:39    955s] Active setup views:
[06/22 22:02:39    955s]  WORST_CASE
[06/22 22:02:39    955s]   Dominating endpoints: 0
[06/22 22:02:39    955s]   Dominating TNS: -0.000
[06/22 22:02:39    955s] 
[06/22 22:02:39    955s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/22 22:02:39    955s] Deleting Lib Analyzer.
[06/22 22:02:39    955s] Begin: GigaOpt Global Optimization
[06/22 22:02:39    955s] *info: use new DP (enabled)
[06/22 22:02:39    955s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/22 22:02:51    966s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:02:51    966s] Info: 71 io nets excluded
[06/22 22:02:51    966s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:02:51    966s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:02:51    966s] *Info: 338 ununiquified hinsts
[06/22 22:02:51    966s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:02:51    966s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:09.8/0:18:50.1 (0.9), mem = 4094.5M
[06/22 22:02:51    966s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.5
[06/22 22:02:51    966s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:02:51    966s] 
[06/22 22:02:51    966s] Creating Lib Analyzer ...
[06/22 22:02:51    966s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:02:51    966s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:02:51    966s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:02:51    966s] 
[06/22 22:02:51    966s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:02:52    967s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:11 mem=4094.5M
[06/22 22:02:52    967s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:11 mem=4094.5M
[06/22 22:02:52    967s] Creating Lib Analyzer, finished. 
[06/22 22:02:52    967s] 
[06/22 22:02:52    967s] Active Setup views: WORST_CASE 
[06/22 22:02:52    967s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644172.678352
[06/22 22:02:52    967s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:52    967s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:52    967s] 
[06/22 22:02:52    967s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:02:52    967s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:02:52    967s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.050, REAL:0.048, MEM:4094.5M, EPOCH TIME: 1750644172.726091
[06/22 22:02:52    967s] 
[06/22 22:02:52    967s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:52    967s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:52    967s] [oiPhyDebug] optDemand 2101060224000.00, spDemand 747460224000.00.
[06/22 22:02:52    967s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50305
[06/22 22:02:52    967s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/22 22:02:52    967s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:16:11 mem=4094.5M
[06/22 22:02:52    967s] OPERPROF: Starting DPlace-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644172.789183
[06/22 22:02:52    967s] Processing tracks to init pin-track alignment.
[06/22 22:02:52    967s] z: 1, totalTracks: 1
[06/22 22:02:52    967s] z: 3, totalTracks: 1
[06/22 22:02:52    967s] z: 5, totalTracks: 1
[06/22 22:02:52    967s] z: 7, totalTracks: 1
[06/22 22:02:52    967s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:02:52    968s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4094.5M, EPOCH TIME: 1750644172.875094
[06/22 22:02:52    968s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:52    968s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:52    968s] 
[06/22 22:02:52    968s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:02:52    968s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:02:52    968s] OPERPROF:     Starting CMU at level 3, MEM:4094.5M, EPOCH TIME: 1750644172.908504
[06/22 22:02:52    968s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:4094.5M, EPOCH TIME: 1750644172.913085
[06/22 22:02:52    968s] 
[06/22 22:02:52    968s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:02:52    968s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.059, REAL:0.062, MEM:4094.5M, EPOCH TIME: 1750644172.937498
[06/22 22:02:52    968s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4094.5M, EPOCH TIME: 1750644172.937661
[06/22 22:02:52    968s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4094.5M, EPOCH TIME: 1750644172.937914
[06/22 22:02:52    968s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4094.5MB).
[06/22 22:02:52    968s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.158, REAL:0.165, MEM:4094.5M, EPOCH TIME: 1750644172.953958
[06/22 22:02:53    968s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:02:53    968s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50305
[06/22 22:02:53    968s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:16:12 mem=4094.5M
[06/22 22:02:53    968s] ### Creating RouteCongInterface, started
[06/22 22:02:53    968s] 
[06/22 22:02:53    968s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:02:53    968s] 
[06/22 22:02:53    968s] #optDebug: {0, 1.000}
[06/22 22:02:53    968s] ### Creating RouteCongInterface, finished
[06/22 22:02:53    968s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:53    968s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:53    968s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:02:53    968s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:02:53    968s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:53    968s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:02:53    968s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:02:53    968s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:02:54    969s] *info: 71 io nets excluded
[06/22 22:02:54    969s] *info: 2 clock nets excluded
[06/22 22:02:54    969s] *info: 70 multi-driver nets excluded.
[06/22 22:02:54    969s] *info: 2467 no-driver nets excluded.
[06/22 22:02:54    969s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:02:54    969s] Type 'man IMPOPT-3213' for more detail.
[06/22 22:02:54    969s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:02:54    969s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:02:54    969s] *Info: 338 ununiquified hinsts
[06/22 22:02:54    969s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4094.5M, EPOCH TIME: 1750644174.648345
[06/22 22:02:54    969s] Found 0 hard placement blockage before merging.
[06/22 22:02:54    969s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.002, MEM:4094.5M, EPOCH TIME: 1750644174.650589
[06/22 22:02:55    970s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/22 22:02:55    970s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/22 22:02:55    970s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[06/22 22:02:55    970s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/22 22:02:55    970s] |   0.000|   0.000|   68.52%|   0:00:00.0| 4094.5M|WORST_CASE|       NA| NA                                                 |
[06/22 22:02:55    970s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/22 22:02:55    970s] 
[06/22 22:02:55    970s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4094.5M) ***
[06/22 22:02:55    970s] 
[06/22 22:02:55    970s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4094.5M) ***
[06/22 22:02:55    970s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:02:55    970s] Bottom Preferred Layer:
[06/22 22:02:55    970s]     None
[06/22 22:02:55    970s] Via Pillar Rule:
[06/22 22:02:55    970s]     None
[06/22 22:02:55    970s] Finished writing unified metrics of routing constraints.
[06/22 22:02:55    970s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/22 22:02:55    970s] Total-nets :: 50115, Stn-nets :: 64, ratio :: 0.127706 %, Total-len 1.4326e+06, Stn-len 0
[06/22 22:02:55    970s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50305
[06/22 22:02:55    970s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4094.5M, EPOCH TIME: 1750644175.461460
[06/22 22:02:55    970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50221).
[06/22 22:02:55    970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:55    970s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:55    970s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:02:55    970s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.176, REAL:0.116, MEM:4094.5M, EPOCH TIME: 1750644175.577237
[06/22 22:02:55    970s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.5
[06/22 22:02:55    970s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:03.9 (1.0), totSession cpu/real = 0:16:13.8/0:18:54.0 (0.9), mem = 4094.5M
[06/22 22:02:55    970s] 
[06/22 22:02:55    970s] =============================================================================================
[06/22 22:02:55    970s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.14-s088_1
[06/22 22:02:55    970s] =============================================================================================
[06/22 22:02:55    970s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:02:55    970s] ---------------------------------------------------------------------------------------------
[06/22 22:02:55    970s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.1
[06/22 22:02:55    970s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  21.3 % )     0:00:00.8 /  0:00:00.8    1.0
[06/22 22:02:55    970s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:55    970s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  10.0 % )     0:00:00.6 /  0:00:00.7    1.3
[06/22 22:02:55    970s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   7.6 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:02:55    970s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.3    1.1
[06/22 22:02:55    970s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:02:55    970s] [ TransformInit          ]      1   0:00:01.0  (  26.4 % )     0:00:01.0 /  0:00:00.9    0.9
[06/22 22:02:55    970s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:02:55    970s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[06/22 22:02:55    970s] [ MISC                   ]          0:00:00.8  (  20.0 % )     0:00:00.8 /  0:00:00.7    0.9
[06/22 22:02:55    970s] ---------------------------------------------------------------------------------------------
[06/22 22:02:55    970s]  GlobalOpt #1 TOTAL                 0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:04.0    1.0
[06/22 22:02:55    970s] ---------------------------------------------------------------------------------------------
[06/22 22:02:55    970s] End: GigaOpt Global Optimization
[06/22 22:02:55    970s] Begin: Collecting metrics
[06/22 22:02:55    970s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       68.52 | 0:00:49  |        4006 |    2 |  80 |
| simplify_netlist |           |          |           |          |             | 0:00:19  |        4094 |      |     |
| drv_fixing       |     0.000 |    0.491 |         0 |        0 |       68.52 | 0:00:20  |        4094 |      |     |
| drv_fixing_2     |     0.000 |    0.491 |         0 |        0 |       68.52 | 0:00:33  |        4094 |   78 |  81 |
| global_opt       |           |    0.491 |           |        0 |       68.52 | 0:00:16  |        4094 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[06/22 22:02:55    970s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1673.7M, current mem=1673.7M)

[06/22 22:02:55    970s] End: Collecting metrics
[06/22 22:02:55    971s] *** Timing Is met
[06/22 22:02:55    971s] *** Check timing (0:00:00.0)
[06/22 22:02:55    971s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/22 22:02:55    971s] Deleting Lib Analyzer.
[06/22 22:02:55    971s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[06/22 22:03:05    980s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:03:05    980s] Info: 71 io nets excluded
[06/22 22:03:05    980s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:03:05    980s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:03:06    980s] *Info: 338 ununiquified hinsts
[06/22 22:03:06    980s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:03:06    980s] ### Creating LA Mngr. totSessionCpu=0:16:24 mem=4094.5M
[06/22 22:03:06    980s] ### Creating LA Mngr, finished. totSessionCpu=0:16:24 mem=4094.5M
[06/22 22:03:06    980s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/22 22:03:06    981s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644186.222462
[06/22 22:03:06    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:06    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:06    981s] 
[06/22 22:03:06    981s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:03:06    981s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:03:06    981s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.051, REAL:0.050, MEM:4094.5M, EPOCH TIME: 1750644186.272015
[06/22 22:03:06    981s] 
[06/22 22:03:06    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:06    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:06    981s] [oiPhyDebug] optDemand 2101060224000.00, spDemand 747460224000.00.
[06/22 22:03:06    981s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50305
[06/22 22:03:06    981s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:03:06    981s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:16:24 mem=4094.5M
[06/22 22:03:06    981s] OPERPROF: Starting DPlace-Init at level 1, MEM:4094.5M, EPOCH TIME: 1750644186.340010
[06/22 22:03:06    981s] Processing tracks to init pin-track alignment.
[06/22 22:03:06    981s] z: 1, totalTracks: 1
[06/22 22:03:06    981s] z: 3, totalTracks: 1
[06/22 22:03:06    981s] z: 5, totalTracks: 1
[06/22 22:03:06    981s] z: 7, totalTracks: 1
[06/22 22:03:06    981s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:03:06    981s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4094.5M, EPOCH TIME: 1750644186.409398
[06/22 22:03:06    981s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:06    981s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:06    981s] 
[06/22 22:03:06    981s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:03:06    981s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:03:06    981s] OPERPROF:     Starting CMU at level 3, MEM:4094.5M, EPOCH TIME: 1750644186.448000
[06/22 22:03:06    981s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.006, MEM:4094.5M, EPOCH TIME: 1750644186.453604
[06/22 22:03:06    981s] 
[06/22 22:03:06    981s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:03:06    981s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.059, REAL:0.057, MEM:4094.5M, EPOCH TIME: 1750644186.466592
[06/22 22:03:06    981s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4094.5M, EPOCH TIME: 1750644186.466776
[06/22 22:03:06    981s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:4094.5M, EPOCH TIME: 1750644186.467341
[06/22 22:03:06    981s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4094.5MB).
[06/22 22:03:06    981s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.143, REAL:0.144, MEM:4094.5M, EPOCH TIME: 1750644186.483738
[06/22 22:03:06    981s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:03:06    981s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50305
[06/22 22:03:06    981s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:16:25 mem=4110.5M
[06/22 22:03:06    981s] Begin: Area Reclaim Optimization
[06/22 22:03:06    981s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:24.8/0:19:05.3 (0.9), mem = 4110.5M
[06/22 22:03:06    981s] 
[06/22 22:03:06    981s] Creating Lib Analyzer ...
[06/22 22:03:06    981s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:03:06    981s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:03:06    981s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:03:06    981s] 
[06/22 22:03:06    981s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:03:07    982s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:26 mem=4110.5M
[06/22 22:03:07    982s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:26 mem=4110.5M
[06/22 22:03:07    982s] Creating Lib Analyzer, finished. 
[06/22 22:03:07    982s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.6
[06/22 22:03:07    982s] 
[06/22 22:03:07    982s] Active Setup views: WORST_CASE 
[06/22 22:03:07    982s] [LDM::Info] TotalInstCnt at InitDesignMc2: 50305
[06/22 22:03:07    982s] ### Creating RouteCongInterface, started
[06/22 22:03:07    982s] 
[06/22 22:03:07    982s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:03:07    982s] 
[06/22 22:03:07    982s] #optDebug: {0, 1.000}
[06/22 22:03:07    982s] ### Creating RouteCongInterface, finished
[06/22 22:03:07    982s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:03:07    982s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:03:07    982s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:03:07    982s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:03:07    982s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:03:07    982s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:03:07    982s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:03:07    982s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:03:07    982s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4110.5M, EPOCH TIME: 1750644187.983475
[06/22 22:03:07    982s] Found 0 hard placement blockage before merging.
[06/22 22:03:07    982s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.002, MEM:4110.5M, EPOCH TIME: 1750644187.985223
[06/22 22:03:08    983s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.52
[06/22 22:03:08    983s] +---------+---------+--------+--------+------------+--------+
[06/22 22:03:08    983s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/22 22:03:08    983s] +---------+---------+--------+--------+------------+--------+
[06/22 22:03:08    983s] |   68.52%|        -|   0.000|   0.000|   0:00:00.0| 4110.5M|
[06/22 22:03:10    984s] |   68.52%|        1|   0.000|   0.000|   0:00:02.0| 4138.5M|
[06/22 22:03:10    984s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/22 22:03:10    984s] |   68.52%|        0|   0.000|   0.000|   0:00:00.0| 4138.5M|
[06/22 22:03:11    985s] |   68.52%|        0|   0.000|   0.000|   0:00:01.0| 4138.5M|
[06/22 22:03:11    985s] |   68.51%|        2|   0.000|   0.000|   0:00:00.0| 4138.5M|
[06/22 22:03:12    986s] |   68.51%|        0|   0.000|   0.000|   0:00:01.0| 4138.5M|
[06/22 22:03:12    986s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/22 22:03:12    986s] |   68.51%|        0|   0.000|   0.000|   0:00:00.0| 4138.5M|
[06/22 22:03:12    986s] +---------+---------+--------+--------+------------+--------+
[06/22 22:03:12    986s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.51
[06/22 22:03:12    986s] 
[06/22 22:03:12    986s] ** Summary: Restruct = 1 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[06/22 22:03:12    986s] --------------------------------------------------------------
[06/22 22:03:12    986s] |                                   | Total     | Sequential |
[06/22 22:03:12    986s] --------------------------------------------------------------
[06/22 22:03:12    986s] | Num insts resized                 |       2  |       0    |
[06/22 22:03:12    986s] | Num insts undone                  |       0  |       0    |
[06/22 22:03:12    986s] | Num insts Downsized               |       2  |       0    |
[06/22 22:03:12    986s] | Num insts Samesized               |       0  |       0    |
[06/22 22:03:12    986s] | Num insts Upsized                 |       0  |       0    |
[06/22 22:03:12    986s] | Num multiple commits+uncommits    |       0  |       -    |
[06/22 22:03:12    986s] --------------------------------------------------------------
[06/22 22:03:12    986s] Bottom Preferred Layer:
[06/22 22:03:12    986s]     None
[06/22 22:03:12    986s] Via Pillar Rule:
[06/22 22:03:12    986s]     None
[06/22 22:03:12    986s] Finished writing unified metrics of routing constraints.
[06/22 22:03:12    986s] 
[06/22 22:03:12    986s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/22 22:03:12    986s] End: Core Area Reclaim Optimization (cpu = 0:00:04.9) (real = 0:00:06.0) **
[06/22 22:03:12    986s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:03:12    986s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 50305
[06/22 22:03:12    986s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.6
[06/22 22:03:12    986s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.9/0:00:05.7 (0.9), totSession cpu/real = 0:16:29.8/0:19:11.1 (0.9), mem = 4138.5M
[06/22 22:03:12    986s] 
[06/22 22:03:12    986s] =============================================================================================
[06/22 22:03:12    986s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.14-s088_1
[06/22 22:03:12    986s] =============================================================================================
[06/22 22:03:12    986s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:03:12    986s] ---------------------------------------------------------------------------------------------
[06/22 22:03:12    986s] [ SlackTraversorInit     ]      1   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:03:12    986s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  12.5 % )     0:00:00.7 /  0:00:00.7    1.0
[06/22 22:03:12    986s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:03:12    986s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.3    0.9
[06/22 22:03:12    986s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:03:12    986s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:03:12    986s] [ OptimizationStep       ]      1   0:00:01.8  (  31.0 % )     0:00:04.2 /  0:00:03.3    0.8
[06/22 22:03:12    986s] [ OptSingleIteration     ]      6   0:00:00.3  (   5.2 % )     0:00:02.4 /  0:00:01.6    0.7
[06/22 22:03:12    986s] [ OptGetWeight           ]     76   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.4
[06/22 22:03:12    986s] [ OptEval                ]     76   0:00:01.6  (  27.4 % )     0:00:01.6 /  0:00:01.1    0.7
[06/22 22:03:12    986s] [ OptCommit              ]     76   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.0    0.1
[06/22 22:03:12    986s] [ PostCommitDelayUpdate  ]     76   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[06/22 22:03:12    986s] [ IncrDelayCalc          ]     10   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.1
[06/22 22:03:12    986s] [ IncrTimingUpdate       ]      4   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.0    0.3
[06/22 22:03:12    986s] [ MISC                   ]          0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.2
[06/22 22:03:12    986s] ---------------------------------------------------------------------------------------------
[06/22 22:03:12    986s]  AreaOpt #1 TOTAL                   0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:04.9    0.9
[06/22 22:03:12    986s] ---------------------------------------------------------------------------------------------
[06/22 22:03:12    986s] Executing incremental physical updates
[06/22 22:03:12    986s] Executing incremental physical updates
[06/22 22:03:12    986s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50305
[06/22 22:03:12    986s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4122.5M, EPOCH TIME: 1750644192.638357
[06/22 22:03:12    986s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50221).
[06/22 22:03:12    986s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:12    986s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:12    986s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:12    986s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.184, REAL:0.126, MEM:4122.5M, EPOCH TIME: 1750644192.763941
[06/22 22:03:12    986s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=4122.46M, totSessionCpu=0:16:30).
[06/22 22:03:12    986s] Begin: Collecting metrics
[06/22 22:03:12    987s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.000 |           |        0 |       68.52 | 0:00:49  |        4006 |    2 |  80 |
| simplify_netlist |           |          |           |          |             | 0:00:19  |        4094 |      |     |
| drv_fixing       |     0.000 |    0.491 |         0 |        0 |       68.52 | 0:00:20  |        4094 |      |     |
| drv_fixing_2     |     0.000 |    0.491 |         0 |        0 |       68.52 | 0:00:33  |        4094 |   78 |  81 |
| global_opt       |           |    0.491 |           |        0 |       68.52 | 0:00:16  |        4094 |      |     |
| area_reclaiming  |     0.000 |    0.491 |         0 |        0 |       68.51 | 0:00:17  |        4122 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[06/22 22:03:12    987s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1695.6M, current mem=1695.6M)

[06/22 22:03:12    987s] End: Collecting metrics
[06/22 22:03:13    987s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:30.2/0:19:11.6 (0.9), mem = 4122.5M
[06/22 22:03:13    987s] 
[06/22 22:03:13    987s] *** Start incrementalPlace ***
[06/22 22:03:13    987s] User Input Parameters:
[06/22 22:03:13    987s] - Congestion Driven    : On
[06/22 22:03:13    987s] - Timing Driven        : On
[06/22 22:03:13    987s] - Area-Violation Based : On
[06/22 22:03:13    987s] - Start Rollback Level : -5
[06/22 22:03:13    987s] - Legalized            : On
[06/22 22:03:13    987s] - Window Based         : Off
[06/22 22:03:13    987s] - eDen incr mode       : Off
[06/22 22:03:13    987s] - Small incr mode      : Off
[06/22 22:03:13    987s] 
[06/22 22:03:13    987s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:4122.5M, EPOCH TIME: 1750644193.265522
[06/22 22:03:13    987s] Enable eGR PG blockage caching
[06/22 22:03:13    987s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:4122.5M, EPOCH TIME: 1750644193.265901
[06/22 22:03:13    987s] no activity file in design. spp won't run.
[06/22 22:03:13    987s] Effort level <high> specified for reg2reg path_group
[06/22 22:03:15    991s] No Views given, use default active views for adaptive view pruning
[06/22 22:03:15    991s] Active views:
[06/22 22:03:15    991s]   WORST_CASE
[06/22 22:03:15    991s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:4122.5M, EPOCH TIME: 1750644195.900877
[06/22 22:03:15    991s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.036, REAL:0.039, MEM:4122.5M, EPOCH TIME: 1750644195.939536
[06/22 22:03:15    991s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4122.5M, EPOCH TIME: 1750644195.939951
[06/22 22:03:15    991s] Starting Early Global Route congestion estimation: mem = 4122.5M
[06/22 22:03:15    991s] (I)      Initializing eGR engine (regular)
[06/22 22:03:15    991s] Set min layer with default ( 2 )
[06/22 22:03:15    991s] Set max layer with default ( 127 )
[06/22 22:03:15    991s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:03:15    991s] Min route layer (adjusted) = 2
[06/22 22:03:15    991s] Max route layer (adjusted) = 7
[06/22 22:03:15    991s] (I)      clean place blk overflow:
[06/22 22:03:15    991s] (I)      H : enabled 1.00 0
[06/22 22:03:15    991s] (I)      V : enabled 1.00 0
[06/22 22:03:15    991s] (I)      Initializing eGR engine (regular)
[06/22 22:03:15    991s] Set min layer with default ( 2 )
[06/22 22:03:15    991s] Set max layer with default ( 127 )
[06/22 22:03:15    991s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:03:15    991s] Min route layer (adjusted) = 2
[06/22 22:03:15    991s] Max route layer (adjusted) = 7
[06/22 22:03:15    991s] (I)      clean place blk overflow:
[06/22 22:03:15    991s] (I)      H : enabled 1.00 0
[06/22 22:03:15    991s] (I)      V : enabled 1.00 0
[06/22 22:03:15    991s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.76 MB )
[06/22 22:03:15    991s] (I)      Running eGR Regular flow
[06/22 22:03:15    991s] (I)      # wire layers (front) : 8
[06/22 22:03:15    991s] (I)      # wire layers (back)  : 0
[06/22 22:03:15    991s] (I)      min wire layer : 1
[06/22 22:03:15    991s] (I)      max wire layer : 7
[06/22 22:03:15    991s] (I)      # cut layers (front) : 7
[06/22 22:03:15    991s] (I)      # cut layers (back)  : 0
[06/22 22:03:15    991s] (I)      min cut layer : 1
[06/22 22:03:15    991s] (I)      max cut layer : 6
[06/22 22:03:15    991s] (I)      ================================= Layers =================================
[06/22 22:03:15    991s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:03:15    991s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 22:03:15    991s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:03:15    991s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 22:03:15    991s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 22:03:15    991s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 22:03:15    991s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 22:03:15    991s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:03:15    991s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 22:03:15    991s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:03:15    991s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 22:03:15    991s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:03:15    991s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 22:03:15    991s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:03:15    991s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 22:03:15    991s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 22:03:15    991s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 22:03:15    991s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 22:03:15    991s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:03:15    991s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 22:03:15    991s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 22:03:15    991s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 22:03:15    991s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 22:03:15    991s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:03:15    991s] (I)      Started Import and model ( Curr Mem: 3.76 MB )
[06/22 22:03:16    991s] (I)      == Non-default Options ==
[06/22 22:03:16    991s] (I)      Maximum routing layer                              : 7
[06/22 22:03:16    991s] (I)      Top routing layer                                  : 7
[06/22 22:03:16    991s] (I)      Number of threads                                  : 2
[06/22 22:03:16    991s] (I)      Route tie net to shape                             : auto
[06/22 22:03:16    991s] (I)      Use non-blocking free Dbs wires                    : false
[06/22 22:03:16    991s] (I)      Method to set GCell size                           : row
[06/22 22:03:16    991s] (I)      Tie hi/lo max distance                             : 37.800000
[06/22 22:03:16    991s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/22 22:03:16    991s] (I)      ============== Pin Summary ==============
[06/22 22:03:16    991s] (I)      +-------+--------+---------+------------+
[06/22 22:03:16    991s] (I)      | Layer | # pins | % total |      Group |
[06/22 22:03:16    991s] (I)      +-------+--------+---------+------------+
[06/22 22:03:16    991s] (I)      |     1 | 147765 |   96.31 |        Pin |
[06/22 22:03:16    991s] (I)      |     2 |   5397 |    3.52 | Pin access |
[06/22 22:03:16    991s] (I)      |     3 |    199 |    0.13 | Pin access |
[06/22 22:03:16    991s] (I)      |     4 |      0 |    0.00 |      Other |
[06/22 22:03:16    991s] (I)      |     5 |      0 |    0.00 |      Other |
[06/22 22:03:16    991s] (I)      |     6 |      0 |    0.00 |      Other |
[06/22 22:03:16    991s] (I)      |     7 |     71 |    0.05 |      Other |
[06/22 22:03:16    991s] (I)      +-------+--------+---------+------------+
[06/22 22:03:16    991s] (I)      Custom ignore net properties:
[06/22 22:03:16    991s] (I)      1 : NotLegal
[06/22 22:03:16    991s] (I)      Default ignore net properties:
[06/22 22:03:16    991s] (I)      1 : Special
[06/22 22:03:16    991s] (I)      2 : Analog
[06/22 22:03:16    991s] (I)      3 : Fixed
[06/22 22:03:16    991s] (I)      4 : Skipped
[06/22 22:03:16    991s] (I)      5 : MixedSignal
[06/22 22:03:16    991s] (I)      Prerouted net properties:
[06/22 22:03:16    991s] (I)      1 : NotLegal
[06/22 22:03:16    991s] (I)      2 : Special
[06/22 22:03:16    991s] (I)      3 : Analog
[06/22 22:03:16    991s] (I)      4 : Fixed
[06/22 22:03:16    991s] (I)      5 : Skipped
[06/22 22:03:16    991s] (I)      6 : MixedSignal
[06/22 22:03:16    991s] [NR-eGR] Early global route reroute all routable nets
[06/22 22:03:16    991s] (I)      Use row-based GCell size
[06/22 22:03:16    991s] (I)      Use row-based GCell align
[06/22 22:03:16    991s] (I)      layer 0 area = 90000
[06/22 22:03:16    991s] (I)      layer 1 area = 144000
[06/22 22:03:16    991s] (I)      layer 2 area = 144000
[06/22 22:03:16    991s] (I)      layer 3 area = 144000
[06/22 22:03:16    991s] (I)      layer 4 area = 144000
[06/22 22:03:16    991s] (I)      layer 5 area = 0
[06/22 22:03:16    991s] (I)      layer 6 area = 0
[06/22 22:03:16    991s] (I)      GCell unit size   : 3780
[06/22 22:03:16    991s] (I)      GCell multiplier  : 1
[06/22 22:03:16    991s] (I)      GCell row height  : 3780
[06/22 22:03:16    991s] (I)      Actual row height : 3780
[06/22 22:03:16    991s] (I)      GCell align ref   : 425480 425420
[06/22 22:03:16    991s] [NR-eGR] Track table information for default rule: 
[06/22 22:03:16    991s] [NR-eGR] Metal1 has single uniform track structure
[06/22 22:03:16    991s] [NR-eGR] Metal2 has single uniform track structure
[06/22 22:03:16    991s] [NR-eGR] Metal3 has single uniform track structure
[06/22 22:03:16    991s] [NR-eGR] Metal4 has single uniform track structure
[06/22 22:03:16    991s] [NR-eGR] Metal5 has single uniform track structure
[06/22 22:03:16    991s] [NR-eGR] TopMetal1 has single uniform track structure
[06/22 22:03:16    991s] [NR-eGR] TopMetal2 has single uniform track structure
[06/22 22:03:16    991s] (I)      ================ Default via =================
[06/22 22:03:16    991s] (I)      +---+-------------------+--------------------+
[06/22 22:03:16    991s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/22 22:03:16    991s] (I)      +---+-------------------+--------------------+
[06/22 22:03:16    991s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/22 22:03:16    991s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/22 22:03:16    991s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/22 22:03:16    991s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/22 22:03:16    991s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/22 22:03:16    991s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/22 22:03:16    991s] (I)      +---+-------------------+--------------------+
[06/22 22:03:16    991s] (I)      Design has 84 placement macros with 84 shapes. 
[06/22 22:03:16    992s] [NR-eGR] Read 39015 PG shapes
[06/22 22:03:16    992s] [NR-eGR] Read 0 clock shapes
[06/22 22:03:16    992s] [NR-eGR] Read 0 other shapes
[06/22 22:03:16    992s] [NR-eGR] #Routing Blockages  : 0
[06/22 22:03:16    992s] [NR-eGR] #Bump Blockages     : 0
[06/22 22:03:16    992s] [NR-eGR] #Instance Blockages : 26000
[06/22 22:03:16    992s] [NR-eGR] #PG Blockages       : 39015
[06/22 22:03:16    992s] [NR-eGR] #Halo Blockages     : 0
[06/22 22:03:16    992s] [NR-eGR] #Boundary Blockages : 0
[06/22 22:03:16    992s] [NR-eGR] #Clock Blockages    : 0
[06/22 22:03:16    992s] [NR-eGR] #Other Blockages    : 0
[06/22 22:03:16    992s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/22 22:03:16    992s] [NR-eGR] #prerouted nets         : 0
[06/22 22:03:16    992s] [NR-eGR] #prerouted special nets : 0
[06/22 22:03:16    992s] [NR-eGR] #prerouted wires        : 0
[06/22 22:03:16    992s] [NR-eGR] Read 50115 nets ( ignored 0 )
[06/22 22:03:16    992s] (I)        Front-side 50115 ( ignored 0 )
[06/22 22:03:16    992s] (I)        Back-side  0 ( ignored 0 )
[06/22 22:03:16    992s] (I)        Both-side  0 ( ignored 0 )
[06/22 22:03:16    992s] (I)      handle routing halo
[06/22 22:03:16    992s] (I)      Reading macro buffers
[06/22 22:03:16    992s] (I)      Number of macro buffers: 0
[06/22 22:03:16    992s] (I)      early_global_route_priority property id does not exist.
[06/22 22:03:16    992s] (I)      Read Num Blocks=65015  Num Prerouted Wires=0  Num CS=0
[06/22 22:03:16    992s] (I)      Layer 1 (H) : #blockages 29435 : #preroutes 0
[06/22 22:03:16    992s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/22 22:03:16    992s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/22 22:03:16    992s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/22 22:03:16    992s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/22 22:03:16    992s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/22 22:03:16    992s] (I)      Number of ignored nets                =      0
[06/22 22:03:16    992s] (I)      Number of connected nets              =      0
[06/22 22:03:16    992s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/22 22:03:16    992s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/22 22:03:16    992s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/22 22:03:16    992s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/22 22:03:16    992s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/22 22:03:16    992s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/22 22:03:16    992s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/22 22:03:16    992s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/22 22:03:17    992s] (I)      Ndr track 0 does not exist
[06/22 22:03:17    992s] (I)      ---------------------Grid Graph Info--------------------
[06/22 22:03:17    992s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/22 22:03:17    992s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/22 22:03:17    992s] (I)      Site width          :   480  (dbu)
[06/22 22:03:17    992s] (I)      Row height          :  3780  (dbu)
[06/22 22:03:17    992s] (I)      GCell row height    :  3780  (dbu)
[06/22 22:03:17    992s] (I)      GCell width         :  3780  (dbu)
[06/22 22:03:17    992s] (I)      GCell height        :  3780  (dbu)
[06/22 22:03:17    992s] (I)      Grid                :   491   512     7
[06/22 22:03:17    992s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/22 22:03:17    992s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/22 22:03:17    992s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/22 22:03:17    992s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/22 22:03:17    992s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/22 22:03:17    992s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/22 22:03:17    992s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/22 22:03:17    992s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/22 22:03:17    992s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/22 22:03:17    992s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/22 22:03:17    992s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/22 22:03:17    992s] (I)      --------------------------------------------------------
[06/22 22:03:17    992s] 
[06/22 22:03:17    992s] [NR-eGR] ============ Routing rule table ============
[06/22 22:03:17    992s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 50051
[06/22 22:03:17    992s] [NR-eGR] ========================================
[06/22 22:03:17    992s] [NR-eGR] 
[06/22 22:03:17    992s] (I)      ==== NDR : (Default) ====
[06/22 22:03:17    992s] (I)      +--------------+--------+
[06/22 22:03:17    992s] (I)      |           ID |      0 |
[06/22 22:03:17    992s] (I)      |      Default |    yes |
[06/22 22:03:17    992s] (I)      |  Clk Special |     no |
[06/22 22:03:17    992s] (I)      | Hard spacing |     no |
[06/22 22:03:17    992s] (I)      |    NDR track | (none) |
[06/22 22:03:17    992s] (I)      |      NDR via | (none) |
[06/22 22:03:17    992s] (I)      |  Extra space |      0 |
[06/22 22:03:17    992s] (I)      |      Shields |      0 |
[06/22 22:03:17    992s] (I)      |   Demand (H) |      1 |
[06/22 22:03:17    992s] (I)      |   Demand (V) |      1 |
[06/22 22:03:17    992s] (I)      |        #Nets |  50051 |
[06/22 22:03:17    992s] (I)      +--------------+--------+
[06/22 22:03:17    992s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:03:17    992s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/22 22:03:17    992s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:03:17    992s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:03:17    992s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:03:17    992s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:03:17    992s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:03:17    992s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/22 22:03:17    992s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/22 22:03:17    992s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:03:17    992s] (I)      =============== Blocked Tracks ===============
[06/22 22:03:17    992s] (I)      +-------+---------+----------+---------------+
[06/22 22:03:17    992s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/22 22:03:17    992s] (I)      +-------+---------+----------+---------------+
[06/22 22:03:17    992s] (I)      |     1 |       0 |        0 |         0.00% |
[06/22 22:03:17    992s] (I)      |     2 | 2262528 |   986379 |        43.60% |
[06/22 22:03:17    992s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/22 22:03:17    992s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/22 22:03:17    992s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/22 22:03:17    992s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/22 22:03:17    992s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/22 22:03:17    992s] (I)      +-------+---------+----------+---------------+
[06/22 22:03:17    992s] (I)      Finished Import and model ( CPU: 1.03 sec, Real: 1.08 sec, Curr Mem: 3.81 MB )
[06/22 22:03:17    992s] (I)      Reset routing kernel
[06/22 22:03:17    992s] (I)      Started Global Routing ( Curr Mem: 3.81 MB )
[06/22 22:03:17    992s] (I)      totalPins=147731  totalGlobalPin=140443 (95.07%)
[06/22 22:03:17    992s] (I)      ================== Net Group Info ===================
[06/22 22:03:17    992s] (I)      +----+----------------+--------------+--------------+
[06/22 22:03:17    992s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/22 22:03:17    992s] (I)      +----+----------------+--------------+--------------+
[06/22 22:03:17    992s] (I)      |  1 |          50051 |    Metal2(2) | TopMetal2(7) |
[06/22 22:03:17    992s] (I)      +----+----------------+--------------+--------------+
[06/22 22:03:17    992s] (I)      total 2D Cap : 4243386 = (2427432 H, 1815954 V)
[06/22 22:03:17    992s] (I)      total 2D Demand : 7281 = (7281 H, 0 V)
[06/22 22:03:17    992s] (I)      init route region map
[06/22 22:03:17    992s] (I)      #blocked GCells = 74425
[06/22 22:03:17    992s] (I)      #regions = 1031
[06/22 22:03:17    992s] (I)      init safety region map
[06/22 22:03:17    992s] (I)      #blocked GCells = 74425
[06/22 22:03:17    992s] (I)      #regions = 1031
[06/22 22:03:17    992s] (I)      Adjusted 0 GCells for pin access
[06/22 22:03:17    992s] [NR-eGR] Layer group 1: route 50051 net(s) in layer range [2, 7]
[06/22 22:03:17    992s] (I)      
[06/22 22:03:17    992s] (I)      ============  Phase 1a Route ============
[06/22 22:03:17    993s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 57
[06/22 22:03:17    993s] (I)      Usage: 359308 = (176848 H, 182460 V) = (7.29% H, 10.05% V) = (6.685e+05um H, 6.897e+05um V)
[06/22 22:03:17    993s] (I)      
[06/22 22:03:17    993s] (I)      ============  Phase 1b Route ============
[06/22 22:03:17    993s] (I)      Usage: 359309 = (176848 H, 182461 V) = (7.29% H, 10.05% V) = (6.685e+05um H, 6.897e+05um V)
[06/22 22:03:17    993s] (I)      Overflow of layer group 1: 0.00% H + 0.19% V. EstWL: 1.358188e+06um
[06/22 22:03:17    993s] (I)      Congestion metric : 0.00%H 0.39%V, 0.39%HV
[06/22 22:03:17    993s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/22 22:03:17    993s] (I)      
[06/22 22:03:17    993s] (I)      ============  Phase 1c Route ============
[06/22 22:03:17    993s] (I)      Level2 Grid: 99 x 103
[06/22 22:03:18    993s] (I)      Usage: 359336 = (176875 H, 182461 V) = (7.29% H, 10.05% V) = (6.686e+05um H, 6.897e+05um V)
[06/22 22:03:18    993s] (I)      
[06/22 22:03:18    993s] (I)      ============  Phase 1d Route ============
[06/22 22:03:18    993s] (I)      Usage: 359337 = (176876 H, 182461 V) = (7.29% H, 10.05% V) = (6.686e+05um H, 6.897e+05um V)
[06/22 22:03:18    993s] (I)      
[06/22 22:03:18    993s] (I)      ============  Phase 1e Route ============
[06/22 22:03:18    993s] (I)      Usage: 359337 = (176876 H, 182461 V) = (7.29% H, 10.05% V) = (6.686e+05um H, 6.897e+05um V)
[06/22 22:03:18    993s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.08% V. EstWL: 1.358294e+06um
[06/22 22:03:18    993s] (I)      
[06/22 22:03:18    993s] (I)      ============  Phase 1l Route ============
[06/22 22:03:18    994s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/22 22:03:18    994s] (I)      Layer  2:    1307116    195244         9      839655     1418265    (37.19%) 
[06/22 22:03:18    994s] (I)      Layer  3:     858404    159328       144     1019427      956419    (51.59%) 
[06/22 22:03:18    994s] (I)      Layer  4:     998819     47628         9     1151892     1106028    (51.02%) 
[06/22 22:03:18    994s] (I)      Layer  5:     857582     26102       143     1019789      956056    (51.61%) 
[06/22 22:03:18    994s] (I)      Layer  6:     131453        11         7      180205      108919    (62.33%) 
[06/22 22:03:18    994s] (I)      Layer  7:     112356         6         0      128927      108174    (54.38%) 
[06/22 22:03:18    994s] (I)      Total:       4265730    428319       312     4339892     4653860    (48.25%) 
[06/22 22:03:18    994s] (I)      
[06/22 22:03:18    994s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/22 22:03:18    994s] [NR-eGR]                        OverCon           OverCon            
[06/22 22:03:18    994s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[06/22 22:03:18    994s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[06/22 22:03:18    994s] [NR-eGR] ---------------------------------------------------------------
[06/22 22:03:18    994s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:03:18    994s] [NR-eGR]  Metal2 ( 2)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/22 22:03:18    994s] [NR-eGR]  Metal3 ( 3)         4( 0.00%)        46( 0.04%)   ( 0.04%) 
[06/22 22:03:18    994s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[06/22 22:03:18    994s] [NR-eGR]  Metal5 ( 5)         3( 0.00%)        46( 0.04%)   ( 0.04%) 
[06/22 22:03:18    994s] [NR-eGR] TopMetal1 ( 6)         0( 0.00%)         2( 0.00%)   ( 0.00%) 
[06/22 22:03:18    994s] [NR-eGR] TopMetal2 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:03:18    994s] [NR-eGR] ---------------------------------------------------------------
[06/22 22:03:18    994s] [NR-eGR]        Total        25( 0.00%)        94( 0.01%)   ( 0.02%) 
[06/22 22:03:18    994s] [NR-eGR] 
[06/22 22:03:18    994s] (I)      Finished Global Routing ( CPU: 1.99 sec, Real: 1.67 sec, Curr Mem: 3.84 MB )
[06/22 22:03:18    994s] (I)      Updating congestion map
[06/22 22:03:18    994s] (I)      total 2D Cap : 4277341 = (2443902 H, 1833439 V)
[06/22 22:03:18    994s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/22 22:03:18    994s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.20 sec, Real: 2.94 sec, Curr Mem: 3.82 MB )
[06/22 22:03:18    994s] Early Global Route congestion estimation runtime: 2.96 seconds, mem = 4122.5M
[06/22 22:03:18    994s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.217, REAL:2.960, MEM:4122.5M, EPOCH TIME: 1750644198.900401
[06/22 22:03:18    994s] OPERPROF: Starting HotSpotCal at level 1, MEM:4122.5M, EPOCH TIME: 1750644198.900467
[06/22 22:03:18    994s] [hotspot] +------------+---------------+---------------+
[06/22 22:03:18    994s] [hotspot] |            |   max hotspot | total hotspot |
[06/22 22:03:18    994s] [hotspot] +------------+---------------+---------------+
[06/22 22:03:18    994s] [hotspot] | normalized |          0.00 |          0.00 |
[06/22 22:03:18    994s] [hotspot] +------------+---------------+---------------+
[06/22 22:03:18    994s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/22 22:03:18    994s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/22 22:03:18    994s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.023, REAL:0.050, MEM:4122.5M, EPOCH TIME: 1750644198.950051
[06/22 22:03:18    994s] 
[06/22 22:03:18    994s] === incrementalPlace Internal Loop 1 ===
[06/22 22:03:19    994s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/22 22:03:19    994s] UM:*                                                                   incrNP_iter_start
[06/22 22:03:19    994s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/22 22:03:19    994s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:4122.5M, EPOCH TIME: 1750644199.070212
[06/22 22:03:19    994s] Processing tracks to init pin-track alignment.
[06/22 22:03:19    994s] z: 1, totalTracks: 1
[06/22 22:03:19    994s] z: 3, totalTracks: 1
[06/22 22:03:19    994s] z: 5, totalTracks: 1
[06/22 22:03:19    994s] z: 7, totalTracks: 1
[06/22 22:03:19    994s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:03:19    994s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4122.5M, EPOCH TIME: 1750644199.150373
[06/22 22:03:19    994s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:19    994s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:03:19    994s] 
[06/22 22:03:19    994s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:03:19    994s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:03:19    994s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.062, REAL:0.058, MEM:4122.5M, EPOCH TIME: 1750644199.208296
[06/22 22:03:19    994s] OPERPROF:   Starting post-place ADS at level 2, MEM:4122.5M, EPOCH TIME: 1750644199.208603
[06/22 22:03:19    994s] 
[06/22 22:03:19    995s] ADSU 0.685 -> 0.685. site 601265.000 -> 601175.400. GS 30.240
[06/22 22:03:19    995s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.334, REAL:0.362, MEM:4122.5M, EPOCH TIME: 1750644199.570201
[06/22 22:03:19    995s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:4122.5M, EPOCH TIME: 1750644199.593595
[06/22 22:03:19    995s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:4122.5M, EPOCH TIME: 1750644199.605574
[06/22 22:03:19    995s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:4122.5M, EPOCH TIME: 1750644199.605832
[06/22 22:03:19    995s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.051, REAL:0.056, MEM:4122.5M, EPOCH TIME: 1750644199.649403
[06/22 22:03:19    995s] 
[06/22 22:03:19    995s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:4122.5M, EPOCH TIME: 1750644199.687154
[06/22 22:03:19    995s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.007, REAL:0.007, MEM:4122.5M, EPOCH TIME: 1750644199.694644
[06/22 22:03:19    995s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:4122.5M, EPOCH TIME: 1750644199.712294
[06/22 22:03:19    995s] no activity file in design. spp won't run.
[06/22 22:03:19    995s] [spp] 0
[06/22 22:03:19    995s] [adp] 0:1:1:3
[06/22 22:03:19    995s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.025, REAL:0.035, MEM:4122.5M, EPOCH TIME: 1750644199.747581
[06/22 22:03:19    995s] SP #FI/SF FL/PI 0/0 50221/0
[06/22 22:03:19    995s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.640, REAL:0.707, MEM:4122.5M, EPOCH TIME: 1750644199.777121
[06/22 22:03:19    995s] PP off. flexM 0
[06/22 22:03:19    995s] OPERPROF: Starting CDPad at level 1, MEM:4122.5M, EPOCH TIME: 1750644199.880131
[06/22 22:03:19    995s] 3DP is on.
[06/22 22:03:19    995s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[06/22 22:03:19    995s] design sh 0.108. rd 0.200
[06/22 22:03:19    995s] design sh 0.108. rd 0.200
[06/22 22:03:19    995s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/22 22:03:19    995s] design sh 0.096. rd 0.200
[06/22 22:03:20    996s] CDPadU 0.865 -> 0.776. R=0.685, N=50221, GS=3.780
[06/22 22:03:20    996s] OPERPROF: Finished CDPad at level 1, CPU:1.118, REAL:0.806, MEM:4122.5M, EPOCH TIME: 1750644200.685913
[06/22 22:03:20    996s] OPERPROF: Starting InitSKP at level 1, MEM:4122.5M, EPOCH TIME: 1750644200.686146
[06/22 22:03:20    996s] no activity file in design. spp won't run.
[06/22 22:03:25   1004s] no activity file in design. spp won't run.
[06/22 22:03:34   1017s] *** Finished SKP initialization (cpu=0:00:20.5, real=0:00:14.0)***
[06/22 22:03:34   1017s] OPERPROF: Finished InitSKP at level 1, CPU:20.539, REAL:13.317, MEM:4154.5M, EPOCH TIME: 1750644214.003384
[06/22 22:03:34   1017s] NP #FI/FS/SF FL/PI: 0/84/0 50221/0
[06/22 22:03:34   1017s] no activity file in design. spp won't run.
[06/22 22:03:34   1017s] 
[06/22 22:03:34   1017s] AB Est...
[06/22 22:03:34   1017s] OPERPROF: Starting NP-Place at level 1, MEM:4154.5M, EPOCH TIME: 1750644214.362864
[06/22 22:03:35   1017s] OPERPROF: Finished NP-Place at level 1, CPU:0.365, REAL:0.720, MEM:4228.0M, EPOCH TIME: 1750644215.083003
[06/22 22:03:35   1018s] Iteration  4: Skipped, with CDP Off
[06/22 22:03:35   1018s] 
[06/22 22:03:35   1018s] AB Est...
[06/22 22:03:35   1018s] OPERPROF: Starting NP-Place at level 1, MEM:4244.0M, EPOCH TIME: 1750644215.201877
[06/22 22:03:35   1018s] OPERPROF: Finished NP-Place at level 1, CPU:0.222, REAL:0.156, MEM:4228.0M, EPOCH TIME: 1750644215.357910
[06/22 22:03:35   1018s] Iteration  5: Skipped, with CDP Off
[06/22 22:03:35   1018s] 
[06/22 22:03:35   1018s] AB Est...
[06/22 22:03:35   1018s] OPERPROF: Starting NP-Place at level 1, MEM:4244.0M, EPOCH TIME: 1750644215.485493
[06/22 22:03:35   1018s] OPERPROF: Finished NP-Place at level 1, CPU:0.198, REAL:0.152, MEM:4228.0M, EPOCH TIME: 1750644215.637728
[06/22 22:03:35   1018s] Iteration  6: Skipped, with CDP Off
[06/22 22:03:36   1019s] OPERPROF: Starting NP-Place at level 1, MEM:4260.0M, EPOCH TIME: 1750644216.278098
[06/22 22:03:36   1019s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : 0x7fa02dfaa020.
[06/22 22:03:38   1021s] SKP will use view:
[06/22 22:03:38   1021s]   WORST_CASE
[06/22 22:03:46   1035s] Iteration  7: Total net bbox = 8.022e+05 (3.90e+05 4.12e+05)
[06/22 22:03:46   1035s]               Est.  stn bbox = 1.114e+06 (5.47e+05 5.67e+05)
[06/22 22:03:46   1035s]               cpu = 0:00:16.0 real = 0:00:10.0 mem = 4356.0M
[06/22 22:03:46   1035s] OPERPROF: Finished NP-Place at level 1, CPU:16.123, REAL:10.199, MEM:4356.0M, EPOCH TIME: 1750644226.477126
[06/22 22:03:46   1035s] no activity file in design. spp won't run.
[06/22 22:03:46   1035s] NP #FI/FS/SF FL/PI: 0/84/0 50221/0
[06/22 22:03:46   1036s] no activity file in design. spp won't run.
[06/22 22:03:47   1036s] OPERPROF: Starting NP-Place at level 1, MEM:4324.0M, EPOCH TIME: 1750644227.124460
[06/22 22:03:47   1036s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : 0x7fa0085a8020.
[06/22 22:04:01   1061s] Iteration  8: Total net bbox = 8.405e+05 (4.05e+05 4.35e+05)
[06/22 22:04:01   1061s]               Est.  stn bbox = 1.157e+06 (5.65e+05 5.92e+05)
[06/22 22:04:01   1061s]               cpu = 0:00:24.3 real = 0:00:14.0 mem = 4356.0M
[06/22 22:04:01   1061s] OPERPROF: Finished NP-Place at level 1, CPU:24.445, REAL:14.754, MEM:4356.0M, EPOCH TIME: 1750644241.878240
[06/22 22:04:02   1061s] Legalizing MH Cells... 0 / 0 (level 6) on fpga_top
[06/22 22:04:02   1061s] MH legal: No MH instances from GP
[06/22 22:04:02   1061s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/22 22:04:02   1061s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4324.0M, DRC: 0)
[06/22 22:04:02   1061s] no activity file in design. spp won't run.
[06/22 22:04:02   1061s] NP #FI/FS/SF FL/PI: 0/84/0 50221/0
[06/22 22:04:02   1061s] no activity file in design. spp won't run.
[06/22 22:04:02   1061s] OPERPROF: Starting NP-Place at level 1, MEM:4324.0M, EPOCH TIME: 1750644242.552992
[06/22 22:04:02   1062s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : 0x7fa0048ee020.
[06/22 22:04:27   1104s] Iteration  9: Total net bbox = 8.759e+05 (4.26e+05 4.50e+05)
[06/22 22:04:27   1104s]               Est.  stn bbox = 1.195e+06 (5.88e+05 6.08e+05)
[06/22 22:04:27   1104s]               cpu = 0:00:42.5 real = 0:00:25.0 mem = 4356.0M
[06/22 22:04:27   1104s] OPERPROF: Finished NP-Place at level 1, CPU:42.570, REAL:25.176, MEM:4356.0M, EPOCH TIME: 1750644267.729092
[06/22 22:04:27   1104s] Legalizing MH Cells... 0 / 0 (level 7) on fpga_top
[06/22 22:04:27   1104s] MH legal: No MH instances from GP
[06/22 22:04:27   1104s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/22 22:04:27   1104s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4324.0M, DRC: 0)
[06/22 22:04:27   1104s] no activity file in design. spp won't run.
[06/22 22:04:27   1104s] NP #FI/FS/SF FL/PI: 0/84/0 50221/0
[06/22 22:04:28   1105s] no activity file in design. spp won't run.
[06/22 22:04:28   1105s] OPERPROF: Starting NP-Place at level 1, MEM:4324.0M, EPOCH TIME: 1750644268.420169
[06/22 22:04:28   1105s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : 0x7fa003952020.
[06/22 22:04:28   1105s] Starting Early Global Route supply map. mem = 4324.0M
[06/22 22:04:28   1105s] (I)      Initializing eGR engine (regular)
[06/22 22:04:28   1105s] Set min layer with default ( 2 )
[06/22 22:04:28   1105s] Set max layer with default ( 127 )
[06/22 22:04:28   1105s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:04:28   1105s] Min route layer (adjusted) = 2
[06/22 22:04:28   1105s] Max route layer (adjusted) = 7
[06/22 22:04:28   1105s] (I)      clean place blk overflow:
[06/22 22:04:28   1105s] (I)      H : enabled 1.00 0
[06/22 22:04:28   1105s] (I)      V : enabled 1.00 0
[06/22 22:04:28   1105s] (I)      Initializing eGR engine (regular)
[06/22 22:04:28   1105s] Set min layer with default ( 2 )
[06/22 22:04:28   1105s] Set max layer with default ( 127 )
[06/22 22:04:28   1105s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:04:28   1105s] Min route layer (adjusted) = 2
[06/22 22:04:28   1105s] Max route layer (adjusted) = 7
[06/22 22:04:28   1105s] (I)      clean place blk overflow:
[06/22 22:04:28   1105s] (I)      H : enabled 1.00 0
[06/22 22:04:28   1105s] (I)      V : enabled 1.00 0
[06/22 22:04:28   1105s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.17 MB )
[06/22 22:04:28   1105s] (I)      Running eGR Regular flow
[06/22 22:04:28   1105s] (I)      # wire layers (front) : 8
[06/22 22:04:28   1105s] (I)      # wire layers (back)  : 0
[06/22 22:04:28   1105s] (I)      min wire layer : 1
[06/22 22:04:28   1105s] (I)      max wire layer : 7
[06/22 22:04:28   1105s] (I)      # cut layers (front) : 7
[06/22 22:04:28   1105s] (I)      # cut layers (back)  : 0
[06/22 22:04:28   1105s] (I)      min cut layer : 1
[06/22 22:04:28   1105s] (I)      max cut layer : 6
[06/22 22:04:28   1105s] (I)      ================================= Layers =================================
[06/22 22:04:28   1105s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:04:28   1105s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 22:04:28   1105s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:04:28   1105s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 22:04:28   1105s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 22:04:28   1105s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 22:04:28   1105s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 22:04:28   1105s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:04:28   1105s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 22:04:28   1105s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:04:28   1105s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 22:04:28   1105s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:04:28   1105s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 22:04:28   1105s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:04:28   1105s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 22:04:28   1105s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 22:04:28   1105s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 22:04:28   1105s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 22:04:28   1105s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:04:28   1105s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 22:04:28   1105s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 22:04:28   1105s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 22:04:28   1105s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 22:04:28   1105s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:04:29   1106s] Finished Early Global Route supply map. mem = 4372.5M
[06/22 22:06:59   1354s] Iteration 10: Total net bbox = 9.543e+05 (4.66e+05 4.88e+05)
[06/22 22:06:59   1354s]               Est.  stn bbox = 1.268e+06 (6.25e+05 6.43e+05)
[06/22 22:06:59   1354s]               cpu = 0:04:09 real = 0:02:31 mem = 4404.5M
[06/22 22:06:59   1354s] OPERPROF: Finished NP-Place at level 1, CPU:249.224, REAL:150.728, MEM:4404.5M, EPOCH TIME: 1750644419.148240
[06/22 22:06:59   1355s] Legalizing MH Cells... 0 / 0 (level 8) on fpga_top
[06/22 22:06:59   1355s] MH legal: No MH instances from GP
[06/22 22:06:59   1355s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/22 22:06:59   1355s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4372.5M, DRC: 0)
[06/22 22:06:59   1355s] no activity file in design. spp won't run.
[06/22 22:06:59   1355s] NP #FI/FS/SF FL/PI: 0/84/0 50221/0
[06/22 22:06:59   1355s] no activity file in design. spp won't run.
[06/22 22:06:59   1355s] OPERPROF: Starting NP-Place at level 1, MEM:4372.5M, EPOCH TIME: 1750644419.991798
[06/22 22:07:00   1356s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : 0x7f9fe67a6020.
[06/22 22:07:00   1356s] GP RA stats: MHOnly 0 nrInst 50221 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/22 22:07:13   1376s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:4436.5M, EPOCH TIME: 1750644433.126940
[06/22 22:07:13   1376s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:4436.5M, EPOCH TIME: 1750644433.127225
[06/22 22:07:13   1376s] Iteration 11: Total net bbox = 9.808e+05 (4.86e+05 4.95e+05)
[06/22 22:07:13   1376s]               Est.  stn bbox = 1.289e+06 (6.41e+05 6.48e+05)
[06/22 22:07:13   1376s]               cpu = 0:00:20.8 real = 0:00:13.0 mem = 4436.5M
[06/22 22:07:13   1376s] OPERPROF: Finished NP-Place at level 1, CPU:20.908, REAL:13.169, MEM:4404.5M, EPOCH TIME: 1750644433.161042
[06/22 22:07:13   1377s] Legalizing MH Cells... 0 / 0 (level 9) on fpga_top
[06/22 22:07:13   1377s] MH legal: No MH instances from GP
[06/22 22:07:13   1377s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[06/22 22:07:13   1377s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=4372.5M, DRC: 0)
[06/22 22:07:13   1377s] Move report: Timing Driven Placement moves 50221 insts, mean move: 36.90 um, max move: 573.76 um 
[06/22 22:07:13   1377s] 	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1426.28, 432.98) --> (1101.99, 682.45)
[06/22 22:07:13   1377s] no activity file in design. spp won't run.
[06/22 22:07:13   1377s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:4372.5M, EPOCH TIME: 1750644433.350682
[06/22 22:07:13   1377s] Saved padding area to DB
[06/22 22:07:13   1377s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:4372.5M, EPOCH TIME: 1750644433.358824
[06/22 22:07:13   1377s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.014, REAL:0.014, MEM:4372.5M, EPOCH TIME: 1750644433.373007
[06/22 22:07:13   1377s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:4372.5M, EPOCH TIME: 1750644433.395551
[06/22 22:07:13   1377s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/22 22:07:13   1377s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.020, REAL:0.021, MEM:4372.5M, EPOCH TIME: 1750644433.416099
[06/22 22:07:13   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:13   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:13   1377s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.076, REAL:0.453, MEM:4372.5M, EPOCH TIME: 1750644433.804000
[06/22 22:07:13   1377s] 
[06/22 22:07:13   1377s] Finished Incremental Placement (cpu=0:06:23, real=0:03:55, mem=4372.5M)
[06/22 22:07:14   1377s] Begin: Reorder Scan Chains
[06/22 22:07:14   1377s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/22 22:07:14   1377s] Type 'man IMPSP-9025' for more detail.
[06/22 22:07:14   1377s] End: Reorder Scan Chains
[06/22 22:07:14   1377s] CongRepair sets shifter mode to gplace
[06/22 22:07:14   1377s] TDRefine: refinePlace mode is spiral
[06/22 22:07:14   1377s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4372.5M, EPOCH TIME: 1750644434.355620
[06/22 22:07:14   1377s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4372.5M, EPOCH TIME: 1750644434.355729
[06/22 22:07:14   1377s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4372.5M, EPOCH TIME: 1750644434.355797
[06/22 22:07:14   1377s] Processing tracks to init pin-track alignment.
[06/22 22:07:14   1377s] z: 1, totalTracks: 1
[06/22 22:07:14   1377s] z: 3, totalTracks: 1
[06/22 22:07:14   1377s] z: 5, totalTracks: 1
[06/22 22:07:14   1377s] z: 7, totalTracks: 1
[06/22 22:07:14   1377s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:07:14   1377s] Cell fpga_top LLGs are deleted
[06/22 22:07:14   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:14   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:14   1377s] # Building fpga_top llgBox search-tree.
[06/22 22:07:14   1377s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4372.5M, EPOCH TIME: 1750644434.411466
[06/22 22:07:14   1377s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:14   1377s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:14   1377s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4372.5M, EPOCH TIME: 1750644434.414413
[06/22 22:07:14   1377s] Max number of tech site patterns supported in site array is 256.
[06/22 22:07:14   1377s] Core basic site is CoreSite
[06/22 22:07:14   1377s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 22:07:14   1377s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 22:07:14   1377s] Fast DP-INIT is on for default
[06/22 22:07:14   1377s] Keep-away cache is enable on metals: 1-7
[06/22 22:07:14   1377s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/22 22:07:14   1377s] Atter site array init, number of instance map data is 0.
[06/22 22:07:14   1377s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.044, REAL:0.041, MEM:4372.5M, EPOCH TIME: 1750644434.455487
[06/22 22:07:14   1377s] 
[06/22 22:07:14   1377s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:07:14   1377s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:07:14   1377s] OPERPROF:         Starting CMU at level 5, MEM:4372.5M, EPOCH TIME: 1750644434.470963
[06/22 22:07:14   1377s] OPERPROF:         Finished CMU at level 5, CPU:0.008, REAL:0.060, MEM:4372.5M, EPOCH TIME: 1750644434.530530
[06/22 22:07:14   1377s] 
[06/22 22:07:14   1377s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:07:14   1377s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.084, REAL:0.134, MEM:4372.5M, EPOCH TIME: 1750644434.545479
[06/22 22:07:14   1377s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4372.5M, EPOCH TIME: 1750644434.545718
[06/22 22:07:14   1377s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4372.5M, EPOCH TIME: 1750644434.545920
[06/22 22:07:14   1377s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4372.5MB).
[06/22 22:07:14   1377s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.154, REAL:0.206, MEM:4372.5M, EPOCH TIME: 1750644434.561708
[06/22 22:07:14   1377s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.154, REAL:0.206, MEM:4372.5M, EPOCH TIME: 1750644434.561751
[06/22 22:07:14   1377s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/22 22:07:14   1377s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12717.2
[06/22 22:07:14   1377s] OPERPROF:   Starting Refine-Place at level 2, MEM:4372.5M, EPOCH TIME: 1750644434.572860
[06/22 22:07:14   1377s] *** Starting refinePlace (0:23:00 mem=4372.5M) ***
[06/22 22:07:14   1377s] Total net bbox length = 1.024e+06 (5.244e+05 4.995e+05) (ext = 6.182e+04)
[06/22 22:07:14   1377s] 
[06/22 22:07:14   1377s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:07:14   1377s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:07:14   1377s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 22:07:14   1377s] Set min layer with default ( 2 )
[06/22 22:07:14   1377s] Set max layer with default ( 127 )
[06/22 22:07:14   1377s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:07:14   1377s] Min route layer (adjusted) = 2
[06/22 22:07:14   1377s] Max route layer (adjusted) = 7
[06/22 22:07:14   1377s] Set min layer with default ( 2 )
[06/22 22:07:14   1377s] Set max layer with default ( 127 )
[06/22 22:07:14   1377s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:07:14   1377s] Min route layer (adjusted) = 2
[06/22 22:07:14   1377s] Max route layer (adjusted) = 7
[06/22 22:07:14   1377s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4372.5M, EPOCH TIME: 1750644434.765339
[06/22 22:07:14   1377s] Starting refinePlace ...
[06/22 22:07:14   1377s] Set min layer with default ( 2 )
[06/22 22:07:14   1377s] Set max layer with default ( 127 )
[06/22 22:07:14   1377s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:07:14   1377s] Min route layer (adjusted) = 2
[06/22 22:07:14   1377s] Max route layer (adjusted) = 7
[06/22 22:07:14   1377s] Set min layer with default ( 2 )
[06/22 22:07:14   1377s] Set max layer with default ( 127 )
[06/22 22:07:14   1377s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:07:14   1377s] Min route layer (adjusted) = 2
[06/22 22:07:14   1377s] Max route layer (adjusted) = 7
[06/22 22:07:15   1377s] DDP initSite1 nrRow 287 nrJob 287
[06/22 22:07:15   1377s] DDP markSite nrRow 287 nrJob 287
[06/22 22:07:15   1377s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/22 22:07:15   1377s] ** Cut row section cpu time 0:00:00.0.
[06/22 22:07:15   1377s]  ** Cut row section real time 0:00:00.0.
[06/22 22:07:15   1377s]    Spread Effort: high, pre-route mode, useDDP on.
[06/22 22:07:16   1380s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.7, real=0:00:02.0, mem=4340.5MB) @(0:23:01 - 0:23:03).
[06/22 22:07:16   1380s] Move report: preRPlace moves 50218 insts, mean move: 0.47 um, max move: 8.93 um 
[06/22 22:07:16   1380s] 	Max move on inst (grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_physical__fabric_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0/frac_lut6_dffr_mem/dffr_7_/q_reg_reg): (1011.90, 637.09) --> (1006.76, 640.88)
[06/22 22:07:16   1380s] 	Length: 26 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_dfrbp_1
[06/22 22:07:16   1380s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4340.5M, EPOCH TIME: 1750644436.483847
[06/22 22:07:16   1380s] Tweakage: fix icg 0, fix clk 0.
[06/22 22:07:16   1380s] Tweakage: density cost 0, scale 0.4.
[06/22 22:07:16   1380s] Tweakage: activity cost 0, scale 1.0.
[06/22 22:07:16   1380s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4372.5M, EPOCH TIME: 1750644436.719886
[06/22 22:07:16   1380s] Cut to 3 partitions.
[06/22 22:07:16   1380s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4372.5M, EPOCH TIME: 1750644436.784649
[06/22 22:07:17   1381s] Tweakage perm 5342 insts, flip 21543 insts.
[06/22 22:07:17   1381s] Tweakage perm 2181 insts, flip 2843 insts.
[06/22 22:07:17   1382s] Tweakage perm 772 insts, flip 701 insts.
[06/22 22:07:18   1382s] Tweakage perm 94 insts, flip 91 insts.
[06/22 22:07:19   1384s] Tweakage perm 2100 insts, flip 4081 insts.
[06/22 22:07:20   1386s] Tweakage perm 323 insts, flip 346 insts.
[06/22 22:07:20   1386s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:5.799, REAL:3.776, MEM:4372.5M, EPOCH TIME: 1750644440.560254
[06/22 22:07:20   1386s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:5.875, REAL:3.853, MEM:4372.5M, EPOCH TIME: 1750644440.573112
[06/22 22:07:20   1386s] Cleanup congestion map
[06/22 22:07:20   1386s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:6.078, REAL:4.108, MEM:4372.5M, EPOCH TIME: 1750644440.592026
[06/22 22:07:20   1386s] Move report: Congestion aware Tweak moves 11680 insts, mean move: 4.98 um, max move: 49.44 um 
[06/22 22:07:20   1386s] 	Max move on inst (cby_2__1_/mux_left_ipin_4/sg13g2_inv_4_0_): (1426.28, 591.74) --> (1376.84, 591.74)
[06/22 22:07:20   1386s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:06.1, real=0:00:04.0, mem=4372.5mb) @(0:23:03 - 0:23:09).
[06/22 22:07:20   1386s] Cleanup congestion map
[06/22 22:07:20   1386s] 
[06/22 22:07:20   1386s]  === Spiral for Logical I: (movable: 50221) ===
[06/22 22:07:20   1386s] 
[06/22 22:07:20   1386s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/22 22:07:20   1386s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): Create thread pool 0x7f9fede97f40.
[06/22 22:07:20   1386s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4a77d180): 0 out of 3 thread pools are available.
[06/22 22:07:23   1390s] 
[06/22 22:07:23   1390s]  Legalizing fenced HInst  with 8 physical insts
[06/22 22:07:23   1390s] 
[06/22 22:07:23   1390s]  Info: 0 filler has been deleted!
[06/22 22:07:23   1390s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/22 22:07:23   1390s] [CPU] RefinePlace/Spiral (cpu=0:00:02.0, real=0:00:01.0)
[06/22 22:07:23   1390s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/22 22:07:23   1390s] [CPU] RefinePlace/Legalization (cpu=0:00:04.6, real=0:00:03.0, mem=4468.5MB) @(0:23:09 - 0:23:14).
[06/22 22:07:23   1390s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 22:07:23   1390s] Move report: Detail placement moves 50218 insts, mean move: 1.52 um, max move: 49.66 um 
[06/22 22:07:23   1390s] 	Max move on inst (cby_2__1_/mux_left_ipin_4/sg13g2_inv_4_0_): (1426.50, 591.74) --> (1376.84, 591.74)
[06/22 22:07:23   1390s] 	Runtime: CPU: 0:00:13.4 REAL: 0:00:09.0 MEM: 4468.5MB
[06/22 22:07:23   1390s] Statistics of distance of Instance movement in refine placement:
[06/22 22:07:23   1390s]   maximum (X+Y) =        49.66 um
[06/22 22:07:23   1390s]   inst (cby_2__1_/mux_left_ipin_4/sg13g2_inv_4_0_) with max move: (1426.5, 591.739) -> (1376.84, 591.74)
[06/22 22:07:23   1390s]   mean    (X+Y) =         1.52 um
[06/22 22:07:23   1390s] Total instances flipped for legalization: 2
[06/22 22:07:23   1390s] Summary Report:
[06/22 22:07:23   1390s] Instances move: 50218 (out of 50221 movable)
[06/22 22:07:23   1390s] Instances flipped: 2
[06/22 22:07:23   1390s] Mean displacement: 1.52 um
[06/22 22:07:23   1390s] Max displacement: 49.66 um (Instance: cby_2__1_/mux_left_ipin_4/sg13g2_inv_4_0_) (1426.5, 591.739) -> (1376.84, 591.74)
[06/22 22:07:23   1390s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_4
[06/22 22:07:23   1390s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/22 22:07:23   1390s] Total instances moved : 50218
[06/22 22:07:23   1390s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:13.420, REAL:9.230, MEM:4468.5M, EPOCH TIME: 1750644443.995827
[06/22 22:07:24   1391s] Total net bbox length = 9.541e+05 (4.526e+05 5.015e+05) (ext = 6.283e+04)
[06/22 22:07:24   1391s] Runtime: CPU: 0:00:13.6 REAL: 0:00:09.0 MEM: 4468.5MB
[06/22 22:07:24   1391s] [CPU] RefinePlace/total (cpu=0:00:13.6, real=0:00:09.0, mem=4468.5MB) @(0:23:00 - 0:23:14).
[06/22 22:07:24   1391s] *** Finished refinePlace (0:23:14 mem=4468.5M) ***
[06/22 22:07:24   1391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12717.2
[06/22 22:07:24   1391s] OPERPROF:   Finished Refine-Place at level 2, CPU:13.663, REAL:9.485, MEM:4468.5M, EPOCH TIME: 1750644444.058324
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 49.66 um
RPlace-Summary:     Max move: inst cby_2__1_/mux_left_ipin_4/sg13g2_inv_4_0_ cell sg13g2_inv_4 loc (1426.50, 591.74) -> (1376.84, 591.74)
RPlace-Summary:     Average move dist: 1.52
RPlace-Summary:     Number of inst moved: 50218
RPlace-Summary:     Number of movable inst: 50221
[06/22 22:07:24   1391s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/22 22:07:24   1391s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4468.5M, EPOCH TIME: 1750644444.072983
[06/22 22:07:24   1391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50221).
[06/22 22:07:24   1391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:24   1391s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:24   1391s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:24   1391s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.177, REAL:0.117, MEM:4484.5M, EPOCH TIME: 1750644444.189540
[06/22 22:07:24   1391s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:14.018, REAL:9.834, MEM:4484.5M, EPOCH TIME: 1750644444.189741
[06/22 22:07:24   1391s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:4484.5M, EPOCH TIME: 1750644444.190900
[06/22 22:07:24   1391s] Starting Early Global Route congestion estimation: mem = 4484.5M
[06/22 22:07:24   1391s] (I)      Initializing eGR engine (regular)
[06/22 22:07:24   1391s] Set min layer with default ( 2 )
[06/22 22:07:24   1391s] Set max layer with default ( 127 )
[06/22 22:07:24   1391s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:07:24   1391s] Min route layer (adjusted) = 2
[06/22 22:07:24   1391s] Max route layer (adjusted) = 7
[06/22 22:07:24   1391s] (I)      clean place blk overflow:
[06/22 22:07:24   1391s] (I)      H : enabled 1.00 0
[06/22 22:07:24   1391s] (I)      V : enabled 1.00 0
[06/22 22:07:24   1391s] (I)      Initializing eGR engine (regular)
[06/22 22:07:24   1391s] Set min layer with default ( 2 )
[06/22 22:07:24   1391s] Set max layer with default ( 127 )
[06/22 22:07:24   1391s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:07:24   1391s] Min route layer (adjusted) = 2
[06/22 22:07:24   1391s] Max route layer (adjusted) = 7
[06/22 22:07:24   1391s] (I)      clean place blk overflow:
[06/22 22:07:24   1391s] (I)      H : enabled 1.00 0
[06/22 22:07:24   1391s] (I)      V : enabled 1.00 0
[06/22 22:07:24   1391s] (I)      Started Early Global Route kernel ( Curr Mem: 4.10 MB )
[06/22 22:07:24   1391s] (I)      Running eGR Regular flow
[06/22 22:07:24   1391s] (I)      # wire layers (front) : 8
[06/22 22:07:24   1391s] (I)      # wire layers (back)  : 0
[06/22 22:07:24   1391s] (I)      min wire layer : 1
[06/22 22:07:24   1391s] (I)      max wire layer : 7
[06/22 22:07:24   1391s] (I)      # cut layers (front) : 7
[06/22 22:07:24   1391s] (I)      # cut layers (back)  : 0
[06/22 22:07:24   1391s] (I)      min cut layer : 1
[06/22 22:07:24   1391s] (I)      max cut layer : 6
[06/22 22:07:24   1391s] (I)      ================================= Layers =================================
[06/22 22:07:24   1391s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:07:24   1391s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 22:07:24   1391s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:07:24   1391s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 22:07:24   1391s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 22:07:24   1391s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 22:07:24   1391s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 22:07:24   1391s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:07:24   1391s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 22:07:24   1391s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:07:24   1391s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 22:07:24   1391s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:07:24   1391s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 22:07:24   1391s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:07:24   1391s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 22:07:24   1391s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 22:07:24   1391s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 22:07:24   1391s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 22:07:24   1391s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:07:24   1391s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 22:07:24   1391s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 22:07:24   1391s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 22:07:24   1391s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 22:07:24   1391s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:07:24   1391s] (I)      Started Import and model ( Curr Mem: 4.10 MB )
[06/22 22:07:24   1391s] (I)      == Non-default Options ==
[06/22 22:07:24   1391s] (I)      Maximum routing layer                              : 7
[06/22 22:07:24   1391s] (I)      Top routing layer                                  : 7
[06/22 22:07:24   1391s] (I)      Number of threads                                  : 2
[06/22 22:07:24   1391s] (I)      Route tie net to shape                             : auto
[06/22 22:07:24   1391s] (I)      Use non-blocking free Dbs wires                    : false
[06/22 22:07:24   1391s] (I)      Method to set GCell size                           : row
[06/22 22:07:24   1391s] (I)      Tie hi/lo max distance                             : 37.800000
[06/22 22:07:24   1391s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/22 22:07:24   1391s] (I)      ============== Pin Summary ==============
[06/22 22:07:24   1391s] (I)      +-------+--------+---------+------------+
[06/22 22:07:24   1391s] (I)      | Layer | # pins | % total |      Group |
[06/22 22:07:24   1391s] (I)      +-------+--------+---------+------------+
[06/22 22:07:24   1391s] (I)      |     1 | 147765 |   96.31 |        Pin |
[06/22 22:07:24   1391s] (I)      |     2 |   5397 |    3.52 | Pin access |
[06/22 22:07:24   1391s] (I)      |     3 |    199 |    0.13 | Pin access |
[06/22 22:07:24   1391s] (I)      |     4 |      0 |    0.00 |      Other |
[06/22 22:07:24   1391s] (I)      |     5 |      0 |    0.00 |      Other |
[06/22 22:07:24   1391s] (I)      |     6 |      0 |    0.00 |      Other |
[06/22 22:07:24   1391s] (I)      |     7 |     71 |    0.05 |      Other |
[06/22 22:07:24   1391s] (I)      +-------+--------+---------+------------+
[06/22 22:07:24   1391s] (I)      Custom ignore net properties:
[06/22 22:07:24   1391s] (I)      1 : NotLegal
[06/22 22:07:24   1391s] (I)      Default ignore net properties:
[06/22 22:07:24   1391s] (I)      1 : Special
[06/22 22:07:24   1391s] (I)      2 : Analog
[06/22 22:07:24   1391s] (I)      3 : Fixed
[06/22 22:07:24   1391s] (I)      4 : Skipped
[06/22 22:07:24   1391s] (I)      5 : MixedSignal
[06/22 22:07:24   1391s] (I)      Prerouted net properties:
[06/22 22:07:24   1391s] (I)      1 : NotLegal
[06/22 22:07:24   1391s] (I)      2 : Special
[06/22 22:07:24   1391s] (I)      3 : Analog
[06/22 22:07:24   1391s] (I)      4 : Fixed
[06/22 22:07:24   1391s] (I)      5 : Skipped
[06/22 22:07:24   1391s] (I)      6 : MixedSignal
[06/22 22:07:24   1391s] [NR-eGR] Early global route reroute all routable nets
[06/22 22:07:24   1391s] (I)      Use row-based GCell size
[06/22 22:07:24   1391s] (I)      Use row-based GCell align
[06/22 22:07:24   1391s] (I)      layer 0 area = 90000
[06/22 22:07:24   1391s] (I)      layer 1 area = 144000
[06/22 22:07:24   1391s] (I)      layer 2 area = 144000
[06/22 22:07:24   1391s] (I)      layer 3 area = 144000
[06/22 22:07:24   1391s] (I)      layer 4 area = 144000
[06/22 22:07:24   1391s] (I)      layer 5 area = 0
[06/22 22:07:24   1391s] (I)      layer 6 area = 0
[06/22 22:07:24   1391s] (I)      GCell unit size   : 3780
[06/22 22:07:24   1391s] (I)      GCell multiplier  : 1
[06/22 22:07:24   1391s] (I)      GCell row height  : 3780
[06/22 22:07:24   1391s] (I)      Actual row height : 3780
[06/22 22:07:24   1391s] (I)      GCell align ref   : 425480 425420
[06/22 22:07:24   1391s] [NR-eGR] Track table information for default rule: 
[06/22 22:07:24   1391s] [NR-eGR] Metal1 has single uniform track structure
[06/22 22:07:24   1391s] [NR-eGR] Metal2 has single uniform track structure
[06/22 22:07:24   1391s] [NR-eGR] Metal3 has single uniform track structure
[06/22 22:07:24   1391s] [NR-eGR] Metal4 has single uniform track structure
[06/22 22:07:24   1391s] [NR-eGR] Metal5 has single uniform track structure
[06/22 22:07:24   1391s] [NR-eGR] TopMetal1 has single uniform track structure
[06/22 22:07:24   1391s] [NR-eGR] TopMetal2 has single uniform track structure
[06/22 22:07:24   1391s] (I)      ================ Default via =================
[06/22 22:07:24   1391s] (I)      +---+-------------------+--------------------+
[06/22 22:07:24   1391s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/22 22:07:24   1391s] (I)      +---+-------------------+--------------------+
[06/22 22:07:24   1391s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/22 22:07:24   1391s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/22 22:07:24   1391s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/22 22:07:24   1391s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/22 22:07:24   1391s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/22 22:07:24   1391s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/22 22:07:24   1391s] (I)      +---+-------------------+--------------------+
[06/22 22:07:24   1391s] (I)      Design has 84 placement macros with 84 shapes. 
[06/22 22:07:24   1391s] (I)      Read 39015 PG shapes from cache
[06/22 22:07:24   1391s] [NR-eGR] Read 0 clock shapes
[06/22 22:07:24   1391s] [NR-eGR] Read 0 other shapes
[06/22 22:07:24   1391s] [NR-eGR] #Routing Blockages  : 0
[06/22 22:07:24   1391s] [NR-eGR] #Bump Blockages     : 0
[06/22 22:07:24   1391s] [NR-eGR] #Instance Blockages : 26000
[06/22 22:07:24   1391s] [NR-eGR] #PG Blockages       : 39015
[06/22 22:07:24   1391s] [NR-eGR] #Halo Blockages     : 0
[06/22 22:07:24   1391s] [NR-eGR] #Boundary Blockages : 0
[06/22 22:07:24   1391s] [NR-eGR] #Clock Blockages    : 0
[06/22 22:07:24   1391s] [NR-eGR] #Other Blockages    : 0
[06/22 22:07:24   1391s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/22 22:07:24   1391s] [NR-eGR] #prerouted nets         : 0
[06/22 22:07:24   1391s] [NR-eGR] #prerouted special nets : 0
[06/22 22:07:24   1391s] [NR-eGR] #prerouted wires        : 0
[06/22 22:07:24   1391s] [NR-eGR] Read 50115 nets ( ignored 0 )
[06/22 22:07:24   1391s] (I)        Front-side 50115 ( ignored 0 )
[06/22 22:07:24   1391s] (I)        Back-side  0 ( ignored 0 )
[06/22 22:07:24   1391s] (I)        Both-side  0 ( ignored 0 )
[06/22 22:07:24   1391s] (I)      handle routing halo
[06/22 22:07:24   1391s] (I)      Reading macro buffers
[06/22 22:07:24   1391s] (I)      Number of macro buffers: 0
[06/22 22:07:24   1391s] (I)      early_global_route_priority property id does not exist.
[06/22 22:07:24   1391s] (I)      Read Num Blocks=65015  Num Prerouted Wires=0  Num CS=0
[06/22 22:07:24   1391s] (I)      Layer 1 (H) : #blockages 29435 : #preroutes 0
[06/22 22:07:24   1391s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/22 22:07:24   1391s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/22 22:07:24   1391s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/22 22:07:24   1391s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/22 22:07:24   1391s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/22 22:07:24   1392s] (I)      Number of ignored nets                =      0
[06/22 22:07:24   1392s] (I)      Number of connected nets              =      0
[06/22 22:07:24   1392s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/22 22:07:24   1392s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/22 22:07:24   1392s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/22 22:07:24   1392s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/22 22:07:24   1392s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/22 22:07:24   1392s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/22 22:07:24   1392s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/22 22:07:24   1392s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/22 22:07:24   1392s] (I)      Ndr track 0 does not exist
[06/22 22:07:25   1392s] (I)      ---------------------Grid Graph Info--------------------
[06/22 22:07:25   1392s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/22 22:07:25   1392s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/22 22:07:25   1392s] (I)      Site width          :   480  (dbu)
[06/22 22:07:25   1392s] (I)      Row height          :  3780  (dbu)
[06/22 22:07:25   1392s] (I)      GCell row height    :  3780  (dbu)
[06/22 22:07:25   1392s] (I)      GCell width         :  3780  (dbu)
[06/22 22:07:25   1392s] (I)      GCell height        :  3780  (dbu)
[06/22 22:07:25   1392s] (I)      Grid                :   491   512     7
[06/22 22:07:25   1392s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/22 22:07:25   1392s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/22 22:07:25   1392s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/22 22:07:25   1392s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/22 22:07:25   1392s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/22 22:07:25   1392s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/22 22:07:25   1392s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/22 22:07:25   1392s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/22 22:07:25   1392s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/22 22:07:25   1392s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/22 22:07:25   1392s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/22 22:07:25   1392s] (I)      --------------------------------------------------------
[06/22 22:07:25   1392s] 
[06/22 22:07:25   1392s] [NR-eGR] ============ Routing rule table ============
[06/22 22:07:25   1392s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 50051
[06/22 22:07:25   1392s] [NR-eGR] ========================================
[06/22 22:07:25   1392s] [NR-eGR] 
[06/22 22:07:25   1392s] (I)      ==== NDR : (Default) ====
[06/22 22:07:25   1392s] (I)      +--------------+--------+
[06/22 22:07:25   1392s] (I)      |           ID |      0 |
[06/22 22:07:25   1392s] (I)      |      Default |    yes |
[06/22 22:07:25   1392s] (I)      |  Clk Special |     no |
[06/22 22:07:25   1392s] (I)      | Hard spacing |     no |
[06/22 22:07:25   1392s] (I)      |    NDR track | (none) |
[06/22 22:07:25   1392s] (I)      |      NDR via | (none) |
[06/22 22:07:25   1392s] (I)      |  Extra space |      0 |
[06/22 22:07:25   1392s] (I)      |      Shields |      0 |
[06/22 22:07:25   1392s] (I)      |   Demand (H) |      1 |
[06/22 22:07:25   1392s] (I)      |   Demand (V) |      1 |
[06/22 22:07:25   1392s] (I)      |        #Nets |  50051 |
[06/22 22:07:25   1392s] (I)      +--------------+--------+
[06/22 22:07:25   1392s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:07:25   1392s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/22 22:07:25   1392s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:07:25   1392s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:07:25   1392s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:07:25   1392s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:07:25   1392s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:07:25   1392s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/22 22:07:25   1392s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/22 22:07:25   1392s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:07:25   1392s] (I)      =============== Blocked Tracks ===============
[06/22 22:07:25   1392s] (I)      +-------+---------+----------+---------------+
[06/22 22:07:25   1392s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/22 22:07:25   1392s] (I)      +-------+---------+----------+---------------+
[06/22 22:07:25   1392s] (I)      |     1 |       0 |        0 |         0.00% |
[06/22 22:07:25   1392s] (I)      |     2 | 2262528 |   986394 |        43.60% |
[06/22 22:07:25   1392s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/22 22:07:25   1392s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/22 22:07:25   1392s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/22 22:07:25   1392s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/22 22:07:25   1392s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/22 22:07:25   1392s] (I)      +-------+---------+----------+---------------+
[06/22 22:07:25   1392s] (I)      Finished Import and model ( CPU: 0.76 sec, Real: 0.78 sec, Curr Mem: 4.14 MB )
[06/22 22:07:25   1392s] (I)      Reset routing kernel
[06/22 22:07:25   1392s] (I)      Started Global Routing ( Curr Mem: 4.14 MB )
[06/22 22:07:25   1392s] (I)      totalPins=147731  totalGlobalPin=140880 (95.36%)
[06/22 22:07:25   1392s] (I)      ================== Net Group Info ===================
[06/22 22:07:25   1392s] (I)      +----+----------------+--------------+--------------+
[06/22 22:07:25   1392s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/22 22:07:25   1392s] (I)      +----+----------------+--------------+--------------+
[06/22 22:07:25   1392s] (I)      |  1 |          50051 |    Metal2(2) | TopMetal2(7) |
[06/22 22:07:25   1392s] (I)      +----+----------------+--------------+--------------+
[06/22 22:07:25   1392s] (I)      total 2D Cap : 4243274 = (2427320 H, 1815954 V)
[06/22 22:07:25   1392s] (I)      total 2D Demand : 6844 = (6844 H, 0 V)
[06/22 22:07:25   1392s] (I)      init route region map
[06/22 22:07:25   1392s] (I)      #blocked GCells = 74425
[06/22 22:07:25   1392s] (I)      #regions = 1031
[06/22 22:07:25   1392s] (I)      init safety region map
[06/22 22:07:25   1392s] (I)      #blocked GCells = 74425
[06/22 22:07:25   1392s] (I)      #regions = 1031
[06/22 22:07:25   1392s] (I)      Adjusted 0 GCells for pin access
[06/22 22:07:25   1392s] [NR-eGR] Layer group 1: route 50051 net(s) in layer range [2, 7]
[06/22 22:07:25   1392s] (I)      
[06/22 22:07:25   1392s] (I)      ============  Phase 1a Route ============
[06/22 22:07:25   1392s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 56
[06/22 22:07:25   1392s] (I)      Usage: 350216 = (174160 H, 176056 V) = (7.17% H, 9.69% V) = (6.583e+05um H, 6.655e+05um V)
[06/22 22:07:25   1392s] (I)      
[06/22 22:07:25   1392s] (I)      ============  Phase 1b Route ============
[06/22 22:07:25   1392s] (I)      Usage: 350220 = (174161 H, 176059 V) = (7.18% H, 9.70% V) = (6.583e+05um H, 6.655e+05um V)
[06/22 22:07:25   1392s] (I)      Overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 1.323832e+06um
[06/22 22:07:25   1392s] (I)      Congestion metric : 0.00%H 0.40%V, 0.40%HV
[06/22 22:07:25   1392s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/22 22:07:25   1392s] (I)      
[06/22 22:07:25   1392s] (I)      ============  Phase 1c Route ============
[06/22 22:07:25   1392s] (I)      Level2 Grid: 99 x 103
[06/22 22:07:25   1392s] (I)      Usage: 350251 = (174192 H, 176059 V) = (7.18% H, 9.70% V) = (6.584e+05um H, 6.655e+05um V)
[06/22 22:07:25   1392s] (I)      
[06/22 22:07:25   1392s] (I)      ============  Phase 1d Route ============
[06/22 22:07:26   1393s] (I)      Usage: 350251 = (174192 H, 176059 V) = (7.18% H, 9.70% V) = (6.584e+05um H, 6.655e+05um V)
[06/22 22:07:26   1393s] (I)      
[06/22 22:07:26   1393s] (I)      ============  Phase 1e Route ============
[06/22 22:07:26   1393s] (I)      Usage: 350251 = (174192 H, 176059 V) = (7.18% H, 9.70% V) = (6.584e+05um H, 6.655e+05um V)
[06/22 22:07:26   1393s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.08% V. EstWL: 1.323949e+06um
[06/22 22:07:26   1393s] (I)      
[06/22 22:07:26   1393s] (I)      ============  Phase 1l Route ============
[06/22 22:07:26   1394s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/22 22:07:26   1394s] (I)      Layer  2:    1307097    195691         7      839655     1418265    (37.19%) 
[06/22 22:07:26   1394s] (I)      Layer  3:     858404    158024       143     1019427      956419    (51.59%) 
[06/22 22:07:26   1394s] (I)      Layer  4:     998819     41702         9     1151892     1106028    (51.02%) 
[06/22 22:07:26   1394s] (I)      Layer  5:     857582     20622       144     1019789      956056    (51.61%) 
[06/22 22:07:26   1394s] (I)      Layer  6:     131453        19        14      180205      108919    (62.33%) 
[06/22 22:07:26   1394s] (I)      Layer  7:     112356        11         5      128927      108174    (54.38%) 
[06/22 22:07:26   1394s] (I)      Total:       4265711    416069       322     4339892     4653860    (48.25%) 
[06/22 22:07:26   1394s] (I)      
[06/22 22:07:26   1394s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/22 22:07:26   1394s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/22 22:07:26   1394s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/22 22:07:26   1394s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[06/22 22:07:26   1394s] [NR-eGR] --------------------------------------------------------------------------------
[06/22 22:07:26   1394s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:07:26   1394s] [NR-eGR]  Metal2 ( 2)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:07:26   1394s] [NR-eGR]  Metal3 ( 3)        49( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/22 22:07:26   1394s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[06/22 22:07:26   1394s] [NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/22 22:07:26   1394s] [NR-eGR] TopMetal1 ( 6)         1( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/22 22:07:26   1394s] [NR-eGR] TopMetal2 ( 7)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:07:26   1394s] [NR-eGR] --------------------------------------------------------------------------------
[06/22 22:07:26   1394s] [NR-eGR]        Total       120( 0.02%)         0( 0.00%)         1( 0.00%)   ( 0.02%) 
[06/22 22:07:26   1394s] [NR-eGR] 
[06/22 22:07:26   1394s] (I)      Finished Global Routing ( CPU: 2.21 sec, Real: 1.73 sec, Curr Mem: 4.16 MB )
[06/22 22:07:26   1394s] (I)      Updating congestion map
[06/22 22:07:26   1394s] (I)      total 2D Cap : 4277380 = (2443941 H, 1833439 V)
[06/22 22:07:26   1394s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/22 22:07:27   1394s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.21 sec, Real: 2.77 sec, Curr Mem: 4.15 MB )
[06/22 22:07:27   1394s] Early Global Route congestion estimation runtime: 2.82 seconds, mem = 4484.5M
[06/22 22:07:27   1394s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:3.261, REAL:2.823, MEM:4484.5M, EPOCH TIME: 1750644447.013489
[06/22 22:07:27   1394s] OPERPROF: Starting HotSpotCal at level 1, MEM:4484.5M, EPOCH TIME: 1750644447.013606
[06/22 22:07:27   1394s] [hotspot] +------------+---------------+---------------+
[06/22 22:07:27   1394s] [hotspot] |            |   max hotspot | total hotspot |
[06/22 22:07:27   1394s] [hotspot] +------------+---------------+---------------+
[06/22 22:07:27   1394s] [hotspot] | normalized |          0.00 |          0.00 |
[06/22 22:07:27   1394s] [hotspot] +------------+---------------+---------------+
[06/22 22:07:27   1394s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/22 22:07:27   1394s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/22 22:07:27   1394s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.035, MEM:4500.5M, EPOCH TIME: 1750644447.048706
[06/22 22:07:27   1394s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:4500.5M, EPOCH TIME: 1750644447.111118
[06/22 22:07:27   1394s] Starting Early Global Route wiring: mem = 4500.5M
[06/22 22:07:27   1394s] (I)      Running track assignment and export wires
[06/22 22:07:27   1394s] (I)      Delete wires for 50051 nets 
[06/22 22:07:27   1394s] (I)      ============= Track Assignment ============
[06/22 22:07:27   1394s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.17 MB )
[06/22 22:07:27   1394s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/22 22:07:27   1394s] (I)      Run Multi-thread track assignment
[06/22 22:07:28   1396s] (I)      Finished Track Assignment (2T) ( CPU: 1.28 sec, Real: 0.84 sec, Curr Mem: 4.20 MB )
[06/22 22:07:28   1396s] (I)      Started Export ( Curr Mem: 4.20 MB )
[06/22 22:07:28   1396s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/22 22:07:28   1396s] [NR-eGR] Total eGR-routed clock nets wire length: 50025um, number of vias: 18148
[06/22 22:07:28   1396s] [NR-eGR] --------------------------------------------------------------------------
[06/22 22:07:28   1396s] [NR-eGR]                    Length (um)    Vias 
[06/22 22:07:28   1396s] [NR-eGR] ---------------------------------------
[06/22 22:07:28   1396s] [NR-eGR]  Metal1     (1V)             0  142128 
[06/22 22:07:28   1396s] [NR-eGR]  Metal2     (2H)        536101  198132 
[06/22 22:07:28   1396s] [NR-eGR]  Metal3     (3V)        610560    7788 
[06/22 22:07:28   1396s] [NR-eGR]  Metal4     (4H)        155783    2117 
[06/22 22:07:28   1396s] [NR-eGR]  Metal5     (5V)         78357      12 
[06/22 22:07:28   1396s] [NR-eGR]  TopMetal1  (6H)            11       4 
[06/22 22:07:28   1396s] [NR-eGR]  TopMetal2  (7V)            45       0 
[06/22 22:07:28   1396s] [NR-eGR] ---------------------------------------
[06/22 22:07:28   1396s] [NR-eGR]             Total      1380857  350181 
[06/22 22:07:28   1396s] [NR-eGR] --------------------------------------------------------------------------
[06/22 22:07:28   1396s] [NR-eGR] Total half perimeter of net bounding box: 954065um
[06/22 22:07:28   1396s] [NR-eGR] Total length: 1380857um, number of vias: 350181
[06/22 22:07:28   1396s] [NR-eGR] --------------------------------------------------------------------------
[06/22 22:07:28   1396s] (I)      == Layer wire length by net rule ==
[06/22 22:07:28   1396s] (I)                           Default 
[06/22 22:07:28   1396s] (I)      -----------------------------
[06/22 22:07:28   1396s] (I)       Metal1     (1V)         0um 
[06/22 22:07:28   1396s] (I)       Metal2     (2H)    536101um 
[06/22 22:07:28   1396s] (I)       Metal3     (3V)    610560um 
[06/22 22:07:28   1396s] (I)       Metal4     (4H)    155783um 
[06/22 22:07:28   1396s] (I)       Metal5     (5V)     78357um 
[06/22 22:07:28   1396s] (I)       TopMetal1  (6H)        11um 
[06/22 22:07:28   1396s] (I)       TopMetal2  (7V)        45um 
[06/22 22:07:28   1396s] (I)      -----------------------------
[06/22 22:07:28   1396s] (I)                  Total  1380857um 
[06/22 22:07:28   1396s] (I)      == Layer via count by net rule ==
[06/22 22:07:28   1396s] (I)                         Default 
[06/22 22:07:28   1396s] (I)      ---------------------------
[06/22 22:07:28   1396s] (I)       Metal1     (1V)    142128 
[06/22 22:07:28   1396s] (I)       Metal2     (2H)    198132 
[06/22 22:07:28   1396s] (I)       Metal3     (3V)      7788 
[06/22 22:07:28   1396s] (I)       Metal4     (4H)      2117 
[06/22 22:07:28   1396s] (I)       Metal5     (5V)        12 
[06/22 22:07:28   1396s] (I)       TopMetal1  (6H)         4 
[06/22 22:07:28   1396s] (I)       TopMetal2  (7V)         0 
[06/22 22:07:28   1396s] (I)      ---------------------------
[06/22 22:07:28   1396s] (I)                  Total   350181 
[06/22 22:07:29   1397s] (I)      Finished Export ( CPU: 1.58 sec, Real: 1.25 sec, Curr Mem: 4.13 MB )
[06/22 22:07:29   1397s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/22 22:07:29   1397s] (I)      Global routing data unavailable, rerun eGR
[06/22 22:07:29   1397s] (I)      Initializing eGR engine (regular)
[06/22 22:07:29   1397s] Set min layer with default ( 2 )
[06/22 22:07:29   1397s] Set max layer with default ( 127 )
[06/22 22:07:29   1397s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:07:29   1397s] Min route layer (adjusted) = 2
[06/22 22:07:29   1397s] Max route layer (adjusted) = 7
[06/22 22:07:29   1397s] (I)      clean place blk overflow:
[06/22 22:07:29   1397s] (I)      H : enabled 1.00 0
[06/22 22:07:29   1397s] (I)      V : enabled 1.00 0
[06/22 22:07:29   1397s] Early Global Route wiring runtime: 2.38 seconds, mem = 4474.9M
[06/22 22:07:29   1397s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:3.131, REAL:2.376, MEM:4474.9M, EPOCH TIME: 1750644449.487244
[06/22 22:07:29   1397s] OPERPROF: Starting HotSpotCal at level 1, MEM:4474.9M, EPOCH TIME: 1750644449.487311
[06/22 22:07:29   1397s] [hotspot] +------------+---------------+---------------+
[06/22 22:07:29   1397s] [hotspot] |            |   max hotspot | total hotspot |
[06/22 22:07:29   1397s] [hotspot] +------------+---------------+---------------+
[06/22 22:07:29   1397s] [hotspot] | normalized |          0.00 |          0.00 |
[06/22 22:07:29   1397s] [hotspot] +------------+---------------+---------------+
[06/22 22:07:29   1397s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/22 22:07:29   1397s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/22 22:07:29   1397s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.024, REAL:0.030, MEM:4474.9M, EPOCH TIME: 1750644449.517601
[06/22 22:07:29   1397s] [hotspot] Hotspot report including placement blocked areas
[06/22 22:07:29   1397s] OPERPROF: Starting HotSpotCal at level 1, MEM:4474.9M, EPOCH TIME: 1750644449.517881
[06/22 22:07:29   1397s] [hotspot] +------------+---------------+---------------+
[06/22 22:07:29   1397s] [hotspot] |            |   max hotspot | total hotspot |
[06/22 22:07:29   1397s] [hotspot] +------------+---------------+---------------+
[06/22 22:07:29   1397s] [hotspot] | normalized |          3.15 |          3.15 |
[06/22 22:07:29   1397s] [hotspot] +------------+---------------+---------------+
[06/22 22:07:29   1397s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.15, normalized total congestion hotspot area = 3.15 (area is in unit of 4 std-cell row bins)
[06/22 22:07:29   1397s] [hotspot] max/total 3.15/3.15, big hotspot (>10) total 3.15
[06/22 22:07:29   1397s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/22 22:07:29   1397s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:07:29   1397s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[06/22 22:07:29   1397s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:07:29   1397s] [hotspot] |  1  |  1332.68   213.74  1393.16   274.22 |        1.05   |             NA                |
[06/22 22:07:29   1397s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:07:29   1397s] [hotspot] |  2  |  1332.68   274.22  1393.16   334.70 |        1.05   |             NA                |
[06/22 22:07:29   1397s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:07:29   1397s] [hotspot] |  3  |  1332.68   334.70  1393.16   395.18 |        1.05   |             NA                |
[06/22 22:07:29   1397s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:07:29   1397s] Top 3 hotspots total area: 3.15
[06/22 22:07:29   1397s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.035, REAL:0.054, MEM:4474.9M, EPOCH TIME: 1750644449.571992
[06/22 22:07:29   1397s] 0 delay mode for cte disabled.
[06/22 22:07:29   1397s] SKP cleared!
[06/22 22:07:29   1397s] 
[06/22 22:07:29   1397s] *** Finished incrementalPlace (cpu=0:06:50, real=0:04:16)***
[06/22 22:07:29   1397s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:4394.9M, EPOCH TIME: 1750644449.892941
[06/22 22:07:29   1397s] Deleting eGR PG blockage cache
[06/22 22:07:29   1397s] Disable eGR PG blockage caching
[06/22 22:07:29   1397s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:4394.9M, EPOCH TIME: 1750644449.893328
[06/22 22:07:30   1397s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4394.9M, EPOCH TIME: 1750644450.025596
[06/22 22:07:30   1397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:30   1397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:30   1397s] Cell fpga_top LLGs are deleted
[06/22 22:07:30   1397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:30   1397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:07:30   1397s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4394.9M, EPOCH TIME: 1750644450.025942
[06/22 22:07:30   1397s] Start to check current routing status for nets...
[06/22 22:07:30   1398s] All nets are already routed correctly.
[06/22 22:07:30   1398s] End to check current routing status for nets (mem=4394.9M)
[06/22 22:07:30   1398s] Extraction called for design 'fpga_top' of instances=50305 and nets=58969 using extraction engine 'preRoute' .
[06/22 22:07:30   1398s] PreRoute RC Extraction called for design fpga_top.
[06/22 22:07:30   1398s] RC Extraction called in multi-corner(2) mode.
[06/22 22:07:30   1398s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/22 22:07:30   1398s] Type 'man IMPEXT-6197' for more detail.
[06/22 22:07:30   1398s] RCMode: PreRoute
[06/22 22:07:30   1398s]       RC Corner Indexes            0       1   
[06/22 22:07:30   1398s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/22 22:07:30   1398s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/22 22:07:30   1398s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/22 22:07:30   1398s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/22 22:07:30   1398s] Shrink Factor                : 1.00000
[06/22 22:07:30   1398s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/22 22:07:30   1398s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/22 22:07:30   1398s] Updating RC Grid density data for preRoute extraction ...
[06/22 22:07:30   1398s] eee: pegSigSF=1.070000
[06/22 22:07:30   1398s] Initializing multi-corner resistance tables ...
[06/22 22:07:30   1398s] eee: Grid unit RC data computation started
[06/22 22:07:30   1398s] eee: Grid unit RC data computation completed
[06/22 22:07:30   1398s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/22 22:07:30   1398s] eee: l=2 avDens=0.150469 usedTrk=14402.445883 availTrk=95717.003932 sigTrk=14402.445883
[06/22 22:07:30   1398s] eee: l=3 avDens=0.150006 usedTrk=18216.772799 availTrk=121440.007284 sigTrk=18216.772799
[06/22 22:07:30   1398s] eee: l=4 avDens=0.046084 usedTrk=6142.870186 availTrk=133296.485775 sigTrk=6142.870186
[06/22 22:07:30   1398s] eee: l=5 avDens=0.038990 usedTrk=4138.783127 availTrk=106148.862709 sigTrk=4138.783127
[06/22 22:07:30   1398s] eee: l=6 avDens=0.196691 usedTrk=2195.134869 availTrk=11160.323290 sigTrk=2195.134869
[06/22 22:07:30   1398s] eee: l=7 avDens=0.143969 usedTrk=2249.471020 availTrk=15624.726942 sigTrk=2249.471020
[06/22 22:07:30   1398s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:07:30   1398s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/22 22:07:30   1398s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.305090 uaWl=1.000000 uaWlH=0.169600 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/22 22:07:30   1398s] eee: NetCapCache creation started. (Current Mem: 4394.941M) 
[06/22 22:07:31   1398s] eee: NetCapCache completed. (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  Curr Mem: 4394.941M) 
[06/22 22:07:31   1398s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/22 22:07:31   1398s] eee: Metal Layers Info:
[06/22 22:07:31   1398s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:07:31   1398s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/22 22:07:31   1398s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:07:31   1398s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/22 22:07:31   1398s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:07:31   1398s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:07:31   1398s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:07:31   1398s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:07:31   1398s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/22 22:07:31   1398s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/22 22:07:31   1398s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:07:31   1398s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/22 22:07:31   1398s] eee: +-----------------------NDR Info-----------------------+
[06/22 22:07:31   1398s] eee: NDR Count = 0, Fake NDR = 0
[06/22 22:07:31   1399s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 4394.941M)
[06/22 22:07:31   1399s] **optDesign ... cpu = 0:10:24, real = 0:08:33, mem = 1544.8M, totSessionCpu=0:23:22 **
[06/22 22:07:31   1399s] Starting delay calculation for Setup views
[06/22 22:07:31   1399s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 22:07:31   1399s] #################################################################################
[06/22 22:07:31   1399s] # Design Stage: PreRoute
[06/22 22:07:31   1399s] # Design Name: fpga_top
[06/22 22:07:31   1399s] # Design Mode: 130nm
[06/22 22:07:31   1399s] # Analysis Mode: MMMC Non-OCV 
[06/22 22:07:31   1399s] # Parasitics Mode: No SPEF/RCDB 
[06/22 22:07:31   1399s] # Signoff Settings: SI Off 
[06/22 22:07:31   1399s] #################################################################################
[06/22 22:07:35   1405s] Calculate delays in BcWc mode...
[06/22 22:07:35   1405s] Topological Sorting (REAL = 0:00:00.0, MEM = 4380.9M, InitMEM = 4380.9M)
[06/22 22:07:35   1405s] Start delay calculation (fullDC) (2 T). (MEM=1602.46)
[06/22 22:07:35   1405s] End AAE Lib Interpolated Model. (MEM=1611.796875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 22:07:53   1438s] Total number of fetched objects 56852
[06/22 22:07:54   1439s] End Timing Check Calculation. (CPU Time=0:00:00.9, Real Time=0:00:01.0)
[06/22 22:07:54   1439s] End delay calculation. (MEM=1649.53 CPU=0:00:31.3 REAL=0:00:17.0)
[06/22 22:07:54   1439s] End delay calculation (fullDC). (MEM=1649.53 CPU=0:00:34.4 REAL=0:00:19.0)
[06/22 22:07:54   1439s] *** CDM Built up (cpu=0:00:40.5  real=0:00:23.0  mem= 4379.5M) ***
[06/22 22:08:00   1449s] *** Done Building Timing Graph (cpu=0:00:50.8 real=0:00:29.0 totSessionCpu=0:24:13 mem=4387.5M)
[06/22 22:08:00   1449s] Begin: Collecting metrics
[06/22 22:08:00   1449s] **INFO: Starting Blocking QThread with 2 CPU
[06/22 22:08:00   1449s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/22 22:08:00   1449s] Multi-CPU acceleration using 2 CPU(s).
[06/22 22:08:01      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.5M
[06/22 22:08:03      0s] Multithreaded Timing Analysis is initialized with 2 threads
[06/22 22:08:03      0s] 
[06/22 22:08:04      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1607.7M, current mem=1506.2M)
[06/22 22:08:04      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1607.7M, current mem=1506.2M)
[06/22 22:08:04      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.7/0:00:03.3 (0.2), mem = 0.0M
[06/22 22:08:04      0s] 
[06/22 22:08:04      0s] =============================================================================================
[06/22 22:08:04      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[06/22 22:08:04      0s]                                                                                 23.14-s088_1
[06/22 22:08:04      0s] =============================================================================================
[06/22 22:08:04      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:08:04      0s] ---------------------------------------------------------------------------------------------
[06/22 22:08:04      0s] [ MISC                   ]          0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:00.7    0.2
[06/22 22:08:04      0s] ---------------------------------------------------------------------------------------------
[06/22 22:08:04      0s]  QThreadWorker #1 TOTAL             0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:00.7    0.2
[06/22 22:08:04      0s] ---------------------------------------------------------------------------------------------

[06/22 22:08:04   1450s]  
_______________________________________________________________________
[06/22 22:08:05   1450s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.52 |            |              | 0:00:49  |        4006 |    2 |  80 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:19  |        4094 |      |     |
| drv_fixing              |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:20  |        4094 |      |     |
| drv_fixing_2            |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:33  |        4094 |   78 |  81 |
| global_opt              |           |    0.491 |           |        0 |       68.52 |            |              | 0:00:16  |        4094 |      |     |
| area_reclaiming         |     0.000 |    0.491 |         0 |        0 |       68.51 |            |              | 0:00:17  |        4122 |      |     |
| incremental_replacement |           |          |           |          |             |       3.15 |         3.15 | 0:04:52  |        4388 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:08:05   1450s] Ending "collect_metrics" (total cpu=0:00:00.7, real=0:00:05.0, peak res=1608.7M, current mem=1608.7M)

[06/22 22:08:05   1450s] End: Collecting metrics
[06/22 22:08:05   1450s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:07:43.4/0:04:52.9 (1.6), totSession cpu/real = 0:24:13.6/0:24:04.4 (1.0), mem = 4387.5M
[06/22 22:08:05   1450s] 
[06/22 22:08:05   1450s] =============================================================================================
[06/22 22:08:05   1450s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.14-s088_1
[06/22 22:08:05   1450s] =============================================================================================
[06/22 22:08:05   1450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:08:05   1450s] ---------------------------------------------------------------------------------------------
[06/22 22:08:05   1450s] [ MetricReport           ]      1   0:00:05.9  (   2.0 % )     0:00:05.9 /  0:00:00.7    0.1
[06/22 22:08:05   1450s] [ RefinePlace            ]      1   0:00:09.5  (   3.2 % )     0:00:09.5 /  0:00:13.7    1.4
[06/22 22:08:05   1450s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.7
[06/22 22:08:05   1450s] [ ExtractRC              ]      1   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.7    0.9
[06/22 22:08:05   1450s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   0.2 % )     0:00:28.8 /  0:00:50.8    1.8
[06/22 22:08:05   1450s] [ FullDelayCalc          ]      1   0:00:22.5  (   7.7 % )     0:00:22.5 /  0:00:40.5    1.8
[06/22 22:08:05   1450s] [ TimingUpdate           ]      3   0:00:10.1  (   3.5 % )     0:00:10.1 /  0:00:17.1    1.7
[06/22 22:08:05   1450s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    1.0
[06/22 22:08:05   1450s] [ MISC                   ]          0:04:03.2  (  83.0 % )     0:04:03.2 /  0:06:30.0    1.6
[06/22 22:08:05   1450s] ---------------------------------------------------------------------------------------------
[06/22 22:08:05   1450s]  IncrReplace #1 TOTAL               0:04:52.9  ( 100.0 % )     0:04:52.9 /  0:07:43.4    1.6
[06/22 22:08:05   1450s] ---------------------------------------------------------------------------------------------
[06/22 22:08:08   1452s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:08:08   1452s] Deleting Lib Analyzer.
[06/22 22:08:08   1452s] Begin: GigaOpt DRV Optimization
[06/22 22:08:08   1452s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[06/22 22:08:08   1452s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 2 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/22 22:08:08   1452s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:24:16.0/0:24:06.9 (1.0), mem = 4411.5M
[06/22 22:08:23   1467s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:08:23   1467s] Info: 71 io nets excluded
[06/22 22:08:24   1467s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:08:24   1467s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:08:24   1467s] *Info: 338 ununiquified hinsts
[06/22 22:08:24   1468s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:08:24   1468s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.7
[06/22 22:08:24   1468s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:08:24   1468s] 
[06/22 22:08:24   1468s] Creating Lib Analyzer ...
[06/22 22:08:24   1468s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:08:24   1468s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:08:24   1468s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:08:24   1468s] 
[06/22 22:08:24   1468s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:08:26   1470s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:24:33 mem=4411.5M
[06/22 22:08:26   1470s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:24:33 mem=4411.5M
[06/22 22:08:26   1470s] Creating Lib Analyzer, finished. 
[06/22 22:08:27   1470s] 
[06/22 22:08:27   1470s] Active Setup views: WORST_CASE 
[06/22 22:08:27   1470s] Cell fpga_top LLGs are deleted
[06/22 22:08:27   1470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:27   1470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:27   1470s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4411.5M, EPOCH TIME: 1750644507.160264
[06/22 22:08:27   1470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:27   1470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:27   1470s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4411.5M, EPOCH TIME: 1750644507.163092
[06/22 22:08:27   1470s] Max number of tech site patterns supported in site array is 256.
[06/22 22:08:27   1470s] Core basic site is CoreSite
[06/22 22:08:27   1470s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 22:08:27   1470s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 22:08:27   1470s] Fast DP-INIT is on for default
[06/22 22:08:27   1470s] Atter site array init, number of instance map data is 0.
[06/22 22:08:27   1470s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.043, REAL:0.083, MEM:4411.5M, EPOCH TIME: 1750644507.246129
[06/22 22:08:27   1470s] 
[06/22 22:08:27   1470s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:08:27   1470s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:08:27   1470s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.074, REAL:0.116, MEM:4411.5M, EPOCH TIME: 1750644507.276681
[06/22 22:08:27   1470s] 
[06/22 22:08:27   1470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:27   1470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:27   1470s] [oiPhyDebug] optDemand 2101045708800.00, spDemand 747445708800.00.
[06/22 22:08:27   1470s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50305
[06/22 22:08:27   1470s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/22 22:08:27   1470s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:24:34 mem=4411.5M
[06/22 22:08:27   1470s] OPERPROF: Starting DPlace-Init at level 1, MEM:4411.5M, EPOCH TIME: 1750644507.343937
[06/22 22:08:27   1470s] Processing tracks to init pin-track alignment.
[06/22 22:08:27   1470s] z: 1, totalTracks: 1
[06/22 22:08:27   1470s] z: 3, totalTracks: 1
[06/22 22:08:27   1470s] z: 5, totalTracks: 1
[06/22 22:08:27   1470s] z: 7, totalTracks: 1
[06/22 22:08:27   1470s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:08:27   1470s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4411.5M, EPOCH TIME: 1750644507.441442
[06/22 22:08:27   1470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:27   1470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:27   1470s] 
[06/22 22:08:27   1470s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:08:27   1470s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:08:27   1470s] OPERPROF:     Starting CMU at level 3, MEM:4411.5M, EPOCH TIME: 1750644507.478857
[06/22 22:08:27   1470s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.006, MEM:4411.5M, EPOCH TIME: 1750644507.484474
[06/22 22:08:27   1470s] 
[06/22 22:08:27   1470s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:08:27   1470s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.058, REAL:0.056, MEM:4411.5M, EPOCH TIME: 1750644507.497905
[06/22 22:08:27   1470s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4411.5M, EPOCH TIME: 1750644507.498180
[06/22 22:08:27   1470s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4411.5M, EPOCH TIME: 1750644507.498493
[06/22 22:08:27   1470s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4411.5MB).
[06/22 22:08:27   1470s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.164, REAL:0.175, MEM:4411.5M, EPOCH TIME: 1750644507.518471
[06/22 22:08:27   1470s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:08:27   1471s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50305
[06/22 22:08:27   1471s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:24:34 mem=4411.5M
[06/22 22:08:27   1471s] ### Creating RouteCongInterface, started
[06/22 22:08:28   1471s] 
[06/22 22:08:28   1471s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/22 22:08:28   1471s] 
[06/22 22:08:28   1471s] #optDebug: {0, 1.000}
[06/22 22:08:28   1471s] ### Creating RouteCongInterface, finished
[06/22 22:08:28   1471s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:08:28   1471s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:08:28   1471s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:08:28   1471s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:08:28   1471s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:08:28   1471s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:08:28   1471s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:08:28   1471s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:08:29   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:08:29   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:08:29   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:08:29   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:08:29   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:08:29   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:08:29   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:08:29   1473s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:08:29   1473s] AoF 5883.6330um
[06/22 22:08:29   1473s] [GPS-DRV] Optimizer inputs ============================= 
[06/22 22:08:29   1473s] [GPS-DRV] drvFixingStage: Small Scale
[06/22 22:08:29   1473s] [GPS-DRV] costLowerBound: 0.1
[06/22 22:08:29   1473s] [GPS-DRV] setupTNSCost  : 3
[06/22 22:08:29   1473s] [GPS-DRV] maxIter       : 3
[06/22 22:08:29   1473s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/22 22:08:29   1473s] [GPS-DRV] Optimizer parameters ============================= 
[06/22 22:08:29   1473s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/22 22:08:29   1473s] [GPS-DRV] maxDensity (design): 0.95
[06/22 22:08:29   1473s] [GPS-DRV] maxLocalDensity: 1.2
[06/22 22:08:29   1473s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/22 22:08:29   1473s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[06/22 22:08:29   1473s] [GPS-DRV] isCPECostingOn: false
[06/22 22:08:29   1473s] [GPS-DRV] All active and enabled setup views
[06/22 22:08:29   1473s] [GPS-DRV]     WORST_CASE
[06/22 22:08:29   1473s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:08:29   1473s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:08:29   1473s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/22 22:08:29   1473s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[06/22 22:08:29   1473s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/22 22:08:29   1473s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4411.5M, EPOCH TIME: 1750644509.518353
[06/22 22:08:29   1473s] Found 0 hard placement blockage before merging.
[06/22 22:08:29   1473s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4411.5M, EPOCH TIME: 1750644509.519612
[06/22 22:08:29   1473s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[06/22 22:08:29   1473s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/22 22:08:30   1474s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:08:30   1474s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/22 22:08:30   1474s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:08:30   1474s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/22 22:08:30   1474s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:08:30   1474s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:08:30   1475s] Dumping Information for Job ...
[06/22 22:08:30   1475s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:08:30   1475s] Info: violation cost 83.766083 (cap = 78.345123, tran = 5.420959, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:08:30   1475s] |    74|    74|    -0.43|    81|    81|    -0.31|  1076|  1076|     0|     0|     0.36|     0.00|       0|       0|       0| 68.51%|          |         |
[06/22 22:08:39   1487s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:08:39   1488s] Dumping Information for Job ...
[06/22 22:08:39   1488s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:08:39   1488s] Info: violation cost 73.479424 (cap = 71.187279, tran = 2.292138, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:08:39   1488s] |    47|    47|    -0.21|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.36|     0.00|      61|       0|       0| 68.55%| 0:00:09.0|  4474.6M|
[06/22 22:08:43   1494s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:08:43   1494s] Dumping Information for Job ...
[06/22 22:08:43   1494s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:08:43   1494s] Info: violation cost 72.711876 (cap = 70.699005, tran = 2.012862, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:08:43   1494s] |    44|    44|    -0.21|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.36|     0.00|       8|       0|       0| 68.56%| 0:00:04.0|  4474.6M|
[06/22 22:08:46   1499s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:08:46   1499s] Dumping Information for Job ...
[06/22 22:08:46   1499s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:08:46   1499s] Info: violation cost 72.711876 (cap = 70.699005, tran = 2.012862, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:08:46   1500s] |    44|    44|    -0.21|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.36|     0.00|       0|       0|       0| 68.56%| 0:00:03.0|  4474.6M|
[06/22 22:08:46   1500s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] ###############################################################################
[06/22 22:08:46   1500s] #
[06/22 22:08:46   1500s] #  Large fanout net report:  
[06/22 22:08:46   1500s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/22 22:08:46   1500s] #     - current density: 68.56
[06/22 22:08:46   1500s] #
[06/22 22:08:46   1500s] #  List of high fanout nets:
[06/22 22:08:46   1500s] #        Net(1):  pReset[0]: (fanouts = 5317)
[06/22 22:08:46   1500s] #                   - multi-driver net with 2 drivers
[06/22 22:08:46   1500s] #                   - Ignored for optimization
[06/22 22:08:46   1500s] #        Net(2):  set[0]: (fanouts = 80)
[06/22 22:08:46   1500s] #                   - multi-driver net with 2 drivers
[06/22 22:08:46   1500s] #                   - Ignored for optimization
[06/22 22:08:46   1500s] #        Net(3):  reset[0]: (fanouts = 80)
[06/22 22:08:46   1500s] #                   - multi-driver net with 2 drivers
[06/22 22:08:46   1500s] #                   - Ignored for optimization
[06/22 22:08:46   1500s] #
[06/22 22:08:46   1500s] ###############################################################################
[06/22 22:08:46   1500s] Bottom Preferred Layer:
[06/22 22:08:46   1500s]     None
[06/22 22:08:46   1500s] Via Pillar Rule:
[06/22 22:08:46   1500s]     None
[06/22 22:08:46   1500s] Finished writing unified metrics of routing constraints.
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] =======================================================================
[06/22 22:08:46   1500s]                 Reasons for remaining drv violations
[06/22 22:08:46   1500s] =======================================================================
[06/22 22:08:46   1500s] *info: Total 84 net(s) have violations which can't be fixed by DRV optimization.
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] MultiBuffering failure reasons
[06/22 22:08:46   1500s] ------------------------------------------------
[06/22 22:08:46   1500s] *info:     3 net(s): Could not be fixed because the gain is not enough.
[06/22 22:08:46   1500s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:08:46   1500s] *info:    77 net(s): Could not be fixed because term is inside don't touch hierarchy.
[06/22 22:08:46   1500s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] SingleBuffering failure reasons
[06/22 22:08:46   1500s] ------------------------------------------------
[06/22 22:08:46   1500s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:08:46   1500s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] Resizing failure reasons
[06/22 22:08:46   1500s] ------------------------------------------------
[06/22 22:08:46   1500s] *info:    81 net(s): Could not be fixed because instance couldn't be resized.
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] *** Finish DRV Fixing (cpu=0:00:26.8 real=0:00:17.0 mem=4474.6M) ***
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:08:46   1500s] Total-nets :: 50184, Stn-nets :: 112, ratio :: 0.223179 %, Total-len 1.38086e+06, Stn-len 43041.7
[06/22 22:08:46   1500s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50374
[06/22 22:08:46   1500s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4458.6M, EPOCH TIME: 1750644526.715844
[06/22 22:08:46   1500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50290).
[06/22 22:08:46   1500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:46   1500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:46   1500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:46   1500s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.181, REAL:0.115, MEM:4458.6M, EPOCH TIME: 1750644526.831100
[06/22 22:08:46   1500s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.7
[06/22 22:08:46   1500s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:47.6/0:00:38.3 (1.2), totSession cpu/real = 0:25:03.6/0:24:45.3 (1.0), mem = 4458.6M
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] =============================================================================================
[06/22 22:08:46   1500s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              23.14-s088_1
[06/22 22:08:46   1500s] =============================================================================================
[06/22 22:08:46   1500s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:08:46   1500s] ---------------------------------------------------------------------------------------------
[06/22 22:08:46   1500s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.0
[06/22 22:08:46   1500s] [ LibAnalyzerInit        ]      1   0:00:02.2  (   5.8 % )     0:00:02.2 /  0:00:02.1    1.0
[06/22 22:08:46   1500s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:08:46   1500s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   1.1 % )     0:00:00.6 /  0:00:00.8    1.3
[06/22 22:08:46   1500s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.4    1.2
[06/22 22:08:46   1500s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:08:46   1500s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:08:46   1500s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:16.3 /  0:00:25.9    1.6
[06/22 22:08:46   1500s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:15.2 /  0:00:24.1    1.6
[06/22 22:08:46   1500s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:08:46   1500s] [ OptEval                ]      3   0:00:09.1  (  23.7 % )     0:00:09.1 /  0:00:16.9    1.9
[06/22 22:08:46   1500s] [ OptCommit              ]      3   0:00:01.3  (   3.4 % )     0:00:01.3 /  0:00:00.5    0.4
[06/22 22:08:46   1500s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   0.2 % )     0:00:02.6 /  0:00:04.6    1.8
[06/22 22:08:46   1500s] [ IncrDelayCalc          ]      8   0:00:02.5  (   6.5 % )     0:00:02.5 /  0:00:04.5    1.8
[06/22 22:08:46   1500s] [ DrvFindVioNets         ]      4   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:01.2    1.8
[06/22 22:08:46   1500s] [ DrvComputeSummary      ]      4   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.5    1.3
[06/22 22:08:46   1500s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:08:46   1500s] [ IncrTimingUpdate       ]      3   0:00:02.3  (   6.0 % )     0:00:02.3 /  0:00:02.2    0.9
[06/22 22:08:46   1500s] [ MISC                   ]          0:00:18.4  (  47.9 % )     0:00:18.4 /  0:00:17.9    1.0
[06/22 22:08:46   1500s] ---------------------------------------------------------------------------------------------
[06/22 22:08:46   1500s]  DrvOpt #4 TOTAL                    0:00:38.3  ( 100.0 % )     0:00:38.3 /  0:00:47.6    1.2
[06/22 22:08:46   1500s] ---------------------------------------------------------------------------------------------
[06/22 22:08:46   1500s] End: GigaOpt DRV Optimization
[06/22 22:08:46   1500s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/22 22:08:46   1500s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4458.6M, EPOCH TIME: 1750644526.906004
[06/22 22:08:46   1500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:46   1500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:46   1500s] 
[06/22 22:08:46   1500s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:08:46   1500s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:08:46   1500s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.064, REAL:0.064, MEM:4458.6M, EPOCH TIME: 1750644526.969622
[06/22 22:08:46   1500s] 
[06/22 22:08:47   1500s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:47   1500s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:08:47   1501s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:08:48   1502s] 
OptSummary:

------------------------------------------------------------------
     Summary (cpu=0.79min real=0.63min mem=4458.6M)
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5485   |   N/A   |  5485   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     80 (80)      |   -0.188   |     80 (80)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    276 (276)     |    -54     |   1076 (1076)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.560%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/22 22:08:48   1502s] **optDesign ... cpu = 0:12:08, real = 0:09:50, mem = 1621.9M, totSessionCpu=0:25:06 **
[06/22 22:08:48   1502s] Begin: Collecting metrics
[06/22 22:08:49   1503s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.52 |            |              | 0:00:49  |        4006 |    2 |  80 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:19  |        4094 |      |     |
| drv_fixing              |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:20  |        4094 |      |     |
| drv_fixing_2            |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:33  |        4094 |   78 |  81 |
| global_opt              |           |    0.491 |           |        0 |       68.52 |            |              | 0:00:16  |        4094 |      |     |
| area_reclaiming         |     0.000 |    0.491 |         0 |        0 |       68.51 |            |              | 0:00:17  |        4122 |      |     |
| incremental_replacement |           |          |           |          |             |       3.15 |         3.15 | 0:04:52  |        4388 |      |     |
| drv_fixing_3            |     0.356 |    0.000 |         0 |        0 |       68.56 |            |              | 0:00:40  |        4459 |    0 |  80 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:08:49   1503s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1621.9M, current mem=1621.9M)

[06/22 22:08:49   1503s] End: Collecting metrics
[06/22 22:08:49   1503s] *** Timing Is met
[06/22 22:08:49   1503s] *** Check timing (0:00:00.0)
[06/22 22:08:57   1514s] *** Timing Is met
[06/22 22:08:57   1514s] *** Check timing (0:00:00.0)
[06/22 22:08:58   1514s] *** Timing Is met
[06/22 22:08:58   1514s] *** Check timing (0:00:00.0)
[06/22 22:08:58   1514s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/22 22:09:08   1524s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:09:08   1524s] Info: 71 io nets excluded
[06/22 22:09:08   1524s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:09:08   1524s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:09:08   1524s] *Info: 338 ununiquified hinsts
[06/22 22:09:09   1524s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:09:09   1524s] ### Creating LA Mngr. totSessionCpu=0:25:28 mem=4458.6M
[06/22 22:09:09   1524s] ### Creating LA Mngr, finished. totSessionCpu=0:25:28 mem=4458.6M
[06/22 22:09:09   1524s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/22 22:09:09   1524s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4458.6M, EPOCH TIME: 1750644549.127176
[06/22 22:09:09   1524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:09   1524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:09   1524s] 
[06/22 22:09:09   1524s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:09:09   1524s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:09:09   1524s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.073, REAL:0.075, MEM:4458.6M, EPOCH TIME: 1750644549.201951
[06/22 22:09:09   1524s] 
[06/22 22:09:09   1524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:09   1524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:09   1524s] [oiPhyDebug] optDemand 2101548297600.00, spDemand 747948297600.00.
[06/22 22:09:09   1524s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50374
[06/22 22:09:09   1524s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:09:09   1524s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:25:28 mem=4458.6M
[06/22 22:09:09   1524s] OPERPROF: Starting DPlace-Init at level 1, MEM:4458.6M, EPOCH TIME: 1750644549.258624
[06/22 22:09:09   1524s] Processing tracks to init pin-track alignment.
[06/22 22:09:09   1524s] z: 1, totalTracks: 1
[06/22 22:09:09   1524s] z: 3, totalTracks: 1
[06/22 22:09:09   1524s] z: 5, totalTracks: 1
[06/22 22:09:09   1524s] z: 7, totalTracks: 1
[06/22 22:09:09   1524s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:09:09   1524s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4458.6M, EPOCH TIME: 1750644549.328971
[06/22 22:09:09   1524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:09   1524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:09   1525s] 
[06/22 22:09:09   1525s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:09:09   1525s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:09:09   1525s] OPERPROF:     Starting CMU at level 3, MEM:4458.6M, EPOCH TIME: 1750644549.363480
[06/22 22:09:09   1525s] OPERPROF:     Finished CMU at level 3, CPU:0.009, REAL:0.009, MEM:4458.6M, EPOCH TIME: 1750644549.372848
[06/22 22:09:09   1525s] 
[06/22 22:09:09   1525s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:09:09   1525s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.057, REAL:0.056, MEM:4458.6M, EPOCH TIME: 1750644549.384832
[06/22 22:09:09   1525s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4458.6M, EPOCH TIME: 1750644549.385001
[06/22 22:09:09   1525s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4458.6M, EPOCH TIME: 1750644549.385239
[06/22 22:09:09   1525s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4458.6MB).
[06/22 22:09:09   1525s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.146, REAL:0.147, MEM:4458.6M, EPOCH TIME: 1750644549.405279
[06/22 22:09:09   1525s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:09:09   1525s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50374
[06/22 22:09:09   1525s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:25:29 mem=4474.6M
[06/22 22:09:09   1525s] Begin: Area Reclaim Optimization
[06/22 22:09:09   1525s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:28.6/0:25:08.2 (1.0), mem = 4474.6M
[06/22 22:09:09   1525s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.8
[06/22 22:09:09   1525s] 
[06/22 22:09:09   1525s] Active Setup views: WORST_CASE 
[06/22 22:09:09   1525s] [LDM::Info] TotalInstCnt at InitDesignMc2: 50374
[06/22 22:09:09   1525s] ### Creating RouteCongInterface, started
[06/22 22:09:10   1526s] 
[06/22 22:09:10   1526s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.9500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:09:10   1526s] 
[06/22 22:09:10   1526s] #optDebug: {0, 1.000}
[06/22 22:09:10   1526s] ### Creating RouteCongInterface, finished
[06/22 22:09:10   1526s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:09:10   1526s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:09:10   1526s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:09:10   1526s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:09:10   1526s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:09:10   1526s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:09:10   1526s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:09:10   1526s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:09:10   1526s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4474.6M, EPOCH TIME: 1750644550.212092
[06/22 22:09:10   1526s] Found 0 hard placement blockage before merging.
[06/22 22:09:10   1526s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4474.6M, EPOCH TIME: 1750644550.213301
[06/22 22:09:10   1526s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.56
[06/22 22:09:10   1526s] +---------+---------+--------+--------+------------+--------+
[06/22 22:09:10   1526s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/22 22:09:10   1526s] +---------+---------+--------+--------+------------+--------+
[06/22 22:09:10   1526s] |   68.56%|        -|   0.000|   0.000|   0:00:00.0| 4474.6M|
[06/22 22:09:10   1526s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/22 22:09:11   1526s] |   68.56%|        0|   0.000|   0.000|   0:00:01.0| 4474.6M|
[06/22 22:09:12   1527s] |   68.56%|        7|   0.000|   0.000|   0:00:01.0| 4474.6M|
[06/22 22:09:12   1528s] |   68.56%|        1|   0.000|   0.000|   0:00:00.0| 4474.6M|
[06/22 22:09:12   1528s] |   68.56%|        0|   0.000|   0.000|   0:00:00.0| 4474.6M|
[06/22 22:09:12   1528s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/22 22:09:12   1528s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[06/22 22:09:13   1528s] |   68.56%|        0|   0.000|   0.000|   0:00:01.0| 4474.6M|
[06/22 22:09:13   1529s] +---------+---------+--------+--------+------------+--------+
[06/22 22:09:13   1529s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.56
[06/22 22:09:13   1529s] 
[06/22 22:09:13   1529s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 0 Resize = 1 **
[06/22 22:09:13   1529s] --------------------------------------------------------------
[06/22 22:09:13   1529s] |                                   | Total     | Sequential |
[06/22 22:09:13   1529s] --------------------------------------------------------------
[06/22 22:09:13   1529s] | Num insts resized                 |       1  |       0    |
[06/22 22:09:13   1529s] | Num insts undone                  |       0  |       0    |
[06/22 22:09:13   1529s] | Num insts Downsized               |       1  |       0    |
[06/22 22:09:13   1529s] | Num insts Samesized               |       0  |       0    |
[06/22 22:09:13   1529s] | Num insts Upsized                 |       0  |       0    |
[06/22 22:09:13   1529s] | Num multiple commits+uncommits    |       0  |       -    |
[06/22 22:09:13   1529s] --------------------------------------------------------------
[06/22 22:09:13   1529s] Bottom Preferred Layer:
[06/22 22:09:13   1529s]     None
[06/22 22:09:13   1529s] Via Pillar Rule:
[06/22 22:09:13   1529s]     None
[06/22 22:09:13   1529s] Finished writing unified metrics of routing constraints.
[06/22 22:09:13   1529s] 
[06/22 22:09:13   1529s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/22 22:09:13   1529s] End: Core Area Reclaim Optimization (cpu = 0:00:03.6) (real = 0:00:04.0) **
[06/22 22:09:13   1529s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4490.6M, EPOCH TIME: 1750644553.498333
[06/22 22:09:13   1529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:09:13   1529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:13   1529s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:13   1529s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:13   1529s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.183, REAL:0.117, MEM:4490.6M, EPOCH TIME: 1750644553.615207
[06/22 22:09:14   1529s] *** Finished re-routing un-routed nets (4490.6M) ***
[06/22 22:09:14   1529s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
[06/22 22:09:14   1529s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[47].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[46].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[45].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[44].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[43].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[42].
[06/22 22:09:14   1530s] OPERPROF: Starting DPlace-Init at level 1, MEM:4490.6M, EPOCH TIME: 1750644554.671622
[06/22 22:09:14   1530s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4490.6M, EPOCH TIME: 1750644554.724298
[06/22 22:09:14   1530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:14   1530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:14   1530s] 
[06/22 22:09:14   1530s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:09:14   1530s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:09:14   1530s] OPERPROF:     Starting CMU at level 3, MEM:4490.6M, EPOCH TIME: 1750644554.757131
[06/22 22:09:14   1530s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:4490.6M, EPOCH TIME: 1750644554.763586
[06/22 22:09:14   1530s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.051, REAL:0.050, MEM:4490.6M, EPOCH TIME: 1750644554.774554
[06/22 22:09:14   1530s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4490.6M, EPOCH TIME: 1750644554.774788
[06/22 22:09:14   1530s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4490.6M, EPOCH TIME: 1750644554.775122
[06/22 22:09:14   1530s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4490.6M, EPOCH TIME: 1750644554.794678
[06/22 22:09:14   1530s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:4490.6M, EPOCH TIME: 1750644554.796026
[06/22 22:09:14   1530s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.124, REAL:0.125, MEM:4490.6M, EPOCH TIME: 1750644554.796572
[06/22 22:09:14   1530s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:09:15   1530s] 
[06/22 22:09:15   1530s] *** Finish Physical Update (cpu=0:00:01.6 real=0:00:02.0 mem=4490.6M) ***
[06/22 22:09:15   1530s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:09:15   1530s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 50367
[06/22 22:09:15   1530s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.8
[06/22 22:09:15   1530s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:05.2/0:00:05.4 (1.0), totSession cpu/real = 0:25:33.8/0:25:13.6 (1.0), mem = 4490.6M
[06/22 22:09:15   1530s] 
[06/22 22:09:15   1530s] =============================================================================================
[06/22 22:09:15   1530s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.14-s088_1
[06/22 22:09:15   1530s] =============================================================================================
[06/22 22:09:15   1530s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:09:15   1530s] ---------------------------------------------------------------------------------------------
[06/22 22:09:15   1530s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.1
[06/22 22:09:15   1530s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:09:15   1530s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   4.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:09:15   1530s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:09:15   1530s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:09:15   1530s] [ OptimizationStep       ]      1   0:00:01.7  (  31.9 % )     0:00:02.8 /  0:00:02.7    1.0
[06/22 22:09:15   1530s] [ OptSingleIteration     ]      5   0:00:00.3  (   4.9 % )     0:00:01.1 /  0:00:01.1    1.0
[06/22 22:09:15   1530s] [ OptGetWeight           ]     58   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[06/22 22:09:15   1530s] [ OptEval                ]     58   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.7    1.8
[06/22 22:09:15   1530s] [ OptCommit              ]     58   0:00:00.4  (   6.7 % )     0:00:00.4 /  0:00:00.0    0.1
[06/22 22:09:15   1530s] [ PostCommitDelayUpdate  ]     58   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/22 22:09:15   1530s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[06/22 22:09:15   1530s] [ RefinePlace            ]      1   0:00:01.6  (  29.6 % )     0:00:01.7 /  0:00:01.6    1.0
[06/22 22:09:15   1530s] [ TimingUpdate           ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/22 22:09:15   1530s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[06/22 22:09:15   1530s] [ MISC                   ]          0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    0.9
[06/22 22:09:15   1530s] ---------------------------------------------------------------------------------------------
[06/22 22:09:15   1530s]  AreaOpt #2 TOTAL                   0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:05.2    1.0
[06/22 22:09:15   1530s] ---------------------------------------------------------------------------------------------
[06/22 22:09:15   1530s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50367
[06/22 22:09:15   1530s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4458.6M, EPOCH TIME: 1750644555.222865
[06/22 22:09:15   1530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:15   1530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:15   1531s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:15   1531s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:15   1531s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.202, REAL:0.138, MEM:4458.6M, EPOCH TIME: 1750644555.360721
[06/22 22:09:15   1531s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=4458.62M, totSessionCpu=0:25:34).
[06/22 22:09:15   1531s] Begin: Collecting metrics
[06/22 22:09:15   1531s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.52 |            |              | 0:00:49  |        4006 |    2 |  80 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:19  |        4094 |      |     |
| drv_fixing              |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:20  |        4094 |      |     |
| drv_fixing_2            |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:33  |        4094 |   78 |  81 |
| global_opt              |           |    0.491 |           |        0 |       68.52 |            |              | 0:00:16  |        4094 |      |     |
| area_reclaiming         |     0.000 |    0.491 |         0 |        0 |       68.51 |            |              | 0:00:17  |        4122 |      |     |
| incremental_replacement |           |          |           |          |             |       3.15 |         3.15 | 0:04:52  |        4388 |      |     |
| drv_fixing_3            |     0.356 |    0.000 |         0 |        0 |       68.56 |            |              | 0:00:40  |        4459 |    0 |  80 |
| area_reclaiming_2       |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:17  |        4459 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:09:15   1531s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1627.3M, current mem=1621.7M)

[06/22 22:09:15   1531s] End: Collecting metrics
[06/22 22:09:16   1531s] **INFO: Flow update: Design timing is met.
[06/22 22:09:16   1531s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[06/22 22:09:16   1531s]                                            # bool, default=false, private
[06/22 22:09:17   1531s] Begin: GigaOpt postEco DRV Optimization
[06/22 22:09:17   1531s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[06/22 22:09:17   1531s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:25:34.8/0:25:15.7 (1.0), mem = 4458.6M
[06/22 22:09:28   1542s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:09:28   1542s] Info: 71 io nets excluded
[06/22 22:09:28   1542s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:09:28   1542s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:09:28   1542s] *Info: 338 ununiquified hinsts
[06/22 22:09:28   1542s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:09:28   1542s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.9
[06/22 22:09:28   1543s] 
[06/22 22:09:28   1543s] Active Setup views: WORST_CASE 
[06/22 22:09:28   1543s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4458.6M, EPOCH TIME: 1750644568.785924
[06/22 22:09:28   1543s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:28   1543s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:28   1543s] 
[06/22 22:09:28   1543s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:09:28   1543s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:09:28   1543s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.054, REAL:0.053, MEM:4458.6M, EPOCH TIME: 1750644568.838765
[06/22 22:09:28   1543s] 
[06/22 22:09:28   1543s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:28   1543s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:28   1543s] [oiPhyDebug] optDemand 2101495680000.00, spDemand 747895680000.00.
[06/22 22:09:28   1543s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50367
[06/22 22:09:28   1543s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:09:28   1543s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:25:46 mem=4458.6M
[06/22 22:09:28   1543s] OPERPROF: Starting DPlace-Init at level 1, MEM:4458.6M, EPOCH TIME: 1750644568.879449
[06/22 22:09:28   1543s] Processing tracks to init pin-track alignment.
[06/22 22:09:28   1543s] z: 1, totalTracks: 1
[06/22 22:09:28   1543s] z: 3, totalTracks: 1
[06/22 22:09:28   1543s] z: 5, totalTracks: 1
[06/22 22:09:28   1543s] z: 7, totalTracks: 1
[06/22 22:09:28   1543s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:09:28   1543s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4458.6M, EPOCH TIME: 1750644568.957207
[06/22 22:09:28   1543s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:28   1543s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:28   1543s] 
[06/22 22:09:28   1543s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:09:28   1543s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:09:28   1543s] OPERPROF:     Starting CMU at level 3, MEM:4458.6M, EPOCH TIME: 1750644568.992671
[06/22 22:09:28   1543s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:4458.6M, EPOCH TIME: 1750644568.998866
[06/22 22:09:28   1543s] 
[06/22 22:09:28   1543s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:09:29   1543s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.056, REAL:0.057, MEM:4458.6M, EPOCH TIME: 1750644569.013852
[06/22 22:09:29   1543s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4458.6M, EPOCH TIME: 1750644569.017486
[06/22 22:09:29   1543s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.001, REAL:0.001, MEM:4458.6M, EPOCH TIME: 1750644569.018173
[06/22 22:09:29   1543s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4458.6MB).
[06/22 22:09:29   1543s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.151, REAL:0.162, MEM:4458.6M, EPOCH TIME: 1750644569.041399
[06/22 22:09:29   1543s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:09:29   1543s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50367
[06/22 22:09:29   1543s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:25:47 mem=4458.6M
[06/22 22:09:29   1543s] ### Creating RouteCongInterface, started
[06/22 22:09:29   1544s] 
[06/22 22:09:29   1544s] #optDebug:  {2, 1.000, 0.9500} {3, 0.763, 0.9500} {4, 0.527, 0.8749} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/22 22:09:29   1544s] 
[06/22 22:09:29   1544s] #optDebug: {0, 1.000}
[06/22 22:09:29   1544s] ### Creating RouteCongInterface, finished
[06/22 22:09:29   1544s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:09:29   1544s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:09:29   1544s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:09:29   1544s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:09:29   1544s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:09:29   1544s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:09:29   1544s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:09:29   1544s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:09:30   1545s] [GPS-DRV] Optimizer inputs ============================= 
[06/22 22:09:30   1545s] [GPS-DRV] drvFixingStage: Small Scale
[06/22 22:09:30   1545s] [GPS-DRV] costLowerBound: 0.1
[06/22 22:09:30   1545s] [GPS-DRV] setupTNSCost  : 1
[06/22 22:09:30   1545s] [GPS-DRV] maxIter       : 3
[06/22 22:09:30   1545s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/22 22:09:30   1545s] [GPS-DRV] Optimizer parameters ============================= 
[06/22 22:09:30   1545s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/22 22:09:30   1545s] [GPS-DRV] maxDensity (design): 0.95
[06/22 22:09:30   1545s] [GPS-DRV] maxLocalDensity: 0.98
[06/22 22:09:30   1545s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/22 22:09:30   1545s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[06/22 22:09:30   1545s] [GPS-DRV] isCPECostingOn: false
[06/22 22:09:30   1545s] [GPS-DRV] All active and enabled setup views
[06/22 22:09:30   1545s] [GPS-DRV]     WORST_CASE
[06/22 22:09:30   1545s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:09:30   1545s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:09:30   1545s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/22 22:09:30   1545s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[06/22 22:09:30   1545s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/22 22:09:30   1545s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4458.6M, EPOCH TIME: 1750644570.508644
[06/22 22:09:30   1545s] Found 0 hard placement blockage before merging.
[06/22 22:09:30   1545s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.002, MEM:4458.6M, EPOCH TIME: 1750644570.510284
[06/22 22:09:30   1545s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[06/22 22:09:30   1545s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/22 22:09:30   1546s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:09:30   1546s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/22 22:09:30   1546s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:09:30   1546s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/22 22:09:30   1546s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:09:30   1546s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:09:31   1546s] Dumping Information for Job ...
[06/22 22:09:31   1546s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:09:31   1546s] Info: violation cost 72.710632 (cap = 70.697762, tran = 2.012862, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:09:31   1546s] |    44|    44|    -0.21|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.36|     0.00|       0|       0|       0| 68.56%|          |         |
[06/22 22:09:34   1552s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:09:34   1552s] Dumping Information for Job ...
[06/22 22:09:34   1552s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:09:34   1552s] Info: violation cost 72.710632 (cap = 70.697762, tran = 2.012862, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:09:34   1552s] |    44|    44|    -0.21|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.36|     0.00|       0|       0|       0| 68.56%| 0:00:03.0|  4474.6M|
[06/22 22:09:34   1552s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] ###############################################################################
[06/22 22:09:34   1552s] #
[06/22 22:09:34   1552s] #  Large fanout net report:  
[06/22 22:09:34   1552s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/22 22:09:34   1552s] #     - current density: 68.56
[06/22 22:09:34   1552s] #
[06/22 22:09:34   1552s] #  List of high fanout nets:
[06/22 22:09:34   1552s] #        Net(1):  pReset[0]: (fanouts = 5317)
[06/22 22:09:34   1552s] #                   - multi-driver net with 2 drivers
[06/22 22:09:34   1552s] #                   - Ignored for optimization
[06/22 22:09:34   1552s] #        Net(2):  set[0]: (fanouts = 80)
[06/22 22:09:34   1552s] #                   - multi-driver net with 2 drivers
[06/22 22:09:34   1552s] #                   - Ignored for optimization
[06/22 22:09:34   1552s] #        Net(3):  reset[0]: (fanouts = 80)
[06/22 22:09:34   1552s] #                   - multi-driver net with 2 drivers
[06/22 22:09:34   1552s] #                   - Ignored for optimization
[06/22 22:09:34   1552s] #
[06/22 22:09:34   1552s] ###############################################################################
[06/22 22:09:34   1552s] Bottom Preferred Layer:
[06/22 22:09:34   1552s]     None
[06/22 22:09:34   1552s] Via Pillar Rule:
[06/22 22:09:34   1552s]     None
[06/22 22:09:34   1552s] Finished writing unified metrics of routing constraints.
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] =======================================================================
[06/22 22:09:34   1552s]                 Reasons for remaining drv violations
[06/22 22:09:34   1552s] =======================================================================
[06/22 22:09:34   1552s] *info: Total 84 net(s) have violations which can't be fixed by DRV optimization.
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] MultiBuffering failure reasons
[06/22 22:09:34   1552s] ------------------------------------------------
[06/22 22:09:34   1552s] *info:     3 net(s): Could not be fixed because the gain is not enough.
[06/22 22:09:34   1552s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:09:34   1552s] *info:    77 net(s): Could not be fixed because term is inside don't touch hierarchy.
[06/22 22:09:34   1552s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] SingleBuffering failure reasons
[06/22 22:09:34   1552s] ------------------------------------------------
[06/22 22:09:34   1552s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:09:34   1552s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] Resizing failure reasons
[06/22 22:09:34   1552s] ------------------------------------------------
[06/22 22:09:34   1552s] *info:    81 net(s): Could not be fixed because instance couldn't be resized.
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] *** Finish DRV Fixing (cpu=0:00:06.9 real=0:00:04.0 mem=4474.6M) ***
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:09:34   1552s] Total-nets :: 50177, Stn-nets :: 112, ratio :: 0.22321 %, Total-len 1.38367e+06, Stn-len 46726.4
[06/22 22:09:34   1552s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50367
[06/22 22:09:34   1552s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4458.6M, EPOCH TIME: 1750644574.619145
[06/22 22:09:34   1552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:09:34   1552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:34   1552s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:34   1552s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:09:34   1552s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.172, REAL:0.112, MEM:4458.6M, EPOCH TIME: 1750644574.731593
[06/22 22:09:34   1552s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.9
[06/22 22:09:34   1552s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:20.9/0:00:17.5 (1.2), totSession cpu/real = 0:25:55.7/0:25:33.2 (1.0), mem = 4458.6M
[06/22 22:09:34   1552s] 
[06/22 22:09:34   1552s] =============================================================================================
[06/22 22:09:34   1552s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              23.14-s088_1
[06/22 22:09:34   1552s] =============================================================================================
[06/22 22:09:34   1552s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:09:34   1552s] ---------------------------------------------------------------------------------------------
[06/22 22:09:34   1552s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[06/22 22:09:34   1552s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:09:34   1552s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.2 % )     0:00:00.5 /  0:00:00.7    1.3
[06/22 22:09:34   1552s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:09:34   1552s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.3    1.1
[06/22 22:09:34   1552s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:09:34   1552s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:03.5 /  0:00:06.3    1.8
[06/22 22:09:34   1552s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:02.7 /  0:00:05.2    1.9
[06/22 22:09:34   1552s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:09:34   1552s] [ OptEval                ]      1   0:00:02.7  (  15.7 % )     0:00:02.7 /  0:00:05.2    1.9
[06/22 22:09:34   1552s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:09:34   1552s] [ DrvFindVioNets         ]      2   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.9    1.8
[06/22 22:09:34   1552s] [ DrvComputeSummary      ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.3    1.3
[06/22 22:09:34   1552s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.1    0.9
[06/22 22:09:34   1552s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[06/22 22:09:34   1552s] [ MISC                   ]          0:00:12.8  (  73.3 % )     0:00:12.8 /  0:00:13.1    1.0
[06/22 22:09:34   1552s] ---------------------------------------------------------------------------------------------
[06/22 22:09:34   1552s]  DrvOpt #5 TOTAL                    0:00:17.5  ( 100.0 % )     0:00:17.5 /  0:00:20.9    1.2
[06/22 22:09:34   1552s] ---------------------------------------------------------------------------------------------
[06/22 22:09:34   1552s] Begin: Collecting metrics
[06/22 22:09:35   1553s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.52 |            |              | 0:00:49  |        4006 |    2 |  80 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:19  |        4094 |      |     |
| drv_fixing              |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:20  |        4094 |      |     |
| drv_fixing_2            |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:33  |        4094 |   78 |  81 |
| global_opt              |           |    0.491 |           |        0 |       68.52 |            |              | 0:00:16  |        4094 |      |     |
| area_reclaiming         |     0.000 |    0.491 |         0 |        0 |       68.51 |            |              | 0:00:17  |        4122 |      |     |
| incremental_replacement |           |          |           |          |             |       3.15 |         3.15 | 0:04:52  |        4388 |      |     |
| drv_fixing_3            |     0.356 |    0.000 |         0 |        0 |       68.56 |            |              | 0:00:40  |        4459 |    0 |  80 |
| area_reclaiming_2       |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:17  |        4459 |      |     |
| drv_eco_fixing          |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:17  |        4459 |   44 |  81 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:09:35   1553s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1624.3M, current mem=1622.1M)

[06/22 22:09:35   1553s] End: Collecting metrics
[06/22 22:09:35   1553s] End: GigaOpt postEco DRV Optimization
[06/22 22:09:35   1553s] **INFO: Flow update: Design timing is met.
[06/22 22:09:35   1553s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[06/22 22:09:35   1553s] **INFO: Flow update: Design timing is met.
[06/22 22:09:35   1553s] **INFO: Flow update: Design timing is met.
[06/22 22:09:36   1553s] Register exp ratio and priority group on 0 nets on 55825 nets : 
[06/22 22:09:37   1553s] 
[06/22 22:09:37   1553s] Active setup views:
[06/22 22:09:37   1553s]  WORST_CASE
[06/22 22:09:37   1553s]   Dominating endpoints: 0
[06/22 22:09:37   1553s]   Dominating TNS: -0.000
[06/22 22:09:37   1553s] 
[06/22 22:09:43   1564s] Extraction called for design 'fpga_top' of instances=50367 and nets=59031 using extraction engine 'preRoute' .
[06/22 22:09:43   1564s] PreRoute RC Extraction called for design fpga_top.
[06/22 22:09:43   1564s] RC Extraction called in multi-corner(2) mode.
[06/22 22:09:43   1564s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/22 22:09:43   1564s] Type 'man IMPEXT-6197' for more detail.
[06/22 22:09:43   1564s] RCMode: PreRoute
[06/22 22:09:43   1564s]       RC Corner Indexes            0       1   
[06/22 22:09:43   1564s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/22 22:09:43   1564s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/22 22:09:43   1564s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/22 22:09:43   1564s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/22 22:09:43   1564s] Shrink Factor                : 1.00000
[06/22 22:09:43   1564s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/22 22:09:43   1564s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[06/22 22:09:44   1564s] Grid density data update skipped
[06/22 22:09:44   1564s] eee: pegSigSF=1.070000
[06/22 22:09:44   1564s] Initializing multi-corner resistance tables ...
[06/22 22:09:44   1564s] eee: Grid unit RC data computation started
[06/22 22:09:44   1564s] eee: Grid unit RC data computation completed
[06/22 22:09:44   1564s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/22 22:09:44   1564s] eee: l=2 avDens=0.150469 usedTrk=14402.445883 availTrk=95717.003932 sigTrk=14402.445883
[06/22 22:09:44   1564s] eee: l=3 avDens=0.150006 usedTrk=18216.772799 availTrk=121440.007284 sigTrk=18216.772799
[06/22 22:09:44   1564s] eee: l=4 avDens=0.046084 usedTrk=6142.870186 availTrk=133296.485775 sigTrk=6142.870186
[06/22 22:09:44   1564s] eee: l=5 avDens=0.038990 usedTrk=4138.783127 availTrk=106148.862709 sigTrk=4138.783127
[06/22 22:09:44   1564s] eee: l=6 avDens=0.196691 usedTrk=2195.134869 availTrk=11160.323290 sigTrk=2195.134869
[06/22 22:09:44   1564s] eee: l=7 avDens=0.143969 usedTrk=2249.471020 availTrk=15624.726942 sigTrk=2249.471020
[06/22 22:09:44   1564s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:09:44   1564s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/22 22:09:44   1564s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.305090 uaWl=0.000000 uaWlH=0.169600 aWlH=0.000000 lMod=0 pMax=0.827300 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/22 22:09:44   1564s] eee: NetCapCache creation started. (Current Mem: 4433.098M) 
[06/22 22:09:44   1564s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 4433.098M) 
[06/22 22:09:44   1564s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/22 22:09:44   1564s] eee: Metal Layers Info:
[06/22 22:09:44   1564s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:09:44   1564s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/22 22:09:44   1564s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:09:44   1564s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/22 22:09:44   1564s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:09:44   1564s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:09:44   1564s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:09:44   1564s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:09:44   1564s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/22 22:09:44   1564s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/22 22:09:44   1564s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:09:44   1564s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/22 22:09:44   1564s] eee: +-----------------------NDR Info-----------------------+
[06/22 22:09:44   1564s] eee: NDR Count = 0, Fake NDR = 0
[06/22 22:09:44   1564s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 4433.098M)
[06/22 22:09:44   1564s] Skewing Data Summary (End_of_FINAL)
[06/22 22:09:44   1564s] 
[06/22 22:09:44   1564s] Skew summary for view WORST_CASE:
[06/22 22:09:44   1564s] * Accumulated skew : count = 0
[06/22 22:09:44   1564s] *     Internal use : count = 0
[06/22 22:09:44   1564s] 
[06/22 22:09:45   1564s] Starting delay calculation for Setup views
[06/22 22:09:45   1564s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 22:09:45   1564s] #################################################################################
[06/22 22:09:45   1564s] # Design Stage: PreRoute
[06/22 22:09:45   1564s] # Design Name: fpga_top
[06/22 22:09:45   1564s] # Design Mode: 130nm
[06/22 22:09:45   1564s] # Analysis Mode: MMMC Non-OCV 
[06/22 22:09:45   1564s] # Parasitics Mode: No SPEF/RCDB 
[06/22 22:09:45   1564s] # Signoff Settings: SI Off 
[06/22 22:09:45   1564s] #################################################################################
[06/22 22:09:48   1571s] Calculate delays in BcWc mode...
[06/22 22:09:49   1571s] Topological Sorting (REAL = 0:00:01.0, MEM = 4419.1M, InitMEM = 4419.1M)
[06/22 22:09:49   1571s] Start delay calculation (fullDC) (2 T). (MEM=1634.3)
[06/22 22:09:49   1571s] End AAE Lib Interpolated Model. (MEM=1643.757812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 22:10:04   1599s] Total number of fetched objects 56950
[06/22 22:10:04   1600s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/22 22:10:04   1600s] End delay calculation. (MEM=1663.26 CPU=0:00:26.0 REAL=0:00:13.0)
[06/22 22:10:04   1600s] End delay calculation (fullDC). (MEM=1663.26 CPU=0:00:29.0 REAL=0:00:15.0)
[06/22 22:10:04   1600s] *** CDM Built up (cpu=0:00:35.2  real=0:00:19.0  mem= 4398.6M) ***
[06/22 22:10:08   1606s] *** Done Building Timing Graph (cpu=0:00:41.8 real=0:00:23.0 totSessionCpu=0:26:50 mem=4406.6M)
[06/22 22:10:09   1606s] OPTC: user 20.0
[06/22 22:10:09   1607s] Reported timing to dir ./timingReports
[06/22 22:10:09   1607s] **optDesign ... cpu = 0:13:52, real = 0:11:11, mem = 1603.7M, totSessionCpu=0:26:50 **
[06/22 22:10:09   1607s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4406.6M, EPOCH TIME: 1750644609.656809
[06/22 22:10:09   1607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:10:09   1607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:10:09   1607s] 
[06/22 22:10:09   1607s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:10:09   1607s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:10:09   1607s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.054, REAL:0.053, MEM:4406.6M, EPOCH TIME: 1750644609.709796
[06/22 22:10:09   1607s] 
[06/22 22:10:09   1607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:10:09   1607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:10:16   1618s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:10:20   1620s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:10:23   1620s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:10:25   1621s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:10:29   1621s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     80 (80)      |   -0.188   |     80 (80)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    276 (276)     |    -54     |   1076 (1076)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.555%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/22 22:10:29   1621s] Begin: Collecting metrics
[06/22 22:10:29   1621s] **INFO: Starting Blocking QThread with 2 CPU
[06/22 22:10:29   1621s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/22 22:10:29   1621s] Multi-CPU acceleration using 2 CPU(s).
[06/22 22:10:29      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.6M
[06/22 22:10:29      0s] Multithreaded Timing Analysis is initialized with 2 threads
[06/22 22:10:29      0s] 
[06/22 22:10:29      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1669.1M, current mem=1513.2M)
[06/22 22:10:30      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1576.5M, current mem=1519.2M)
[06/22 22:10:30      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:01.0 (0.4), mem = 0.6M
[06/22 22:10:30      0s] 
[06/22 22:10:30      0s] =============================================================================================
[06/22 22:10:30      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.14-s088_1
[06/22 22:10:30      0s] =============================================================================================
[06/22 22:10:30      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:10:30      0s] ---------------------------------------------------------------------------------------------
[06/22 22:10:30      0s] [ MISC                   ]          0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.4    0.4
[06/22 22:10:30      0s] ---------------------------------------------------------------------------------------------
[06/22 22:10:30      0s]  QThreadWorker #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.4    0.4
[06/22 22:10:30      0s] ---------------------------------------------------------------------------------------------

[06/22 22:10:30   1621s]  
_______________________________________________________________________
[06/22 22:10:30   1621s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:10:30   1621s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[06/22 22:10:30   1621s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[06/22 22:10:30   1621s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[06/22 22:10:30   1621s] | initial_summary         |           |    0.000 |           |        0 |       68.52 |            |              | 0:00:49  |        4006 |    2 |  80 |
[06/22 22:10:30   1621s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:19  |        4094 |      |     |
[06/22 22:10:30   1621s] | drv_fixing              |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:20  |        4094 |      |     |
[06/22 22:10:30   1621s] | drv_fixing_2            |     0.000 |    0.491 |         0 |        0 |       68.52 |            |              | 0:00:33  |        4094 |   78 |  81 |
[06/22 22:10:30   1621s] | global_opt              |           |    0.491 |           |        0 |       68.52 |            |              | 0:00:16  |        4094 |      |     |
[06/22 22:10:30   1621s] | area_reclaiming         |     0.000 |    0.491 |         0 |        0 |       68.51 |            |              | 0:00:17  |        4122 |      |     |
[06/22 22:10:30   1621s] | incremental_replacement |           |          |           |          |             |       3.15 |         3.15 | 0:04:52  |        4388 |      |     |
[06/22 22:10:30   1621s] | drv_fixing_3            |     0.356 |    0.000 |         0 |        0 |       68.56 |            |              | 0:00:40  |        4459 |    0 |  80 |
[06/22 22:10:30   1621s] | area_reclaiming_2       |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:17  |        4459 |      |     |
[06/22 22:10:30   1621s] | drv_eco_fixing          |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:17  |        4459 |   44 |  81 |
[06/22 22:10:30   1621s] | final_summary           |           |    0.000 |           |        0 |       68.56 |            |              | 0:00:21  |        4431 |    0 |  80 |
[06/22 22:10:30   1621s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:10:30   1621s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1669.1M, current mem=1610.4M)

[06/22 22:10:30   1621s] End: Collecting metrics
[06/22 22:10:30   1621s] **optDesign ... cpu = 0:14:07, real = 0:11:32, mem = 1610.4M, totSessionCpu=0:27:05 **
[06/22 22:10:31   1621s] *** Finished optDesign ***
[06/22 22:10:31   1622s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/22 22:10:31   1622s] UM:*                                                                   final
[06/22 22:10:31   1622s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/22 22:10:31   1622s] UM:*                                                                   opt_design_prects
[06/22 22:10:43   1622s] Info: final physical memory for 3 CRR processes is 728.42MB.
[06/22 22:10:47   1622s] Info: Summary of CRR changes:
[06/22 22:10:47   1622s]       - Timing transform commits:       0
[06/22 22:10:47   1622s] 
[06/22 22:10:47   1622s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:15:51 real=  0:14:13)
[06/22 22:10:47   1622s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:17.4 real=0:00:19.1)
[06/22 22:10:47   1622s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:15.8 real=0:00:16.4)
[06/22 22:10:47   1622s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:32.4 real=0:00:33.4)
[06/22 22:10:47   1622s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:06:52 real=  0:04:18)
[06/22 22:10:47   1622s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:21.3 real=0:00:19.0)
[06/22 22:10:48   1622s] Deleting Lib Analyzer.
[06/22 22:10:48   1622s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/22 22:10:48   1622s] clean pInstBBox. size 0
[06/22 22:10:48   1622s] Cell fpga_top LLGs are deleted
[06/22 22:10:48   1622s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:10:48   1622s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:10:48   1622s] Info: pop threads available for lower-level modules during optimization.
[06/22 22:10:48   1622s] 
[06/22 22:10:48   1622s] TimeStamp Deleting Cell Server Begin ...
[06/22 22:10:48   1622s] 
[06/22 22:10:48   1622s] TimeStamp Deleting Cell Server End ...
[06/22 22:10:49   1622s] Disable CTE adjustment.
[06/22 22:10:49   1622s] Disable Layer aware incrSKP.
[06/22 22:10:49   1622s] #optDebug: fT-D <X 1 0 0 0>
[06/22 22:10:49   1622s] VSMManager cleared!
[06/22 22:10:49   1622s] **place_opt_design ... cpu = 0:14:08, real = 0:11:52, mem = 4430.6M **
[06/22 22:10:49   1622s] *** Finished GigaPlace ***
[06/22 22:10:49   1622s] 
[06/22 22:10:49   1622s] *** Summary of all messages that are not suppressed in this session:
[06/22 22:10:49   1622s] Severity  ID               Count  Summary                                  
[06/22 22:10:49   1622s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[06/22 22:10:49   1622s] WARNING   IMPECO-560         940  The netlist is not unique, because the m...
[06/22 22:10:49   1622s] ERROR     IMPESI-2221         62  No driver %s is found in the delay stage...
[06/22 22:10:49   1622s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[06/22 22:10:49   1622s] WARNING   IMPOPT-3115         10  Netlist is not uniquified, optimization ...
[06/22 22:10:49   1622s] WARNING   IMPOPT-3213          9  The netlist contains multi-instanciated ...
[06/22 22:10:49   1622s] WARNING   IMPOPT-7330         11  Net %s has fanout exceed delaycal_use_de...
[06/22 22:10:49   1622s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[06/22 22:10:49   1622s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[06/22 22:10:49   1622s] WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
[06/22 22:10:49   1622s] *** Message Summary: 996 warning(s), 62 error(s)
[06/22 22:10:49   1622s] 
[06/22 22:10:49   1622s] *** place_opt_design #1 [finish] () : cpu/real = 0:14:08.5/0:11:53.5 (1.2), totSession cpu/real = 0:27:05.9/0:26:48.0 (1.0), mem = 4430.6M
[06/22 22:10:49   1622s] 
[06/22 22:10:49   1622s] =============================================================================================
[06/22 22:10:49   1622s]  Final TAT Report : place_opt_design #1                                         23.14-s088_1
[06/22 22:10:49   1622s] =============================================================================================
[06/22 22:10:49   1622s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:10:49   1622s] ---------------------------------------------------------------------------------------------
[06/22 22:10:49   1622s] [ InitOpt                ]      1   0:01:16.8  (  10.8 % )     0:02:15.7 /  0:01:31.6    0.7
[06/22 22:10:49   1622s] [ GlobalOpt              ]      1   0:00:03.9  (   0.5 % )     0:00:03.9 /  0:00:04.0    1.0
[06/22 22:10:49   1622s] [ DrvOpt                 ]      5   0:01:48.5  (  15.2 % )     0:01:48.5 /  0:02:03.5    1.1
[06/22 22:10:49   1622s] [ SimplifyNetlist        ]      1   0:00:18.8  (   2.6 % )     0:00:18.8 /  0:00:17.2    0.9
[06/22 22:10:49   1622s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[06/22 22:10:49   1622s] [ AreaOpt                ]      2   0:00:09.4  (   1.3 % )     0:00:11.1 /  0:00:10.2    0.9
[06/22 22:10:49   1622s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:10:49   1622s] [ ViewPruning            ]     10   0:00:02.1  (   0.3 % )     0:00:09.4 /  0:00:14.1    1.5
[06/22 22:10:49   1622s] [ OptSummaryReport       ]      3   0:00:00.8  (   0.1 % )     0:01:09.7 /  0:01:32.0    1.3
[06/22 22:10:49   1622s] [ MetricReport           ]     11   0:00:11.7  (   1.6 % )     0:00:11.7 /  0:00:03.4    0.3
[06/22 22:10:49   1622s] [ DrvReport              ]      3   0:00:15.5  (   2.2 % )     0:00:15.5 /  0:00:06.8    0.4
[06/22 22:10:49   1622s] [ SlackTraversorInit     ]      7   0:00:01.1  (   0.2 % )     0:00:03.4 /  0:00:03.5    1.0
[06/22 22:10:49   1622s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:10:49   1622s] [ PlacerInterfaceInit    ]      2   0:00:00.8  (   0.1 % )     0:00:01.1 /  0:00:01.4    1.3
[06/22 22:10:49   1622s] [ ReportCapViolation     ]      2   0:00:01.3  (   0.2 % )     0:00:01.3 /  0:00:01.6    1.2
[06/22 22:10:49   1622s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:10:49   1622s] [ IncrReplace            ]      1   0:04:03.5  (  34.1 % )     0:04:52.9 /  0:07:43.4    1.6
[06/22 22:10:49   1622s] [ RefinePlace            ]      2   0:00:11.1  (   1.6 % )     0:00:11.2 /  0:00:15.3    1.4
[06/22 22:10:49   1622s] [ DetailPlaceInit        ]      5   0:00:01.0  (   0.1 % )     0:00:01.0 /  0:00:00.9    0.9
[06/22 22:10:49   1622s] [ EarlyGlobalRoute       ]      1   0:00:08.0  (   1.1 % )     0:00:08.0 /  0:00:08.0    1.0
[06/22 22:10:49   1622s] [ ExtractRC              ]      3   0:00:02.5  (   0.3 % )     0:00:02.5 /  0:00:02.0    0.8
[06/22 22:10:49   1622s] [ UpdateTimingGraph      ]      9   0:00:01.8  (   0.3 % )     0:01:48.8 /  0:03:04.4    1.7
[06/22 22:10:49   1622s] [ FullDelayCalc          ]      3   0:01:12.7  (  10.2 % )     0:01:12.7 /  0:02:04.6    1.7
[06/22 22:10:49   1622s] [ TimingUpdate           ]     34   0:00:49.6  (   6.9 % )     0:00:49.6 /  0:01:23.8    1.7
[06/22 22:10:49   1622s] [ TimingReport           ]      3   0:00:01.4  (   0.2 % )     0:00:01.4 /  0:00:01.5    1.0
[06/22 22:10:49   1622s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.3    0.7
[06/22 22:10:49   1622s] [ IncrTimingUpdate       ]      7   0:00:02.3  (   0.3 % )     0:00:02.3 /  0:00:02.3    1.0
[06/22 22:10:49   1622s] [ MISC                   ]          0:01:08.4  (   9.6 % )     0:01:08.4 /  0:00:40.6    0.6
[06/22 22:10:49   1622s] ---------------------------------------------------------------------------------------------
[06/22 22:10:49   1622s]  place_opt_design #1 TOTAL          0:11:53.5  ( 100.0 % )     0:11:53.5 /  0:14:08.5    1.2
[06/22 22:10:49   1622s] ---------------------------------------------------------------------------------------------
[06/22 22:10:49   1622s] #% End place_opt_design (date=06/22 22:10:49, total cpu=0:14:09, real=0:12:07, peak res=1900.0M, current mem=1400.9M)
[06/22 22:11:28   1626s] <CMD> set_ccopt_property buffer_cells {sg13g2_buf_1 sg13g2_buf_16 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8}
[06/22 22:11:29   1626s] <CMD> set_ccopt_property inverter_cells {sg13g2_inv_1 sg13g2_inv_16 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8}
[06/22 22:11:29   1626s] <CMD> set_ccopt_property delay_cells {sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1}
[06/22 22:11:29   1626s] <CMD> create_ccopt_clock_tree_spec
[06/22 22:11:29   1626s] Creating clock tree spec for modes (timing configs): CONSTRAINTS
[06/22 22:11:29   1627s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/22 22:11:29   1627s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:11:29   1627s] 
[06/22 22:11:29   1627s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/22 22:11:30   1627s] Summary for sequential cells identification: 
[06/22 22:11:30   1627s]   Identified SBFF number: 3
[06/22 22:11:30   1627s]   Identified MBFF number: 0
[06/22 22:11:30   1627s]   Identified SB Latch number: 5
[06/22 22:11:30   1627s]   Identified MB Latch number: 0
[06/22 22:11:30   1627s]   Not identified SBFF number: 0
[06/22 22:11:30   1627s]   Not identified MBFF number: 0
[06/22 22:11:30   1627s]   Not identified SB Latch number: 0
[06/22 22:11:30   1627s]   Not identified MB Latch number: 0
[06/22 22:11:30   1627s]   Number of sequential cells which are not FFs: 2
[06/22 22:11:30   1627s]  Visiting view : WORST_CASE
[06/22 22:11:30   1627s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/22 22:11:30   1627s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/22 22:11:30   1627s]  Visiting view : Best_CASE
[06/22 22:11:30   1627s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/22 22:11:30   1627s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/22 22:11:30   1627s] TLC MultiMap info (StdDelay):
[06/22 22:11:30   1627s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/22 22:11:30   1627s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/22 22:11:30   1627s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/22 22:11:30   1627s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/22 22:11:30   1627s]  Setting StdDelay to: 25.6ps
[06/22 22:11:30   1627s] 
[06/22 22:11:30   1627s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/22 22:11:30   1627s] Reset timing graph...
[06/22 22:11:31   1627s] Ignoring AAE DB Resetting ...
[06/22 22:11:31   1627s] Reset timing graph done.
[06/22 22:11:33   1627s] Ignoring AAE DB Resetting ...
[06/22 22:11:37   1634s] Analyzing clock structure...
[06/22 22:11:38   1634s] Analyzing clock structure done.
[06/22 22:11:38   1634s] Reset timing graph...
[06/22 22:11:39   1635s] Ignoring AAE DB Resetting ...
[06/22 22:11:39   1635s] Reset timing graph done.
[06/22 22:11:40   1635s] Extracting original clock gating for prog_clk[0]...
[06/22 22:11:40   1635s]   clock_tree prog_clk[0] contains 5317 sinks and 0 clock gates.
[06/22 22:11:40   1635s] Extracting original clock gating for prog_clk[0] done.
[06/22 22:11:40   1635s] Extracting original clock gating for clk[0]...
[06/22 22:11:40   1635s]   clock_tree clk[0] contains 80 sinks and 0 clock gates.
[06/22 22:11:40   1635s] Extracting original clock gating for clk[0] done.
[06/22 22:11:41   1635s] The skew group clk[0]/CONSTRAINTS was created. It contains 80 sinks and 1 sources.
[06/22 22:11:41   1635s] The skew group prog_clk[0]/CONSTRAINTS was created. It contains 5317 sinks and 1 sources.
[06/22 22:11:41   1635s] Checking clock tree convergence...
[06/22 22:11:41   1635s] Checking clock tree convergence done.
[06/22 22:11:41   1635s] <CMD> clock_opt_design
[06/22 22:11:41   1635s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:27:19.0/0:27:39.9 (1.0), mem = 4421.1M
[06/22 22:11:41   1635s] **INFO: User's settings:
[06/22 22:11:42   1635s] setOptMode -opt_view_pruning_hold_views_active_list            { Best_CASE }
[06/22 22:11:42   1635s] setOptMode -opt_view_pruning_setup_views_active_list           { WORST_CASE }
[06/22 22:11:42   1635s] setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST_CASE}
[06/22 22:11:42   1635s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST_CASE}
[06/22 22:11:42   1635s] setOptMode -opt_drv_margin                                     0
[06/22 22:11:42   1635s] setOptMode -opt_drv                                            true
[06/22 22:11:42   1635s] setOptMode -opt_resize_flip_flops                              true
[06/22 22:11:42   1635s] setOptMode -opt_setup_target_slack                             0
[06/22 22:11:42   1635s] 
[06/22 22:11:42   1636s] Hard fence disabled
[06/22 22:11:42   1636s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4421.1M, EPOCH TIME: 1750644702.776015
[06/22 22:11:42   1636s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4421.1M, EPOCH TIME: 1750644702.776285
[06/22 22:11:42   1636s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4421.1M, EPOCH TIME: 1750644702.776466
[06/22 22:11:42   1636s] Processing tracks to init pin-track alignment.
[06/22 22:11:42   1636s] z: 1, totalTracks: 1
[06/22 22:11:42   1636s] z: 3, totalTracks: 1
[06/22 22:11:42   1636s] z: 5, totalTracks: 1
[06/22 22:11:42   1636s] z: 7, totalTracks: 1
[06/22 22:11:42   1636s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:11:42   1636s] Cell fpga_top LLGs are deleted
[06/22 22:11:42   1636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:11:42   1636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:11:42   1636s] # Building fpga_top llgBox search-tree.
[06/22 22:11:42   1636s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4421.1M, EPOCH TIME: 1750644702.839010
[06/22 22:11:42   1636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:11:42   1636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:11:42   1636s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:4421.1M, EPOCH TIME: 1750644702.842208
[06/22 22:11:42   1636s] Max number of tech site patterns supported in site array is 256.
[06/22 22:11:42   1636s] Core basic site is CoreSite
[06/22 22:11:42   1636s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 22:11:42   1636s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 22:11:42   1636s] Fast DP-INIT is on for default
[06/22 22:11:42   1636s] Keep-away cache is enable on metals: 1-7
[06/22 22:11:42   1636s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/22 22:11:42   1636s] Atter site array init, number of instance map data is 0.
[06/22 22:11:42   1636s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.047, REAL:0.046, MEM:4421.1M, EPOCH TIME: 1750644702.887978
[06/22 22:11:42   1636s] 
[06/22 22:11:42   1636s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:11:42   1636s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:11:42   1636s] OPERPROF:         Starting CMU at level 5, MEM:4421.1M, EPOCH TIME: 1750644702.904778
[06/22 22:11:42   1636s] OPERPROF:         Finished CMU at level 5, CPU:0.005, REAL:0.005, MEM:4421.1M, EPOCH TIME: 1750644702.909637
[06/22 22:11:42   1636s] 
[06/22 22:11:42   1636s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:11:42   1636s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.084, REAL:0.083, MEM:4421.1M, EPOCH TIME: 1750644702.922501
[06/22 22:11:42   1636s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4421.1M, EPOCH TIME: 1750644702.922695
[06/22 22:11:42   1636s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.001, MEM:4421.1M, EPOCH TIME: 1750644702.924078
[06/22 22:11:42   1636s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4421.1MB).
[06/22 22:11:42   1636s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.165, REAL:0.168, MEM:4421.1M, EPOCH TIME: 1750644702.944594
[06/22 22:11:42   1636s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.166, REAL:0.169, MEM:4421.1M, EPOCH TIME: 1750644702.944811
[06/22 22:11:42   1636s] TDRefine: refinePlace mode is spiral
[06/22 22:11:42   1636s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/22 22:11:42   1636s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12717.3
[06/22 22:11:42   1636s] OPERPROF:   Starting Refine-Place at level 2, MEM:4421.1M, EPOCH TIME: 1750644702.955710
[06/22 22:11:42   1636s] *** Starting refinePlace (0:27:19 mem=4421.1M) ***
[06/22 22:11:43   1636s] Total net bbox length = 9.599e+05 (4.553e+05 5.047e+05) (ext = 6.283e+04)
[06/22 22:11:43   1636s] 
[06/22 22:11:43   1636s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:11:43   1636s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:11:43   1636s] Set min layer with default ( 2 )
[06/22 22:11:43   1636s] Set max layer with default ( 127 )
[06/22 22:11:43   1636s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:11:43   1636s] Min route layer (adjusted) = 2
[06/22 22:11:43   1636s] Max route layer (adjusted) = 7
[06/22 22:11:43   1636s] Set min layer with default ( 2 )
[06/22 22:11:43   1636s] Set max layer with default ( 127 )
[06/22 22:11:43   1636s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:11:43   1636s] Min route layer (adjusted) = 2
[06/22 22:11:43   1636s] Max route layer (adjusted) = 7
[06/22 22:11:43   1636s] 
[06/22 22:11:43   1636s] Starting Small incrNP...
[06/22 22:11:43   1636s] User Input Parameters:
[06/22 22:11:43   1636s] - Congestion Driven    : Off
[06/22 22:11:43   1636s] - Timing Driven        : Off
[06/22 22:11:43   1636s] - Area-Violation Based : Off
[06/22 22:11:43   1636s] - Start Rollback Level : -5
[06/22 22:11:43   1636s] - Legalized            : On
[06/22 22:11:43   1636s] - Window Based         : Off
[06/22 22:11:43   1636s] - eDen incr mode       : Off
[06/22 22:11:43   1636s] - Small incr mode      : On
[06/22 22:11:43   1636s] 
[06/22 22:11:43   1636s] default core: bins with density > 0.750 = 37.04 % ( 290 / 783 )
[06/22 22:11:43   1636s] Density distribution unevenness ratio = 7.135%
[06/22 22:11:43   1636s] Density distribution unevenness ratio (U70) = 5.610%
[06/22 22:11:43   1636s] Density distribution unevenness ratio (U80) = 0.148%
[06/22 22:11:43   1636s] Density distribution unevenness ratio (U90) = 0.000%
[06/22 22:11:43   1636s] cost 0.855696, thresh 1.000000
[06/22 22:11:43   1636s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=4421.1M)
[06/22 22:11:43   1636s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[06/22 22:11:43   1636s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4421.1M, EPOCH TIME: 1750644703.194437
[06/22 22:11:43   1636s] Starting refinePlace ...
[06/22 22:11:43   1636s] Set min layer with default ( 2 )
[06/22 22:11:43   1636s] Set max layer with default ( 127 )
[06/22 22:11:43   1636s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:11:43   1636s] Min route layer (adjusted) = 2
[06/22 22:11:43   1636s] Max route layer (adjusted) = 7
[06/22 22:11:43   1636s] Set min layer with default ( 2 )
[06/22 22:11:43   1636s] Set max layer with default ( 127 )
[06/22 22:11:43   1636s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:11:43   1636s] Min route layer (adjusted) = 2
[06/22 22:11:43   1636s] Max route layer (adjusted) = 7
[06/22 22:11:43   1636s] DDP initSite1 nrRow 287 nrJob 287
[06/22 22:11:43   1636s] DDP markSite nrRow 287 nrJob 287
[06/22 22:11:43   1636s] ** Cut row section cpu time 0:00:00.0.
[06/22 22:11:43   1636s]  ** Cut row section real time 0:00:00.0.
[06/22 22:11:43   1636s]    Spread Effort: high, standalone mode, useDDP on.
[06/22 22:11:44   1639s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.8, real=0:00:01.0, mem=4389.1MB) @(0:27:19 - 0:27:22).
[06/22 22:11:44   1639s] Move report: preRPlace moves 143 insts, mean move: 0.91 um, max move: 7.14 um 
[06/22 22:11:44   1639s] 	Max move on inst (FE_OFC65_grid_clb_3_top_width_0_height_0_subtile_0__pin_O_8__0): (1049.96, 807.20) --> (1053.32, 803.42)
[06/22 22:11:44   1639s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[06/22 22:11:44   1639s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4389.1M, EPOCH TIME: 1750644704.958128
[06/22 22:11:45   1639s] Tweakage: fix icg 1, fix clk 0.
[06/22 22:11:45   1639s] Tweakage: density cost 0, scale 0.4.
[06/22 22:11:45   1639s] Tweakage: activity cost 0, scale 1.0.
[06/22 22:11:45   1639s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4421.1M, EPOCH TIME: 1750644705.160989
[06/22 22:11:45   1639s] Cut to 3 partitions.
[06/22 22:11:45   1639s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:4421.1M, EPOCH TIME: 1750644705.217516
[06/22 22:11:45   1639s] Tweakage perm 1379 insts, flip 2890 insts.
[06/22 22:11:45   1640s] Tweakage perm 136 insts, flip 146 insts.
[06/22 22:11:46   1641s] Tweakage perm 302 insts, flip 249 insts.
[06/22 22:11:46   1641s] Tweakage perm 19 insts, flip 12 insts.
[06/22 22:11:47   1643s] Tweakage perm 1462 insts, flip 2993 insts.
[06/22 22:11:48   1644s] Tweakage perm 175 insts, flip 180 insts.
[06/22 22:11:48   1644s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:5.446, REAL:3.542, MEM:4421.1M, EPOCH TIME: 1750644708.759156
[06/22 22:11:48   1644s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:5.508, REAL:3.605, MEM:4421.1M, EPOCH TIME: 1750644708.766485
[06/22 22:11:48   1644s] Cleanup congestion map
[06/22 22:11:48   1644s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:5.726, REAL:3.828, MEM:4421.1M, EPOCH TIME: 1750644708.785876
[06/22 22:11:48   1644s] Move report: Congestion aware Tweak moves 1263 insts, mean move: 3.69 um, max move: 18.72 um 
[06/22 22:11:48   1644s] 	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g7): (1361.00, 501.02) --> (1342.28, 501.02)
[06/22 22:11:48   1644s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:05.7, real=0:00:04.0, mem=4421.1mb) @(0:27:22 - 0:27:28).
[06/22 22:11:48   1644s] Cleanup congestion map
[06/22 22:11:49   1645s] 
[06/22 22:11:49   1645s]  === Spiral for Logical I: (movable: 50283) ===
[06/22 22:11:49   1645s] 
[06/22 22:11:49   1645s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/22 22:11:51   1649s] 
[06/22 22:11:51   1649s]  Legalizing fenced HInst  with 8 physical insts
[06/22 22:11:51   1649s] 
[06/22 22:11:51   1649s]  Info: 0 filler has been deleted!
[06/22 22:11:51   1649s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/22 22:11:51   1649s] [CPU] RefinePlace/Spiral (cpu=0:00:01.6, real=0:00:00.0)
[06/22 22:11:51   1649s] [CPU] RefinePlace/Commit (cpu=0:00:02.8, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.8, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/22 22:11:51   1649s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:03.0, mem=4389.1MB) @(0:27:28 - 0:27:33).
[06/22 22:11:51   1649s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 22:11:51   1649s] Move report: Detail placement moves 1349 insts, mean move: 3.50 um, max move: 18.72 um 
[06/22 22:11:51   1649s] 	Max move on inst (grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g7): (1361.00, 501.02) --> (1342.28, 501.02)
[06/22 22:11:51   1649s] 	Runtime: CPU: 0:00:13.3 REAL: 0:00:08.0 MEM: 4389.1MB
[06/22 22:11:51   1649s] Statistics of distance of Instance movement in refine placement:
[06/22 22:11:51   1649s]   maximum (X+Y) =        18.72 um
[06/22 22:11:51   1649s]   inst (grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g7) with max move: (1361, 501.02) -> (1342.28, 501.02)
[06/22 22:11:51   1649s]   mean    (X+Y) =         3.50 um
[06/22 22:11:51   1649s] Total instances flipped for legalization: 340
[06/22 22:11:51   1649s] Summary Report:
[06/22 22:11:51   1649s] Instances move: 1349 (out of 50283 movable)
[06/22 22:11:51   1649s] Instances flipped: 340
[06/22 22:11:51   1649s] Mean displacement: 3.50 um
[06/22 22:11:51   1649s] Max displacement: 18.72 um (Instance: grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g7) (1361, 501.02) -> (1342.28, 501.02)
[06/22 22:11:51   1649s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_inv_1
[06/22 22:11:51   1649s] 	Violation at original loc: Overlapping with other instance
[06/22 22:11:51   1649s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/22 22:11:51   1649s] Total instances moved : 1349
[06/22 22:11:51   1649s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:13.293, REAL:8.590, MEM:4389.1M, EPOCH TIME: 1750644711.784191
[06/22 22:11:51   1649s] Total net bbox length = 9.590e+05 (4.544e+05 5.047e+05) (ext = 6.289e+04)
[06/22 22:11:51   1649s] Runtime: CPU: 0:00:13.5 REAL: 0:00:09.0 MEM: 4389.1MB
[06/22 22:11:51   1649s] [CPU] RefinePlace/total (cpu=0:00:13.5, real=0:00:09.0, mem=4389.1MB) @(0:27:19 - 0:27:33).
[06/22 22:11:51   1649s] *** Finished refinePlace (0:27:33 mem=4389.1M) ***
[06/22 22:11:51   1649s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12717.3
[06/22 22:11:51   1649s] OPERPROF:   Finished Refine-Place at level 2, CPU:13.587, REAL:8.902, MEM:4389.1M, EPOCH TIME: 1750644711.857592
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 18.72 um
RPlace-Summary:     Max move: inst grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g7 cell sg13g2_inv_1 loc (1361.00, 501.02) -> (1342.28, 501.02)
RPlace-Summary:     Average move dist: 3.50
RPlace-Summary:     Number of inst moved: 1349
RPlace-Summary:     Number of movable inst: 50283
[06/22 22:11:51   1649s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/22 22:11:51   1649s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4389.1M, EPOCH TIME: 1750644711.866966
[06/22 22:11:51   1649s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:11:51   1649s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:11:52   1650s] Cell fpga_top LLGs are deleted
[06/22 22:11:52   1650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:11:52   1650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:11:52   1650s] # Resetting pin-track-align track data.
[06/22 22:11:52   1650s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.216, REAL:0.155, MEM:4405.1M, EPOCH TIME: 1750644712.021501
[06/22 22:11:52   1650s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:13.988, REAL:9.246, MEM:4405.1M, EPOCH TIME: 1750644712.021685
[06/22 22:11:52   1650s] ccopt_args: 
[06/22 22:11:52   1650s] Turning off fast DC mode.
[06/22 22:11:53   1650s] Runtime...
[06/22 22:11:53   1650s] (clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[06/22 22:11:54   1650s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/22 22:11:54   1650s] Set place::cacheFPlanSiteMark to 1
[06/22 22:11:54   1650s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[06/22 22:11:54   1650s] Using CCOpt effort standard.
[06/22 22:11:54   1650s] Updating ideal nets and annotations...
[06/22 22:11:54   1650s] Reset timing graph...
[06/22 22:11:54   1650s] Ignoring AAE DB Resetting ...
[06/22 22:11:54   1650s] Reset timing graph done.
[06/22 22:11:54   1650s] Ignoring AAE DB Resetting ...
[06/22 22:11:59   1656s] Reset timing graph...
[06/22 22:12:00   1657s] Ignoring AAE DB Resetting ...
[06/22 22:12:00   1657s] Reset timing graph done.
[06/22 22:12:00   1657s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[06/22 22:12:00   1657s] Updating ideal nets and annotations done. (took cpu=0:00:07.2 real=0:00:05.9)
[06/22 22:12:00   1657s] CCOpt::Phase::Initialization...
[06/22 22:12:00   1657s] Check Prerequisites...
[06/22 22:12:00   1657s] Leaving CCOpt scope - CheckPlace...
[06/22 22:12:00   1657s] OPERPROF: Starting checkPlace at level 1, MEM:4405.1M, EPOCH TIME: 1750644720.851718
[06/22 22:12:00   1657s] Processing tracks to init pin-track alignment.
[06/22 22:12:00   1657s] z: 1, totalTracks: 1
[06/22 22:12:00   1657s] z: 3, totalTracks: 1
[06/22 22:12:00   1657s] z: 5, totalTracks: 1
[06/22 22:12:00   1657s] z: 7, totalTracks: 1
[06/22 22:12:00   1657s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:12:00   1657s] Cell fpga_top LLGs are deleted
[06/22 22:12:00   1657s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:12:00   1657s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:12:00   1657s] # Building fpga_top llgBox search-tree.
[06/22 22:12:00   1657s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4405.1M, EPOCH TIME: 1750644720.901969
[06/22 22:12:00   1657s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:12:00   1657s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:12:00   1657s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4405.1M, EPOCH TIME: 1750644720.905564
[06/22 22:12:00   1657s] Max number of tech site patterns supported in site array is 256.
[06/22 22:12:00   1657s] Core basic site is CoreSite
[06/22 22:12:00   1657s] After signature check, allow fast init is false, keep pre-filter is true.
[06/22 22:12:00   1657s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/22 22:12:00   1657s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/22 22:12:00   1657s] SiteArray: use 3,309,568 bytes
[06/22 22:12:00   1657s] SiteArray: current memory after site array memory allocation 4405.1M
[06/22 22:12:00   1657s] SiteArray: FP blocked sites are writable
[06/22 22:12:00   1657s] Keep-away cache is enable on metals: 1-7
[06/22 22:12:00   1657s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/22 22:12:00   1657s] Atter site array init, number of instance map data is 0.
[06/22 22:12:00   1657s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.055, REAL:0.073, MEM:4405.1M, EPOCH TIME: 1750644720.978253
[06/22 22:12:00   1657s] 
[06/22 22:12:00   1657s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:12:00   1657s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:12:00   1657s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.066, REAL:0.083, MEM:4405.1M, EPOCH TIME: 1750644720.985410
[06/22 22:12:01   1657s] 
[06/22 22:12:01   1657s] Begin checking placement ... (start mem=4405.1M, init mem=4405.1M)
[06/22 22:12:01   1657s] Begin checking exclusive groups violation ...
[06/22 22:12:01   1657s] There are 0 groups to check, max #box is 0, total #box is 0
[06/22 22:12:01   1657s] Finished checking exclusive groups violations. Found 0 Vio.
[06/22 22:12:01   1657s] 
[06/22 22:12:01   1657s] Running CheckPlace using 2 threads!...
[06/22 22:12:01   1658s] 
[06/22 22:12:01   1658s] ...checkPlace MT is done!
[06/22 22:12:01   1658s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4389.1M, EPOCH TIME: 1750644721.799400
[06/22 22:12:01   1658s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.041, REAL:0.042, MEM:4389.1M, EPOCH TIME: 1750644721.841643
[06/22 22:12:01   1658s] Region/Fence Violation:	3765
[06/22 22:12:02   1658s] Not-of-Fence Violation:	1625
[06/22 22:12:02   1658s] *info: Placed = 50283         
[06/22 22:12:02   1658s] *info: Unplaced = 0           
[06/22 22:12:02   1658s] Placement Density:68.55%(747895/1090935)
[06/22 22:12:02   1658s] Placement Density (including fixed std cells):68.55%(747895/1090935)
[06/22 22:12:02   1658s] Cell fpga_top LLGs are deleted
[06/22 22:12:02   1658s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:12:02   1658s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:12:02   1658s] # Resetting pin-track-align track data.
[06/22 22:12:02   1658s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:12:02   1658s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:12:02   1658s] Finished checkPlace (total: cpu=0:00:01.4, real=0:00:02.0; vio checks: cpu=0:00:01.2, real=0:00:00.0; mem=4389.1M)
[06/22 22:12:02   1658s] OPERPROF: Finished checkPlace at level 1, CPU:1.436, REAL:1.254, MEM:4389.1M, EPOCH TIME: 1750644722.105638
[06/22 22:12:02   1658s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[06/22 22:12:02   1658s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.5 real=0:00:01.4)
[06/22 22:12:02   1658s] Innovus will update I/O latencies
[06/22 22:12:02   1658s] Reset timing graph...
[06/22 22:12:02   1658s] Ignoring AAE DB Resetting ...
[06/22 22:12:02   1658s] Reset timing graph done.
[06/22 22:12:02   1659s] Ignoring AAE DB Resetting ...
[06/22 22:12:06   1665s] **WARN: (IMPCCOPT-2423):	Detected different ideal net constraints between SDC and CCOpt properties. Use update_clock_tree_spec_annotations to refresh CCOpt properties.
[06/22 22:12:06   1665s] **WARN: (IMPCCOPT-2444):	Detected 2 nets with the ideal_net property asserted 'true', with no corresponding SDC is_ideal property assertion
[06/22 22:12:06   1665s] Affected nets:
[06/22 22:12:06   1665s] prog_clk[0]
[06/22 22:12:06   1665s] clk[0]
[06/22 22:12:06   1665s] 
[06/22 22:12:06   1665s] No differences between SDC and CTS transition time annotations found.
[06/22 22:12:06   1665s] No differences between SDC and CTS delay annotations found.
[06/22 22:12:06   1665s] Reset timing graph...
[06/22 22:12:07   1665s] Ignoring AAE DB Resetting ...
[06/22 22:12:07   1665s] Reset timing graph done.
[06/22 22:12:07   1665s] Found 2 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[06/22 22:12:07   1665s] 
[06/22 22:12:07   1665s] 
[06/22 22:12:07   1665s] Ideal Nets:
[06/22 22:12:07   1665s] 
[06/22 22:12:07   1665s] ------------------------------------------------------------------------------------------------------------------------
[06/22 22:12:07   1665s] Net            Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[06/22 22:12:07   1665s] ------------------------------------------------------------------------------------------------------------------------
[06/22 22:12:07   1665s] clk[0]         no                                      no                                       no
[06/22 22:12:07   1665s] clk[0]         no                                      no                                       no
[06/22 22:12:07   1665s] prog_clk[0]    no                                      no                                       no
[06/22 22:12:07   1665s] prog_clk[0]    no                                      no                                       no
[06/22 22:12:07   1665s] clk[0]         no                                      no                                       no
[06/22 22:12:07   1665s] clk[0]         no                                      no                                       no
[06/22 22:12:07   1665s] prog_clk[0]    no                                      no                                       no
[06/22 22:12:07   1665s] prog_clk[0]    no                                      no                                       no
[06/22 22:12:07   1665s] ------------------------------------------------------------------------------------------------------------------------
[06/22 22:12:07   1665s] 
[06/22 22:12:07   1665s] 
[06/22 22:12:07   1665s] Check Prerequisites done. (took cpu=0:00:08.3 real=0:00:07.0)
[06/22 22:12:07   1665s] CCOpt::Phase::Initialization done. (took cpu=0:00:08.3 real=0:00:07.0)
[06/22 22:12:07   1665s] Info: 2 threads available for lower-level modules during optimization.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffsrq' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_2__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_0__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__2_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__0_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_io_mode_physical__iopad' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_clb' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_left' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_bottom' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_right' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_top' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_clb_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:12:07   1665s] Type 'man IMPECO-560' for more detail.
[06/22 22:12:07   1665s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[06/22 22:12:07   1665s] To increase the message display limit, refer to the product command reference manual.
[06/22 22:12:07   1665s] **ERROR: (IMPCCOPT-4255):	Netlist must be uniquified before synthesizing clock trees.

[06/22 22:12:08   1665s] *** Summary of all messages that are not suppressed in this session:
[06/22 22:12:08   1665s] Severity  ID               Count  Summary                                  
[06/22 22:12:08   1665s] WARNING   IMPECO-560          47  The netlist is not unique, because the m...
[06/22 22:12:08   1665s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before synthe...
[06/22 22:12:08   1665s] WARNING   IMPCCOPT-2423        1  Detected different ideal net constraints...
[06/22 22:12:08   1665s] WARNING   IMPCCOPT-2444        1  Detected %d nets with the ideal_net prop...
[06/22 22:12:08   1665s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[06/22 22:12:08   1665s] *** Message Summary: 50 warning(s), 1 error(s)
[06/22 22:12:08   1665s] 
[06/22 22:12:08   1665s] *** clock_opt_design #1 [finish] () : cpu/real = 0:00:29.8/0:00:27.2 (1.1), totSession cpu/real = 0:27:48.8/0:28:07.1 (1.0), mem = 4389.1M
[06/22 22:12:08   1665s] 
[06/22 22:12:08   1665s] =============================================================================================
[06/22 22:12:08   1665s]  Final TAT Report : clock_opt_design #1                                         23.14-s088_1
[06/22 22:12:08   1665s] =============================================================================================
[06/22 22:12:08   1665s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:12:08   1665s] ---------------------------------------------------------------------------------------------
[06/22 22:12:08   1665s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:12:08   1665s] [ RefinePlace            ]      1   0:00:08.9  (  32.8 % )     0:00:08.9 /  0:00:13.6    1.5
[06/22 22:12:08   1665s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:12:08   1665s] [ MISC                   ]          0:00:18.1  (  66.6 % )     0:00:18.1 /  0:00:16.1    0.9
[06/22 22:12:08   1665s] ---------------------------------------------------------------------------------------------
[06/22 22:12:08   1665s]  clock_opt_design #1 TOTAL          0:00:27.2  ( 100.0 % )     0:00:27.2 /  0:00:29.8    1.1
[06/22 22:12:08   1665s] ---------------------------------------------------------------------------------------------
[06/22 22:12:08   1665s] **DIAG[go/goPerfLogManager.cpp:1247:~goPerfLogStampTop]: Assert #1 "soceMcpuControl::getPreAssignedMcpuTokens() == 0"
[06/22 22:12:08   1665s] 
[06/22 22:12:10   1666s] INFO (Assert #1): 
[06/22 22:12:10   1666s] 
    _____________
___/ Stack Trace \___________________________________________________________________________
| #00   oiPrintDiag::~oiPrintDiag() [+0x230]
| #01   goPerfLogStampTop::~goPerfLogStampTop() [+0x299]
| #02   goPerfLogManager::deletePerfLogStampTop(Tcl_Interp*, char const*, bool) [+0xc4]
| #03   goPerfLogStampTopCmd::executeCmd(Tcl_Interp*, goPerfLogManager&) [+0x72]
| #04   goManagerTclCmd<goPerfLogManager>::execute(Tcl_Interp*) [+0x2c]
| #05   syTcl::CmdExec<goPerfLogStampTopCmd>::executeCmdMain(syTcl::MasterCmd*) [+0x5c5]
| #06   syTcl::CmdExecInterface::execMain(syTcl::MasterCmd*, int, Tcl_Obj* const*) [+0x3f]
| #07   int syTcl::CmdManager::invokeCmd<goPerfLogStampTopCmd>(void*, Tcl_Interp*, int, Tcl_Obj* const*, tcmObjCmd*) [+0x54]
| #08   tcmBaseCmd::execute(Tcl_Interp*, int, Tcl_Obj**) [+0x1bf]
| #09   tcmMgr::objCmdParser(void*, Tcl_Interp*, int, Tcl_Obj**) [+0x4ed]
| #10   syTcl::MasterCmd::proc(void*, Tcl_Interp*, int, Tcl_Obj* const*) [+0x3ae]
| #11   TclNRRunCallbacks() [+0x71]
| #12   /run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus() [0x3630affe]
| #13   Tcl_CDNSEvalEx() [+0x12]
| #14   Tcl_Eval() [+0x15]
| #15   /run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus() [0x363f0469]
| #16   TclCDNSCheckExecutionTraces() [+0x138]
| #17   /run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus() [0x36309c34]
| #18   TclNRRunCallbacks() [+0x71]
| #19   Tcl_RecordAndEvalObj() [+0xd3]
| #20   Tcl_RecordAndEval() [+0x38]
| #21   rdaEditCmdLineEnd(char*) [+0x24c]
| #22   seConsole::sesMode::DoExecute(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, void*) [+0xf0]
| #23   Redline::EmacsMode::AcceptLine() [+0x3f]
| #24   Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) [+0x60]
| #25   boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) [+0x1a]
| #26   Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const [+0x1b]
| #27   Redline::Editor::Internals::Run(bool) [+0xc6]
| #28   /run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus() [0x3640d7dd]
| #29   Tcl_ServiceEvent() [+0x88]
| #30   Tcl_DoOneEvent() [+0x148]
| #31   TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) [+0x8e]
| #32   QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) [+0x11a]
| #33   QCoreApplication::exec() [+0x7b]
| #34   TqApplication::exec() [+0x169]
| #35   edi_app_init(Tcl_Interp*) [+0x2eb]
| #36   Tcl_MainEx() [+0x1bb]
| #37   main() [+0x823]
| #38   __libc_start_main() [+0xe4]
| #39   /run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus() [0xe538da0]
|_____________________________________________________________________________________________

[06/22 22:12:10   1666s] 
[06/22 22:14:56   1683s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[06/22 22:15:43   1689s] <CMD> selectWire 925.4800 405.4200 930.4800 1530.2800 7 vss
[06/22 22:15:44   1689s] <CMD> zoomBox -109.26200 -343.22500 2269.55100 1786.32000
[06/22 22:15:44   1689s] <CMD> zoomBox 15.37100 -127.65500 2037.36300 1682.45900
[06/22 22:15:44   1689s] <CMD> zoomBox 121.31000 55.58000 1840.00300 1594.17700
[06/22 22:15:45   1689s] <CMD> zoomBox 287.89900 343.71700 1529.65400 1455.35300
[06/22 22:15:45   1690s] <CMD> zoomBox 529.18000 761.04500 1080.15500 1254.28500
[06/22 22:15:46   1690s] <CMD> zoomBox 603.44100 889.48900 941.80900 1192.40100
[06/22 22:15:47   1690s] <CMD> zoomBox 631.60800 918.18200 919.22200 1175.65800
[06/22 22:15:48   1690s] <CMD> zoomBox 726.08000 965.70400 902.71200 1123.82700
[06/22 22:15:48   1690s] <CMD> zoomBox 767.42200 986.50100 895.04000 1100.74600
[06/22 22:15:49   1690s] <CMD> zoomBox 783.51900 994.59900 891.99400 1091.70700
[06/22 22:15:49   1690s] <CMD> zoomBox 809.22000 1005.81400 887.59300 1075.97500
[06/22 22:15:50   1690s] <CMD> deselectAll
[06/22 22:15:50   1690s] <CMD> selectMarker 867.0800 1034.0000 879.5600 1037.7800 -1 12 94
[06/22 22:15:51   1691s] <CMD> deselectAll
[06/22 22:15:51   1691s] <CMD> selectMarker 867.0800 1034.0000 879.5600 1037.7800 -1 12 94
[06/22 22:15:51   1691s] <CMD> deselectAll
[06/22 22:15:51   1691s] <CMD> selectMarker 854.6000 1034.0000 867.0800 1037.7800 -1 12 94
[06/22 22:15:55   1691s] <CMD> setLayerPreference node_overlay -isVisible 1
[06/22 22:15:59   1691s] 
[06/22 22:15:59   1691s] 
[06/22 22:15:59   1691s] 
[06/22 22:15:59   1691s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[06/22 22:16:00   1691s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[06/22 22:16:00   1692s] <CMD> setLayerPreference node_overlay -isVisible 0
[06/22 22:16:01   1692s] <CMD> fit
[06/22 22:16:05   1693s] <CMD> setLayerPreference node_floorplan -isVisible 1
[06/22 22:16:07   1693s] <CMD> setLayerPreference node_floorplan -isVisible 0
[06/22 22:16:18   1694s] <CMD> setLayerPreference ioSlot -isVisible 1
[06/22 22:16:20   1695s] <CMD> setLayerPreference ioSlot -isVisible 0
[06/22 22:16:22   1695s] <CMD> setLayerPreference node_floorplan -isVisible 1
[06/22 22:16:24   1695s] <CMD> setLayerPreference node_floorplan -isVisible 0
[06/22 22:16:25   1695s] <CMD> zoomBox 149.22200 164.46300 1867.76400 1702.92500
[06/22 22:16:26   1696s] <CMD> zoomBox 660.37000 489.64300 1557.46000 1292.73000
[06/22 22:16:26   1696s] <CMD> zoomBox 927.19200 659.38800 1395.48000 1078.60600
[06/22 22:16:27   1696s] <CMD> zoomBox 1039.63300 730.92000 1327.22100 988.37300
[06/22 22:16:27   1696s] <CMD> zoomBox 1066.47600 747.99700 1310.92600 966.83200
[06/22 22:16:28   1696s] <CMD> zoomBox 1089.29200 762.51200 1297.07500 948.52200
[06/22 22:16:28   1696s] <CMD> zoomBox 1108.68600 774.84900 1285.30200 932.95800
[06/22 22:16:29   1696s] <CMD> zoomBox 1089.29200 762.51100 1297.07600 948.52200
[06/22 22:16:30   1696s] <CMD> zoomBox 1039.63200 730.91800 1327.22300 988.37300
[06/22 22:16:30   1696s] <CMD> zoomBox 1008.05200 710.82800 1346.39400 1013.71600
[06/22 22:16:31   1696s] <CMD> zoomBox 970.89900 687.19200 1368.94800 1043.53100
[06/22 22:16:31   1697s] <CMD> zoomBox 927.18900 659.38500 1395.48300 1078.60800
[06/22 22:16:36   1697s] <CMD> setLayerPreference node_module -isVisible 0
[06/22 22:16:37   1698s] <CMD> zoomBox 997.96400 691.66200 1336.30700 994.55100
[06/22 22:16:38   1698s] <CMD> zoomBox 1025.60500 704.26800 1313.19600 961.72300
[06/22 22:16:39   1698s] <CMD> zoomBox 882.18000 638.85800 1433.11500 1132.06200
[06/22 22:16:39   1698s] <CMD> zoomBox 693.64400 552.87400 1590.75000 1355.97500
[06/22 22:16:39   1698s] <CMD> zoomBox 246.24600 348.83400 1964.82200 1887.32600
[06/22 22:16:40   1698s] <CMD> zoomBox -113.25200 184.88200 2265.40000 2314.28300
[06/22 22:16:41   1698s] <CMD> zoomBox 166.83100 253.19500 1885.40800 1791.68800
[06/22 22:16:42   1698s] <CMD> zoomBox 514.33500 337.14800 1411.44300 1140.25100
[06/22 22:16:42   1699s] <CMD> zoomBox 695.73300 380.97100 1164.03000 800.19700
[06/22 22:16:43   1699s] <CMD> zoomBox 726.53800 388.51300 1124.59200 744.85600
[06/22 22:16:43   1699s] <CMD> zoomBox 795.12900 407.37600 1082.72300 664.83400
[06/22 22:16:44   1699s] <CMD> zoomBox 822.02700 413.90500 1066.48300 632.74500
[06/22 22:16:50   1700s] <CMD> setLayerPreference stdCell -isVisible 0
[06/22 22:16:51   1700s] <CMD> setLayerPreference stdCell -isVisible 1
[06/22 22:16:55   1701s] <CMD> setLayerPreference hinst -isVisible 1
[06/22 22:16:57   1701s] <CMD> zoomBox 713.73200 366.21600 1111.78700 722.56000
[06/22 22:16:57   1701s] <CMD> zoomBox 605.94000 318.74800 1156.88100 811.95800
[06/22 22:16:58   1701s] <CMD> zoomBox 361.87100 211.26800 1258.98700 1014.37800
[06/22 22:16:59   1701s] <CMD> zoomBox -35.55500 36.25400 1425.25000 1343.98600
[06/22 22:16:59   1701s] <CMD> zoomBox -217.30800 -43.78400 1501.28600 1494.72400
[06/22 22:17:00   1701s] <CMD> zoomBox -431.13500 -137.94700 1590.74000 1672.06300
[06/22 22:17:00   1701s] <CMD> zoomBox -682.69600 -248.72600 1695.98000 1880.69700
[06/22 22:17:01   1702s] <CMD> zoomBox -978.65000 -379.05400 1819.79200 2126.14900
[06/22 22:17:01   1702s] <CMD> zoomBox -1326.83200 -532.38200 1965.45300 2414.91600
[06/22 22:17:03   1702s] <CMD> zoomBox -846.40500 -327.30600 1952.03700 2177.89700
[06/22 22:17:03   1702s] <CMD> zoomBox -103.99400 -5.82900 1917.88000 1804.18000
[06/22 22:17:15   1704s] <CMD> timeDesign -postCTS
[06/22 22:17:16   1704s] **DIAG[go/goPerfLogManager.cpp:1226:goPerfLogStampTop]: Assert #2 "soceMcpuControl::getPreAssignedMcpuTokens() == 0"
[06/22 22:17:16   1704s] 
[06/22 22:17:16   1704s] INFO (Assert #2): 
[06/22 22:17:16   1704s] 
    _____________
___/ Stack Trace \___________________________________________________________________________
| #00   oiPrintDiag::~oiPrintDiag() [+0x230]
| #01   goPerfLogStampTop::goPerfLogStampTop(char const*, bool, bool, bool) [+0x597]
| #02   goPerfLogManager::createPerfLogStampTop(Tcl_Interp*, char const*, bool) [+0xa3]
| #03   goPerfLogStampTopCmd::executeCmd(Tcl_Interp*, goPerfLogManager&) [+0x2e]
| #04   goManagerTclCmd<goPerfLogManager>::execute(Tcl_Interp*) [+0x2c]
| #05   syTcl::CmdExec<goPerfLogStampTopCmd>::executeCmdMain(syTcl::MasterCmd*) [+0x5c5]
| #06   syTcl::CmdExecInterface::execMain(syTcl::MasterCmd*, int, Tcl_Obj* const*) [+0x3f]
| #07   int syTcl::CmdManager::invokeCmd<goPerfLogStampTopCmd>(void*, Tcl_Interp*, int, Tcl_Obj* const*, tcmObjCmd*) [+0x54]
| #08   tcmBaseCmd::execute(Tcl_Interp*, int, Tcl_Obj**) [+0x1bf]
| #09   tcmMgr::objCmdParser(void*, Tcl_Interp*, int, Tcl_Obj**) [+0x4ed]
| #10   syTcl::MasterCmd::proc(void*, Tcl_Interp*, int, Tcl_Obj* const*) [+0x3ae]
| #11   TclNRRunCallbacks() [+0x71]
| #12   Tcl_RecordAndEvalObj() [+0xd3]
| #13   Tcl_RecordAndEval() [+0x38]
| #14   rdaEditCmdLineEnd(char*) [+0x24c]
| #15   seConsole::sesMode::DoExecute(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&, void*) [+0xf0]
| #16   Redline::EmacsMode::AcceptLine() [+0x3f]
| #17   Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) [+0x60]
| #18   boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) [+0x1a]
| #19   Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const [+0x1b]
| #20   Redline::Editor::Internals::Run(bool) [+0xc6]
| #21   /run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus() [0x3640d7dd]
| #22   Tcl_ServiceEvent() [+0x88]
| #23   Tcl_DoOneEvent() [+0x148]
| #24   TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) [+0x8e]
| #25   QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) [+0x11a]
| #26   QCoreApplication::exec() [+0x7b]
| #27   TqApplication::exec() [+0x169]
| #28   edi_app_init(Tcl_Interp*) [+0x2eb]
| #29   Tcl_MainEx() [+0x1bb]
| #30   main() [+0x823]
| #31   __libc_start_main() [+0xe4]
| #32   /run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/tools.lnx86/innovus/bin/64bit/innovus() [0xe538da0]
|_____________________________________________________________________________________________

[06/22 22:17:16   1704s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:28:27.4/0:33:15.1 (0.9), mem = 4405.4M
[06/22 22:17:17   1704s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4405.4M, EPOCH TIME: 1750645037.097823
[06/22 22:17:17   1704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:17:17   1704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:17:17   1704s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4405.4M, EPOCH TIME: 1750645037.098204
[06/22 22:17:17   1704s] Start to check current routing status for nets...
[06/22 22:17:17   1705s] All nets are already routed correctly.
[06/22 22:17:17   1705s] End to check current routing status for nets (mem=4405.4M)
[06/22 22:17:17   1705s] Effort level <high> specified for reg2reg path_group
[06/22 22:17:19   1707s] Cell fpga_top LLGs are deleted
[06/22 22:17:19   1707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:17:19   1707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:17:19   1707s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4405.4M, EPOCH TIME: 1750645039.273293
[06/22 22:17:19   1707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:17:19   1707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:17:19   1707s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4405.4M, EPOCH TIME: 1750645039.273824
[06/22 22:17:19   1707s] Max number of tech site patterns supported in site array is 256.
[06/22 22:17:19   1707s] Core basic site is CoreSite
[06/22 22:17:19   1707s] After signature check, allow fast init is false, keep pre-filter is true.
[06/22 22:17:19   1707s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/22 22:17:19   1707s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/22 22:17:19   1707s] SiteArray: use 3,309,568 bytes
[06/22 22:17:19   1707s] SiteArray: current memory after site array memory allocation 4421.4M
[06/22 22:17:19   1707s] SiteArray: FP blocked sites are writable
[06/22 22:17:19   1707s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4421.4M, EPOCH TIME: 1750645039.333682
[06/22 22:17:19   1708s] Process 18164 (called=34580 computed=20) wires and vias for routing blockage analysis
[06/22 22:17:19   1708s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.019, REAL:0.010, MEM:4421.4M, EPOCH TIME: 1750645039.344070
[06/22 22:17:19   1708s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/22 22:17:19   1708s] Atter site array init, number of instance map data is 0.
[06/22 22:17:19   1708s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.069, REAL:0.076, MEM:4421.4M, EPOCH TIME: 1750645039.350195
[06/22 22:17:19   1708s] 
[06/22 22:17:19   1708s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:17:19   1708s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:17:19   1708s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.090, REAL:0.098, MEM:4421.4M, EPOCH TIME: 1750645039.371210
[06/22 22:17:19   1708s] 
[06/22 22:17:19   1708s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:17:19   1708s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:17:19   1708s] Starting delay calculation for Setup views
[06/22 22:17:19   1708s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 22:17:19   1708s] #################################################################################
[06/22 22:17:19   1708s] # Design Stage: PreRoute
[06/22 22:17:19   1708s] # Design Name: fpga_top
[06/22 22:17:19   1708s] # Design Mode: 130nm
[06/22 22:17:19   1708s] # Analysis Mode: MMMC Non-OCV 
[06/22 22:17:19   1708s] # Parasitics Mode: No SPEF/RCDB 
[06/22 22:17:19   1708s] # Signoff Settings: SI Off 
[06/22 22:17:19   1708s] #################################################################################
[06/22 22:17:21   1711s] Calculate delays in BcWc mode...
[06/22 22:17:22   1712s] Topological Sorting (REAL = 0:00:01.0, MEM = 4419.4M, InitMEM = 4419.4M)
[06/22 22:17:22   1712s] Start delay calculation (fullDC) (2 T). (MEM=1536.26)
[06/22 22:17:22   1712s] End AAE Lib Interpolated Model. (MEM=1545.785156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 22:17:40   1745s] Total number of fetched objects 56950
[06/22 22:17:41   1745s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[06/22 22:17:41   1745s] End delay calculation. (MEM=1577.93 CPU=0:00:30.3 REAL=0:00:17.0)
[06/22 22:17:41   1745s] End delay calculation (fullDC). (MEM=1577.93 CPU=0:00:33.4 REAL=0:00:19.0)
[06/22 22:17:41   1745s] *** CDM Built up (cpu=0:00:37.2  real=0:00:22.0  mem= 4414.9M) ***
[06/22 22:17:45   1752s] *** Done Building Timing Graph (cpu=0:00:44.5 real=0:00:26.0 totSessionCpu=0:29:16 mem=4422.9M)
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffsrq' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_2__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_0__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__2_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__0_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_io_mode_physical__iopad' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_clb' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_left' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_bottom' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_right' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_top' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_clb_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:17:46   1753s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[06/22 22:17:46   1753s] To increase the message display limit, refer to the product command reference manual.
[06/22 22:17:46   1753s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:17:49   1755s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:17:51   1755s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:17:54   1756s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:17:57   1756s] 
OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5485   |   N/A   |  5485   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     80 (80)      |   -0.188   |     80 (80)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    276 (276)     |    -54     |   1076 (1076)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.555%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/22 22:17:57   1756s] Reported timing to dir ./timingReports
[06/22 22:17:57   1756s] Total CPU time: 52.55 sec
[06/22 22:17:57   1756s] Total Real time: 42.0 sec
[06/22 22:17:57   1756s] Total Memory Usage: 4446.875 Mbytes
[06/22 22:17:57   1756s] *** timeDesign #2 [finish] () : cpu/real = 0:00:52.3/0:00:41.1 (1.3), totSession cpu/real = 0:29:19.7/0:33:56.2 (0.9), mem = 4446.9M
[06/22 22:17:57   1756s] 
[06/22 22:17:57   1756s] =============================================================================================
[06/22 22:17:57   1756s]  Final TAT Report : timeDesign #2                                               23.14-s088_1
[06/22 22:17:57   1756s] =============================================================================================
[06/22 22:17:57   1756s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:17:57   1756s] ---------------------------------------------------------------------------------------------
[06/22 22:17:57   1756s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:17:57   1756s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.5 % )     0:00:38.3 /  0:00:48.6    1.3
[06/22 22:17:57   1756s] [ DrvReport              ]      1   0:00:11.0  (  26.7 % )     0:00:11.0 /  0:00:03.0    0.3
[06/22 22:17:57   1756s] [ UpdateTimingGraph      ]      1   0:00:00.5  (   1.2 % )     0:00:26.4 /  0:00:44.5    1.7
[06/22 22:17:57   1756s] [ FullDelayCalc          ]      1   0:00:21.5  (  52.3 % )     0:00:21.5 /  0:00:37.2    1.7
[06/22 22:17:57   1756s] [ TimingUpdate           ]      1   0:00:04.4  (  10.6 % )     0:00:04.4 /  0:00:06.9    1.6
[06/22 22:17:57   1756s] [ TimingReport           ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.6    1.3
[06/22 22:17:57   1756s] [ GenerateReports        ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:17:57   1756s] [ MISC                   ]          0:00:02.8  (   6.8 % )     0:00:02.8 /  0:00:03.7    1.3
[06/22 22:17:57   1756s] ---------------------------------------------------------------------------------------------
[06/22 22:17:57   1756s]  timeDesign #2 TOTAL                0:00:41.1  ( 100.0 % )     0:00:41.1 /  0:00:52.3    1.3
[06/22 22:17:57   1756s] ---------------------------------------------------------------------------------------------
[06/22 22:17:57   1756s] <CMD> optDesign -postCTS
[06/22 22:17:57   1756s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1531.3M, totSessionCpu=0:29:20 **
[06/22 22:17:57   1756s] 
[06/22 22:17:57   1756s] Active Setup views: WORST_CASE 
[06/22 22:17:57   1756s] *** optDesign #1 [begin] () : totSession cpu/real = 0:29:19.8/0:33:56.2 (0.9), mem = 4446.9M
[06/22 22:17:57   1756s] GigaOpt running with 2 threads.
[06/22 22:17:57   1756s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:29:19.8/0:33:56.2 (0.9), mem = 4446.9M
[06/22 22:17:57   1756s] **INFO: User settings:
[06/22 22:17:57   1756s] setDesignMode -process                                         130
[06/22 22:17:57   1756s] setExtractRCMode -coupling_c_th                                0.4
[06/22 22:17:57   1756s] setExtractRCMode -engine                                       preRoute
[06/22 22:17:57   1756s] setExtractRCMode -relative_c_th                                1
[06/22 22:17:57   1756s] setExtractRCMode -total_c_th                                   0
[06/22 22:17:57   1756s] setUsefulSkewMode -opt_skew_max_allowed_delay                  1
[06/22 22:17:57   1756s] setUsefulSkewMode -opt_skew_no_boundary                        false
[06/22 22:17:57   1756s] setDelayCalMode -enable_high_fanout                            true
[06/22 22:17:57   1756s] setDelayCalMode -enable_ideal_seq_async_pins                   false
[06/22 22:17:57   1756s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[06/22 22:17:57   1756s] setDelayCalMode -engine                                        aae
[06/22 22:17:57   1756s] setDelayCalMode -ignoreNetLoad                                 false
[06/22 22:17:57   1756s] setDelayCalMode -socv_accuracy_mode                            low
[06/22 22:17:57   1756s] setOptMode -opt_view_pruning_setup_views_active_list           { WORST_CASE }
[06/22 22:17:57   1756s] setOptMode -opt_view_pruning_setup_views_persistent_list       { WORST_CASE}
[06/22 22:17:57   1756s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { WORST_CASE}
[06/22 22:17:57   1756s] setOptMode -opt_drv_margin                                     0
[06/22 22:17:57   1756s] setOptMode -opt_drv                                            true
[06/22 22:17:57   1756s] setOptMode -opt_resize_flip_flops                              true
[06/22 22:17:57   1756s] setOptMode -opt_preserve_all_sequential                        false
[06/22 22:17:57   1756s] setOptMode -opt_setup_target_slack                             0
[06/22 22:17:57   1756s] setPlaceMode -maxRouteLayer                                    7
[06/22 22:17:57   1756s] setPlaceMode -place_design_floorplan_mode                      false
[06/22 22:17:57   1756s] setPlaceMode -place_detail_check_route                         false
[06/22 22:17:57   1756s] setPlaceMode -place_detail_preserve_routing                    true
[06/22 22:17:57   1756s] setPlaceMode -place_detail_remove_affected_routing             false
[06/22 22:17:57   1756s] setPlaceMode -place_detail_swap_eeq_cells                      false
[06/22 22:17:57   1756s] setPlaceMode -place_global_clock_gate_aware                    true
[06/22 22:17:57   1756s] setPlaceMode -place_global_cong_effort                         auto
[06/22 22:17:57   1756s] setPlaceMode -place_global_ignore_scan                         true
[06/22 22:17:57   1756s] setPlaceMode -place_global_ignore_spare                        false
[06/22 22:17:57   1756s] setPlaceMode -place_global_module_aware_spare                  false
[06/22 22:17:57   1756s] setPlaceMode -place_global_place_io_pins                       false
[06/22 22:17:57   1756s] setPlaceMode -place_global_reorder_scan                        true
[06/22 22:17:57   1756s] setPlaceMode -powerDriven                                      false
[06/22 22:17:57   1756s] setPlaceMode -timingDriven                                     true
[06/22 22:17:57   1756s] setAnalysisMode -checkType                                     setup
[06/22 22:17:57   1756s] setAnalysisMode -clkSrcPath                                    true
[06/22 22:17:57   1756s] setAnalysisMode -clockPropagation                              sdcControl
[06/22 22:17:57   1756s] setAnalysisMode -skew                                          true
[06/22 22:17:57   1756s] setAnalysisMode -usefulSkew                                    true
[06/22 22:17:57   1756s] setAnalysisMode -virtualIPO                                    false
[06/22 22:17:57   1756s] setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
[06/22 22:17:57   1756s] setRouteMode -earlyGlobalRoutePartitionPinGuide                true
[06/22 22:17:57   1756s] 
[06/22 22:17:57   1756s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/22 22:18:00   1760s] Need call spDPlaceInit before registerPrioInstLoc.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffr' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'dffsrq' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_2__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cby_0__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__2_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__1_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'cbx_1__0_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_io_mode_physical__iopad' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4_mem' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'frac_lut6' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'mux_tree_tapbuf_size4' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_clb' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_left' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_bottom' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_right' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'grid_io_top' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'logical_tile_clb_mode_clb_' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[06/22 22:18:00   1760s] Type 'man IMPECO-560' for more detail.
[06/22 22:18:00   1760s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[06/22 22:18:00   1760s] To increase the message display limit, refer to the product command reference manual.
[06/22 22:18:00   1760s] OPERPROF: Starting DPlace-Init at level 1, MEM:4446.9M, EPOCH TIME: 1750645080.135930
[06/22 22:18:00   1760s] Processing tracks to init pin-track alignment.
[06/22 22:18:00   1760s] z: 1, totalTracks: 1
[06/22 22:18:00   1760s] z: 3, totalTracks: 1
[06/22 22:18:00   1760s] z: 5, totalTracks: 1
[06/22 22:18:00   1760s] z: 7, totalTracks: 1
[06/22 22:18:00   1760s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:18:00   1760s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4446.9M, EPOCH TIME: 1750645080.222172
[06/22 22:18:00   1760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:18:00   1760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:18:00   1760s] 
[06/22 22:18:00   1760s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:18:00   1760s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:18:00   1760s] OPERPROF:     Starting CMU at level 3, MEM:4446.9M, EPOCH TIME: 1750645080.266899
[06/22 22:18:00   1760s] OPERPROF:     Finished CMU at level 3, CPU:0.013, REAL:0.014, MEM:4446.9M, EPOCH TIME: 1750645080.280611
[06/22 22:18:00   1760s] 
[06/22 22:18:00   1760s] Bad Lib Cell Checking (CMU) is done! (0)
[06/22 22:18:00   1760s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.077, REAL:0.078, MEM:4446.9M, EPOCH TIME: 1750645080.299721
[06/22 22:18:00   1760s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4446.9M, EPOCH TIME: 1750645080.299884
[06/22 22:18:00   1760s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4446.9M, EPOCH TIME: 1750645080.300142
[06/22 22:18:00   1760s] 
[06/22 22:18:00   1760s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=4446.9MB).
[06/22 22:18:00   1760s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.208, REAL:0.226, MEM:4446.9M, EPOCH TIME: 1750645080.362130
[06/22 22:18:00   1760s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4446.9M, EPOCH TIME: 1750645080.362303
[06/22 22:18:00   1760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:18:00   1760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:18:00   1760s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:18:00   1760s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:18:00   1760s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.192, REAL:0.134, MEM:4446.9M, EPOCH TIME: 1750645080.495956
[06/22 22:18:00   1760s] 
[06/22 22:18:00   1760s] Creating Lib Analyzer ...
[06/22 22:18:00   1760s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:18:00   1760s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:18:00   1760s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:18:00   1760s] 
[06/22 22:18:00   1760s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:18:01   1761s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:24 mem=4446.9M
[06/22 22:18:01   1761s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:24 mem=4446.9M
[06/22 22:18:01   1761s] Creating Lib Analyzer, finished. 
[06/22 22:18:01   1761s] Effort level <high> specified for reg2reg path_group
[06/22 22:18:10   1775s] Info: IPO magic value 0x86F3BEEF.
[06/22 22:18:10   1775s] Info: Using SynthesisEngine executable '/run/media/exotic/Cadence/Installed/DDI231/INNOVUS231/bin/innovus_'.
[06/22 22:18:10   1775s]       SynthesisEngine workers will not check out additional licenses.
[06/22 22:19:04   1776s] **INFO: Using Advanced Metric Collection system.
[06/22 22:19:04   1776s] **optDesign ... cpu = 0:00:19, real = 0:01:07, mem = 1510.7M, totSessionCpu=0:29:39 **
[06/22 22:19:05   1776s] #optDebug: { P: 130 W: 9195 FE: standard PE: none LDR: 1}
[06/22 22:19:05   1776s] *** optDesign -postCTS ***
[06/22 22:19:05   1776s] DRC Margin: user margin 0.0; extra margin 0.2
[06/22 22:19:05   1776s] Hold Target Slack: user slack 0
[06/22 22:19:05   1776s] Setup Target Slack: user slack 0; extra slack 0.0
[06/22 22:19:05   1776s] setUsefulSkewMode -opt_skew_eco_route false
[06/22 22:19:05   1776s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4446.9M, EPOCH TIME: 1750645145.582990
[06/22 22:19:05   1776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:05   1776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:05   1776s] 
[06/22 22:19:05   1776s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:19:05   1776s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:19:05   1776s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.054, REAL:0.054, MEM:4446.9M, EPOCH TIME: 1750645145.637212
[06/22 22:19:05   1776s] 
[06/22 22:19:05   1776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:05   1776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:05   1776s] Multi-VT timing optimization disabled based on library information.
[06/22 22:19:05   1776s] 
[06/22 22:19:05   1776s] TimeStamp Deleting Cell Server Begin ...
[06/22 22:19:05   1776s] Deleting Lib Analyzer.
[06/22 22:19:05   1776s] 
[06/22 22:19:05   1776s] TimeStamp Deleting Cell Server End ...
[06/22 22:19:05   1776s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:19:05   1776s] 
[06/22 22:19:05   1776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/22 22:19:05   1776s] Summary for sequential cells identification: 
[06/22 22:19:05   1776s]   Identified SBFF number: 3
[06/22 22:19:05   1776s]   Identified MBFF number: 0
[06/22 22:19:05   1776s]   Identified SB Latch number: 5
[06/22 22:19:05   1776s]   Identified MB Latch number: 0
[06/22 22:19:05   1776s]   Not identified SBFF number: 0
[06/22 22:19:05   1776s]   Not identified MBFF number: 0
[06/22 22:19:05   1776s]   Not identified SB Latch number: 0
[06/22 22:19:05   1776s]   Not identified MB Latch number: 0
[06/22 22:19:05   1776s]   Number of sequential cells which are not FFs: 2
[06/22 22:19:05   1776s]  Visiting view : WORST_CASE
[06/22 22:19:05   1776s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/22 22:19:05   1776s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/22 22:19:05   1776s]  Visiting view : Best_CASE
[06/22 22:19:05   1776s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/22 22:19:05   1776s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/22 22:19:05   1776s] TLC MultiMap info (StdDelay):
[06/22 22:19:05   1776s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/22 22:19:05   1776s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/22 22:19:05   1776s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/22 22:19:05   1776s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/22 22:19:05   1776s]  Setting StdDelay to: 25.6ps
[06/22 22:19:05   1776s] 
[06/22 22:19:05   1776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/22 22:19:05   1776s] 
[06/22 22:19:05   1776s] TimeStamp Deleting Cell Server Begin ...
[06/22 22:19:05   1776s] 
[06/22 22:19:05   1776s] TimeStamp Deleting Cell Server End ...
[06/22 22:19:06   1776s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4446.9M, EPOCH TIME: 1750645146.543549
[06/22 22:19:06   1776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:06   1776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:06   1776s] Cell fpga_top LLGs are deleted
[06/22 22:19:06   1776s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:06   1776s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:06   1776s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4446.9M, EPOCH TIME: 1750645146.543929
[06/22 22:19:06   1776s] Start to check current routing status for nets...
[06/22 22:19:07   1776s] All nets are already routed correctly.
[06/22 22:19:07   1776s] End to check current routing status for nets (mem=4446.9M)
[06/22 22:19:07   1776s] 
[06/22 22:19:07   1776s] Creating Lib Analyzer ...
[06/22 22:19:07   1776s] 
[06/22 22:19:07   1776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/22 22:19:07   1776s] Summary for sequential cells identification: 
[06/22 22:19:07   1776s]   Identified SBFF number: 3
[06/22 22:19:07   1776s]   Identified MBFF number: 0
[06/22 22:19:07   1776s]   Identified SB Latch number: 5
[06/22 22:19:07   1776s]   Identified MB Latch number: 0
[06/22 22:19:07   1776s]   Not identified SBFF number: 0
[06/22 22:19:07   1776s]   Not identified MBFF number: 0
[06/22 22:19:07   1776s]   Not identified SB Latch number: 0
[06/22 22:19:07   1776s]   Not identified MB Latch number: 0
[06/22 22:19:07   1776s]   Number of sequential cells which are not FFs: 2
[06/22 22:19:07   1776s]  Visiting view : WORST_CASE
[06/22 22:19:07   1776s]    : PowerDomain = none : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[06/22 22:19:07   1776s]    : PowerDomain = none : Weighted F : unweighted  = 23.60 (1.000) with rcCorner = -1
[06/22 22:19:07   1776s]  Visiting view : Best_CASE
[06/22 22:19:07   1776s]    : PowerDomain = none : Weighted F : unweighted  = 17.50 (1.000) with rcCorner = 1
[06/22 22:19:07   1776s]    : PowerDomain = none : Weighted F : unweighted  = 16.30 (1.000) with rcCorner = -1
[06/22 22:19:07   1776s] TLC MultiMap info (StdDelay):
[06/22 22:19:07   1776s]   : MIN_DEALY + MIN_TIMING + 1 + no RcCorner := 16.3ps
[06/22 22:19:07   1776s]   : MIN_DEALY + MIN_TIMING + 1 + RC_WORST := 17.5ps
[06/22 22:19:07   1776s]   : MAX_DEALY + MAX_TIMING + 1 + no RcCorner := 23.6ps
[06/22 22:19:07   1776s]   : MAX_DEALY + MAX_TIMING + 1 + RC_BEST := 25.6ps
[06/22 22:19:07   1776s]  Setting StdDelay to: 25.6ps
[06/22 22:19:07   1776s] 
[06/22 22:19:07   1776s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/22 22:19:07   1776s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:19:07   1776s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:19:07   1776s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:19:07   1776s] 
[06/22 22:19:07   1776s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:19:07   1777s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:29:41 mem=4446.9M
[06/22 22:19:07   1777s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:29:41 mem=4446.9M
[06/22 22:19:07   1777s] Creating Lib Analyzer, finished. 
[06/22 22:19:07   1777s] #optDebug: Start CG creation (mem=4446.9M)
[06/22 22:19:07   1777s]  ...initializing CG 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:19:07   1777s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:19:07   1777s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:19:07   1777s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:19:08   1777s] ToF 969.8460um
[06/22 22:19:08   1778s] (cpu=0:00:00.9, mem=4496.9M)
[06/22 22:19:08   1778s]  ...processing cgPrt (cpu=0:00:00.9, mem=4496.9M)
[06/22 22:19:08   1778s]  ...processing cgEgp (cpu=0:00:00.9, mem=4496.9M)
[06/22 22:19:08   1778s]  ...processing cgPbk (cpu=0:00:00.9, mem=4496.9M)
[06/22 22:19:08   1778s]  ...processing cgNrb(cpu=0:00:00.9, mem=4496.9M)
[06/22 22:19:08   1778s]  ...processing cgObs (cpu=0:00:00.9, mem=4496.9M)
[06/22 22:19:08   1778s]  ...processing cgCon (cpu=0:00:00.9, mem=4496.9M)
[06/22 22:19:08   1778s]  ...processing cgPdm (cpu=0:00:00.9, mem=4496.9M)
[06/22 22:19:08   1778s] #optDebug: Finish CG creation (cpu=0:00:00.9, mem=4496.9M)
[06/22 22:19:10   1779s] Compute RC Scale Done ...
[06/22 22:19:10   1779s] Cell fpga_top LLGs are deleted
[06/22 22:19:10   1779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:10   1779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:10   1779s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645150.493846
[06/22 22:19:10   1779s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:10   1779s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:10   1779s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4496.9M, EPOCH TIME: 1750645150.497776
[06/22 22:19:10   1779s] Max number of tech site patterns supported in site array is 256.
[06/22 22:19:10   1779s] Core basic site is CoreSite
[06/22 22:19:10   1779s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 22:19:10   1779s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 22:19:10   1779s] Fast DP-INIT is on for default
[06/22 22:19:10   1779s] Atter site array init, number of instance map data is 0.
[06/22 22:19:10   1779s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.044, REAL:0.037, MEM:4496.9M, EPOCH TIME: 1750645150.534681
[06/22 22:19:10   1779s] 
[06/22 22:19:10   1779s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:19:10   1779s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:19:10   1779s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.074, REAL:0.067, MEM:4496.9M, EPOCH TIME: 1750645150.560819
[06/22 22:19:10   1780s] 
[06/22 22:19:10   1780s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:10   1780s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:17   1791s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:19:18   1793s] 
OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     80 (80)      |   -0.188   |     80 (80)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    276 (276)     |    -54     |   1076 (1076)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.555%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/22 22:19:18   1793s] **optDesign ... cpu = 0:00:36, real = 0:01:21, mem = 1532.1M, totSessionCpu=0:29:56 **
[06/22 22:19:18   1793s] Begin: Collecting metrics
[06/22 22:19:19   1793s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.000 |   0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
 ----------------------------------------------------------------------------------- 
[06/22 22:19:19   1793s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1532.3M, current mem=1532.3M)

[06/22 22:19:19   1793s] End: Collecting metrics
[06/22 22:19:19   1793s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:36.5/0:01:21.4 (0.4), totSession cpu/real = 0:29:56.3/0:35:17.7 (0.8), mem = 4496.9M
[06/22 22:19:19   1793s] 
[06/22 22:19:19   1793s] =============================================================================================
[06/22 22:19:19   1793s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.14-s088_1
[06/22 22:19:19   1793s] =============================================================================================
[06/22 22:19:19   1793s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:19:19   1793s] ---------------------------------------------------------------------------------------------
[06/22 22:19:19   1793s] [ ViewPruning            ]      2   0:00:00.8  (   1.0 % )     0:00:06.5 /  0:00:10.8    1.7
[06/22 22:19:19   1793s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.3 % )     0:00:08.5 /  0:00:13.3    1.6
[06/22 22:19:19   1793s] [ MetricReport           ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.2    0.6
[06/22 22:19:19   1793s] [ DrvReport              ]      1   0:00:01.1  (   1.3 % )     0:00:01.1 /  0:00:01.6    1.4
[06/22 22:19:19   1793s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/22 22:19:19   1793s] [ LibAnalyzerInit        ]      2   0:00:01.5  (   1.9 % )     0:00:01.5 /  0:00:01.5    1.0
[06/22 22:19:19   1793s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:19:19   1793s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:01.2 /  0:00:00.9    0.7
[06/22 22:19:19   1793s] [ ChannelGraphInit       ]      1   0:00:01.2  (   1.5 % )     0:00:01.2 /  0:00:00.9    0.7
[06/22 22:19:19   1793s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:19:19   1793s] [ DetailPlaceInit        ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[06/22 22:19:19   1793s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:06.5 /  0:00:10.8    1.7
[06/22 22:19:19   1793s] [ TimingUpdate           ]      3   0:00:12.0  (  14.7 % )     0:00:12.0 /  0:00:20.3    1.7
[06/22 22:19:19   1793s] [ TimingReport           ]      1   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[06/22 22:19:19   1793s] [ MISC                   ]          0:01:03.3  (  77.7 % )     0:01:03.3 /  0:00:10.1    0.2
[06/22 22:19:19   1793s] ---------------------------------------------------------------------------------------------
[06/22 22:19:19   1793s]  InitOpt #1 TOTAL                   0:01:21.4  ( 100.0 % )     0:01:21.4 /  0:00:36.5    0.4
[06/22 22:19:19   1793s] ---------------------------------------------------------------------------------------------
[06/22 22:19:19   1793s] ** INFO : this run is activating low effort ccoptDesign flow
[06/22 22:19:19   1793s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:19:19   1793s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:29:56 mem=4496.9M
[06/22 22:19:19   1793s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645159.357344
[06/22 22:19:19   1793s] Processing tracks to init pin-track alignment.
[06/22 22:19:19   1793s] z: 1, totalTracks: 1
[06/22 22:19:19   1793s] z: 3, totalTracks: 1
[06/22 22:19:19   1793s] z: 5, totalTracks: 1
[06/22 22:19:19   1793s] z: 7, totalTracks: 1
[06/22 22:19:19   1793s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:19:19   1793s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645159.417229
[06/22 22:19:19   1793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:19   1793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:19   1793s] 
[06/22 22:19:19   1793s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:19:19   1793s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:19:19   1793s] 
[06/22 22:19:19   1793s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:19:19   1793s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.048, MEM:4496.9M, EPOCH TIME: 1750645159.465056
[06/22 22:19:19   1793s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.9M, EPOCH TIME: 1750645159.465257
[06/22 22:19:19   1793s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645159.465603
[06/22 22:19:19   1793s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4496.9MB).
[06/22 22:19:19   1793s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.127, REAL:0.130, MEM:4496.9M, EPOCH TIME: 1750645159.487265
[06/22 22:19:19   1793s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:29:57 mem=4496.9M
[06/22 22:19:19   1793s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.9M, EPOCH TIME: 1750645159.645078
[06/22 22:19:19   1793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:19   1793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:19   1793s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:19   1793s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:19   1793s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.153, REAL:0.091, MEM:4496.9M, EPOCH TIME: 1750645159.735997
[06/22 22:19:19   1793s] OPTC: m4 20.0 50.0 [ 64.5 20.0 50.0 ]
[06/22 22:19:20   1793s] OPTC: view 50.0:64.5 [ 0.0500 ]
[06/22 22:19:27   1805s] **WARN: (IMPOPT-7075):	Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'setOptMode -opt_enable_data_to_data_checks true'.Type 'man IMPOPT-7075' for more detail.
[06/22 22:19:32   1814s] #optDebug: fT-E <X 2 0 0 1>
[06/22 22:19:32   1814s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[06/22 22:19:34   1815s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 2 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -128.0 -useBottleneckAnalyzer -drvRatio 0.4
[06/22 22:19:34   1815s] Begin: GigaOpt Route Type Constraints Refinement
[06/22 22:19:34   1815s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:30:18.8/0:35:32.6 (0.9), mem = 4496.9M
[06/22 22:19:34   1815s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.10
[06/22 22:19:34   1815s] ### Creating RouteCongInterface, started
[06/22 22:19:34   1815s] {MMLU 0 0 55825}
[06/22 22:19:34   1815s] [oiLAM] Zs 7, 8
[06/22 22:19:34   1815s] ### Creating LA Mngr. totSessionCpu=0:30:19 mem=4496.9M
[06/22 22:19:34   1815s] ### Creating LA Mngr, finished. totSessionCpu=0:30:19 mem=4496.9M
[06/22 22:19:34   1816s] 
[06/22 22:19:34   1816s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:19:34   1816s] 
[06/22 22:19:34   1816s] #optDebug: {0, 1.000}
[06/22 22:19:34   1816s] ### Creating RouteCongInterface, finished
[06/22 22:19:34   1816s] Updated routing constraints on 0 nets.
[06/22 22:19:34   1816s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.10
[06/22 22:19:34   1816s] Bottom Preferred Layer:
[06/22 22:19:34   1816s]     None
[06/22 22:19:34   1816s] Via Pillar Rule:
[06/22 22:19:34   1816s]     None
[06/22 22:19:34   1816s] Finished writing unified metrics of routing constraints.
[06/22 22:19:34   1816s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (0.9), totSession cpu/real = 0:30:19.2/0:35:33.0 (0.9), mem = 4496.9M
[06/22 22:19:34   1816s] 
[06/22 22:19:34   1816s] =============================================================================================
[06/22 22:19:34   1816s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        23.14-s088_1
[06/22 22:19:34   1816s] =============================================================================================
[06/22 22:19:34   1816s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:19:34   1816s] ---------------------------------------------------------------------------------------------
[06/22 22:19:34   1816s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  80.5 % )     0:00:00.3 /  0:00:00.3    0.9
[06/22 22:19:34   1816s] [ MISC                   ]          0:00:00.1  (  19.5 % )     0:00:00.1 /  0:00:00.1    0.9
[06/22 22:19:34   1816s] ---------------------------------------------------------------------------------------------
[06/22 22:19:34   1816s]  CongRefineRouteType #1 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    0.9
[06/22 22:19:34   1816s] ---------------------------------------------------------------------------------------------
[06/22 22:19:34   1816s] End: GigaOpt Route Type Constraints Refinement
[06/22 22:19:34   1816s] Begin: Collecting metrics
[06/22 22:19:34   1816s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement |       |     |             | 0:00:00  |        4497 |      |     |
 ----------------------------------------------------------------------------------------- 
[06/22 22:19:34   1816s] Ending "collect_metrics" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1544.9M, current mem=1539.5M)

[06/22 22:19:34   1816s] End: Collecting metrics
[06/22 22:19:34   1816s] Deleting Lib Analyzer.
[06/22 22:19:34   1816s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:30:19.4/0:35:33.3 (0.9), mem = 4496.9M
[06/22 22:19:44   1825s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:19:44   1825s] Info: 71 io nets excluded
[06/22 22:19:44   1825s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:19:44   1825s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:19:44   1826s] *Info: 338 ununiquified hinsts
[06/22 22:19:44   1826s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:19:44   1826s] ### Creating LA Mngr. totSessionCpu=0:30:29 mem=4496.9M
[06/22 22:19:44   1826s] ### Creating LA Mngr, finished. totSessionCpu=0:30:29 mem=4496.9M
[06/22 22:19:44   1826s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/22 22:19:44   1826s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.11
[06/22 22:19:44   1826s] 
[06/22 22:19:44   1826s] Creating Lib Analyzer ...
[06/22 22:19:45   1826s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:19:45   1826s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:19:45   1826s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:19:45   1826s] 
[06/22 22:19:45   1826s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:19:45   1826s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:30 mem=4496.9M
[06/22 22:19:45   1826s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:30 mem=4496.9M
[06/22 22:19:45   1826s] Creating Lib Analyzer, finished. 
[06/22 22:19:45   1826s] 
[06/22 22:19:45   1826s] Active Setup views: WORST_CASE 
[06/22 22:19:45   1827s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645185.882844
[06/22 22:19:45   1827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:45   1827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:45   1827s] 
[06/22 22:19:45   1827s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:19:45   1827s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:19:45   1827s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.047, REAL:0.068, MEM:4496.9M, EPOCH TIME: 1750645185.950588
[06/22 22:19:45   1827s] 
[06/22 22:19:45   1827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:45   1827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:45   1827s] [oiPhyDebug] optDemand 2101495680000.00, spDemand 747895680000.00.
[06/22 22:19:45   1827s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50367
[06/22 22:19:45   1827s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:19:45   1827s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:30:30 mem=4496.9M
[06/22 22:19:45   1827s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645185.994855
[06/22 22:19:45   1827s] Processing tracks to init pin-track alignment.
[06/22 22:19:45   1827s] z: 1, totalTracks: 1
[06/22 22:19:45   1827s] z: 3, totalTracks: 1
[06/22 22:19:45   1827s] z: 5, totalTracks: 1
[06/22 22:19:45   1827s] z: 7, totalTracks: 1
[06/22 22:19:45   1827s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:19:46   1827s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645186.075209
[06/22 22:19:46   1827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:46   1827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:46   1827s] 
[06/22 22:19:46   1827s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:19:46   1827s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:19:46   1827s] 
[06/22 22:19:46   1827s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:19:46   1827s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.047, REAL:0.046, MEM:4496.9M, EPOCH TIME: 1750645186.121109
[06/22 22:19:46   1827s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.9M, EPOCH TIME: 1750645186.121387
[06/22 22:19:46   1827s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645186.121826
[06/22 22:19:46   1827s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4496.9MB).
[06/22 22:19:46   1827s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.146, MEM:4496.9M, EPOCH TIME: 1750645186.140825
[06/22 22:19:46   1827s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:19:46   1827s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50367
[06/22 22:19:46   1827s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:30:31 mem=4496.9M
[06/22 22:19:46   1827s] ### Creating RouteCongInterface, started
[06/22 22:19:46   1828s] 
[06/22 22:19:46   1828s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:19:46   1828s] 
[06/22 22:19:46   1828s] #optDebug: {0, 1.000}
[06/22 22:19:46   1828s] ### Creating RouteCongInterface, finished
[06/22 22:19:46   1828s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:19:46   1828s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:19:46   1828s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:19:46   1828s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:19:46   1828s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:19:46   1828s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:19:46   1828s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:19:46   1828s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:19:46   1828s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4496.9M, EPOCH TIME: 1750645186.785711
[06/22 22:19:46   1828s] Found 0 hard placement blockage before merging.
[06/22 22:19:46   1828s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4496.9M, EPOCH TIME: 1750645186.786667
[06/22 22:19:47   1828s] 
[06/22 22:19:47   1828s] Netlist preparation processing... 
[06/22 22:19:47   1828s] Removed 0 instance
[06/22 22:19:47   1828s] *info: Marking 0 isolation instances dont touch
[06/22 22:19:47   1828s] *info: Marking 0 level shifter instances dont touch
[06/22 22:19:48   1829s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:19:48   1829s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50367
[06/22 22:19:48   1829s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.9M, EPOCH TIME: 1750645188.529433
[06/22 22:19:48   1829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:19:48   1829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:48   1830s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:48   1830s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:48   1830s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.171, REAL:0.108, MEM:4496.9M, EPOCH TIME: 1750645188.637526
[06/22 22:19:48   1830s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.11
[06/22 22:19:48   1830s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:13.8/0:00:13.7 (1.0), totSession cpu/real = 0:30:33.1/0:35:47.1 (0.9), mem = 4496.9M
[06/22 22:19:48   1830s] 
[06/22 22:19:48   1830s] =============================================================================================
[06/22 22:19:48   1830s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            23.14-s088_1
[06/22 22:19:48   1830s] =============================================================================================
[06/22 22:19:48   1830s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:19:48   1830s] ---------------------------------------------------------------------------------------------
[06/22 22:19:48   1830s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   5.1 % )     0:00:00.7 /  0:00:00.7    1.0
[06/22 22:19:48   1830s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:19:48   1830s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.8 % )     0:00:00.5 /  0:00:00.7    1.3
[06/22 22:19:48   1830s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   2.2 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:19:48   1830s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.3    1.1
[06/22 22:19:48   1830s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:19:48   1830s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   0.5 % )     0:00:00.7 /  0:00:01.3    1.8
[06/22 22:19:48   1830s] [ IncrDelayCalc          ]      1   0:00:00.7  (   4.9 % )     0:00:00.7 /  0:00:01.3    1.9
[06/22 22:19:48   1830s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[06/22 22:19:48   1830s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:19:48   1830s] [ MISC                   ]          0:00:11.2  (  81.7 % )     0:00:11.2 /  0:00:10.5    0.9
[06/22 22:19:48   1830s] ---------------------------------------------------------------------------------------------
[06/22 22:19:48   1830s]  SimplifyNetlist #1 TOTAL           0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:13.8    1.0
[06/22 22:19:48   1830s] ---------------------------------------------------------------------------------------------
[06/22 22:19:48   1830s] Begin: Collecting metrics
[06/22 22:19:48   1830s] 
 ----------------------------------------------------------------------------------------- 
| Snapshot              | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                       | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       | 0.000 |   0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement |       |     |             | 0:00:00  |        4497 |      |     |
| simplify_netlist      |       |     |             | 0:00:14  |        4497 |      |     |
 ----------------------------------------------------------------------------------------- 
[06/22 22:19:48   1830s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1539.5M, current mem=1533.4M)

[06/22 22:19:48   1830s] End: Collecting metrics
[06/22 22:19:48   1830s] *** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:30:33.3/0:35:47.3 (0.9), mem = 4496.9M
[06/22 22:19:48   1830s] *** Starting optimizing excluded clock nets MEM= 4496.9M) ***
[06/22 22:19:48   1830s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4496.9M) ***
[06/22 22:19:48   1830s] *** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.4), totSession cpu/real = 0:30:33.3/0:35:47.4 (0.9), mem = 4496.9M
[06/22 22:19:48   1830s] 
[06/22 22:19:48   1830s] =============================================================================================
[06/22 22:19:48   1830s]  Step TAT Report : ExcludedClockNetOpt #1 / optDesign #1                        23.14-s088_1
[06/22 22:19:48   1830s] =============================================================================================
[06/22 22:19:48   1830s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:19:48   1830s] ---------------------------------------------------------------------------------------------
[06/22 22:19:48   1830s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.4
[06/22 22:19:48   1830s] ---------------------------------------------------------------------------------------------
[06/22 22:19:48   1830s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.4
[06/22 22:19:48   1830s] ---------------------------------------------------------------------------------------------
[06/22 22:19:48   1830s] *** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:30:33.3/0:35:47.4 (0.9), mem = 4496.9M
[06/22 22:19:48   1830s] *** Starting optimizing excluded clock nets MEM= 4496.9M) ***
[06/22 22:19:48   1830s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4496.9M) ***
[06/22 22:19:48   1830s] *** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:30:33.3/0:35:47.4 (0.9), mem = 4496.9M
[06/22 22:19:48   1830s] 
[06/22 22:19:48   1830s] =============================================================================================
[06/22 22:19:48   1830s]  Step TAT Report : ExcludedClockNetOpt #2 / optDesign #1                        23.14-s088_1
[06/22 22:19:48   1830s] =============================================================================================
[06/22 22:19:48   1830s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:19:48   1830s] ---------------------------------------------------------------------------------------------
[06/22 22:19:48   1830s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:19:48   1830s] ---------------------------------------------------------------------------------------------
[06/22 22:19:48   1830s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:19:48   1830s] ---------------------------------------------------------------------------------------------
[06/22 22:19:48   1830s] Begin: Collecting metrics
[06/22 22:19:49   1830s] 
 ------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                         | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         | 0.000 |   0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |       |     |             | 0:00:00  |        4497 |      |     |
| simplify_netlist        |       |     |             | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |       |     |             | 0:00:01  |        4497 |      |     |
 ------------------------------------------------------------------------------------------- 
[06/22 22:19:49   1830s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1533.7M, current mem=1533.7M)

[06/22 22:19:49   1830s] End: Collecting metrics
[06/22 22:19:49   1830s] Info: Done creating the CCOpt slew target map.
[06/22 22:19:49   1830s] Begin: GigaOpt high fanout net optimization
[06/22 22:19:49   1830s] GigaOpt HFN: use maxLocalDensity 1.2
[06/22 22:19:49   1830s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/22 22:19:49   1830s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:30:33.8/0:35:48.2 (0.9), mem = 4496.9M
[06/22 22:19:59   1840s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:19:59   1840s] Info: 71 io nets excluded
[06/22 22:19:59   1840s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:19:59   1840s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:19:59   1840s] *Info: 338 ununiquified hinsts
[06/22 22:19:59   1840s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:19:59   1840s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.12
[06/22 22:19:59   1840s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:19:59   1840s] 
[06/22 22:19:59   1840s] Active Setup views: WORST_CASE 
[06/22 22:19:59   1840s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645199.917053
[06/22 22:19:59   1840s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:59   1840s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:19:59   1840s] 
[06/22 22:19:59   1840s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:19:59   1840s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:19:59   1840s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.045, REAL:0.044, MEM:4496.9M, EPOCH TIME: 1750645199.961459
[06/22 22:19:59   1840s] 
[06/22 22:20:00   1840s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:00   1840s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:00   1840s] [oiPhyDebug] optDemand 2101495680000.00, spDemand 747895680000.00.
[06/22 22:20:00   1840s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50367
[06/22 22:20:00   1840s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/22 22:20:00   1840s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:30:44 mem=4496.9M
[06/22 22:20:00   1840s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645200.018878
[06/22 22:20:00   1840s] Processing tracks to init pin-track alignment.
[06/22 22:20:00   1840s] z: 1, totalTracks: 1
[06/22 22:20:00   1840s] z: 3, totalTracks: 1
[06/22 22:20:00   1840s] z: 5, totalTracks: 1
[06/22 22:20:00   1840s] z: 7, totalTracks: 1
[06/22 22:20:00   1840s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:20:00   1840s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645200.093443
[06/22 22:20:00   1840s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:00   1840s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:00   1841s] 
[06/22 22:20:00   1841s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:20:00   1841s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:20:00   1841s] 
[06/22 22:20:00   1841s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:20:00   1841s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.049, REAL:0.065, MEM:4496.9M, EPOCH TIME: 1750645200.158915
[06/22 22:20:00   1841s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.9M, EPOCH TIME: 1750645200.159139
[06/22 22:20:00   1841s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645200.159526
[06/22 22:20:00   1841s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4496.9MB).
[06/22 22:20:00   1841s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.134, REAL:0.157, MEM:4496.9M, EPOCH TIME: 1750645200.176294
[06/22 22:20:00   1841s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:20:00   1841s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50367
[06/22 22:20:00   1841s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:30:45 mem=4496.9M
[06/22 22:20:00   1841s] ### Creating RouteCongInterface, started
[06/22 22:20:00   1841s] 
[06/22 22:20:00   1841s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/22 22:20:00   1841s] 
[06/22 22:20:00   1841s] #optDebug: {0, 1.000}
[06/22 22:20:00   1841s] ### Creating RouteCongInterface, finished
[06/22 22:20:00   1841s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:00   1841s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:00   1841s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:20:00   1841s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:20:00   1841s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:00   1841s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:00   1841s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:20:00   1841s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:20:01   1843s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:01   1843s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:01   1843s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:01   1843s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:01   1843s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:01   1843s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:01   1843s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:01   1843s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:01   1843s] AoF 5883.6330um
[06/22 22:20:01   1843s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:20:01   1843s] Dumping Information for Job ...
[06/22 22:20:01   1843s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:20:01   1843s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:20:01   1843s] [GPS-DRV] Optimizer inputs ============================= 
[06/22 22:20:01   1843s] [GPS-DRV] drvFixingStage: Large Scale
[06/22 22:20:01   1843s] [GPS-DRV] costLowerBound: 0.1
[06/22 22:20:01   1843s] [GPS-DRV] setupTNSCost  : 0
[06/22 22:20:01   1843s] [GPS-DRV] maxIter       : 1
[06/22 22:20:01   1843s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[06/22 22:20:01   1843s] [GPS-DRV] Optimizer parameters ============================= 
[06/22 22:20:01   1843s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/22 22:20:01   1843s] [GPS-DRV] maxDensity (design): 0.95
[06/22 22:20:01   1843s] [GPS-DRV] maxLocalDensity: 1.2
[06/22 22:20:01   1843s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/22 22:20:01   1843s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[06/22 22:20:01   1843s] [GPS-DRV] isCPECostingOn: false
[06/22 22:20:01   1843s] [GPS-DRV] All active and enabled setup views
[06/22 22:20:01   1843s] [GPS-DRV]     WORST_CASE
[06/22 22:20:01   1843s] [GPS-DRV] maxTran off
[06/22 22:20:01   1843s] [GPS-DRV] maxCap off
[06/22 22:20:01   1843s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/22 22:20:01   1843s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[06/22 22:20:01   1843s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/22 22:20:01   1843s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4496.9M, EPOCH TIME: 1750645201.933945
[06/22 22:20:01   1843s] Found 0 hard placement blockage before merging.
[06/22 22:20:01   1843s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.002, MEM:4496.9M, EPOCH TIME: 1750645201.935990
[06/22 22:20:02   1843s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[06/22 22:20:02   1843s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/22 22:20:02   1844s] +---------+---------+--------+--------+------------+--------+
[06/22 22:20:02   1844s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/22 22:20:02   1844s] +---------+---------+--------+--------+------------+--------+
[06/22 22:20:02   1844s] |   68.56%|        -|   0.000|   0.000|   0:00:00.0| 4496.9M|
[06/22 22:20:02   1844s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:20:02   1844s] Dumping Information for Job ...
[06/22 22:20:02   1844s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:20:02   1844s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:20:02   1844s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:20:02   1844s] Dumping Information for Job ...
[06/22 22:20:02   1844s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:20:02   1844s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:20:02   1844s] |   68.56%|        -|   0.000|   0.000|   0:00:00.0| 4496.9M|
[06/22 22:20:02   1844s] +---------+---------+--------+--------+------------+--------+
[06/22 22:20:02   1844s] 
[06/22 22:20:02   1844s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4496.9M) ***
[06/22 22:20:02   1844s] 
[06/22 22:20:02   1844s] ###############################################################################
[06/22 22:20:02   1844s] #
[06/22 22:20:02   1844s] #  Large fanout net report:  
[06/22 22:20:02   1844s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[06/22 22:20:02   1844s] #     - current density: 68.56
[06/22 22:20:02   1844s] #
[06/22 22:20:02   1844s] #  List of high fanout nets:
[06/22 22:20:02   1844s] #        Net(1):  pReset[0]: (fanouts = 5317)
[06/22 22:20:02   1844s] #                   - multi-driver net with 2 drivers
[06/22 22:20:02   1844s] #                   - Ignored for optimization
[06/22 22:20:02   1844s] #
[06/22 22:20:02   1844s] ###############################################################################
[06/22 22:20:02   1844s] Bottom Preferred Layer:
[06/22 22:20:02   1844s]     None
[06/22 22:20:02   1844s] Via Pillar Rule:
[06/22 22:20:02   1844s]     None
[06/22 22:20:02   1844s] Finished writing unified metrics of routing constraints.
[06/22 22:20:02   1844s] 
[06/22 22:20:02   1844s] 
[06/22 22:20:02   1844s] =======================================================================
[06/22 22:20:02   1844s]                 Reasons for remaining drv violations
[06/22 22:20:02   1844s] =======================================================================
[06/22 22:20:02   1844s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[06/22 22:20:02   1844s] 
[06/22 22:20:02   1844s] HFNFixing failure reasons
[06/22 22:20:02   1844s] ------------------------------------------------
[06/22 22:20:02   1844s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[06/22 22:20:02   1844s] 
[06/22 22:20:02   1844s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:20:02   1844s] Total-nets :: 50177, Stn-nets :: 112, ratio :: 0.22321 %, Total-len 1.38085e+06, Stn-len 43909
[06/22 22:20:02   1844s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50367
[06/22 22:20:02   1844s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.9M, EPOCH TIME: 1750645202.933812
[06/22 22:20:02   1844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:20:02   1844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:03   1844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:03   1844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:03   1844s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.199, REAL:0.134, MEM:4496.9M, EPOCH TIME: 1750645203.067756
[06/22 22:20:03   1844s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.12
[06/22 22:20:03   1844s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:13.9/0:00:13.3 (1.0), totSession cpu/real = 0:30:47.8/0:36:01.5 (0.9), mem = 4496.9M
[06/22 22:20:03   1844s] 
[06/22 22:20:03   1844s] =============================================================================================
[06/22 22:20:03   1844s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.14-s088_1
[06/22 22:20:03   1844s] =============================================================================================
[06/22 22:20:03   1844s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:20:03   1844s] ---------------------------------------------------------------------------------------------
[06/22 22:20:03   1844s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.2
[06/22 22:20:03   1844s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:03   1844s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   3.3 % )     0:00:00.6 /  0:00:00.8    1.3
[06/22 22:20:03   1844s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    0.9
[06/22 22:20:03   1844s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:20:03   1844s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:03   1844s] [ OptimizationStep       ]      1   0:00:00.1  (   0.5 % )     0:00:00.2 /  0:00:00.1    0.7
[06/22 22:20:03   1844s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:03   1844s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:03   1844s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:03   1844s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:03   1844s] [ DrvFindVioNets         ]      3   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.1    0.9
[06/22 22:20:03   1844s] [ DetailPlaceInit        ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.1    0.9
[06/22 22:20:03   1844s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.2
[06/22 22:20:03   1844s] [ MISC                   ]          0:00:11.5  (  86.6 % )     0:00:11.5 /  0:00:11.9    1.0
[06/22 22:20:03   1844s] ---------------------------------------------------------------------------------------------
[06/22 22:20:03   1844s]  DrvOpt #1 TOTAL                    0:00:13.3  ( 100.0 % )     0:00:13.3 /  0:00:13.9    1.0
[06/22 22:20:03   1844s] ---------------------------------------------------------------------------------------------
[06/22 22:20:03   1844s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/22 22:20:03   1844s] End: GigaOpt high fanout net optimization
[06/22 22:20:03   1845s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:20:03   1845s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/22 22:20:03   1845s] Deleting Lib Analyzer.
[06/22 22:20:03   1845s] Begin: GigaOpt DRV Optimization
[06/22 22:20:03   1845s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[06/22 22:20:03   1845s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[06/22 22:20:03   1845s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:30:48.5/0:36:02.2 (0.9), mem = 4496.9M
[06/22 22:20:13   1854s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:20:13   1854s] Info: 71 io nets excluded
[06/22 22:20:13   1855s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:20:13   1855s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:20:13   1855s] *Info: 338 ununiquified hinsts
[06/22 22:20:13   1855s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:20:13   1855s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.13
[06/22 22:20:13   1855s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:20:13   1855s] 
[06/22 22:20:13   1855s] Creating Lib Analyzer ...
[06/22 22:20:13   1855s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:20:13   1855s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:20:13   1855s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:20:13   1855s] 
[06/22 22:20:13   1855s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:20:14   1856s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:59 mem=4496.9M
[06/22 22:20:14   1856s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:59 mem=4496.9M
[06/22 22:20:14   1856s] Creating Lib Analyzer, finished. 
[06/22 22:20:14   1856s] 
[06/22 22:20:14   1856s] Active Setup views: WORST_CASE 
[06/22 22:20:14   1856s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645214.796362
[06/22 22:20:14   1856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:14   1856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:14   1856s] 
[06/22 22:20:14   1856s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:20:14   1856s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:20:14   1856s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.048, REAL:0.048, MEM:4496.9M, EPOCH TIME: 1750645214.844053
[06/22 22:20:14   1856s] 
[06/22 22:20:14   1856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:14   1856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:14   1856s] [oiPhyDebug] optDemand 2101495680000.00, spDemand 747895680000.00.
[06/22 22:20:14   1856s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50367
[06/22 22:20:14   1856s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:20:14   1856s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:30:59 mem=4496.9M
[06/22 22:20:14   1856s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645214.899409
[06/22 22:20:14   1856s] Processing tracks to init pin-track alignment.
[06/22 22:20:14   1856s] z: 1, totalTracks: 1
[06/22 22:20:14   1856s] z: 3, totalTracks: 1
[06/22 22:20:14   1856s] z: 5, totalTracks: 1
[06/22 22:20:14   1856s] z: 7, totalTracks: 1
[06/22 22:20:14   1856s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:20:14   1856s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645214.962289
[06/22 22:20:14   1856s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:14   1856s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:14   1856s] 
[06/22 22:20:14   1856s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:20:14   1856s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:20:15   1856s] 
[06/22 22:20:15   1856s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:20:15   1856s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.053, REAL:0.053, MEM:4496.9M, EPOCH TIME: 1750645215.014976
[06/22 22:20:15   1856s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.9M, EPOCH TIME: 1750645215.015322
[06/22 22:20:15   1856s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645215.015697
[06/22 22:20:15   1856s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=4496.9MB).
[06/22 22:20:15   1856s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.142, REAL:0.143, MEM:4496.9M, EPOCH TIME: 1750645215.042800
[06/22 22:20:15   1856s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:20:15   1857s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50367
[06/22 22:20:15   1857s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:31:00 mem=4496.9M
[06/22 22:20:15   1857s] ### Creating RouteCongInterface, started
[06/22 22:20:15   1857s] 
[06/22 22:20:15   1857s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/22 22:20:15   1857s] 
[06/22 22:20:15   1857s] #optDebug: {0, 1.000}
[06/22 22:20:15   1857s] ### Creating RouteCongInterface, finished
[06/22 22:20:15   1857s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:15   1857s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:15   1857s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:20:15   1857s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:20:15   1857s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:15   1857s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:15   1857s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:20:15   1857s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:20:16   1858s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:16   1858s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:16   1858s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:16   1858s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:16   1858s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:16   1858s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:16   1858s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:16   1858s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:20:16   1858s] AoF 5883.6330um
[06/22 22:20:16   1858s] [GPS-DRV] Optimizer inputs ============================= 
[06/22 22:20:16   1858s] [GPS-DRV] drvFixingStage: Small Scale
[06/22 22:20:16   1858s] [GPS-DRV] costLowerBound: 0.1
[06/22 22:20:16   1858s] [GPS-DRV] setupTNSCost  : 3
[06/22 22:20:16   1858s] [GPS-DRV] maxIter       : 3
[06/22 22:20:16   1858s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/22 22:20:16   1858s] [GPS-DRV] Optimizer parameters ============================= 
[06/22 22:20:16   1858s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/22 22:20:16   1858s] [GPS-DRV] maxDensity (design): 0.95
[06/22 22:20:16   1858s] [GPS-DRV] maxLocalDensity: 0.98
[06/22 22:20:16   1858s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/22 22:20:16   1858s] [GPS-DRV] Dflt RT Characteristic Length 5669.39um AoF 5883.63um x 1
[06/22 22:20:16   1858s] [GPS-DRV] isCPECostingOn: false
[06/22 22:20:16   1858s] [GPS-DRV] All active and enabled setup views
[06/22 22:20:16   1858s] [GPS-DRV]     WORST_CASE
[06/22 22:20:16   1858s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:20:16   1858s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:20:16   1858s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/22 22:20:16   1858s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[06/22 22:20:16   1858s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/22 22:20:16   1858s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4496.9M, EPOCH TIME: 1750645216.599047
[06/22 22:20:16   1858s] Found 0 hard placement blockage before merging.
[06/22 22:20:16   1858s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4496.9M, EPOCH TIME: 1750645216.600011
[06/22 22:20:16   1859s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[06/22 22:20:16   1859s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/22 22:20:17   1859s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:20:17   1859s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/22 22:20:17   1859s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:20:17   1859s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/22 22:20:17   1859s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:20:17   1859s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:20:17   1860s] Dumping Information for Job ...
[06/22 22:20:17   1860s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:20:17   1860s] Info: violation cost 72.713936 (cap = 70.697762, tran = 2.016152, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:20:17   1860s] |    44|    44|    -0.21|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.36|     0.00|       0|       0|       0| 68.56%|          |         |
[06/22 22:20:20   1865s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:20:20   1865s] Dumping Information for Job ...
[06/22 22:20:20   1865s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:20:20   1865s] Info: violation cost 72.713936 (cap = 70.697762, tran = 2.016152, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:20:20   1865s] |    44|    44|    -0.21|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.36|     0.00|       0|       0|       0| 68.56%| 0:00:03.0|  4512.9M|
[06/22 22:20:20   1865s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:20:20   1865s] 
[06/22 22:20:20   1865s] ###############################################################################
[06/22 22:20:20   1865s] #
[06/22 22:20:20   1865s] #  Large fanout net report:  
[06/22 22:20:20   1865s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/22 22:20:20   1865s] #     - current density: 68.56
[06/22 22:20:20   1865s] #
[06/22 22:20:20   1865s] #  List of high fanout nets:
[06/22 22:20:20   1865s] #        Net(1):  pReset[0]: (fanouts = 5317)
[06/22 22:20:20   1865s] #                   - multi-driver net with 2 drivers
[06/22 22:20:20   1865s] #                   - Ignored for optimization
[06/22 22:20:20   1865s] #        Net(2):  set[0]: (fanouts = 80)
[06/22 22:20:20   1865s] #                   - multi-driver net with 2 drivers
[06/22 22:20:20   1865s] #                   - Ignored for optimization
[06/22 22:20:20   1865s] #        Net(3):  reset[0]: (fanouts = 80)
[06/22 22:20:20   1865s] #                   - multi-driver net with 2 drivers
[06/22 22:20:20   1865s] #                   - Ignored for optimization
[06/22 22:20:20   1865s] #
[06/22 22:20:20   1865s] ###############################################################################
[06/22 22:20:20   1865s] Bottom Preferred Layer:
[06/22 22:20:20   1865s]     None
[06/22 22:20:20   1865s] Via Pillar Rule:
[06/22 22:20:20   1865s]     None
[06/22 22:20:20   1865s] Finished writing unified metrics of routing constraints.
[06/22 22:20:21   1865s] 
[06/22 22:20:21   1865s] 
[06/22 22:20:21   1865s] =======================================================================
[06/22 22:20:21   1865s]                 Reasons for remaining drv violations
[06/22 22:20:21   1865s] =======================================================================
[06/22 22:20:21   1865s] *info: Total 84 net(s) have violations which can't be fixed by DRV optimization.
[06/22 22:20:21   1865s] 
[06/22 22:20:21   1865s] MultiBuffering failure reasons
[06/22 22:20:21   1865s] ------------------------------------------------
[06/22 22:20:21   1865s] *info:     3 net(s): Could not be fixed because the gain is not enough.
[06/22 22:20:21   1865s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:20:21   1865s] *info:    77 net(s): Could not be fixed because term is inside don't touch hierarchy.
[06/22 22:20:21   1865s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[06/22 22:20:21   1865s] 
[06/22 22:20:21   1865s] SingleBuffering failure reasons
[06/22 22:20:21   1865s] ------------------------------------------------
[06/22 22:20:21   1865s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:20:21   1865s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[06/22 22:20:21   1865s] 
[06/22 22:20:21   1865s] Resizing failure reasons
[06/22 22:20:21   1865s] ------------------------------------------------
[06/22 22:20:21   1865s] *info:    81 net(s): Could not be fixed because instance couldn't be resized.
[06/22 22:20:21   1865s] 
[06/22 22:20:21   1865s] 
[06/22 22:20:21   1865s] *** Finish DRV Fixing (cpu=0:00:07.0 real=0:00:05.0 mem=4512.9M) ***
[06/22 22:20:21   1865s] 
[06/22 22:20:21   1865s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:20:21   1865s] Total-nets :: 50177, Stn-nets :: 112, ratio :: 0.22321 %, Total-len 1.38085e+06, Stn-len 43909
[06/22 22:20:21   1865s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50367
[06/22 22:20:21   1865s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.9M, EPOCH TIME: 1750645221.141284
[06/22 22:20:21   1865s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:20:21   1865s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:21   1865s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:21   1865s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:21   1865s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.181, REAL:0.118, MEM:4496.9M, EPOCH TIME: 1750645221.259037
[06/22 22:20:21   1865s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.13
[06/22 22:20:21   1865s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:20.4/0:00:17.5 (1.2), totSession cpu/real = 0:31:08.9/0:36:19.7 (0.9), mem = 4496.9M
[06/22 22:20:21   1865s] 
[06/22 22:20:21   1865s] =============================================================================================
[06/22 22:20:21   1865s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     23.14-s088_1
[06/22 22:20:21   1865s] =============================================================================================
[06/22 22:20:21   1865s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:20:21   1865s] ---------------------------------------------------------------------------------------------
[06/22 22:20:21   1865s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:20:21   1865s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:00.7    1.0
[06/22 22:20:21   1865s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:21   1865s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.1 % )     0:00:00.5 /  0:00:00.7    1.3
[06/22 22:20:21   1865s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:20:21   1865s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.3    1.1
[06/22 22:20:21   1865s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:21   1865s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:03.9 /  0:00:06.3    1.6
[06/22 22:20:21   1865s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:03.1 /  0:00:05.2    1.7
[06/22 22:20:21   1865s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:21   1865s] [ OptEval                ]      1   0:00:03.1  (  17.9 % )     0:00:03.1 /  0:00:05.2    1.7
[06/22 22:20:21   1865s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:21   1865s] [ DrvFindVioNets         ]      2   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.9    1.8
[06/22 22:20:21   1865s] [ DrvComputeSummary      ]      2   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.1
[06/22 22:20:21   1865s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.0
[06/22 22:20:21   1865s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/22 22:20:21   1865s] [ MISC                   ]          0:00:11.7  (  66.8 % )     0:00:11.7 /  0:00:12.0    1.0
[06/22 22:20:21   1865s] ---------------------------------------------------------------------------------------------
[06/22 22:20:21   1865s]  DrvOpt #2 TOTAL                    0:00:17.5  ( 100.0 % )     0:00:17.5 /  0:00:20.4    1.2
[06/22 22:20:21   1865s] ---------------------------------------------------------------------------------------------
[06/22 22:20:21   1865s] End: GigaOpt DRV Optimization
[06/22 22:20:21   1865s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/22 22:20:21   1865s] **optDesign ... cpu = 0:01:49, real = 0:02:24, mem = 1539.0M, totSessionCpu=0:31:09 **
[06/22 22:20:21   1865s] Begin: Collecting metrics
[06/22 22:20:21   1866s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4497 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4497 |      |     |
| drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:18  |        4497 |   44 |  81 |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:20:21   1866s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1539.9M, current mem=1539.0M)

[06/22 22:20:21   1866s] End: Collecting metrics
[06/22 22:20:21   1866s] Number of setup views: 1
[06/22 22:20:21   1866s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/22 22:20:21   1866s] Deleting Lib Analyzer.
[06/22 22:20:21   1866s] Begin: GigaOpt Global Optimization
[06/22 22:20:21   1866s] *info: use new DP (enabled)
[06/22 22:20:21   1866s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 2 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/22 22:20:31   1876s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:20:31   1876s] Info: 71 io nets excluded
[06/22 22:20:31   1876s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:20:31   1876s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:20:32   1876s] *Info: 338 ununiquified hinsts
[06/22 22:20:32   1876s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:20:32   1876s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:31:19.6/0:36:30.7 (0.9), mem = 4496.9M
[06/22 22:20:32   1876s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.14
[06/22 22:20:32   1876s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:20:32   1876s] 
[06/22 22:20:32   1876s] Creating Lib Analyzer ...
[06/22 22:20:32   1876s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:20:32   1876s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:20:32   1876s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:20:32   1876s] 
[06/22 22:20:32   1876s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:20:33   1877s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:20 mem=4496.9M
[06/22 22:20:33   1877s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:20 mem=4496.9M
[06/22 22:20:33   1877s] Creating Lib Analyzer, finished. 
[06/22 22:20:33   1877s] 
[06/22 22:20:33   1877s] Active Setup views: WORST_CASE 
[06/22 22:20:33   1877s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645233.262708
[06/22 22:20:33   1877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:33   1877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:33   1877s] 
[06/22 22:20:33   1877s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:20:33   1877s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:20:33   1877s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.045, REAL:0.043, MEM:4496.9M, EPOCH TIME: 1750645233.305885
[06/22 22:20:33   1877s] 
[06/22 22:20:33   1877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:33   1877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:33   1877s] [oiPhyDebug] optDemand 2101495680000.00, spDemand 747895680000.00.
[06/22 22:20:33   1877s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50367
[06/22 22:20:33   1877s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/22 22:20:33   1877s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:31:21 mem=4496.9M
[06/22 22:20:33   1877s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645233.364528
[06/22 22:20:33   1877s] Processing tracks to init pin-track alignment.
[06/22 22:20:33   1877s] z: 1, totalTracks: 1
[06/22 22:20:33   1877s] z: 3, totalTracks: 1
[06/22 22:20:33   1877s] z: 5, totalTracks: 1
[06/22 22:20:33   1877s] z: 7, totalTracks: 1
[06/22 22:20:33   1877s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:20:33   1877s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645233.426147
[06/22 22:20:33   1877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:33   1877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:33   1877s] 
[06/22 22:20:33   1877s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:20:33   1877s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:20:33   1877s] 
[06/22 22:20:33   1877s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:20:33   1877s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.055, REAL:0.055, MEM:4496.9M, EPOCH TIME: 1750645233.480993
[06/22 22:20:33   1877s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.9M, EPOCH TIME: 1750645233.481156
[06/22 22:20:33   1877s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645233.481497
[06/22 22:20:33   1877s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4496.9MB).
[06/22 22:20:33   1877s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.133, REAL:0.135, MEM:4496.9M, EPOCH TIME: 1750645233.499550
[06/22 22:20:33   1877s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:20:33   1878s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50367
[06/22 22:20:33   1878s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:31:21 mem=4496.9M
[06/22 22:20:33   1878s] ### Creating RouteCongInterface, started
[06/22 22:20:34   1878s] 
[06/22 22:20:34   1878s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:20:34   1878s] 
[06/22 22:20:34   1878s] #optDebug: {0, 1.000}
[06/22 22:20:34   1878s] ### Creating RouteCongInterface, finished
[06/22 22:20:34   1878s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:34   1878s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:34   1878s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:20:34   1878s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:20:34   1878s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:34   1878s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:34   1878s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:20:34   1878s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:20:34   1879s] *info: 71 io nets excluded
[06/22 22:20:34   1879s] *info: 2 clock nets excluded
[06/22 22:20:34   1879s] *info: 70 multi-driver nets excluded.
[06/22 22:20:34   1879s] *info: 2467 no-driver nets excluded.
[06/22 22:20:34   1879s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:20:34   1879s] Type 'man IMPOPT-3213' for more detail.
[06/22 22:20:34   1879s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:20:34   1879s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:20:35   1879s] *Info: 338 ununiquified hinsts
[06/22 22:20:35   1879s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4496.9M, EPOCH TIME: 1750645235.321118
[06/22 22:20:35   1879s] Found 0 hard placement blockage before merging.
[06/22 22:20:35   1879s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4496.9M, EPOCH TIME: 1750645235.322238
[06/22 22:20:35   1880s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/22 22:20:35   1880s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/22 22:20:35   1880s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[06/22 22:20:35   1880s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/22 22:20:35   1880s] |   0.000|   0.000|   68.56%|   0:00:00.0| 4496.9M|WORST_CASE|       NA| NA                                                 |
[06/22 22:20:35   1880s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[06/22 22:20:35   1880s] 
[06/22 22:20:35   1880s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4496.9M) ***
[06/22 22:20:35   1880s] 
[06/22 22:20:35   1880s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4496.9M) ***
[06/22 22:20:36   1880s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:20:36   1880s] Bottom Preferred Layer:
[06/22 22:20:36   1880s]     None
[06/22 22:20:36   1880s] Via Pillar Rule:
[06/22 22:20:36   1880s]     None
[06/22 22:20:36   1880s] Finished writing unified metrics of routing constraints.
[06/22 22:20:36   1880s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/22 22:20:36   1880s] Total-nets :: 50177, Stn-nets :: 112, ratio :: 0.22321 %, Total-len 1.38085e+06, Stn-len 43909
[06/22 22:20:36   1880s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50367
[06/22 22:20:36   1880s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.9M, EPOCH TIME: 1750645236.086401
[06/22 22:20:36   1880s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:20:36   1880s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:36   1880s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:36   1880s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:36   1880s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.191, REAL:0.135, MEM:4496.9M, EPOCH TIME: 1750645236.221742
[06/22 22:20:36   1880s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.14
[06/22 22:20:36   1880s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.0/0:00:03.9 (1.0), totSession cpu/real = 0:31:23.6/0:36:34.7 (0.9), mem = 4496.9M
[06/22 22:20:36   1880s] 
[06/22 22:20:36   1880s] =============================================================================================
[06/22 22:20:36   1880s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  23.14-s088_1
[06/22 22:20:36   1880s] =============================================================================================
[06/22 22:20:36   1880s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:20:36   1880s] ---------------------------------------------------------------------------------------------
[06/22 22:20:36   1880s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:20:36   1880s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  18.6 % )     0:00:00.7 /  0:00:00.8    1.1
[06/22 22:20:36   1880s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:36   1880s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (  10.0 % )     0:00:00.5 /  0:00:00.7    1.3
[06/22 22:20:36   1880s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   7.4 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:20:36   1880s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   6.6 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:20:36   1880s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:36   1880s] [ TransformInit          ]      1   0:00:01.2  (  29.6 % )     0:00:01.2 /  0:00:01.0    0.9
[06/22 22:20:36   1880s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[06/22 22:20:36   1880s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[06/22 22:20:36   1880s] [ MISC                   ]          0:00:00.8  (  19.9 % )     0:00:00.8 /  0:00:00.7    0.9
[06/22 22:20:36   1880s] ---------------------------------------------------------------------------------------------
[06/22 22:20:36   1880s]  GlobalOpt #1 TOTAL                 0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:04.0    1.0
[06/22 22:20:36   1880s] ---------------------------------------------------------------------------------------------
[06/22 22:20:36   1880s] End: GigaOpt Global Optimization
[06/22 22:20:36   1880s] Begin: Collecting metrics
[06/22 22:20:36   1880s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4497 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4497 |      |     |
| drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:18  |        4497 |   44 |  81 |
| global_opt              |           |    0.356 |           |        0 |       68.56 | 0:00:15  |        4497 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:20:36   1880s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1539.3M, current mem=1537.1M)

[06/22 22:20:36   1880s] End: Collecting metrics
[06/22 22:20:36   1880s] *** Timing Is met
[06/22 22:20:36   1880s] *** Check timing (0:00:00.0)
[06/22 22:20:36   1880s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/22 22:20:36   1880s] Deleting Lib Analyzer.
[06/22 22:20:36   1880s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[06/22 22:20:46   1890s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:20:46   1890s] Info: 71 io nets excluded
[06/22 22:20:46   1890s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:20:46   1890s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:20:46   1890s] *Info: 338 ununiquified hinsts
[06/22 22:20:46   1890s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:20:46   1890s] ### Creating LA Mngr. totSessionCpu=0:31:34 mem=4496.9M
[06/22 22:20:46   1890s] ### Creating LA Mngr, finished. totSessionCpu=0:31:34 mem=4496.9M
[06/22 22:20:46   1890s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[06/22 22:20:46   1890s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645246.575296
[06/22 22:20:46   1890s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] 
[06/22 22:20:46   1890s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:20:46   1890s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:20:46   1890s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.055, REAL:0.053, MEM:4496.9M, EPOCH TIME: 1750645246.628312
[06/22 22:20:46   1890s] 
[06/22 22:20:46   1890s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645246.757832
[06/22 22:20:46   1890s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] 
[06/22 22:20:46   1890s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:20:46   1890s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:20:46   1890s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.043, REAL:0.043, MEM:4496.9M, EPOCH TIME: 1750645246.801238
[06/22 22:20:46   1890s] 
[06/22 22:20:46   1890s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] [oiPhyDebug] optDemand 2101495680000.00, spDemand 747895680000.00.
[06/22 22:20:46   1890s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50367
[06/22 22:20:46   1890s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:20:46   1890s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:31:34 mem=4496.9M
[06/22 22:20:46   1890s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645246.841035
[06/22 22:20:46   1890s] Processing tracks to init pin-track alignment.
[06/22 22:20:46   1890s] z: 1, totalTracks: 1
[06/22 22:20:46   1890s] z: 3, totalTracks: 1
[06/22 22:20:46   1890s] z: 5, totalTracks: 1
[06/22 22:20:46   1890s] z: 7, totalTracks: 1
[06/22 22:20:46   1890s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:20:46   1890s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645246.911874
[06/22 22:20:46   1890s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:46   1890s] 
[06/22 22:20:46   1890s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:20:46   1890s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:20:46   1890s] 
[06/22 22:20:46   1890s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:20:46   1890s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.046, MEM:4496.9M, EPOCH TIME: 1750645246.957996
[06/22 22:20:46   1890s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.9M, EPOCH TIME: 1750645246.958222
[06/22 22:20:46   1890s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645246.958440
[06/22 22:20:46   1891s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4496.9MB).
[06/22 22:20:46   1891s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.132, REAL:0.133, MEM:4496.9M, EPOCH TIME: 1750645246.974244
[06/22 22:20:47   1891s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:20:47   1891s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50367
[06/22 22:20:47   1891s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:31:35 mem=4512.9M
[06/22 22:20:47   1891s] Begin: Area Reclaim Optimization
[06/22 22:20:47   1891s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:31:34.5/0:36:45.8 (0.9), mem = 4512.9M
[06/22 22:20:47   1891s] 
[06/22 22:20:47   1891s] Creating Lib Analyzer ...
[06/22 22:20:47   1891s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:20:47   1891s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:20:47   1891s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:20:47   1891s] 
[06/22 22:20:47   1891s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:20:48   1892s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:35 mem=4512.9M
[06/22 22:20:48   1892s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:35 mem=4512.9M
[06/22 22:20:48   1892s] Creating Lib Analyzer, finished. 
[06/22 22:20:48   1892s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.15
[06/22 22:20:48   1892s] 
[06/22 22:20:48   1892s] Active Setup views: WORST_CASE 
[06/22 22:20:48   1892s] [LDM::Info] TotalInstCnt at InitDesignMc2: 50367
[06/22 22:20:48   1892s] ### Creating RouteCongInterface, started
[06/22 22:20:48   1892s] 
[06/22 22:20:48   1892s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:20:48   1892s] 
[06/22 22:20:48   1892s] #optDebug: {0, 1.000}
[06/22 22:20:48   1892s] ### Creating RouteCongInterface, finished
[06/22 22:20:48   1892s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:48   1892s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:48   1892s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:20:48   1892s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:20:48   1892s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:48   1892s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:20:48   1892s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:20:48   1892s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:20:48   1892s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4512.9M, EPOCH TIME: 1750645248.511498
[06/22 22:20:48   1892s] Found 0 hard placement blockage before merging.
[06/22 22:20:48   1892s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4512.9M, EPOCH TIME: 1750645248.512846
[06/22 22:20:48   1893s] Reclaim Optimization WNS Slack 0.077  TNS Slack 0.000 Density 68.56
[06/22 22:20:48   1893s] +---------+---------+--------+--------+------------+--------+
[06/22 22:20:48   1893s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/22 22:20:48   1893s] +---------+---------+--------+--------+------------+--------+
[06/22 22:20:48   1893s] |   68.56%|        -|   0.077|   0.000|   0:00:00.0| 4512.9M|
[06/22 22:20:49   1893s] |   68.56%|        0|   0.077|   0.000|   0:00:01.0| 4512.9M|
[06/22 22:20:49   1893s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/22 22:20:49   1894s] |   68.56%|        0|   0.077|   0.000|   0:00:00.0| 4512.9M|
[06/22 22:20:50   1894s] |   68.56%|        0|   0.077|   0.000|   0:00:01.0| 4512.9M|
[06/22 22:20:50   1895s] |   68.56%|        0|   0.077|   0.000|   0:00:00.0| 4512.9M|
[06/22 22:20:50   1895s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/22 22:20:51   1895s] |   68.56%|        0|   0.077|   0.000|   0:00:01.0| 4512.9M|
[06/22 22:20:51   1895s] +---------+---------+--------+--------+------------+--------+
[06/22 22:20:51   1895s] Reclaim Optimization End WNS Slack 0.077  TNS Slack 0.000 Density 68.56
[06/22 22:20:51   1895s] 
[06/22 22:20:51   1895s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/22 22:20:51   1895s] --------------------------------------------------------------
[06/22 22:20:51   1895s] |                                   | Total     | Sequential |
[06/22 22:20:51   1895s] --------------------------------------------------------------
[06/22 22:20:51   1895s] | Num insts resized                 |       0  |       0    |
[06/22 22:20:51   1895s] | Num insts undone                  |       0  |       0    |
[06/22 22:20:51   1895s] | Num insts Downsized               |       0  |       0    |
[06/22 22:20:51   1895s] | Num insts Samesized               |       0  |       0    |
[06/22 22:20:51   1895s] | Num insts Upsized                 |       0  |       0    |
[06/22 22:20:51   1895s] | Num multiple commits+uncommits    |       0  |       -    |
[06/22 22:20:51   1895s] --------------------------------------------------------------
[06/22 22:20:51   1895s] Bottom Preferred Layer:
[06/22 22:20:51   1895s]     None
[06/22 22:20:51   1895s] Via Pillar Rule:
[06/22 22:20:51   1895s]     None
[06/22 22:20:51   1895s] Finished writing unified metrics of routing constraints.
[06/22 22:20:51   1895s] 
[06/22 22:20:51   1895s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/22 22:20:51   1895s] End: Core Area Reclaim Optimization (cpu = 0:00:04.3) (real = 0:00:04.0) **
[06/22 22:20:51   1895s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:20:51   1895s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 50367
[06/22 22:20:51   1895s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.15
[06/22 22:20:51   1895s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.3/0:00:04.0 (1.1), totSession cpu/real = 0:31:38.9/0:36:49.8 (0.9), mem = 4512.9M
[06/22 22:20:51   1895s] 
[06/22 22:20:51   1895s] =============================================================================================
[06/22 22:20:51   1895s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    23.14-s088_1
[06/22 22:20:51   1895s] =============================================================================================
[06/22 22:20:51   1895s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:20:51   1895s] ---------------------------------------------------------------------------------------------
[06/22 22:20:51   1895s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.1
[06/22 22:20:51   1895s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  18.8 % )     0:00:00.8 /  0:00:00.7    1.0
[06/22 22:20:51   1895s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:51   1895s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   6.7 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:20:51   1895s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:20:51   1895s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:51   1895s] [ OptimizationStep       ]      1   0:00:01.7  (  41.1 % )     0:00:02.4 /  0:00:02.7    1.1
[06/22 22:20:51   1895s] [ OptSingleIteration     ]      5   0:00:00.3  (   6.5 % )     0:00:00.8 /  0:00:01.1    1.4
[06/22 22:20:51   1895s] [ OptGetWeight           ]     57   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[06/22 22:20:51   1895s] [ OptEval                ]     57   0:00:00.5  (  11.6 % )     0:00:00.5 /  0:00:00.8    1.7
[06/22 22:20:51   1895s] [ OptCommit              ]     57   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:51   1895s] [ PostCommitDelayUpdate  ]     57   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:20:51   1895s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[06/22 22:20:51   1895s] [ MISC                   ]          0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:20:51   1895s] ---------------------------------------------------------------------------------------------
[06/22 22:20:51   1895s]  AreaOpt #1 TOTAL                   0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:04.3    1.1
[06/22 22:20:51   1895s] ---------------------------------------------------------------------------------------------
[06/22 22:20:51   1895s] Executing incremental physical updates
[06/22 22:20:51   1895s] Executing incremental physical updates
[06/22 22:20:51   1895s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50367
[06/22 22:20:51   1895s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.9M, EPOCH TIME: 1750645251.414357
[06/22 22:20:51   1895s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:20:51   1895s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:51   1896s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:51   1896s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:20:51   1896s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.194, REAL:0.152, MEM:4496.9M, EPOCH TIME: 1750645251.566153
[06/22 22:20:51   1896s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=4496.88M, totSessionCpu=0:31:39).
[06/22 22:20:51   1896s] Begin: Collecting metrics
[06/22 22:20:52   1896s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4497 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4497 |      |     |
| drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:18  |        4497 |   44 |  81 |
| global_opt              |           |    0.356 |           |        0 |       68.56 | 0:00:15  |        4497 |      |     |
| area_reclaiming         |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:15  |        4497 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:20:52   1896s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1538.8M, current mem=1538.8M)

[06/22 22:20:52   1896s] End: Collecting metrics
[06/22 22:20:52   1896s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:20:52   1896s] Deleting Lib Analyzer.
[06/22 22:20:52   1897s] Begin: GigaOpt DRV Optimization
[06/22 22:20:52   1897s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[06/22 22:20:52   1897s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[06/22 22:20:52   1897s] *** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:31:40.0/0:36:51.2 (0.9), mem = 4496.9M
[06/22 22:21:02   1906s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:21:02   1906s] Info: 71 io nets excluded
[06/22 22:21:02   1906s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:21:02   1906s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:21:02   1906s] *Info: 338 ununiquified hinsts
[06/22 22:21:02   1906s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:21:02   1906s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.16
[06/22 22:21:02   1906s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/22 22:21:02   1906s] 
[06/22 22:21:02   1906s] Creating Lib Analyzer ...
[06/22 22:21:02   1906s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:21:02   1906s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:21:02   1906s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:21:02   1906s] 
[06/22 22:21:02   1906s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:21:03   1907s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:51 mem=4496.9M
[06/22 22:21:03   1907s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:51 mem=4496.9M
[06/22 22:21:03   1907s] Creating Lib Analyzer, finished. 
[06/22 22:21:03   1907s] 
[06/22 22:21:03   1907s] Active Setup views: WORST_CASE 
[06/22 22:21:03   1907s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645263.781171
[06/22 22:21:03   1907s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:03   1907s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:03   1907s] 
[06/22 22:21:03   1907s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:03   1907s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:03   1907s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.047, REAL:0.046, MEM:4496.9M, EPOCH TIME: 1750645263.827668
[06/22 22:21:03   1907s] 
[06/22 22:21:03   1907s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:03   1907s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:03   1907s] [oiPhyDebug] optDemand 2101495680000.00, spDemand 747895680000.00.
[06/22 22:21:03   1907s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50367
[06/22 22:21:03   1907s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:21:03   1907s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:31:51 mem=4496.9M
[06/22 22:21:03   1907s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645263.878221
[06/22 22:21:03   1907s] Processing tracks to init pin-track alignment.
[06/22 22:21:03   1907s] z: 1, totalTracks: 1
[06/22 22:21:03   1907s] z: 3, totalTracks: 1
[06/22 22:21:03   1907s] z: 5, totalTracks: 1
[06/22 22:21:03   1907s] z: 7, totalTracks: 1
[06/22 22:21:03   1907s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:21:03   1907s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645263.942834
[06/22 22:21:03   1907s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:03   1907s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:03   1908s] 
[06/22 22:21:03   1908s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:03   1908s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:03   1908s] 
[06/22 22:21:03   1908s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:21:03   1908s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.048, MEM:4496.9M, EPOCH TIME: 1750645263.990420
[06/22 22:21:03   1908s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.9M, EPOCH TIME: 1750645263.990579
[06/22 22:21:03   1908s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645263.990882
[06/22 22:21:04   1908s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4496.9MB).
[06/22 22:21:04   1908s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.131, REAL:0.134, MEM:4496.9M, EPOCH TIME: 1750645264.012550
[06/22 22:21:04   1908s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:21:04   1908s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50367
[06/22 22:21:04   1908s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:31:52 mem=4496.9M
[06/22 22:21:04   1908s] ### Creating RouteCongInterface, started
[06/22 22:21:04   1908s] 
[06/22 22:21:04   1908s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/22 22:21:04   1908s] 
[06/22 22:21:04   1908s] #optDebug: {0, 1.000}
[06/22 22:21:04   1908s] ### Creating RouteCongInterface, finished
[06/22 22:21:04   1908s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:21:04   1908s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:21:04   1908s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:21:04   1908s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:21:04   1908s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:21:04   1908s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:21:04   1908s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:21:04   1908s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:21:05   1910s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:21:05   1910s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:21:05   1910s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:21:05   1910s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:21:05   1910s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:21:05   1910s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:21:05   1910s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:21:05   1910s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:21:05   1910s] AoF 5883.6330um
[06/22 22:21:05   1910s] [GPS-DRV] Optimizer inputs ============================= 
[06/22 22:21:05   1910s] [GPS-DRV] drvFixingStage: Small Scale
[06/22 22:21:05   1910s] [GPS-DRV] costLowerBound: 0.1
[06/22 22:21:05   1910s] [GPS-DRV] setupTNSCost  : 3
[06/22 22:21:05   1910s] [GPS-DRV] maxIter       : 3
[06/22 22:21:05   1910s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/22 22:21:05   1910s] [GPS-DRV] Optimizer parameters ============================= 
[06/22 22:21:05   1910s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/22 22:21:05   1910s] [GPS-DRV] maxDensity (design): 0.95
[06/22 22:21:05   1910s] [GPS-DRV] maxLocalDensity: 0.98
[06/22 22:21:05   1910s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/22 22:21:05   1910s] [GPS-DRV] Dflt RT Characteristic Length 5669.39um AoF 5883.63um x 1
[06/22 22:21:05   1910s] [GPS-DRV] isCPECostingOn: false
[06/22 22:21:05   1910s] [GPS-DRV] All active and enabled setup views
[06/22 22:21:05   1910s] [GPS-DRV]     WORST_CASE
[06/22 22:21:05   1910s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:21:05   1910s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:21:05   1910s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/22 22:21:05   1910s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[06/22 22:21:05   1910s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/22 22:21:05   1910s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4496.9M, EPOCH TIME: 1750645265.681764
[06/22 22:21:05   1910s] Found 0 hard placement blockage before merging.
[06/22 22:21:05   1910s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.001, REAL:0.001, MEM:4496.9M, EPOCH TIME: 1750645265.682889
[06/22 22:21:05   1910s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:3)
[06/22 22:21:05   1910s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/22 22:21:06   1910s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:21:06   1910s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/22 22:21:06   1910s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:21:06   1910s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/22 22:21:06   1910s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:21:06   1911s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:21:06   1911s] Dumping Information for Job ...
[06/22 22:21:06   1911s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:21:06   1911s] Info: violation cost 72.713936 (cap = 70.697762, tran = 2.016152, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:21:06   1911s] |    44|    44|    -0.21|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.36|     0.00|       0|       0|       0| 68.56%|          |         |
[06/22 22:21:09   1917s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:21:09   1917s] Dumping Information for Job ...
[06/22 22:21:09   1917s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:21:09   1917s] Info: violation cost 72.713936 (cap = 70.697762, tran = 2.016152, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:21:09   1917s] |    44|    44|    -0.21|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.36|     0.00|       0|       0|       0| 68.56%| 0:00:03.0|  4512.9M|
[06/22 22:21:09   1917s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:21:09   1917s] 
[06/22 22:21:09   1917s] ###############################################################################
[06/22 22:21:09   1917s] #
[06/22 22:21:09   1917s] #  Large fanout net report:  
[06/22 22:21:09   1917s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/22 22:21:09   1917s] #     - current density: 68.56
[06/22 22:21:09   1917s] #
[06/22 22:21:09   1917s] #  List of high fanout nets:
[06/22 22:21:09   1917s] #        Net(1):  pReset[0]: (fanouts = 5317)
[06/22 22:21:09   1917s] #                   - multi-driver net with 2 drivers
[06/22 22:21:09   1917s] #                   - Ignored for optimization
[06/22 22:21:09   1917s] #        Net(2):  set[0]: (fanouts = 80)
[06/22 22:21:09   1917s] #                   - multi-driver net with 2 drivers
[06/22 22:21:09   1917s] #                   - Ignored for optimization
[06/22 22:21:09   1917s] #        Net(3):  reset[0]: (fanouts = 80)
[06/22 22:21:09   1917s] #                   - multi-driver net with 2 drivers
[06/22 22:21:09   1917s] #                   - Ignored for optimization
[06/22 22:21:09   1917s] #
[06/22 22:21:09   1917s] ###############################################################################
[06/22 22:21:09   1917s] Bottom Preferred Layer:
[06/22 22:21:09   1917s]     None
[06/22 22:21:09   1917s] Via Pillar Rule:
[06/22 22:21:09   1917s]     None
[06/22 22:21:09   1917s] Finished writing unified metrics of routing constraints.
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] =======================================================================
[06/22 22:21:10   1918s]                 Reasons for remaining drv violations
[06/22 22:21:10   1918s] =======================================================================
[06/22 22:21:10   1918s] *info: Total 84 net(s) have violations which can't be fixed by DRV optimization.
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] MultiBuffering failure reasons
[06/22 22:21:10   1918s] ------------------------------------------------
[06/22 22:21:10   1918s] *info:     3 net(s): Could not be fixed because the gain is not enough.
[06/22 22:21:10   1918s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:21:10   1918s] *info:    77 net(s): Could not be fixed because term is inside don't touch hierarchy.
[06/22 22:21:10   1918s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] SingleBuffering failure reasons
[06/22 22:21:10   1918s] ------------------------------------------------
[06/22 22:21:10   1918s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:21:10   1918s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] Resizing failure reasons
[06/22 22:21:10   1918s] ------------------------------------------------
[06/22 22:21:10   1918s] *info:    81 net(s): Could not be fixed because instance couldn't be resized.
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] *** Finish DRV Fixing (cpu=0:00:07.6 real=0:00:05.0 mem=4512.9M) ***
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:21:10   1918s] Total-nets :: 50177, Stn-nets :: 112, ratio :: 0.22321 %, Total-len 1.38085e+06, Stn-len 43909
[06/22 22:21:10   1918s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50367
[06/22 22:21:10   1918s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.9M, EPOCH TIME: 1750645270.238423
[06/22 22:21:10   1918s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:21:10   1918s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:10   1918s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:10   1918s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:10   1918s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.285, REAL:0.190, MEM:4496.9M, EPOCH TIME: 1750645270.428202
[06/22 22:21:10   1918s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.16
[06/22 22:21:10   1918s] *** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:21.4/0:00:17.7 (1.2), totSession cpu/real = 0:32:01.4/0:37:08.9 (0.9), mem = 4496.9M
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] =============================================================================================
[06/22 22:21:10   1918s]  Step TAT Report : DrvOpt #3 / optDesign #1                                     23.14-s088_1
[06/22 22:21:10   1918s] =============================================================================================
[06/22 22:21:10   1918s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:21:10   1918s] ---------------------------------------------------------------------------------------------
[06/22 22:21:10   1918s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:21:10   1918s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:00.7    1.0
[06/22 22:21:10   1918s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:21:10   1918s] [ PlacerInterfaceInit    ]      1   0:00:00.4  (   2.2 % )     0:00:00.5 /  0:00:00.7    1.3
[06/22 22:21:10   1918s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    0.9
[06/22 22:21:10   1918s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:21:10   1918s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:21:10   1918s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:03.8 /  0:00:06.8    1.8
[06/22 22:21:10   1918s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:03.0 /  0:00:05.6    1.9
[06/22 22:21:10   1918s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:21:10   1918s] [ OptEval                ]      1   0:00:03.0  (  17.1 % )     0:00:03.0 /  0:00:05.6    1.9
[06/22 22:21:10   1918s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:21:10   1918s] [ DrvFindVioNets         ]      2   0:00:00.5  (   2.9 % )     0:00:00.5 /  0:00:00.9    1.8
[06/22 22:21:10   1918s] [ DrvComputeSummary      ]      2   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.3    1.3
[06/22 22:21:10   1918s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[06/22 22:21:10   1918s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[06/22 22:21:10   1918s] [ MISC                   ]          0:00:11.9  (  67.4 % )     0:00:11.9 /  0:00:12.4    1.0
[06/22 22:21:10   1918s] ---------------------------------------------------------------------------------------------
[06/22 22:21:10   1918s]  DrvOpt #3 TOTAL                    0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:21.4    1.2
[06/22 22:21:10   1918s] ---------------------------------------------------------------------------------------------
[06/22 22:21:10   1918s] End: GigaOpt DRV Optimization
[06/22 22:21:10   1918s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/22 22:21:10   1918s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645270.562721
[06/22 22:21:10   1918s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:10   1918s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:10   1918s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:10   1918s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.058, REAL:0.057, MEM:4496.9M, EPOCH TIME: 1750645270.619676
[06/22 22:21:10   1918s] 
[06/22 22:21:10   1918s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:10   1918s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:11   1919s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:21:12   1920s] 
OptSummary:

------------------------------------------------------------------
     Summary (cpu=0.36min real=0.30min mem=4496.9M)
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     80 (80)      |   -0.188   |     80 (80)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    276 (276)     |    -54     |   1076 (1076)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.555%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/22 22:21:12   1920s] **optDesign ... cpu = 0:02:44, real = 0:03:15, mem = 1533.7M, totSessionCpu=0:32:04 **
[06/22 22:21:12   1920s] Begin: Collecting metrics
[06/22 22:21:12   1921s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4497 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4497 |      |     |
| drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:18  |        4497 |   44 |  81 |
| global_opt              |           |    0.356 |           |        0 |       68.56 | 0:00:15  |        4497 |      |     |
| area_reclaiming         |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:15  |        4497 |      |     |
| drv_fixing_2            |     0.000 |    0.000 |         0 |        0 |       68.56 | 0:00:20  |        4497 |    0 |  80 |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:21:12   1921s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1541.0M, current mem=1533.7M)

[06/22 22:21:12   1921s] End: Collecting metrics
[06/22 22:21:12   1921s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/22 22:21:12   1921s] Deleting Lib Analyzer.
[06/22 22:21:13   1921s] **INFO: Flow update: Design timing is met.
[06/22 22:21:13   1921s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/22 22:21:13   1921s] **INFO: Flow update: Design timing is met.
[06/22 22:21:13   1921s] GigaOpt Checkpoint: Internal reclaim -numThreads 2 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[06/22 22:21:23   1931s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:21:23   1931s] Info: 71 io nets excluded
[06/22 22:21:23   1931s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:21:23   1931s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:21:23   1931s] *Info: 338 ununiquified hinsts
[06/22 22:21:23   1931s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:21:23   1931s] ### Creating LA Mngr. totSessionCpu=0:32:15 mem=4496.9M
[06/22 22:21:23   1931s] ### Creating LA Mngr, finished. totSessionCpu=0:32:15 mem=4496.9M
[06/22 22:21:24   1931s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645284.022392
[06/22 22:21:24   1931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:24   1931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:24   1931s] 
[06/22 22:21:24   1931s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:24   1931s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:24   1931s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.053, REAL:0.053, MEM:4496.9M, EPOCH TIME: 1750645284.075454
[06/22 22:21:24   1931s] 
[06/22 22:21:24   1931s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:24   1931s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:24   1931s] [oiPhyDebug] optDemand 2101495680000.00, spDemand 747895680000.00.
[06/22 22:21:24   1931s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50367
[06/22 22:21:24   1931s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:21:24   1931s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:32:15 mem=4496.9M
[06/22 22:21:24   1931s] OPERPROF: Starting DPlace-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645284.120745
[06/22 22:21:24   1931s] Processing tracks to init pin-track alignment.
[06/22 22:21:24   1931s] z: 1, totalTracks: 1
[06/22 22:21:24   1931s] z: 3, totalTracks: 1
[06/22 22:21:24   1931s] z: 5, totalTracks: 1
[06/22 22:21:24   1931s] z: 7, totalTracks: 1
[06/22 22:21:24   1931s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:21:24   1932s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645284.184660
[06/22 22:21:24   1932s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:24   1932s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:24   1932s] 
[06/22 22:21:24   1932s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:24   1932s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:24   1932s] 
[06/22 22:21:24   1932s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:21:24   1932s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.047, REAL:0.046, MEM:4496.9M, EPOCH TIME: 1750645284.230978
[06/22 22:21:24   1932s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4496.9M, EPOCH TIME: 1750645284.231221
[06/22 22:21:24   1932s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645284.231446
[06/22 22:21:24   1932s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4496.9MB).
[06/22 22:21:24   1932s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.128, REAL:0.130, MEM:4496.9M, EPOCH TIME: 1750645284.250641
[06/22 22:21:24   1932s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:21:24   1932s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50367
[06/22 22:21:24   1932s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:32:16 mem=4512.9M
[06/22 22:21:24   1932s] Begin: Area Reclaim Optimization
[06/22 22:21:24   1932s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:32:15.7/0:37:23.1 (0.9), mem = 4512.9M
[06/22 22:21:24   1932s] 
[06/22 22:21:24   1932s] Creating Lib Analyzer ...
[06/22 22:21:24   1932s] Total number of usable buffers from Lib Analyzer: 5 ( sg13g2_buf_1 sg13g2_buf_2 sg13g2_buf_4 sg13g2_buf_8 sg13g2_buf_16)
[06/22 22:21:24   1932s] Total number of usable inverters from Lib Analyzer: 5 ( sg13g2_inv_1 sg13g2_inv_2 sg13g2_inv_4 sg13g2_inv_8 sg13g2_inv_16)
[06/22 22:21:24   1932s] Total number of usable delay cells from Lib Analyzer: 3 ( sg13g2_dlygate4sd2_1 sg13g2_dlygate4sd1_1 sg13g2_dlygate4sd3_1)
[06/22 22:21:24   1932s] 
[06/22 22:21:24   1932s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:21:25   1933s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:32:16 mem=4512.9M
[06/22 22:21:25   1933s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:32:16 mem=4512.9M
[06/22 22:21:25   1933s] Creating Lib Analyzer, finished. 
[06/22 22:21:25   1933s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.17
[06/22 22:21:25   1933s] 
[06/22 22:21:25   1933s] Active Setup views: WORST_CASE 
[06/22 22:21:25   1933s] [LDM::Info] TotalInstCnt at InitDesignMc2: 50367
[06/22 22:21:25   1933s] ### Creating RouteCongInterface, started
[06/22 22:21:25   1933s] 
[06/22 22:21:25   1933s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:21:25   1933s] 
[06/22 22:21:25   1933s] #optDebug: {0, 1.000}
[06/22 22:21:25   1933s] ### Creating RouteCongInterface, finished
[06/22 22:21:25   1933s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:21:25   1933s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:21:25   1933s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:21:25   1933s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:21:25   1933s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:21:25   1933s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:21:25   1933s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:21:25   1933s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:21:25   1933s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4512.9M, EPOCH TIME: 1750645285.781844
[06/22 22:21:25   1933s] Found 0 hard placement blockage before merging.
[06/22 22:21:25   1933s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.002, MEM:4512.9M, EPOCH TIME: 1750645285.783761
[06/22 22:21:26   1934s] Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 68.56
[06/22 22:21:26   1934s] +---------+---------+--------+--------+------------+--------+
[06/22 22:21:26   1934s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/22 22:21:26   1934s] +---------+---------+--------+--------+------------+--------+
[06/22 22:21:26   1934s] |   68.56%|        -|   0.051|   0.000|   0:00:00.0| 4512.9M|
[06/22 22:21:26   1934s] |   68.56%|        0|   0.051|   0.000|   0:00:00.0| 4512.9M|
[06/22 22:21:26   1935s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/22 22:21:27   1935s] |   68.56%|        0|   0.051|   0.000|   0:00:01.0| 4512.9M|
[06/22 22:21:27   1935s] |   68.56%|        0|   0.051|   0.000|   0:00:00.0| 4512.9M|
[06/22 22:21:28   1936s] |   68.56%|        0|   0.051|   0.000|   0:00:01.0| 4512.9M|
[06/22 22:21:28   1936s] #optDebug: <stH: 3.7800 MiSeL: 72.0930>
[06/22 22:21:28   1936s] #optDebug: RTR_SNLTF <10.0000 3.7800> <37.8000> 
[06/22 22:21:28   1936s] |   68.56%|        0|   0.051|   0.000|   0:00:00.0| 4512.9M|
[06/22 22:21:28   1937s] +---------+---------+--------+--------+------------+--------+
[06/22 22:21:28   1937s] Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 68.56
[06/22 22:21:28   1937s] 
[06/22 22:21:28   1937s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/22 22:21:28   1937s] --------------------------------------------------------------
[06/22 22:21:28   1937s] |                                   | Total     | Sequential |
[06/22 22:21:28   1937s] --------------------------------------------------------------
[06/22 22:21:28   1937s] | Num insts resized                 |       0  |       0    |
[06/22 22:21:28   1937s] | Num insts undone                  |       0  |       0    |
[06/22 22:21:28   1937s] | Num insts Downsized               |       0  |       0    |
[06/22 22:21:28   1937s] | Num insts Samesized               |       0  |       0    |
[06/22 22:21:28   1937s] | Num insts Upsized                 |       0  |       0    |
[06/22 22:21:28   1937s] | Num multiple commits+uncommits    |       0  |       -    |
[06/22 22:21:28   1937s] --------------------------------------------------------------
[06/22 22:21:28   1937s] Bottom Preferred Layer:
[06/22 22:21:28   1937s]     None
[06/22 22:21:28   1937s] Via Pillar Rule:
[06/22 22:21:28   1937s]     None
[06/22 22:21:28   1937s] Finished writing unified metrics of routing constraints.
[06/22 22:21:28   1937s] 
[06/22 22:21:28   1937s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/22 22:21:28   1937s] End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:04.0) **
[06/22 22:21:28   1937s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4528.9M, EPOCH TIME: 1750645288.734940
[06/22 22:21:28   1937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:21:28   1937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:28   1937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:28   1937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:28   1937s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.201, REAL:0.149, MEM:4528.9M, EPOCH TIME: 1750645288.883994
[06/22 22:21:28   1937s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4528.9M, EPOCH TIME: 1750645288.909710
[06/22 22:21:28   1937s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4528.9M, EPOCH TIME: 1750645288.909943
[06/22 22:21:28   1937s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4528.9M, EPOCH TIME: 1750645288.965305
[06/22 22:21:28   1937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:28   1937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:28   1937s] 
[06/22 22:21:28   1937s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:28   1937s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:29   1937s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.050, REAL:0.049, MEM:4528.9M, EPOCH TIME: 1750645289.014195
[06/22 22:21:29   1937s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4528.9M, EPOCH TIME: 1750645289.014415
[06/22 22:21:29   1937s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.001, REAL:0.001, MEM:4528.9M, EPOCH TIME: 1750645289.015067
[06/22 22:21:29   1937s] OPERPROF:     Starting Init-Far-Eye at level 3, MEM:4528.9M, EPOCH TIME: 1750645289.033075
[06/22 22:21:29   1937s] OPERPROF:     Finished Init-Far-Eye at level 3, CPU:0.001, REAL:0.001, MEM:4528.9M, EPOCH TIME: 1750645289.034202
[06/22 22:21:29   1937s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.124, REAL:0.125, MEM:4528.9M, EPOCH TIME: 1750645289.035355
[06/22 22:21:29   1937s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.124, REAL:0.126, MEM:4528.9M, EPOCH TIME: 1750645289.035507
[06/22 22:21:29   1937s] TDRefine: refinePlace mode is spiral
[06/22 22:21:29   1937s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/22 22:21:29   1937s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12717.4
[06/22 22:21:29   1937s] OPERPROF: Starting Refine-Place at level 1, MEM:4528.9M, EPOCH TIME: 1750645289.042543
[06/22 22:21:29   1937s] *** Starting refinePlace (0:32:20 mem=4528.9M) ***
[06/22 22:21:29   1937s] Total net bbox length = 9.590e+05 (4.544e+05 5.047e+05) (ext = 6.289e+04)
[06/22 22:21:29   1937s] 
[06/22 22:21:29   1937s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:29   1937s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:29   1937s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 22:21:29   1937s] Set min layer with default ( 2 )
[06/22 22:21:29   1937s] Set max layer with default ( 127 )
[06/22 22:21:29   1937s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:21:29   1937s] Min route layer (adjusted) = 2
[06/22 22:21:29   1937s] Max route layer (adjusted) = 7
[06/22 22:21:29   1937s] Set min layer with default ( 2 )
[06/22 22:21:29   1937s] Set max layer with default ( 127 )
[06/22 22:21:29   1937s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:21:29   1937s] Min route layer (adjusted) = 2
[06/22 22:21:29   1937s] Max route layer (adjusted) = 7
[06/22 22:21:29   1937s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4528.9M, EPOCH TIME: 1750645289.236926
[06/22 22:21:29   1937s] Starting refinePlace ...
[06/22 22:21:29   1937s] Set min layer with default ( 2 )
[06/22 22:21:29   1937s] Set max layer with default ( 127 )
[06/22 22:21:29   1937s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:21:29   1937s] Min route layer (adjusted) = 2
[06/22 22:21:29   1937s] Max route layer (adjusted) = 7
[06/22 22:21:29   1937s] One DDP V2 for no tweak run.
[06/22 22:21:29   1937s] 
[06/22 22:21:29   1937s]  === Spiral for Logical I: (movable: 50283) ===
[06/22 22:21:29   1937s] 
[06/22 22:21:29   1937s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/22 22:21:34   1943s] 
[06/22 22:21:34   1943s]  Legalizing fenced HInst  with 8 physical insts
[06/22 22:21:34   1943s] 
[06/22 22:21:34   1943s]  Info: 0 filler has been deleted!
[06/22 22:21:34   1943s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/22 22:21:34   1943s] [CPU] RefinePlace/Spiral (cpu=0:00:02.3, real=0:00:02.0)
[06/22 22:21:34   1943s] [CPU] RefinePlace/Commit (cpu=0:00:03.5, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:03.5, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/22 22:21:34   1943s] [CPU] RefinePlace/Legalization (cpu=0:00:06.1, real=0:00:05.0, mem=4496.9MB) @(0:32:21 - 0:32:27).
[06/22 22:21:34   1943s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 22:21:34   1943s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 22:21:34   1943s] 	Runtime: CPU: 0:00:06.2 REAL: 0:00:05.0 MEM: 4496.9MB
[06/22 22:21:34   1943s] Statistics of distance of Instance movement in refine placement:
[06/22 22:21:34   1943s]   maximum (X+Y) =         0.00 um
[06/22 22:21:34   1943s]   mean    (X+Y) =         0.00 um
[06/22 22:21:34   1943s] Summary Report:
[06/22 22:21:34   1943s] Instances move: 0 (out of 50283 movable)
[06/22 22:21:34   1943s] Instances flipped: 0
[06/22 22:21:34   1943s] Mean displacement: 0.00 um
[06/22 22:21:34   1943s] Max displacement: 0.00 um 
[06/22 22:21:34   1943s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/22 22:21:34   1943s] Total instances moved : 0
[06/22 22:21:34   1943s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:6.244, REAL:5.112, MEM:4496.9M, EPOCH TIME: 1750645294.348791
[06/22 22:21:34   1943s] Total net bbox length = 9.590e+05 (4.544e+05 5.047e+05) (ext = 6.289e+04)
[06/22 22:21:34   1943s] Runtime: CPU: 0:00:06.4 REAL: 0:00:05.0 MEM: 4496.9MB
[06/22 22:21:34   1943s] [CPU] RefinePlace/total (cpu=0:00:06.4, real=0:00:05.0, mem=4496.9MB) @(0:32:20 - 0:32:27).
[06/22 22:21:34   1943s] *** Finished refinePlace (0:32:27 mem=4496.9M) ***
[06/22 22:21:34   1943s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12717.4
[06/22 22:21:34   1943s] OPERPROF: Finished Refine-Place at level 1, CPU:6.507, REAL:5.395, MEM:4496.9M, EPOCH TIME: 1750645294.437361
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
[06/22 22:21:34   1943s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/22 22:21:34   1944s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.9M, EPOCH TIME: 1750645294.850559
[06/22 22:21:34   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:21:34   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:34   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:34   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:34   1944s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.179, REAL:0.119, MEM:4512.9M, EPOCH TIME: 1750645294.969074
[06/22 22:21:34   1944s] *** maximum move = 0.00 um ***
[06/22 22:21:35   1944s] *** Finished re-routing un-routed nets (4512.9M) ***
[06/22 22:21:35   1944s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[63].
[06/22 22:21:35   1944s] **ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[62].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[61].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[60].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[59].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[58].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[57].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[56].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[55].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[54].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[53].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[52].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[51].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[50].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[49].
**ERROR: (IMPESI-2221):	No driver grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[48].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[47].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[46].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[45].
**ERROR: (IMPESI-2221):	No driver grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell/pad is found in the delay stage for net gfpga_pad_GPIO_PAD[44].
[06/22 22:21:35   1944s] OPERPROF: Starting DPlace-Init at level 1, MEM:4512.9M, EPOCH TIME: 1750645295.177355
[06/22 22:21:35   1944s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4512.9M, EPOCH TIME: 1750645295.225448
[06/22 22:21:35   1944s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:35   1944s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:35   1944s] 
[06/22 22:21:35   1944s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:35   1944s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:35   1944s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.047, REAL:0.045, MEM:4512.9M, EPOCH TIME: 1750645295.270798
[06/22 22:21:35   1944s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4512.9M, EPOCH TIME: 1750645295.271039
[06/22 22:21:35   1944s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4512.9M, EPOCH TIME: 1750645295.271363
[06/22 22:21:35   1944s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:4512.9M, EPOCH TIME: 1750645295.290360
[06/22 22:21:35   1944s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.001, REAL:0.001, MEM:4512.9M, EPOCH TIME: 1750645295.291449
[06/22 22:21:35   1944s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.114, REAL:0.114, MEM:4512.9M, EPOCH TIME: 1750645295.291781
[06/22 22:21:35   1944s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:21:35   1945s] 
[06/22 22:21:35   1945s] *** Finish Physical Update (cpu=0:00:08.3 real=0:00:07.0 mem=4512.9M) ***
[06/22 22:21:35   1945s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:21:35   1945s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 50367
[06/22 22:21:35   1945s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.17
[06/22 22:21:35   1945s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:12.7/0:00:11.0 (1.1), totSession cpu/real = 0:32:28.3/0:37:34.1 (0.9), mem = 4512.9M
[06/22 22:21:35   1945s] 
[06/22 22:21:35   1945s] =============================================================================================
[06/22 22:21:35   1945s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    23.14-s088_1
[06/22 22:21:35   1945s] =============================================================================================
[06/22 22:21:35   1945s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:21:35   1945s] ---------------------------------------------------------------------------------------------
[06/22 22:21:35   1945s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/22 22:21:35   1945s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   7.0 % )     0:00:00.8 /  0:00:00.8    1.0
[06/22 22:21:35   1945s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:21:35   1945s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:21:35   1945s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.3    1.1
[06/22 22:21:35   1945s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:21:35   1945s] [ OptimizationStep       ]      1   0:00:01.7  (  15.2 % )     0:00:02.4 /  0:00:02.7    1.1
[06/22 22:21:35   1945s] [ OptSingleIteration     ]      5   0:00:00.3  (   2.7 % )     0:00:00.8 /  0:00:01.1    1.4
[06/22 22:21:35   1945s] [ OptGetWeight           ]     57   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[06/22 22:21:35   1945s] [ OptEval                ]     57   0:00:00.4  (   3.9 % )     0:00:00.4 /  0:00:00.8    1.8
[06/22 22:21:35   1945s] [ OptCommit              ]     57   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:21:35   1945s] [ PostCommitDelayUpdate  ]     57   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:21:35   1945s] [ RefinePlace            ]      1   0:00:06.9  (  62.4 % )     0:00:07.0 /  0:00:08.3    1.2
[06/22 22:21:35   1945s] [ TimingUpdate           ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[06/22 22:21:35   1945s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[06/22 22:21:35   1945s] [ MISC                   ]          0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.1
[06/22 22:21:35   1945s] ---------------------------------------------------------------------------------------------
[06/22 22:21:35   1945s]  AreaOpt #2 TOTAL                   0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:12.7    1.1
[06/22 22:21:35   1945s] ---------------------------------------------------------------------------------------------
[06/22 22:21:35   1945s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50367
[06/22 22:21:35   1945s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4496.9M, EPOCH TIME: 1750645295.683635
[06/22 22:21:35   1945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:35   1945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:35   1945s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:35   1945s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:35   1945s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.164, REAL:0.126, MEM:4496.9M, EPOCH TIME: 1750645295.809749
[06/22 22:21:35   1945s] End: Area Reclaim Optimization (cpu=0:00:13, real=0:00:11, mem=4496.88M, totSessionCpu=0:32:29).
[06/22 22:21:35   1945s] Begin: Collecting metrics
[06/22 22:21:35   1945s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4497 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4497 |      |     |
| drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:18  |        4497 |   44 |  81 |
| global_opt              |           |    0.356 |           |        0 |       68.56 | 0:00:15  |        4497 |      |     |
| area_reclaiming         |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:15  |        4497 |      |     |
| drv_fixing_2            |     0.000 |    0.000 |         0 |        0 |       68.56 | 0:00:20  |        4497 |    0 |  80 |
| area_reclaiming_2       |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:22  |        4497 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:21:36   1945s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1550.6M, current mem=1533.0M)

[06/22 22:21:36   1945s] End: Collecting metrics
[06/22 22:21:36   1945s] *** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:32:28.9/0:37:34.8 (0.9), mem = 4496.9M
[06/22 22:21:36   1945s] Starting local wire reclaim
[06/22 22:21:36   1945s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4496.9M, EPOCH TIME: 1750645296.533028
[06/22 22:21:36   1945s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645296.533256
[06/22 22:21:36   1945s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4496.9M, EPOCH TIME: 1750645296.533396
[06/22 22:21:36   1945s] Processing tracks to init pin-track alignment.
[06/22 22:21:36   1945s] z: 1, totalTracks: 1
[06/22 22:21:36   1945s] z: 3, totalTracks: 1
[06/22 22:21:36   1945s] z: 5, totalTracks: 1
[06/22 22:21:36   1945s] z: 7, totalTracks: 1
[06/22 22:21:36   1945s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:21:36   1946s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4496.9M, EPOCH TIME: 1750645296.607344
[06/22 22:21:36   1946s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:36   1946s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:21:36   1946s] 
[06/22 22:21:36   1946s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:36   1946s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:36   1946s] 
[06/22 22:21:36   1946s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:21:36   1946s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.053, REAL:0.053, MEM:4496.9M, EPOCH TIME: 1750645296.660176
[06/22 22:21:36   1946s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4496.9M, EPOCH TIME: 1750645296.660366
[06/22 22:21:36   1946s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645296.660675
[06/22 22:21:36   1946s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4496.9MB).
[06/22 22:21:36   1946s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.137, REAL:0.146, MEM:4496.9M, EPOCH TIME: 1750645296.679330
[06/22 22:21:36   1946s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.137, REAL:0.146, MEM:4496.9M, EPOCH TIME: 1750645296.679402
[06/22 22:21:36   1946s] TDRefine: refinePlace mode is spiral
[06/22 22:21:36   1946s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/22 22:21:36   1946s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12717.5
[06/22 22:21:36   1946s] OPERPROF:   Starting Refine-Place at level 2, MEM:4496.9M, EPOCH TIME: 1750645296.688033
[06/22 22:21:36   1946s] *** Starting refinePlace (0:32:29 mem=4496.9M) ***
[06/22 22:21:36   1946s] Total net bbox length = 9.590e+05 (4.544e+05 5.047e+05) (ext = 6.289e+04)
[06/22 22:21:36   1946s] 
[06/22 22:21:36   1946s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:21:36   1946s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:21:36   1946s] Set min layer with default ( 2 )
[06/22 22:21:36   1946s] Set max layer with default ( 127 )
[06/22 22:21:36   1946s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:21:36   1946s] Min route layer (adjusted) = 2
[06/22 22:21:36   1946s] Max route layer (adjusted) = 7
[06/22 22:21:36   1946s] Set min layer with default ( 2 )
[06/22 22:21:36   1946s] Set max layer with default ( 127 )
[06/22 22:21:36   1946s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:21:36   1946s] Min route layer (adjusted) = 2
[06/22 22:21:36   1946s] Max route layer (adjusted) = 7
[06/22 22:21:36   1946s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4496.9M, EPOCH TIME: 1750645296.874258
[06/22 22:21:36   1946s] Starting refinePlace ...
[06/22 22:21:36   1946s] Set min layer with default ( 2 )
[06/22 22:21:36   1946s] Set max layer with default ( 127 )
[06/22 22:21:36   1946s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:21:36   1946s] Min route layer (adjusted) = 2
[06/22 22:21:36   1946s] Max route layer (adjusted) = 7
[06/22 22:21:36   1946s] One DDP V2 for no tweak run.
[06/22 22:21:36   1946s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4496.9M, EPOCH TIME: 1750645296.943710
[06/22 22:21:37   1946s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4496.9M, EPOCH TIME: 1750645297.183690
[06/22 22:21:37   1946s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4496.9M, EPOCH TIME: 1750645297.189510
[06/22 22:21:37   1946s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645297.189721
[06/22 22:21:37   1946s] MP Top (50283): mp=1.050. U=0.686.
[06/22 22:21:37   1946s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.029, REAL:0.029, MEM:4496.9M, EPOCH TIME: 1750645297.212845
[06/22 22:21:37   1946s] [Pin padding] pin density ratio 0.45
[06/22 22:21:37   1946s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4496.9M, EPOCH TIME: 1750645297.410795
[06/22 22:21:37   1946s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4496.9M, EPOCH TIME: 1750645297.411071
[06/22 22:21:37   1946s] OPERPROF:             Starting InitSKP at level 7, MEM:4496.9M, EPOCH TIME: 1750645297.411993
[06/22 22:21:37   1946s] no activity file in design. spp won't run.
[06/22 22:21:37   1946s] no activity file in design. spp won't run.
[06/22 22:21:44   1958s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[06/22 22:21:44   1958s] SKP cleared!
[06/22 22:21:44   1958s] OPERPROF:             Finished InitSKP at level 7, CPU:12.005, REAL:6.914, MEM:4528.9M, EPOCH TIME: 1750645304.326433
[06/22 22:21:44   1958s] **WARN: AAE based timing driven is off.
[06/22 22:21:44   1958s] Init TDGP AAE failed.
[06/22 22:21:44   1958s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:12.006, REAL:6.916, MEM:4528.9M, EPOCH TIME: 1750645304.326700
[06/22 22:21:44   1958s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:12.007, REAL:6.916, MEM:4528.9M, EPOCH TIME: 1750645304.326782
[06/22 22:21:44   1958s] Build timing info failed.
[06/22 22:21:44   1958s] AAE Timing clean up.
[06/22 22:21:44   1958s] Tweakage: fix icg 1, fix clk 0.
[06/22 22:21:44   1958s] Tweakage: density cost 1, scale 0.4.
[06/22 22:21:44   1958s] Tweakage: activity cost 0, scale 1.0.
[06/22 22:21:44   1958s] Tweakage: congestion cost on, scale 1.0.
[06/22 22:21:44   1958s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4528.9M, EPOCH TIME: 1750645304.327033
[06/22 22:21:44   1958s] Cut to 3 partitions.
[06/22 22:21:44   1958s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4528.9M, EPOCH TIME: 1750645304.437467
[06/22 22:21:48   1965s] Tweakage swap 1808 pairs.
[06/22 22:21:53   1972s] Tweakage swap 1163 pairs.
[06/22 22:21:57   1977s] Tweakage swap 928 pairs.
[06/22 22:22:01   1982s] Tweakage swap 641 pairs.
[06/22 22:22:07   1992s] Tweakage swap 204 pairs.
[06/22 22:22:13   1999s] Tweakage swap 191 pairs.
[06/22 22:22:19   2007s] Tweakage swap 137 pairs.
[06/22 22:22:26   2015s] Tweakage swap 121 pairs.
[06/22 22:22:31   2023s] Tweakage swap 31 pairs.
[06/22 22:22:37   2031s] Tweakage swap 41 pairs.
[06/22 22:22:40   2035s] Tweakage swap 27 pairs.
[06/22 22:22:44   2040s] Tweakage swap 26 pairs.
[06/22 22:22:48   2046s] Tweakage swap 799 pairs.
[06/22 22:22:52   2051s] Tweakage swap 426 pairs.
[06/22 22:22:55   2056s] Tweakage swap 364 pairs.
[06/22 22:22:58   2060s] Tweakage swap 204 pairs.
[06/22 22:22:58   2061s] Cleanup congestion map
[06/22 22:22:58   2061s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:22:58   2061s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:22:59   2061s] High layer ICDP is OFF.
[06/22 22:22:59   2061s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:22:59   2061s] Starting Early Global Route supply map. mem = 4528.9M
[06/22 22:22:59   2061s] (I)      Initializing eGR engine (regular)
[06/22 22:22:59   2061s] Set min layer with default ( 2 )
[06/22 22:22:59   2061s] Set max layer with default ( 127 )
[06/22 22:22:59   2061s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:22:59   2061s] Min route layer (adjusted) = 2
[06/22 22:22:59   2061s] Max route layer (adjusted) = 7
[06/22 22:22:59   2061s] (I)      clean place blk overflow:
[06/22 22:22:59   2061s] (I)      H : enabled 1.00 0
[06/22 22:22:59   2061s] (I)      V : enabled 1.00 0
[06/22 22:22:59   2061s] (I)      Initializing eGR engine (regular)
[06/22 22:22:59   2061s] Set min layer with default ( 2 )
[06/22 22:22:59   2061s] Set max layer with default ( 127 )
[06/22 22:22:59   2061s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:22:59   2061s] Min route layer (adjusted) = 2
[06/22 22:22:59   2061s] Max route layer (adjusted) = 7
[06/22 22:22:59   2061s] (I)      clean place blk overflow:
[06/22 22:22:59   2061s] (I)      H : enabled 1.00 0
[06/22 22:22:59   2061s] (I)      V : enabled 1.00 0
[06/22 22:22:59   2061s] (I)      Started Early Global Route kernel ( Curr Mem: 4.20 MB )
[06/22 22:22:59   2061s] (I)      Running eGR Regular flow
[06/22 22:22:59   2061s] (I)      # wire layers (front) : 8
[06/22 22:22:59   2061s] (I)      # wire layers (back)  : 0
[06/22 22:22:59   2061s] (I)      min wire layer : 1
[06/22 22:22:59   2061s] (I)      max wire layer : 7
[06/22 22:22:59   2061s] (I)      # cut layers (front) : 7
[06/22 22:22:59   2061s] (I)      # cut layers (back)  : 0
[06/22 22:22:59   2061s] (I)      min cut layer : 1
[06/22 22:22:59   2061s] (I)      max cut layer : 6
[06/22 22:22:59   2061s] (I)      ================================= Layers =================================
[06/22 22:22:59   2061s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:22:59   2061s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 22:22:59   2061s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:22:59   2061s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 22:22:59   2061s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 22:22:59   2061s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 22:22:59   2061s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 22:22:59   2061s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:22:59   2061s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 22:22:59   2061s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:22:59   2061s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 22:22:59   2061s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:22:59   2061s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 22:22:59   2061s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:22:59   2061s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 22:22:59   2061s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 22:22:59   2061s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 22:22:59   2061s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 22:22:59   2061s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:22:59   2061s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 22:22:59   2061s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 22:22:59   2061s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 22:22:59   2061s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 22:22:59   2061s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:23:00   2062s] Finished Early Global Route supply map. mem = 4528.9M
[06/22 22:23:00   2062s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:00   2062s] icdp demand smooth ratio : 0.726974
[06/22 22:23:00   2062s] Cleanup congestion map
[06/22 22:23:00   2062s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:02   2064s] Cleanup congestion map
[06/22 22:23:02   2064s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:02   2064s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:02   2065s] High layer ICDP is OFF.
[06/22 22:23:02   2065s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:02   2065s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:02   2065s] icdp demand smooth ratio : 0.725462
[06/22 22:23:02   2065s] Cleanup congestion map
[06/22 22:23:02   2065s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:03   2066s] Cleanup congestion map
[06/22 22:23:03   2066s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:03   2067s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:03   2067s] High layer ICDP is OFF.
[06/22 22:23:03   2067s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:03   2067s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:03   2067s] icdp demand smooth ratio : 0.724903
[06/22 22:23:03   2067s] Cleanup congestion map
[06/22 22:23:03   2067s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:04   2069s] Cleanup congestion map
[06/22 22:23:04   2069s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:05   2069s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:05   2069s] High layer ICDP is OFF.
[06/22 22:23:05   2069s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:05   2069s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:05   2069s] icdp demand smooth ratio : 0.724598
[06/22 22:23:05   2069s] Cleanup congestion map
[06/22 22:23:05   2069s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:09   2075s] Tweakage swap 138 pairs.
[06/22 22:23:12   2080s] Tweakage swap 88 pairs.
[06/22 22:23:15   2083s] Tweakage swap 63 pairs.
[06/22 22:23:17   2087s] Tweakage swap 42 pairs.
[06/22 22:23:18   2087s] Cleanup congestion map
[06/22 22:23:18   2087s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:18   2088s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:18   2088s] High layer ICDP is OFF.
[06/22 22:23:18   2088s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:18   2088s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:18   2088s] icdp demand smooth ratio : 0.724307
[06/22 22:23:18   2088s] Cleanup congestion map
[06/22 22:23:18   2088s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:19   2090s] Cleanup congestion map
[06/22 22:23:19   2090s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:19   2090s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:20   2090s] High layer ICDP is OFF.
[06/22 22:23:20   2090s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:20   2090s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:20   2090s] icdp demand smooth ratio : 0.724264
[06/22 22:23:20   2090s] Cleanup congestion map
[06/22 22:23:20   2090s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:22   2093s] Cleanup congestion map
[06/22 22:23:22   2093s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:22   2093s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:22   2093s] High layer ICDP is OFF.
[06/22 22:23:22   2093s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:22   2093s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:22   2093s] icdp demand smooth ratio : 0.724203
[06/22 22:23:22   2093s] Cleanup congestion map
[06/22 22:23:22   2093s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:23   2095s] Cleanup congestion map
[06/22 22:23:23   2095s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:23   2095s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:23   2095s] High layer ICDP is OFF.
[06/22 22:23:23   2095s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:23   2095s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:23   2095s] icdp demand smooth ratio : 0.724192
[06/22 22:23:23   2095s] Cleanup congestion map
[06/22 22:23:23   2095s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:29   2103s] Tweakage swap 7 pairs.
[06/22 22:23:33   2108s] Tweakage swap 3 pairs.
[06/22 22:23:36   2111s] Tweakage swap 4 pairs.
[06/22 22:23:39   2115s] Tweakage swap 2 pairs.
[06/22 22:23:39   2115s] Cleanup congestion map
[06/22 22:23:39   2115s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:39   2116s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:39   2116s] High layer ICDP is OFF.
[06/22 22:23:39   2116s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:39   2116s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:39   2116s] icdp demand smooth ratio : 0.724171
[06/22 22:23:39   2116s] Cleanup congestion map
[06/22 22:23:39   2116s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:40   2117s] Cleanup congestion map
[06/22 22:23:40   2117s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:40   2118s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:40   2118s] High layer ICDP is OFF.
[06/22 22:23:40   2118s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:40   2118s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:40   2118s] icdp demand smooth ratio : 0.724168
[06/22 22:23:41   2118s] Cleanup congestion map
[06/22 22:23:41   2118s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:42   2120s] Cleanup congestion map
[06/22 22:23:42   2120s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:42   2120s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:42   2120s] High layer ICDP is OFF.
[06/22 22:23:42   2120s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:42   2120s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:42   2120s] icdp demand smooth ratio : 0.724164
[06/22 22:23:42   2121s] Cleanup congestion map
[06/22 22:23:42   2121s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:43   2122s] Cleanup congestion map
[06/22 22:23:43   2122s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[06/22 22:23:44   2122s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[06/22 22:23:44   2122s] High layer ICDP is OFF.
[06/22 22:23:44   2122s] icdpInitRowCol for fpga_top: nrRow 71 -> 71, nrCol 66 -> 66
[06/22 22:23:44   2122s] icdp deduct supply (H , V) = 20 , 20
[06/22 22:23:44   2122s] icdp demand smooth ratio : 0.724152
[06/22 22:23:44   2122s] Cleanup congestion map
[06/22 22:23:44   2122s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[06/22 22:23:45   2124s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:165.332, REAL:120.615, MEM:4528.9M, EPOCH TIME: 1750645425.052366
[06/22 22:23:45   2124s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:165.450, REAL:120.739, MEM:4528.9M, EPOCH TIME: 1750645425.065976
[06/22 22:23:45   2124s] Cleanup congestion map
[06/22 22:23:45   2124s] Call icdpEval cleanup ...
[06/22 22:23:45   2124s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:177.874, REAL:128.150, MEM:4496.9M, EPOCH TIME: 1750645425.093861
[06/22 22:23:45   2124s] Move report: Congestion aware Tweak moves 13923 insts, mean move: 6.23 um, max move: 75.78 um 
[06/22 22:23:45   2124s] 	Max move on inst (grid_io_top_2__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1424.84, 1506.50) --> (1352.84, 1502.72)
[06/22 22:23:45   2124s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:02:58, real=0:02:09, mem=4496.9mb) @(0:32:29 - 0:35:27).
[06/22 22:23:45   2124s] Cleanup congestion map
[06/22 22:23:45   2124s] 
[06/22 22:23:45   2124s]  === Spiral for Logical I: (movable: 50283) ===
[06/22 22:23:45   2124s] 
[06/22 22:23:45   2124s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/22 22:23:48   2129s] 
[06/22 22:23:48   2129s]  Legalizing fenced HInst  with 8 physical insts
[06/22 22:23:48   2129s] 
[06/22 22:23:48   2129s]  Info: 0 filler has been deleted!
[06/22 22:23:48   2129s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/22 22:23:48   2129s] [CPU] RefinePlace/Spiral (cpu=0:00:01.8, real=0:00:00.0)
[06/22 22:23:48   2129s] [CPU] RefinePlace/Commit (cpu=0:00:02.9, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.9, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/22 22:23:48   2129s] [CPU] RefinePlace/Legalization (cpu=0:00:05.0, real=0:00:03.0, mem=4464.9MB) @(0:35:27 - 0:35:32).
[06/22 22:23:48   2129s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 22:23:48   2129s] Move report: Detail placement moves 13923 insts, mean move: 6.23 um, max move: 75.78 um 
[06/22 22:23:48   2129s] 	Max move on inst (grid_io_top_2__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107): (1424.84, 1506.50) --> (1352.84, 1502.72)
[06/22 22:23:48   2129s] 	Runtime: CPU: 0:03:03 REAL: 0:02:12 MEM: 4464.9MB
[06/22 22:23:48   2129s] Statistics of distance of Instance movement in refine placement:
[06/22 22:23:48   2129s]   maximum (X+Y) =        75.78 um
[06/22 22:23:48   2129s]   inst (grid_io_top_2__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) with max move: (1424.84, 1506.5) -> (1352.84, 1502.72)
[06/22 22:23:48   2129s]   mean    (X+Y) =         6.23 um
[06/22 22:23:48   2129s] Total instances flipped for legalization: 24
[06/22 22:23:48   2129s] Summary Report:
[06/22 22:23:48   2129s] Instances move: 13923 (out of 50283 movable)
[06/22 22:23:48   2129s] Instances flipped: 24
[06/22 22:23:48   2129s] Mean displacement: 6.23 um
[06/22 22:23:48   2129s] Max displacement: 75.78 um (Instance: grid_io_top_2__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107) (1424.84, 1506.5) -> (1352.84, 1502.72)
[06/22 22:23:48   2129s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_ebufn_2
[06/22 22:23:48   2129s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/22 22:23:48   2129s] Total instances moved : 13923
[06/22 22:23:48   2129s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:183.005, REAL:131.479, MEM:4464.9M, EPOCH TIME: 1750645428.353279
[06/22 22:23:48   2129s] Total net bbox length = 9.432e+05 (4.445e+05 4.987e+05) (ext = 7.206e+04)
[06/22 22:23:48   2129s] Runtime: CPU: 0:03:03 REAL: 0:02:12 MEM: 4464.9MB
[06/22 22:23:48   2129s] [CPU] RefinePlace/total (cpu=0:03:03, real=0:02:12, mem=4464.9MB) @(0:32:29 - 0:35:32).
[06/22 22:23:48   2129s] *** Finished refinePlace (0:35:32 mem=4464.9M) ***
[06/22 22:23:48   2129s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12717.5
[06/22 22:23:48   2129s] OPERPROF:   Finished Refine-Place at level 2, CPU:183.256, REAL:131.744, MEM:4464.9M, EPOCH TIME: 1750645428.432254
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 75.78 um
RPlace-Summary:     Max move: inst grid_io_top_2__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/g2__5107 cell sg13g2_ebufn_2 loc (1424.84, 1506.50) -> (1352.84, 1502.72)
RPlace-Summary:     Average move dist: 6.23
RPlace-Summary:     Number of inst moved: 13923
RPlace-Summary:     Number of movable inst: 50283
[06/22 22:23:48   2129s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/22 22:23:48   2129s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4464.9M, EPOCH TIME: 1750645428.443703
[06/22 22:23:48   2129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50283).
[06/22 22:23:48   2129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:23:48   2129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:23:48   2129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:23:48   2129s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.203, REAL:0.144, MEM:4480.9M, EPOCH TIME: 1750645428.587524
[06/22 22:23:48   2129s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:183.616, REAL:132.055, MEM:4480.9M, EPOCH TIME: 1750645428.587739
[06/22 22:23:48   2129s] *** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:03:03.7/0:02:12.2 (1.4), totSession cpu/real = 0:35:32.6/0:39:47.0 (0.9), mem = 4480.9M
[06/22 22:23:48   2129s] 
[06/22 22:23:48   2129s] =============================================================================================
[06/22 22:23:48   2129s]  Step TAT Report : LocalWireReclaim #1 / optDesign #1                           23.14-s088_1
[06/22 22:23:48   2129s] =============================================================================================
[06/22 22:23:48   2129s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:23:48   2129s] ---------------------------------------------------------------------------------------------
[06/22 22:23:48   2129s] [ RefinePlace            ]      1   0:02:11.8  (  99.6 % )     0:02:11.8 /  0:03:03.3    1.4
[06/22 22:23:48   2129s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[06/22 22:23:48   2129s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[06/22 22:23:48   2129s] [ MISC                   ]          0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[06/22 22:23:48   2129s] ---------------------------------------------------------------------------------------------
[06/22 22:23:48   2129s]  LocalWireReclaim #1 TOTAL          0:02:12.2  ( 100.0 % )     0:02:12.2 /  0:03:03.7    1.4
[06/22 22:23:48   2129s] ---------------------------------------------------------------------------------------------
[06/22 22:23:48   2129s] Begin: Collecting metrics
[06/22 22:23:48   2129s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.56 | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4497 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:01  |        4497 |      |     |
| drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:18  |        4497 |   44 |  81 |
| global_opt              |           |    0.356 |           |        0 |       68.56 | 0:00:15  |        4497 |      |     |
| area_reclaiming         |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:15  |        4497 |      |     |
| drv_fixing_2            |     0.000 |    0.000 |         0 |        0 |       68.56 | 0:00:20  |        4497 |    0 |  80 |
| area_reclaiming_2       |     0.000 |    0.356 |         0 |        0 |       68.56 | 0:00:22  |        4497 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:02:12  |        4481 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:23:48   2129s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1724.4M, current mem=1568.5M)

[06/22 22:23:48   2129s] End: Collecting metrics
[06/22 22:23:49   2130s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 22:23:49   2130s] #################################################################################
[06/22 22:23:49   2130s] # Design Stage: PreRoute
[06/22 22:23:49   2130s] # Design Name: fpga_top
[06/22 22:23:49   2130s] # Design Mode: 130nm
[06/22 22:23:49   2130s] # Analysis Mode: MMMC Non-OCV 
[06/22 22:23:49   2130s] # Parasitics Mode: No SPEF/RCDB 
[06/22 22:23:49   2130s] # Signoff Settings: SI Off 
[06/22 22:23:49   2130s] #################################################################################
[06/22 22:23:53   2136s] Calculate delays in BcWc mode...
[06/22 22:23:53   2137s] Topological Sorting (REAL = 0:00:00.0, MEM = 4469.4M, InitMEM = 4469.4M)
[06/22 22:23:53   2137s] Start delay calculation (fullDC) (2 T). (MEM=1571.39)
[06/22 22:23:54   2137s] End AAE Lib Interpolated Model. (MEM=1580.851562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 22:24:10   2168s] Total number of fetched objects 56950
[06/22 22:24:10   2168s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/22 22:24:10   2168s] End delay calculation. (MEM=1608.85 CPU=0:00:28.8 REAL=0:00:15.0)
[06/22 22:24:10   2168s] End delay calculation (fullDC). (MEM=1608.85 CPU=0:00:31.8 REAL=0:00:17.0)
[06/22 22:24:10   2168s] *** CDM Built up (cpu=0:00:38.4  real=0:00:21.0  mem= 4464.9M) ***
[06/22 22:24:15   2176s] eGR doReRoute: optGuide
[06/22 22:24:15   2176s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4496.9M, EPOCH TIME: 1750645455.798562
[06/22 22:24:15   2176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:24:15   2176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:24:15   2176s] Cell fpga_top LLGs are deleted
[06/22 22:24:15   2176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:24:15   2176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:24:15   2176s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:4496.9M, EPOCH TIME: 1750645455.799050
[06/22 22:24:15   2176s] {MMLU 0 0 55825}
[06/22 22:24:15   2176s] [oiLAM] Zs 7, 8
[06/22 22:24:15   2176s] ### Creating LA Mngr. totSessionCpu=0:36:20 mem=4496.9M
[06/22 22:24:15   2176s] ### Creating LA Mngr, finished. totSessionCpu=0:36:20 mem=4496.9M
[06/22 22:24:15   2176s] Running pre-eGR process
[06/22 22:24:16   2176s] Set min layer with default ( 2 )
[06/22 22:24:16   2176s] Set max layer with default ( 127 )
[06/22 22:24:16   2176s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:24:16   2176s] Min route layer (adjusted) = 2
[06/22 22:24:16   2176s] Max route layer (adjusted) = 7
[06/22 22:24:16   2176s] Set min layer with default ( 2 )
[06/22 22:24:16   2176s] Set max layer with default ( 127 )
[06/22 22:24:16   2176s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:24:16   2176s] Min route layer (adjusted) = 2
[06/22 22:24:16   2176s] Max route layer (adjusted) = 7
[06/22 22:24:16   2176s] (I)      Started Import and model ( Curr Mem: 4.10 MB )
[06/22 22:24:16   2177s] (I)      == Non-default Options ==
[06/22 22:24:16   2177s] (I)      Maximum routing layer                              : 7
[06/22 22:24:16   2177s] (I)      Top routing layer                                  : 7
[06/22 22:24:16   2177s] (I)      Number of threads                                  : 2
[06/22 22:24:16   2177s] (I)      Route tie net to shape                             : auto
[06/22 22:24:16   2177s] (I)      Method to set GCell size                           : row
[06/22 22:24:16   2177s] (I)      Tie hi/lo max distance                             : 37.800000
[06/22 22:24:16   2177s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/22 22:24:16   2177s] (I)      ============== Pin Summary ==============
[06/22 22:24:16   2177s] (I)      +-------+--------+---------+------------+
[06/22 22:24:16   2177s] (I)      | Layer | # pins | % total |      Group |
[06/22 22:24:16   2177s] (I)      +-------+--------+---------+------------+
[06/22 22:24:16   2177s] (I)      |     1 | 147889 |   96.31 |        Pin |
[06/22 22:24:16   2177s] (I)      |     2 |   5397 |    3.51 | Pin access |
[06/22 22:24:16   2177s] (I)      |     3 |    199 |    0.13 | Pin access |
[06/22 22:24:16   2177s] (I)      |     4 |      0 |    0.00 |      Other |
[06/22 22:24:16   2177s] (I)      |     5 |      0 |    0.00 |      Other |
[06/22 22:24:16   2177s] (I)      |     6 |      0 |    0.00 |      Other |
[06/22 22:24:16   2177s] (I)      |     7 |     71 |    0.05 |      Other |
[06/22 22:24:16   2177s] (I)      +-------+--------+---------+------------+
[06/22 22:24:16   2177s] (I)      Custom ignore net properties:
[06/22 22:24:16   2177s] (I)      1 : NotLegal
[06/22 22:24:16   2177s] (I)      Default ignore net properties:
[06/22 22:24:16   2177s] (I)      1 : Special
[06/22 22:24:16   2177s] (I)      2 : Analog
[06/22 22:24:16   2177s] (I)      3 : Fixed
[06/22 22:24:16   2177s] (I)      4 : Skipped
[06/22 22:24:16   2177s] (I)      5 : MixedSignal
[06/22 22:24:16   2177s] (I)      Prerouted net properties:
[06/22 22:24:16   2177s] (I)      1 : NotLegal
[06/22 22:24:16   2177s] (I)      2 : Special
[06/22 22:24:16   2177s] (I)      3 : Analog
[06/22 22:24:16   2177s] (I)      4 : Fixed
[06/22 22:24:16   2177s] (I)      5 : Skipped
[06/22 22:24:16   2177s] (I)      6 : MixedSignal
[06/22 22:24:16   2177s] [NR-eGR] Early global route reroute all routable nets
[06/22 22:24:16   2177s] (I)      Use row-based GCell size
[06/22 22:24:16   2177s] (I)      Use row-based GCell align
[06/22 22:24:16   2177s] (I)      layer 0 area = 90000
[06/22 22:24:16   2177s] (I)      layer 1 area = 144000
[06/22 22:24:16   2177s] (I)      layer 2 area = 144000
[06/22 22:24:16   2177s] (I)      layer 3 area = 144000
[06/22 22:24:16   2177s] (I)      layer 4 area = 144000
[06/22 22:24:16   2177s] (I)      layer 5 area = 0
[06/22 22:24:16   2177s] (I)      layer 6 area = 0
[06/22 22:24:16   2177s] (I)      GCell unit size   : 3780
[06/22 22:24:16   2177s] (I)      GCell multiplier  : 1
[06/22 22:24:16   2177s] (I)      GCell row height  : 3780
[06/22 22:24:16   2177s] (I)      Actual row height : 3780
[06/22 22:24:16   2177s] (I)      GCell align ref   : 425480 425420
[06/22 22:24:16   2177s] [NR-eGR] Track table information for default rule: 
[06/22 22:24:16   2177s] [NR-eGR] Metal1 has single uniform track structure
[06/22 22:24:16   2177s] [NR-eGR] Metal2 has single uniform track structure
[06/22 22:24:16   2177s] [NR-eGR] Metal3 has single uniform track structure
[06/22 22:24:16   2177s] [NR-eGR] Metal4 has single uniform track structure
[06/22 22:24:16   2177s] [NR-eGR] Metal5 has single uniform track structure
[06/22 22:24:16   2177s] [NR-eGR] TopMetal1 has single uniform track structure
[06/22 22:24:16   2177s] [NR-eGR] TopMetal2 has single uniform track structure
[06/22 22:24:16   2177s] (I)      ================ Default via =================
[06/22 22:24:16   2177s] (I)      +---+-------------------+--------------------+
[06/22 22:24:16   2177s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/22 22:24:16   2177s] (I)      +---+-------------------+--------------------+
[06/22 22:24:16   2177s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/22 22:24:16   2177s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/22 22:24:16   2177s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/22 22:24:16   2177s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/22 22:24:16   2177s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/22 22:24:16   2177s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/22 22:24:16   2177s] (I)      +---+-------------------+--------------------+
[06/22 22:24:16   2177s] (I)      Design has 84 placement macros with 84 shapes. 
[06/22 22:24:16   2177s] [NR-eGR] Read 39015 PG shapes
[06/22 22:24:16   2177s] [NR-eGR] Read 0 clock shapes
[06/22 22:24:16   2177s] [NR-eGR] Read 0 other shapes
[06/22 22:24:16   2177s] [NR-eGR] #Routing Blockages  : 0
[06/22 22:24:16   2177s] [NR-eGR] #Bump Blockages     : 0
[06/22 22:24:16   2177s] [NR-eGR] #Instance Blockages : 26000
[06/22 22:24:16   2177s] [NR-eGR] #PG Blockages       : 39015
[06/22 22:24:16   2177s] [NR-eGR] #Halo Blockages     : 0
[06/22 22:24:16   2177s] [NR-eGR] #Boundary Blockages : 0
[06/22 22:24:16   2177s] [NR-eGR] #Clock Blockages    : 0
[06/22 22:24:16   2177s] [NR-eGR] #Other Blockages    : 0
[06/22 22:24:16   2177s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/22 22:24:16   2177s] [NR-eGR] #prerouted nets         : 0
[06/22 22:24:16   2177s] [NR-eGR] #prerouted special nets : 0
[06/22 22:24:16   2177s] [NR-eGR] #prerouted wires        : 0
[06/22 22:24:16   2177s] [NR-eGR] Read 50177 nets ( ignored 0 )
[06/22 22:24:16   2177s] (I)        Front-side 50177 ( ignored 0 )
[06/22 22:24:16   2177s] (I)        Back-side  0 ( ignored 0 )
[06/22 22:24:16   2177s] (I)        Both-side  0 ( ignored 0 )
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[0]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[1]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[2]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[3]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[4]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[5]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[6]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[7]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[8]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[9]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[10]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[11]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[12]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[13]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[14]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[15]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[16]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[17]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[18]
[06/22 22:24:16   2177s] **WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : gfpga_pad_GPIO_PAD[19]
[06/22 22:24:16   2177s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[06/22 22:24:16   2177s] (I)      handle routing halo
[06/22 22:24:17   2177s] (I)      Reading macro buffers
[06/22 22:24:17   2177s] (I)      Number of macro buffers: 0
[06/22 22:24:17   2177s] (I)      early_global_route_priority property id does not exist.
[06/22 22:24:17   2177s] (I)      Read Num Blocks=65015  Num Prerouted Wires=0  Num CS=0
[06/22 22:24:17   2177s] (I)      Layer 1 (H) : #blockages 29435 : #preroutes 0
[06/22 22:24:17   2177s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/22 22:24:17   2177s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/22 22:24:17   2177s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/22 22:24:17   2177s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/22 22:24:17   2177s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/22 22:24:17   2177s] (I)      Number of ignored nets                =      0
[06/22 22:24:17   2177s] (I)      Number of connected nets              =      0
[06/22 22:24:17   2177s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/22 22:24:17   2177s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/22 22:24:17   2177s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/22 22:24:17   2177s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/22 22:24:17   2177s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/22 22:24:17   2177s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/22 22:24:17   2177s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/22 22:24:17   2177s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/22 22:24:17   2177s] (I)      Ndr track 0 does not exist
[06/22 22:24:17   2177s] (I)      ---------------------Grid Graph Info--------------------
[06/22 22:24:17   2177s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/22 22:24:17   2177s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/22 22:24:17   2177s] (I)      Site width          :   480  (dbu)
[06/22 22:24:17   2177s] (I)      Row height          :  3780  (dbu)
[06/22 22:24:17   2177s] (I)      GCell row height    :  3780  (dbu)
[06/22 22:24:17   2177s] (I)      GCell width         :  3780  (dbu)
[06/22 22:24:17   2177s] (I)      GCell height        :  3780  (dbu)
[06/22 22:24:17   2177s] (I)      Grid                :   491   512     7
[06/22 22:24:17   2177s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/22 22:24:17   2177s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/22 22:24:17   2177s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/22 22:24:17   2177s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/22 22:24:17   2177s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/22 22:24:17   2177s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/22 22:24:17   2177s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/22 22:24:17   2177s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/22 22:24:17   2177s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/22 22:24:17   2177s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/22 22:24:17   2177s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/22 22:24:17   2177s] (I)      --------------------------------------------------------
[06/22 22:24:17   2177s] 
[06/22 22:24:17   2177s] [NR-eGR] ============ Routing rule table ============
[06/22 22:24:17   2177s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 50113
[06/22 22:24:17   2177s] [NR-eGR] ========================================
[06/22 22:24:17   2177s] [NR-eGR] 
[06/22 22:24:17   2177s] (I)      ==== NDR : (Default) ====
[06/22 22:24:17   2177s] (I)      +--------------+--------+
[06/22 22:24:17   2177s] (I)      |           ID |      0 |
[06/22 22:24:17   2177s] (I)      |      Default |    yes |
[06/22 22:24:17   2177s] (I)      |  Clk Special |     no |
[06/22 22:24:17   2177s] (I)      | Hard spacing |     no |
[06/22 22:24:17   2177s] (I)      |    NDR track | (none) |
[06/22 22:24:17   2177s] (I)      |      NDR via | (none) |
[06/22 22:24:17   2177s] (I)      |  Extra space |      0 |
[06/22 22:24:17   2177s] (I)      |      Shields |      0 |
[06/22 22:24:17   2177s] (I)      |   Demand (H) |      1 |
[06/22 22:24:17   2177s] (I)      |   Demand (V) |      1 |
[06/22 22:24:17   2177s] (I)      |        #Nets |  50113 |
[06/22 22:24:17   2177s] (I)      +--------------+--------+
[06/22 22:24:17   2177s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:24:17   2177s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/22 22:24:17   2177s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:24:17   2177s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:24:17   2177s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:24:17   2177s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:24:17   2177s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:24:17   2177s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/22 22:24:17   2177s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/22 22:24:17   2177s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:24:17   2177s] (I)      =============== Blocked Tracks ===============
[06/22 22:24:17   2177s] (I)      +-------+---------+----------+---------------+
[06/22 22:24:17   2177s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/22 22:24:17   2177s] (I)      +-------+---------+----------+---------------+
[06/22 22:24:17   2177s] (I)      |     1 |       0 |        0 |         0.00% |
[06/22 22:24:17   2177s] (I)      |     2 | 2262528 |   986496 |        43.60% |
[06/22 22:24:17   2177s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/22 22:24:17   2177s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/22 22:24:17   2177s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/22 22:24:17   2177s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/22 22:24:17   2177s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/22 22:24:17   2177s] (I)      +-------+---------+----------+---------------+
[06/22 22:24:17   2177s] (I)      Finished Import and model ( CPU: 0.94 sec, Real: 1.01 sec, Curr Mem: 4.13 MB )
[06/22 22:24:17   2177s] (I)      Reset routing kernel
[06/22 22:24:17   2177s] (I)      Started Global Routing ( Curr Mem: 4.13 MB )
[06/22 22:24:17   2177s] (I)      totalPins=147855  totalGlobalPin=140726 (95.18%)
[06/22 22:24:17   2177s] (I)      ================== Net Group Info ===================
[06/22 22:24:17   2177s] (I)      +----+----------------+--------------+--------------+
[06/22 22:24:17   2177s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/22 22:24:17   2177s] (I)      +----+----------------+--------------+--------------+
[06/22 22:24:17   2177s] (I)      |  1 |          50113 |    Metal2(2) | TopMetal2(7) |
[06/22 22:24:17   2177s] (I)      +----+----------------+--------------+--------------+
[06/22 22:24:17   2177s] (I)      total 2D Cap : 4243244 = (2427290 H, 1815954 V)
[06/22 22:24:17   2177s] (I)      total 2D Demand : 7122 = (7122 H, 0 V)
[06/22 22:24:17   2177s] (I)      init route region map
[06/22 22:24:17   2177s] (I)      #blocked GCells = 74425
[06/22 22:24:17   2177s] (I)      #regions = 1031
[06/22 22:24:17   2177s] (I)      init safety region map
[06/22 22:24:17   2177s] (I)      #blocked GCells = 74425
[06/22 22:24:17   2178s] (I)      #regions = 1031
[06/22 22:24:17   2178s] (I)      Adjusted 0 GCells for pin access
[06/22 22:24:17   2178s] [NR-eGR] Layer group 1: route 50113 net(s) in layer range [2, 7]
[06/22 22:24:17   2178s] (I)      
[06/22 22:24:17   2178s] (I)      ============  Phase 1a Route ============
[06/22 22:24:17   2178s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[06/22 22:24:17   2178s] (I)      Usage: 346516 = (171226 H, 175290 V) = (7.05% H, 9.65% V) = (6.472e+05um H, 6.626e+05um V)
[06/22 22:24:17   2178s] (I)      
[06/22 22:24:17   2178s] (I)      ============  Phase 1b Route ============
[06/22 22:24:18   2178s] (I)      Usage: 346523 = (171231 H, 175292 V) = (7.05% H, 9.65% V) = (6.473e+05um H, 6.626e+05um V)
[06/22 22:24:18   2178s] (I)      Overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 1.309857e+06um
[06/22 22:24:18   2178s] (I)      Congestion metric : 0.00%H 0.41%V, 0.41%HV
[06/22 22:24:18   2178s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/22 22:24:18   2178s] (I)      
[06/22 22:24:18   2178s] (I)      ============  Phase 1c Route ============
[06/22 22:24:18   2178s] (I)      Level2 Grid: 99 x 103
[06/22 22:24:18   2178s] (I)      Usage: 346563 = (171271 H, 175292 V) = (7.06% H, 9.65% V) = (6.474e+05um H, 6.626e+05um V)
[06/22 22:24:18   2178s] (I)      
[06/22 22:24:18   2178s] (I)      ============  Phase 1d Route ============
[06/22 22:24:18   2179s] (I)      Usage: 346570 = (171278 H, 175292 V) = (7.06% H, 9.65% V) = (6.474e+05um H, 6.626e+05um V)
[06/22 22:24:18   2179s] (I)      
[06/22 22:24:18   2179s] (I)      ============  Phase 1e Route ============
[06/22 22:24:18   2179s] (I)      Usage: 346570 = (171278 H, 175292 V) = (7.06% H, 9.65% V) = (6.474e+05um H, 6.626e+05um V)
[06/22 22:24:18   2179s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.08% V. EstWL: 1.310035e+06um
[06/22 22:24:18   2179s] (I)      
[06/22 22:24:18   2179s] (I)      ============  Phase 1l Route ============
[06/22 22:24:18   2179s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/22 22:24:18   2179s] (I)      Layer  2:    1307022    193755         6      839655     1418265    (37.19%) 
[06/22 22:24:18   2179s] (I)      Layer  3:     858404    157034       142     1019427      956419    (51.59%) 
[06/22 22:24:18   2179s] (I)      Layer  4:     998819     42026         9     1151892     1106028    (51.02%) 
[06/22 22:24:18   2179s] (I)      Layer  5:     857582     20854       144     1019789      956056    (51.61%) 
[06/22 22:24:18   2179s] (I)      Layer  6:     131453        30        22      180205      108919    (62.33%) 
[06/22 22:24:18   2179s] (I)      Layer  7:     112356        18         6      128927      108174    (54.38%) 
[06/22 22:24:18   2179s] (I)      Total:       4265636    413717       329     4339892     4653860    (48.25%) 
[06/22 22:24:18   2179s] (I)      
[06/22 22:24:18   2179s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/22 22:24:18   2179s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/22 22:24:18   2179s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/22 22:24:18   2179s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[06/22 22:24:18   2179s] [NR-eGR] --------------------------------------------------------------------------------
[06/22 22:24:18   2179s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:24:18   2179s] [NR-eGR]  Metal2 ( 2)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:24:19   2179s] [NR-eGR]  Metal3 ( 3)        48( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/22 22:24:19   2179s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[06/22 22:24:19   2179s] [NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/22 22:24:19   2179s] [NR-eGR] TopMetal1 ( 6)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/22 22:24:19   2179s] [NR-eGR] TopMetal2 ( 7)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[06/22 22:24:19   2179s] [NR-eGR] --------------------------------------------------------------------------------
[06/22 22:24:19   2179s] [NR-eGR]        Total       120( 0.02%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[06/22 22:24:19   2179s] [NR-eGR] 
[06/22 22:24:19   2179s] (I)      Finished Global Routing ( CPU: 2.09 sec, Real: 1.68 sec, Curr Mem: 4.16 MB )
[06/22 22:24:19   2179s] (I)      Updating congestion map
[06/22 22:24:19   2179s] (I)      total 2D Cap : 4277272 = (2443833 H, 1833439 V)
[06/22 22:24:19   2179s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/22 22:24:19   2179s] (I)      Running track assignment and export wires
[06/22 22:24:19   2179s] (I)      Delete wires for 50113 nets 
[06/22 22:24:19   2179s] (I)      ============= Track Assignment ============
[06/22 22:24:19   2180s] (I)      Started Track Assignment (2T) ( Curr Mem: 4.15 MB )
[06/22 22:24:19   2180s] (I)      Initialize Track Assignment ( max pin layer : 7 )
[06/22 22:24:19   2180s] (I)      Run Multi-thread track assignment
[06/22 22:24:19   2180s] (I)      Finished Track Assignment (2T) ( CPU: 0.97 sec, Real: 0.54 sec, Curr Mem: 4.16 MB )
[06/22 22:24:19   2180s] (I)      Started Export ( Curr Mem: 4.16 MB )
[06/22 22:24:19   2181s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/22 22:24:20   2181s] [NR-eGR] Total eGR-routed clock nets wire length: 50072um, number of vias: 18105
[06/22 22:24:20   2181s] [NR-eGR] --------------------------------------------------------------------------
[06/22 22:24:20   2181s] [NR-eGR]                    Length (um)    Vias 
[06/22 22:24:20   2181s] [NR-eGR] ---------------------------------------
[06/22 22:24:20   2181s] [NR-eGR]  Metal1     (1V)             0  142252 
[06/22 22:24:20   2181s] [NR-eGR]  Metal2     (2H)        524230  194838 
[06/22 22:24:20   2181s] [NR-eGR]  Metal3     (3V)        604374    7626 
[06/22 22:24:20   2181s] [NR-eGR]  Metal4     (4H)        156588    2237 
[06/22 22:24:20   2181s] [NR-eGR]  Metal5     (5V)         79271      14 
[06/22 22:24:20   2181s] [NR-eGR]  TopMetal1  (6H)            20       6 
[06/22 22:24:20   2181s] [NR-eGR]  TopMetal2  (7V)            73       0 
[06/22 22:24:20   2181s] [NR-eGR] ---------------------------------------
[06/22 22:24:20   2181s] [NR-eGR]             Total      1364556  346973 
[06/22 22:24:20   2181s] [NR-eGR] --------------------------------------------------------------------------
[06/22 22:24:20   2181s] [NR-eGR] Total half perimeter of net bounding box: 943240um
[06/22 22:24:20   2181s] [NR-eGR] Total length: 1364556um, number of vias: 346973
[06/22 22:24:20   2181s] [NR-eGR] --------------------------------------------------------------------------
[06/22 22:24:20   2181s] (I)      == Layer wire length by net rule ==
[06/22 22:24:20   2181s] (I)                           Default 
[06/22 22:24:20   2181s] (I)      -----------------------------
[06/22 22:24:20   2181s] (I)       Metal1     (1V)         0um 
[06/22 22:24:20   2181s] (I)       Metal2     (2H)    524230um 
[06/22 22:24:20   2181s] (I)       Metal3     (3V)    604374um 
[06/22 22:24:20   2181s] (I)       Metal4     (4H)    156588um 
[06/22 22:24:20   2181s] (I)       Metal5     (5V)     79271um 
[06/22 22:24:20   2181s] (I)       TopMetal1  (6H)        20um 
[06/22 22:24:20   2181s] (I)       TopMetal2  (7V)        73um 
[06/22 22:24:20   2181s] (I)      -----------------------------
[06/22 22:24:20   2181s] (I)                  Total  1364556um 
[06/22 22:24:20   2181s] (I)      == Layer via count by net rule ==
[06/22 22:24:20   2181s] (I)                         Default 
[06/22 22:24:20   2181s] (I)      ---------------------------
[06/22 22:24:20   2181s] (I)       Metal1     (1V)    142252 
[06/22 22:24:20   2181s] (I)       Metal2     (2H)    194838 
[06/22 22:24:20   2181s] (I)       Metal3     (3V)      7626 
[06/22 22:24:20   2181s] (I)       Metal4     (4H)      2237 
[06/22 22:24:20   2181s] (I)       Metal5     (5V)        14 
[06/22 22:24:20   2181s] (I)       TopMetal1  (6H)         6 
[06/22 22:24:20   2181s] (I)       TopMetal2  (7V)         0 
[06/22 22:24:20   2181s] (I)      ---------------------------
[06/22 22:24:20   2181s] (I)                  Total   346973 
[06/22 22:24:20   2182s] (I)      Finished Export ( CPU: 1.29 sec, Real: 1.06 sec, Curr Mem: 4.11 MB )
[06/22 22:24:20   2182s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[06/22 22:24:20   2182s] eee: RC Grid memory freed = 227052 (51 X 53 X 7 X 12b)
[06/22 22:24:20   2182s] [NR-eGR] Finished Early Global Route kernel ( CPU: 5.53 sec, Real: 4.52 sec, Curr Mem: 4.11 MB )
[06/22 22:24:20   2182s] [NR-eGR] Finished Early Global Route ( CPU: 5.56 sec, Real: 4.55 sec, Curr Mem: 4.04 MB )
[06/22 22:24:20   2182s] (I)      ========================================== Runtime Summary ===========================================
[06/22 22:24:20   2182s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[06/22 22:24:20   2182s] (I)      ------------------------------------------------------------------------------------------------------
[06/22 22:24:20   2182s] (I)       Early Global Route                             100.00%  1803.38 sec  1807.93 sec  4.55 sec  5.56 sec 
[06/22 22:24:20   2182s] (I)       +-Early Global Route kernel                     99.25%  1803.39 sec  1807.91 sec  4.52 sec  5.53 sec 
[06/22 22:24:20   2182s] (I)       | +-Import and model                            22.14%  1803.39 sec  1804.40 sec  1.01 sec  0.94 sec 
[06/22 22:24:20   2182s] (I)       | | +-Create place DB                            9.30%  1803.39 sec  1803.81 sec  0.42 sec  0.41 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Import place data                        9.29%  1803.39 sec  1803.81 sec  0.42 sec  0.41 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Read instances and placement           2.98%  1803.39 sec  1803.53 sec  0.14 sec  0.13 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Read nets                              6.18%  1803.53 sec  1803.81 sec  0.28 sec  0.27 sec 
[06/22 22:24:20   2182s] (I)       | | +-Create route DB                           11.70%  1803.81 sec  1804.35 sec  0.53 sec  0.48 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Import route data (2T)                  11.68%  1803.81 sec  1804.35 sec  0.53 sec  0.47 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.04%  1803.89 sec  1803.94 sec  0.05 sec  0.05 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Read routing blockages               0.00%  1803.89 sec  1803.89 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Read bump blockages                  0.00%  1803.89 sec  1803.89 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Read instance blockages              0.70%  1803.89 sec  1803.92 sec  0.03 sec  0.03 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Read PG blockages                    0.28%  1803.92 sec  1803.94 sec  0.01 sec  0.01 sec 
[06/22 22:24:20   2182s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  1803.92 sec  1803.93 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Read clock blockages                 0.00%  1803.94 sec  1803.94 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Read other blockages                 0.00%  1803.94 sec  1803.94 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Read halo blockages                  0.02%  1803.94 sec  1803.94 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1803.94 sec  1803.94 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Read blackboxes                        0.00%  1803.94 sec  1803.94 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Read prerouted                         0.03%  1803.94 sec  1803.94 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Read nets                              2.67%  1803.94 sec  1804.06 sec  0.12 sec  0.07 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Set up via pillars                     0.93%  1804.11 sec  1804.15 sec  0.04 sec  0.04 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Initialize 3D grid graph               0.18%  1804.15 sec  1804.16 sec  0.01 sec  0.01 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Model blockage capacity                3.24%  1804.17 sec  1804.32 sec  0.15 sec  0.14 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Initialize 3D capacity               2.92%  1804.17 sec  1804.30 sec  0.13 sec  0.13 sec 
[06/22 22:24:20   2182s] (I)       | | +-Read aux data                              0.00%  1804.35 sec  1804.35 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | +-Others data preparation                    0.00%  1804.35 sec  1804.35 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | | +-Create route kernel                        0.54%  1804.35 sec  1804.37 sec  0.02 sec  0.02 sec 
[06/22 22:24:20   2182s] (I)       | +-Global Routing                              36.80%  1804.40 sec  1806.08 sec  1.68 sec  2.09 sec 
[06/22 22:24:20   2182s] (I)       | | +-Initialization                             1.38%  1804.40 sec  1804.47 sec  0.06 sec  0.06 sec 
[06/22 22:24:20   2182s] (I)       | | +-Net group 1                               34.15%  1804.47 sec  1806.03 sec  1.55 sec  1.97 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Generate topology (2T)                   1.73%  1804.47 sec  1804.55 sec  0.08 sec  0.12 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Phase 1a                                 7.22%  1804.74 sec  1805.07 sec  0.33 sec  0.39 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Pattern routing (2T)                   4.15%  1804.74 sec  1804.93 sec  0.19 sec  0.25 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Pattern Routing Avoiding Blockages     1.44%  1804.93 sec  1805.00 sec  0.07 sec  0.06 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Add via demand to 2D                   1.53%  1805.00 sec  1805.07 sec  0.07 sec  0.07 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Phase 1b                                 4.11%  1805.07 sec  1805.25 sec  0.19 sec  0.20 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Monotonic routing (2T)                 1.93%  1805.07 sec  1805.15 sec  0.09 sec  0.11 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Phase 1c                                 1.73%  1805.25 sec  1805.33 sec  0.08 sec  0.08 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Two level Routing                      1.72%  1805.25 sec  1805.33 sec  0.08 sec  0.08 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Two Level Routing (Regular)          1.38%  1805.26 sec  1805.32 sec  0.06 sec  0.06 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Two Level Routing (Strong)           0.20%  1805.32 sec  1805.33 sec  0.01 sec  0.01 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Phase 1d                                 5.15%  1805.33 sec  1805.57 sec  0.23 sec  0.35 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Detoured routing (2T)                  5.14%  1805.33 sec  1805.57 sec  0.23 sec  0.35 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Phase 1e                                 0.84%  1805.57 sec  1805.61 sec  0.04 sec  0.04 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Route legalization                     0.78%  1805.57 sec  1805.60 sec  0.04 sec  0.03 sec 
[06/22 22:24:20   2182s] (I)       | | | | | +-Legalize Blockage Violations         0.78%  1805.57 sec  1805.60 sec  0.04 sec  0.03 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Phase 1l                                 9.16%  1805.61 sec  1806.03 sec  0.42 sec  0.62 sec 
[06/22 22:24:20   2182s] (I)       | | | | +-Layer assignment (2T)                  8.49%  1805.64 sec  1806.03 sec  0.39 sec  0.59 sec 
[06/22 22:24:20   2182s] (I)       | +-Export cong map                              4.18%  1806.08 sec  1806.27 sec  0.19 sec  0.19 sec 
[06/22 22:24:20   2182s] (I)       | | +-Export 2D cong map                         1.42%  1806.20 sec  1806.27 sec  0.06 sec  0.06 sec 
[06/22 22:24:20   2182s] (I)       | +-Extract Global 3D Wires                      0.64%  1806.28 sec  1806.31 sec  0.03 sec  0.03 sec 
[06/22 22:24:20   2182s] (I)       | +-Track Assignment (2T)                       11.79%  1806.31 sec  1806.84 sec  0.54 sec  0.97 sec 
[06/22 22:24:20   2182s] (I)       | | +-Initialization                             0.17%  1806.31 sec  1806.32 sec  0.01 sec  0.01 sec 
[06/22 22:24:20   2182s] (I)       | | +-Track Assignment Kernel                   11.13%  1806.32 sec  1806.82 sec  0.51 sec  0.95 sec 
[06/22 22:24:20   2182s] (I)       | | +-Free Memory                                0.00%  1806.84 sec  1806.84 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)       | +-Export                                      23.28%  1806.85 sec  1807.91 sec  1.06 sec  1.29 sec 
[06/22 22:24:20   2182s] (I)       | | +-Export DB wires                            5.57%  1806.85 sec  1807.10 sec  0.25 sec  0.44 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Export all nets (2T)                     4.02%  1806.87 sec  1807.05 sec  0.18 sec  0.33 sec 
[06/22 22:24:20   2182s] (I)       | | | +-Set wire vias (2T)                       0.96%  1807.05 sec  1807.10 sec  0.04 sec  0.08 sec 
[06/22 22:24:20   2182s] (I)       | | +-Report wirelength                          5.03%  1807.10 sec  1807.33 sec  0.23 sec  0.22 sec 
[06/22 22:24:20   2182s] (I)       | | +-Update net boxes                           2.12%  1807.33 sec  1807.43 sec  0.10 sec  0.16 sec 
[06/22 22:24:20   2182s] (I)       | | +-Update timing                             10.42%  1807.43 sec  1807.90 sec  0.47 sec  0.46 sec 
[06/22 22:24:20   2182s] (I)       | +-Postprocess design                           0.07%  1807.91 sec  1807.91 sec  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)      ======================= Summary by functions ========================
[06/22 22:24:20   2182s] (I)       Lv  Step                                      %      Real       CPU 
[06/22 22:24:20   2182s] (I)      ---------------------------------------------------------------------
[06/22 22:24:20   2182s] (I)        0  Early Global Route                  100.00%  4.55 sec  5.56 sec 
[06/22 22:24:20   2182s] (I)        1  Early Global Route kernel            99.25%  4.52 sec  5.53 sec 
[06/22 22:24:20   2182s] (I)        2  Global Routing                       36.80%  1.68 sec  2.09 sec 
[06/22 22:24:20   2182s] (I)        2  Export                               23.28%  1.06 sec  1.29 sec 
[06/22 22:24:20   2182s] (I)        2  Import and model                     22.14%  1.01 sec  0.94 sec 
[06/22 22:24:20   2182s] (I)        2  Track Assignment (2T)                11.79%  0.54 sec  0.97 sec 
[06/22 22:24:20   2182s] (I)        2  Export cong map                       4.18%  0.19 sec  0.19 sec 
[06/22 22:24:20   2182s] (I)        2  Extract Global 3D Wires               0.64%  0.03 sec  0.03 sec 
[06/22 22:24:20   2182s] (I)        2  Postprocess design                    0.07%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        3  Net group 1                          34.15%  1.55 sec  1.97 sec 
[06/22 22:24:20   2182s] (I)        3  Create route DB                      11.70%  0.53 sec  0.48 sec 
[06/22 22:24:20   2182s] (I)        3  Track Assignment Kernel              11.13%  0.51 sec  0.95 sec 
[06/22 22:24:20   2182s] (I)        3  Update timing                        10.42%  0.47 sec  0.46 sec 
[06/22 22:24:20   2182s] (I)        3  Create place DB                       9.30%  0.42 sec  0.41 sec 
[06/22 22:24:20   2182s] (I)        3  Export DB wires                       5.57%  0.25 sec  0.44 sec 
[06/22 22:24:20   2182s] (I)        3  Report wirelength                     5.03%  0.23 sec  0.22 sec 
[06/22 22:24:20   2182s] (I)        3  Update net boxes                      2.12%  0.10 sec  0.16 sec 
[06/22 22:24:20   2182s] (I)        3  Initialization                        1.56%  0.07 sec  0.07 sec 
[06/22 22:24:20   2182s] (I)        3  Export 2D cong map                    1.42%  0.06 sec  0.06 sec 
[06/22 22:24:20   2182s] (I)        3  Create route kernel                   0.54%  0.02 sec  0.02 sec 
[06/22 22:24:20   2182s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        4  Import route data (2T)               11.68%  0.53 sec  0.47 sec 
[06/22 22:24:20   2182s] (I)        4  Import place data                     9.29%  0.42 sec  0.41 sec 
[06/22 22:24:20   2182s] (I)        4  Phase 1l                              9.16%  0.42 sec  0.62 sec 
[06/22 22:24:20   2182s] (I)        4  Phase 1a                              7.22%  0.33 sec  0.39 sec 
[06/22 22:24:20   2182s] (I)        4  Phase 1d                              5.15%  0.23 sec  0.35 sec 
[06/22 22:24:20   2182s] (I)        4  Phase 1b                              4.11%  0.19 sec  0.20 sec 
[06/22 22:24:20   2182s] (I)        4  Export all nets (2T)                  4.02%  0.18 sec  0.33 sec 
[06/22 22:24:20   2182s] (I)        4  Generate topology (2T)                1.73%  0.08 sec  0.12 sec 
[06/22 22:24:20   2182s] (I)        4  Phase 1c                              1.73%  0.08 sec  0.08 sec 
[06/22 22:24:20   2182s] (I)        4  Set wire vias (2T)                    0.96%  0.04 sec  0.08 sec 
[06/22 22:24:20   2182s] (I)        4  Phase 1e                              0.84%  0.04 sec  0.04 sec 
[06/22 22:24:20   2182s] (I)        5  Read nets                             8.85%  0.40 sec  0.35 sec 
[06/22 22:24:20   2182s] (I)        5  Layer assignment (2T)                 8.49%  0.39 sec  0.59 sec 
[06/22 22:24:20   2182s] (I)        5  Detoured routing (2T)                 5.14%  0.23 sec  0.35 sec 
[06/22 22:24:20   2182s] (I)        5  Pattern routing (2T)                  4.15%  0.19 sec  0.25 sec 
[06/22 22:24:20   2182s] (I)        5  Model blockage capacity               3.24%  0.15 sec  0.14 sec 
[06/22 22:24:20   2182s] (I)        5  Read instances and placement          2.98%  0.14 sec  0.13 sec 
[06/22 22:24:20   2182s] (I)        5  Monotonic routing (2T)                1.93%  0.09 sec  0.11 sec 
[06/22 22:24:20   2182s] (I)        5  Two level Routing                     1.72%  0.08 sec  0.08 sec 
[06/22 22:24:20   2182s] (I)        5  Add via demand to 2D                  1.53%  0.07 sec  0.07 sec 
[06/22 22:24:20   2182s] (I)        5  Pattern Routing Avoiding Blockages    1.44%  0.07 sec  0.06 sec 
[06/22 22:24:20   2182s] (I)        5  Read blockages ( Layer 2-7 )          1.04%  0.05 sec  0.05 sec 
[06/22 22:24:20   2182s] (I)        5  Set up via pillars                    0.93%  0.04 sec  0.04 sec 
[06/22 22:24:20   2182s] (I)        5  Route legalization                    0.78%  0.04 sec  0.03 sec 
[06/22 22:24:20   2182s] (I)        5  Initialize 3D grid graph              0.18%  0.01 sec  0.01 sec 
[06/22 22:24:20   2182s] (I)        5  Read prerouted                        0.03%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        6  Initialize 3D capacity                2.92%  0.13 sec  0.13 sec 
[06/22 22:24:20   2182s] (I)        6  Two Level Routing (Regular)           1.38%  0.06 sec  0.06 sec 
[06/22 22:24:20   2182s] (I)        6  Legalize Blockage Violations          0.78%  0.04 sec  0.03 sec 
[06/22 22:24:20   2182s] (I)        6  Read instance blockages               0.70%  0.03 sec  0.03 sec 
[06/22 22:24:20   2182s] (I)        6  Read PG blockages                     0.28%  0.01 sec  0.01 sec 
[06/22 22:24:20   2182s] (I)        6  Two Level Routing (Strong)            0.20%  0.01 sec  0.01 sec 
[06/22 22:24:20   2182s] (I)        6  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] (I)        7  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[06/22 22:24:20   2182s] Running post-eGR process
[06/22 22:24:20   2182s] Extraction called for design 'fpga_top' of instances=50367 and nets=59031 using extraction engine 'preRoute' .
[06/22 22:24:20   2182s] PreRoute RC Extraction called for design fpga_top.
[06/22 22:24:20   2182s] RC Extraction called in multi-corner(2) mode.
[06/22 22:24:20   2182s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/22 22:24:20   2182s] Type 'man IMPEXT-6197' for more detail.
[06/22 22:24:20   2182s] RCMode: PreRoute
[06/22 22:24:20   2182s]       RC Corner Indexes            0       1   
[06/22 22:24:20   2182s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/22 22:24:20   2182s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/22 22:24:20   2182s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/22 22:24:20   2182s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/22 22:24:20   2182s] Shrink Factor                : 1.00000
[06/22 22:24:20   2182s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/22 22:24:20   2182s] eee: RC Grid memory allocated = 227052 (51 X 53 X 7 X 12b)
[06/22 22:24:21   2182s] Updating RC Grid density data for preRoute extraction ...
[06/22 22:24:21   2182s] eee: pegSigSF=1.070000
[06/22 22:24:21   2182s] Initializing multi-corner resistance tables ...
[06/22 22:24:21   2182s] eee: Grid unit RC data computation started
[06/22 22:24:21   2182s] eee: Grid unit RC data computation completed
[06/22 22:24:21   2182s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/22 22:24:21   2182s] eee: l=2 avDens=0.145306 usedTrk=14088.395100 availTrk=96956.886705 sigTrk=14088.395100
[06/22 22:24:21   2182s] eee: l=3 avDens=0.150196 usedTrk=18053.115657 availTrk=120196.693442 sigTrk=18053.115657
[06/22 22:24:21   2182s] eee: l=4 avDens=0.045964 usedTrk=6164.177194 availTrk=134108.916956 sigTrk=6164.177194
[06/22 22:24:21   2182s] eee: l=5 avDens=0.039762 usedTrk=4162.972016 availTrk=104696.385589 sigTrk=4162.972016
[06/22 22:24:21   2182s] eee: l=6 avDens=0.196449 usedTrk=2195.381959 availTrk=11175.323290 sigTrk=2195.381959
[06/22 22:24:21   2182s] eee: l=7 avDens=0.144016 usedTrk=2250.204353 availTrk=15624.726942 sigTrk=2250.204353
[06/22 22:24:21   2182s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:24:21   2182s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/22 22:24:21   2182s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.306203 uaWl=1.000000 uaWlH=0.172900 aWlH=0.000000 lMod=0 pMax=0.827800 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/22 22:24:21   2182s] eee: NetCapCache creation started. (Current Mem: 4487.359M) 
[06/22 22:24:21   2182s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  Curr Mem: 4487.359M) 
[06/22 22:24:21   2182s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/22 22:24:21   2182s] eee: Metal Layers Info:
[06/22 22:24:21   2182s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:24:21   2182s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/22 22:24:21   2182s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:24:21   2182s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/22 22:24:21   2182s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:24:21   2182s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:24:21   2182s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:24:21   2182s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:24:21   2182s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/22 22:24:21   2182s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/22 22:24:21   2182s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:24:21   2182s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/22 22:24:21   2182s] eee: +-----------------------NDR Info-----------------------+
[06/22 22:24:21   2182s] eee: NDR Count = 0, Fake NDR = 0
[06/22 22:24:21   2183s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 4487.359M)
[06/22 22:24:23   2184s] Compute RC Scale Done ...
[06/22 22:24:23   2184s] OPERPROF: Starting HotSpotCal at level 1, MEM:4487.4M, EPOCH TIME: 1750645463.299027
[06/22 22:24:23   2184s] [hotspot] +------------+---------------+---------------+
[06/22 22:24:23   2184s] [hotspot] |            |   max hotspot | total hotspot |
[06/22 22:24:23   2184s] [hotspot] +------------+---------------+---------------+
[06/22 22:24:23   2184s] [hotspot] | normalized |          0.00 |          0.00 |
[06/22 22:24:23   2184s] [hotspot] +------------+---------------+---------------+
[06/22 22:24:23   2184s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/22 22:24:23   2184s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/22 22:24:23   2184s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.022, REAL:0.020, MEM:4487.4M, EPOCH TIME: 1750645463.319066
[06/22 22:24:23   2184s] Begin: Collecting metrics
[06/22 22:24:23   2184s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.56 |            |              | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4497 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        4497 |      |     |
| drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:18  |        4497 |   44 |  81 |
| global_opt              |           |    0.356 |           |        0 |       68.56 |            |              | 0:00:15  |        4497 |      |     |
| area_reclaiming         |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:15  |        4497 |      |     |
| drv_fixing_2            |     0.000 |    0.000 |         0 |        0 |       68.56 |            |              | 0:00:20  |        4497 |    0 |  80 |
| area_reclaiming_2       |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:22  |        4497 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:02:12  |        4481 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4487 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:24:23   2184s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1615.5M, current mem=1521.8M)

[06/22 22:24:23   2184s] End: Collecting metrics
[06/22 22:24:23   2184s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 2 -resetVeryShortNets -rescheduleForAdherence  
[06/22 22:24:23   2184s] Begin: GigaOpt Route Type Constraints Refinement
[06/22 22:24:23   2184s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:36:27.8/0:40:22.0 (0.9), mem = 4487.4M
[06/22 22:24:23   2184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.18
[06/22 22:24:23   2184s] ### Creating RouteCongInterface, started
[06/22 22:24:23   2185s] 
[06/22 22:24:23   2185s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.4553} {6, 0.024, 0.4245} {7, 0.024, 0.4245} 
[06/22 22:24:23   2185s] 
[06/22 22:24:23   2185s] #optDebug: {0, 1.000}
[06/22 22:24:23   2185s] ### Creating RouteCongInterface, finished
[06/22 22:24:23   2185s] Updated routing constraints on 0 nets.
[06/22 22:24:23   2185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.18
[06/22 22:24:23   2185s] Bottom Preferred Layer:
[06/22 22:24:23   2185s]     None
[06/22 22:24:23   2185s] Via Pillar Rule:
[06/22 22:24:23   2185s]     None
[06/22 22:24:23   2185s] Finished writing unified metrics of routing constraints.
[06/22 22:24:23   2185s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:36:28.2/0:40:22.4 (0.9), mem = 4487.4M
[06/22 22:24:23   2185s] 
[06/22 22:24:23   2185s] =============================================================================================
[06/22 22:24:23   2185s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        23.14-s088_1
[06/22 22:24:23   2185s] =============================================================================================
[06/22 22:24:23   2185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:24:23   2185s] ---------------------------------------------------------------------------------------------
[06/22 22:24:23   2185s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (  84.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:24:23   2185s] [ MISC                   ]          0:00:00.1  (  15.1 % )     0:00:00.1 /  0:00:00.1    1.3
[06/22 22:24:23   2185s] ---------------------------------------------------------------------------------------------
[06/22 22:24:23   2185s]  CongRefineRouteType #2 TOTAL       0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.1
[06/22 22:24:23   2185s] ---------------------------------------------------------------------------------------------
[06/22 22:24:23   2185s] End: GigaOpt Route Type Constraints Refinement
[06/22 22:24:23   2185s] Begin: Collecting metrics
[06/22 22:24:24   2185s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.56 |            |              | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4497 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        4497 |      |     |
| drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:18  |        4497 |   44 |  81 |
| global_opt              |           |    0.356 |           |        0 |       68.56 |            |              | 0:00:15  |        4497 |      |     |
| area_reclaiming         |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:15  |        4497 |      |     |
| drv_fixing_2            |     0.000 |    0.000 |         0 |        0 |       68.56 |            |              | 0:00:20  |        4497 |    0 |  80 |
| area_reclaiming_2       |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:22  |        4497 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:02:12  |        4481 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4487 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4487 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:24:24   2185s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1521.8M, current mem=1521.8M)

[06/22 22:24:24   2185s] End: Collecting metrics
[06/22 22:24:24   2185s] skip EGR on cluster skew clock nets.
[06/22 22:24:24   2185s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[06/22 22:24:24   2185s]                                            # bool, default=false, private
[06/22 22:24:24   2185s] Starting delay calculation for Setup views
[06/22 22:24:24   2185s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 22:24:24   2185s] #################################################################################
[06/22 22:24:24   2185s] # Design Stage: PreRoute
[06/22 22:24:24   2185s] # Design Name: fpga_top
[06/22 22:24:24   2185s] # Design Mode: 130nm
[06/22 22:24:24   2185s] # Analysis Mode: MMMC Non-OCV 
[06/22 22:24:24   2185s] # Parasitics Mode: No SPEF/RCDB 
[06/22 22:24:24   2185s] # Signoff Settings: SI Off 
[06/22 22:24:24   2185s] #################################################################################
[06/22 22:24:28   2192s] Calculate delays in BcWc mode...
[06/22 22:24:28   2192s] Topological Sorting (REAL = 0:00:00.0, MEM = 4485.4M, InitMEM = 4485.4M)
[06/22 22:24:28   2192s] Start delay calculation (fullDC) (2 T). (MEM=1573.94)
[06/22 22:24:29   2193s] End AAE Lib Interpolated Model. (MEM=1583.273438 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 22:24:45   2222s] Total number of fetched objects 56950
[06/22 22:24:45   2223s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:00.0)
[06/22 22:24:45   2223s] End delay calculation. (MEM=1606.71 CPU=0:00:27.2 REAL=0:00:15.0)
[06/22 22:24:45   2223s] End delay calculation (fullDC). (MEM=1606.71 CPU=0:00:30.5 REAL=0:00:17.0)
[06/22 22:24:45   2223s] *** CDM Built up (cpu=0:00:37.6  real=0:00:21.0  mem= 4464.9M) ***
[06/22 22:24:48   2229s] *** Done Building Timing Graph (cpu=0:00:43.7 real=0:00:24.0 totSessionCpu=0:37:12 mem=4472.9M)
[06/22 22:24:49   2229s] Begin: GigaOpt postEco DRV Optimization
[06/22 22:24:49   2229s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 2 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[06/22 22:24:49   2229s] *** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:37:12.9/0:40:48.0 (0.9), mem = 4472.9M
[06/22 22:24:59   2239s] Info: 54365 multi-instantiated hierarchical instance nets excluded from IPO operation.
[06/22 22:24:59   2239s] Info: 71 io nets excluded
[06/22 22:24:59   2239s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[06/22 22:24:59   2239s] Type 'man IMPOPT-3115' for more detail.
[06/22 22:25:00   2240s] *Info: 338 ununiquified hinsts
[06/22 22:25:00   2240s] Info: 2 clock nets excluded from IPO operation.
[06/22 22:25:00   2240s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12717.19
[06/22 22:25:00   2240s] 
[06/22 22:25:00   2240s] Active Setup views: WORST_CASE 
[06/22 22:25:00   2240s] Cell fpga_top LLGs are deleted
[06/22 22:25:00   2240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:00   2240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:00   2240s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4472.9M, EPOCH TIME: 1750645500.562882
[06/22 22:25:00   2240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:00   2240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:00   2240s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4472.9M, EPOCH TIME: 1750645500.575795
[06/22 22:25:00   2240s] Max number of tech site patterns supported in site array is 256.
[06/22 22:25:00   2240s] Core basic site is CoreSite
[06/22 22:25:00   2240s] After signature check, allow fast init is true, keep pre-filter is true.
[06/22 22:25:00   2240s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/22 22:25:00   2240s] Fast DP-INIT is on for default
[06/22 22:25:00   2240s] Atter site array init, number of instance map data is 0.
[06/22 22:25:00   2240s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.055, REAL:0.048, MEM:4480.9M, EPOCH TIME: 1750645500.623998
[06/22 22:25:00   2240s] 
[06/22 22:25:00   2240s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:25:00   2240s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:25:00   2240s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.114, REAL:0.110, MEM:4480.9M, EPOCH TIME: 1750645500.672727
[06/22 22:25:00   2240s] 
[06/22 22:25:00   2240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:00   2240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:00   2240s] [oiPhyDebug] optDemand 2101495680000.00, spDemand 747895680000.00.
[06/22 22:25:00   2240s] [LDM::Info] TotalInstCnt at InitDesignMc1: 50367
[06/22 22:25:00   2240s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/22 22:25:00   2240s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:37:24 mem=4480.9M
[06/22 22:25:00   2240s] OPERPROF: Starting DPlace-Init at level 1, MEM:4480.9M, EPOCH TIME: 1750645500.731180
[06/22 22:25:00   2240s] Processing tracks to init pin-track alignment.
[06/22 22:25:00   2240s] z: 1, totalTracks: 1
[06/22 22:25:00   2240s] z: 3, totalTracks: 1
[06/22 22:25:00   2240s] z: 5, totalTracks: 1
[06/22 22:25:00   2240s] z: 7, totalTracks: 1
[06/22 22:25:00   2240s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:25:00   2240s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4480.9M, EPOCH TIME: 1750645500.803305
[06/22 22:25:00   2240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:00   2240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:00   2240s] 
[06/22 22:25:00   2240s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:25:00   2240s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:25:00   2240s] 
[06/22 22:25:00   2240s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:25:00   2240s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.048, REAL:0.048, MEM:4480.9M, EPOCH TIME: 1750645500.851411
[06/22 22:25:00   2240s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4480.9M, EPOCH TIME: 1750645500.851634
[06/22 22:25:00   2240s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4480.9M, EPOCH TIME: 1750645500.852010
[06/22 22:25:00   2240s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4480.9MB).
[06/22 22:25:00   2240s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.138, REAL:0.141, MEM:4480.9M, EPOCH TIME: 1750645500.872313
[06/22 22:25:01   2241s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[06/22 22:25:01   2241s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 50367
[06/22 22:25:01   2241s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:37:25 mem=4480.9M
[06/22 22:25:01   2241s] ### Creating RouteCongInterface, started
[06/22 22:25:01   2241s] 
[06/22 22:25:01   2241s] #optDebug:  {2, 1.000, 0.8500} {3, 0.763, 0.8500} {4, 0.527, 0.8500} {5, 0.054, 0.3642} {6, 0.024, 0.3396} {7, 0.024, 0.3396} 
[06/22 22:25:01   2241s] 
[06/22 22:25:01   2241s] #optDebug: {0, 1.000}
[06/22 22:25:01   2241s] ### Creating RouteCongInterface, finished
[06/22 22:25:01   2241s] {MG pre T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:25:01   2241s] {MG pre T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:25:01   2241s] {MG pre T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:25:01   2241s] {MG pre T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:25:01   2241s] {MG post T:0 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:25:01   2241s] {MG post T:1 H:0 G:0  {6 0 27.1 1.06106} }
[06/22 22:25:01   2241s] {MG post T:0 H:1 G:0  {6 0 243.9 1.06106} }
[06/22 22:25:01   2241s] {MG post T:0 H:0 G:1  {6 0 27.1 1.06106} }
[06/22 22:25:02   2243s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:25:02   2243s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:25:02   2243s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:25:02   2243s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:25:02   2243s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:25:02   2243s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:25:02   2243s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:25:02   2243s] 	CornerforLayerOpt timing analysis view WORST_CASE has been selected for calibration 
[06/22 22:25:02   2243s] AoF 5883.6330um
[06/22 22:25:02   2243s] [GPS-DRV] Optimizer inputs ============================= 
[06/22 22:25:02   2243s] [GPS-DRV] drvFixingStage: Small Scale
[06/22 22:25:02   2243s] [GPS-DRV] costLowerBound: 0.1
[06/22 22:25:02   2243s] [GPS-DRV] setupTNSCost  : 1
[06/22 22:25:02   2243s] [GPS-DRV] maxIter       : 3
[06/22 22:25:02   2243s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/22 22:25:02   2243s] [GPS-DRV] Optimizer parameters ============================= 
[06/22 22:25:02   2243s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/22 22:25:02   2243s] [GPS-DRV] maxDensity (design): 0.95
[06/22 22:25:02   2243s] [GPS-DRV] maxLocalDensity: 0.98
[06/22 22:25:02   2243s] [GPS-DRV] MaxBufDistForPlaceBlk: 756um
[06/22 22:25:02   2243s] [GPS-DRV] Dflt RT Characteristic Length 6438.18um AoF 5883.63um x 1
[06/22 22:25:02   2243s] [GPS-DRV] isCPECostingOn: false
[06/22 22:25:02   2243s] [GPS-DRV] All active and enabled setup views
[06/22 22:25:02   2243s] [GPS-DRV]     WORST_CASE
[06/22 22:25:02   2243s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:25:02   2243s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/22 22:25:02   2243s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/22 22:25:02   2243s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[06/22 22:25:02   2243s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/22 22:25:02   2243s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:4512.9M, EPOCH TIME: 1750645502.677443
[06/22 22:25:02   2243s] Found 0 hard placement blockage before merging.
[06/22 22:25:02   2243s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.002, REAL:0.002, MEM:4512.9M, EPOCH TIME: 1750645502.679472
[06/22 22:25:02   2243s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[06/22 22:25:02   2243s] [GPS-DRV] ROI - unit(Area: 5.4432e+06; LeakageP: 4.83326e-10; DynamicP: 5.4432e+06)DBU
[06/22 22:25:03   2244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:25:03   2244s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/22 22:25:03   2244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:25:03   2244s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/22 22:25:03   2244s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:25:03   2244s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:25:03   2245s] Dumping Information for Job ...
[06/22 22:25:03   2245s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:25:03   2245s] Info: violation cost 74.684982 (cap = 72.108177, tran = 2.576799, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:25:04   2245s] |    57|    57|    -0.23|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.28|     0.00|       0|       0|       0| 68.56%|          |         |
[06/22 22:25:08   2253s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:25:08   2253s] Dumping Information for Job ...
[06/22 22:25:08   2253s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:25:08   2253s] Info: violation cost 73.290131 (cap = 70.997093, tran = 2.293036, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:25:08   2253s] |    50|    50|    -0.23|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.28|     0.00|      19|       0|       0| 68.57%| 0:00:04.0|  4532.9M|
[06/22 22:25:12   2260s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
[06/22 22:25:12   2260s] Dumping Information for Job ...
[06/22 22:25:12   2260s] **WARN: (IMPOPT-7330):	Net pReset[0] has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.

[06/22 22:25:12   2260s] Info: violation cost 73.290131 (cap = 70.997093, tran = 2.293036, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/22 22:25:12   2260s] |    50|    50|    -0.23|    81|    81|    -0.25|  1076|  1076|     0|     0|     0.28|     0.00|       0|       0|       0| 68.57%| 0:00:04.0|  4532.9M|
[06/22 22:25:12   2260s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] ###############################################################################
[06/22 22:25:12   2260s] #
[06/22 22:25:12   2260s] #  Large fanout net report:  
[06/22 22:25:12   2260s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[06/22 22:25:12   2260s] #     - current density: 68.57
[06/22 22:25:12   2260s] #
[06/22 22:25:12   2260s] #  List of high fanout nets:
[06/22 22:25:12   2260s] #        Net(1):  pReset[0]: (fanouts = 5317)
[06/22 22:25:12   2260s] #                   - multi-driver net with 2 drivers
[06/22 22:25:12   2260s] #                   - Ignored for optimization
[06/22 22:25:12   2260s] #        Net(2):  set[0]: (fanouts = 80)
[06/22 22:25:12   2260s] #                   - multi-driver net with 2 drivers
[06/22 22:25:12   2260s] #                   - Ignored for optimization
[06/22 22:25:12   2260s] #        Net(3):  reset[0]: (fanouts = 80)
[06/22 22:25:12   2260s] #                   - multi-driver net with 2 drivers
[06/22 22:25:12   2260s] #                   - Ignored for optimization
[06/22 22:25:12   2260s] #
[06/22 22:25:12   2260s] ###############################################################################
[06/22 22:25:12   2260s] Bottom Preferred Layer:
[06/22 22:25:12   2260s]     None
[06/22 22:25:12   2260s] Via Pillar Rule:
[06/22 22:25:12   2260s]     None
[06/22 22:25:12   2260s] Finished writing unified metrics of routing constraints.
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] =======================================================================
[06/22 22:25:12   2260s]                 Reasons for remaining drv violations
[06/22 22:25:12   2260s] =======================================================================
[06/22 22:25:12   2260s] *info: Total 84 net(s) have violations which can't be fixed by DRV optimization.
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] MultiBuffering failure reasons
[06/22 22:25:12   2260s] ------------------------------------------------
[06/22 22:25:12   2260s] *info:     4 net(s): Could not be fixed because the gain is not enough.
[06/22 22:25:12   2260s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:25:12   2260s] *info:    76 net(s): Could not be fixed because term is inside don't touch hierarchy.
[06/22 22:25:12   2260s] *info:     1 net(s): Could not be fixed because of hier port constraint.
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] SingleBuffering failure reasons
[06/22 22:25:12   2260s] ------------------------------------------------
[06/22 22:25:12   2260s] *info:     3 net(s): Could not be fixed because it is multi driver net.
[06/22 22:25:12   2260s] *info:     1 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] Resizing failure reasons
[06/22 22:25:12   2260s] ------------------------------------------------
[06/22 22:25:12   2260s] *info:    81 net(s): Could not be fixed because instance couldn't be resized.
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] *** Finish DRV Fixing (cpu=0:00:17.0 real=0:00:10.0 mem=4532.9M) ***
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] Deleting 0 temporary hard placement blockage(s).
[06/22 22:25:12   2260s] Total-nets :: 50196, Stn-nets :: 94, ratio :: 0.187266 %, Total-len 1.36425e+06, Stn-len 25416.5
[06/22 22:25:12   2260s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 50386
[06/22 22:25:12   2260s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4516.9M, EPOCH TIME: 1750645512.638501
[06/22 22:25:12   2260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50302).
[06/22 22:25:12   2260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:12   2260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:12   2260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:12   2260s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.200, REAL:0.134, MEM:4516.9M, EPOCH TIME: 1750645512.772638
[06/22 22:25:12   2260s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12717.19
[06/22 22:25:12   2260s] *** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:30.9/0:00:23.2 (1.3), totSession cpu/real = 0:37:43.8/0:41:11.2 (0.9), mem = 4516.9M
[06/22 22:25:12   2260s] 
[06/22 22:25:12   2260s] =============================================================================================
[06/22 22:25:12   2260s]  Step TAT Report : DrvOpt #4 / optDesign #1                                     23.14-s088_1
[06/22 22:25:12   2260s] =============================================================================================
[06/22 22:25:12   2260s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:25:12   2260s] ---------------------------------------------------------------------------------------------
[06/22 22:25:12   2260s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[06/22 22:25:12   2260s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:25:12   2260s] [ PlacerInterfaceInit    ]      1   0:00:00.5  (   2.0 % )     0:00:00.6 /  0:00:00.8    1.3
[06/22 22:25:12   2260s] [ PlacerPlacementInit    ]      1   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[06/22 22:25:12   2260s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.1
[06/22 22:25:12   2260s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:25:12   2260s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:09.0 /  0:00:16.1    1.8
[06/22 22:25:12   2260s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:08.0 /  0:00:14.6    1.8
[06/22 22:25:12   2260s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:25:12   2260s] [ OptEval                ]      2   0:00:06.9  (  29.9 % )     0:00:06.9 /  0:00:12.9    1.9
[06/22 22:25:12   2260s] [ OptCommit              ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.8
[06/22 22:25:12   2260s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:01.0    1.8
[06/22 22:25:12   2260s] [ IncrDelayCalc          ]      5   0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:01.0    1.9
[06/22 22:25:12   2260s] [ DrvFindVioNets         ]      3   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:01.1    1.8
[06/22 22:25:12   2260s] [ DrvComputeSummary      ]      3   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.4    1.3
[06/22 22:25:12   2260s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[06/22 22:25:12   2260s] [ IncrTimingUpdate       ]      2   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:00.8    1.2
[06/22 22:25:12   2260s] [ MISC                   ]          0:00:12.6  (  54.5 % )     0:00:12.6 /  0:00:13.0    1.0
[06/22 22:25:12   2260s] ---------------------------------------------------------------------------------------------
[06/22 22:25:12   2260s]  DrvOpt #4 TOTAL                    0:00:23.2  ( 100.0 % )     0:00:23.2 /  0:00:30.9    1.3
[06/22 22:25:12   2260s] ---------------------------------------------------------------------------------------------
[06/22 22:25:12   2260s] Begin: Collecting metrics
[06/22 22:25:13   2261s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.000 |           |        0 |       68.56 |            |              | 0:00:09  |        4497 |    0 |  80 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4497 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:14  |        4497 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        4497 |      |     |
| drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:18  |        4497 |   44 |  81 |
| global_opt              |           |    0.356 |           |        0 |       68.56 |            |              | 0:00:15  |        4497 |      |     |
| area_reclaiming         |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:15  |        4497 |      |     |
| drv_fixing_2            |     0.000 |    0.000 |         0 |        0 |       68.56 |            |              | 0:00:20  |        4497 |    0 |  80 |
| area_reclaiming_2       |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:22  |        4497 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:02:12  |        4481 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4487 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4487 |      |     |
| drv_eco_fixing          |     0.000 |    0.281 |         0 |        0 |       68.57 |            |              | 0:00:23  |        4517 |   50 |  81 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:25:13   2261s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=1594.9M, current mem=1594.9M)

[06/22 22:25:13   2261s] End: Collecting metrics
[06/22 22:25:13   2261s] End: GigaOpt postEco DRV Optimization
[06/22 22:25:13   2261s] **INFO: Flow update: Design timing is met.
[06/22 22:25:13   2261s] Running refinePlace -preserveRouting true -hardFence false
[06/22 22:25:13   2261s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4516.9M, EPOCH TIME: 1750645513.179111
[06/22 22:25:13   2261s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4516.9M, EPOCH TIME: 1750645513.179318
[06/22 22:25:13   2261s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4516.9M, EPOCH TIME: 1750645513.179410
[06/22 22:25:13   2261s] Processing tracks to init pin-track alignment.
[06/22 22:25:13   2261s] z: 1, totalTracks: 1
[06/22 22:25:13   2261s] z: 3, totalTracks: 1
[06/22 22:25:13   2261s] z: 5, totalTracks: 1
[06/22 22:25:13   2261s] z: 7, totalTracks: 1
[06/22 22:25:13   2261s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:25:13   2261s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4516.9M, EPOCH TIME: 1750645513.241070
[06/22 22:25:13   2261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:13   2261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:13   2261s] 
[06/22 22:25:13   2261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:25:13   2261s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:25:13   2261s] 
[06/22 22:25:13   2261s]  Skipping Bad Lib Cell Checking (CMU) !
[06/22 22:25:13   2261s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.062, REAL:0.060, MEM:4516.9M, EPOCH TIME: 1750645513.301102
[06/22 22:25:13   2261s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4516.9M, EPOCH TIME: 1750645513.301262
[06/22 22:25:13   2261s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4516.9M, EPOCH TIME: 1750645513.301593
[06/22 22:25:13   2261s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4516.9MB).
[06/22 22:25:13   2261s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.141, MEM:4516.9M, EPOCH TIME: 1750645513.320878
[06/22 22:25:13   2261s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.141, REAL:0.142, MEM:4516.9M, EPOCH TIME: 1750645513.320952
[06/22 22:25:13   2261s] TDRefine: refinePlace mode is spiral
[06/22 22:25:13   2261s] RPlace-Summary: Global refinePlace statistics server is created. Verbose levl is 1
[06/22 22:25:13   2261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12717.6
[06/22 22:25:13   2261s] OPERPROF:   Starting Refine-Place at level 2, MEM:4516.9M, EPOCH TIME: 1750645513.330849
[06/22 22:25:13   2261s] *** Starting refinePlace (0:37:44 mem=4516.9M) ***
[06/22 22:25:13   2261s] Total net bbox length = 9.444e+05 (4.449e+05 4.996e+05) (ext = 7.206e+04)
[06/22 22:25:13   2261s] 
[06/22 22:25:13   2261s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:25:13   2261s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:25:13   2261s] Set min layer with default ( 2 )
[06/22 22:25:13   2261s] Set max layer with default ( 127 )
[06/22 22:25:13   2261s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:25:13   2261s] Min route layer (adjusted) = 2
[06/22 22:25:13   2261s] Max route layer (adjusted) = 7
[06/22 22:25:13   2261s] Set min layer with default ( 2 )
[06/22 22:25:13   2261s] Set max layer with default ( 127 )
[06/22 22:25:13   2261s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:25:13   2261s] Min route layer (adjusted) = 2
[06/22 22:25:13   2261s] Max route layer (adjusted) = 7
[06/22 22:25:13   2261s] 
[06/22 22:25:13   2261s] Starting Small incrNP...
[06/22 22:25:13   2261s] User Input Parameters:
[06/22 22:25:13   2261s] - Congestion Driven    : Off
[06/22 22:25:13   2261s] - Timing Driven        : Off
[06/22 22:25:13   2261s] - Area-Violation Based : Off
[06/22 22:25:13   2261s] - Start Rollback Level : -5
[06/22 22:25:13   2261s] - Legalized            : On
[06/22 22:25:13   2261s] - Window Based         : Off
[06/22 22:25:13   2261s] - eDen incr mode       : Off
[06/22 22:25:13   2261s] - Small incr mode      : On
[06/22 22:25:13   2261s] 
[06/22 22:25:13   2261s] default core: bins with density > 0.750 = 37.04 % ( 290 / 783 )
[06/22 22:25:13   2261s] Density distribution unevenness ratio = 7.032%
[06/22 22:25:13   2261s] Density distribution unevenness ratio (U70) = 5.512%
[06/22 22:25:13   2261s] Density distribution unevenness ratio (U80) = 0.117%
[06/22 22:25:13   2261s] Density distribution unevenness ratio (U90) = 0.000%
[06/22 22:25:13   2261s] cost 0.853165, thresh 1.000000
[06/22 22:25:13   2261s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4516.9M)
[06/22 22:25:13   2261s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/22 22:25:13   2261s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4516.9M, EPOCH TIME: 1750645513.551122
[06/22 22:25:13   2261s] Starting refinePlace ...
[06/22 22:25:13   2261s] Set min layer with default ( 2 )
[06/22 22:25:13   2261s] Set max layer with default ( 127 )
[06/22 22:25:13   2261s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:25:13   2261s] Min route layer (adjusted) = 2
[06/22 22:25:13   2261s] Max route layer (adjusted) = 7
[06/22 22:25:13   2261s] One DDP V2 for no tweak run.
[06/22 22:25:13   2261s] Set min layer with default ( 2 )
[06/22 22:25:13   2261s] Set max layer with default ( 127 )
[06/22 22:25:13   2261s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:25:13   2261s] Min route layer (adjusted) = 2
[06/22 22:25:13   2261s] Max route layer (adjusted) = 7
[06/22 22:25:13   2261s] DDP initSite1 nrRow 287 nrJob 287
[06/22 22:25:13   2261s] DDP markSite nrRow 287 nrJob 287
[06/22 22:25:13   2261s]   Spread Effort: high, pre-route mode, useDDP on.
[06/22 22:25:13   2261s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=4516.9MB) @(0:37:45 - 0:37:45).
[06/22 22:25:13   2261s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 22:25:13   2261s] wireLenOptFixPriorityInst 0 inst fixed
[06/22 22:25:14   2262s] 
[06/22 22:25:14   2262s]  === Spiral for Logical I: (movable: 50302) ===
[06/22 22:25:14   2262s] 
[06/22 22:25:14   2262s] Running Spiral MT with 2 threads  fetchWidth=182 
[06/22 22:25:17   2266s] 
[06/22 22:25:17   2266s]  Legalizing fenced HInst  with 8 physical insts
[06/22 22:25:17   2266s] 
[06/22 22:25:17   2266s]  Info: 0 filler has been deleted!
[06/22 22:25:17   2266s] Move report: legalization moves 29 insts, mean move: 1.86 um, max move: 5.28 um spiral
[06/22 22:25:17   2266s] 	Max move on inst (FE_OFC84_grid_clb_2_right_width_0_height_0_subtile_0__pin_O_1__0): (796.04, 814.76) --> (790.76, 814.76)
[06/22 22:25:17   2266s] [CPU] RefinePlace/Spiral (cpu=0:00:01.9, real=0:00:00.0)
[06/22 22:25:17   2266s] [CPU] RefinePlace/Commit (cpu=0:00:02.6, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.6, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/22 22:25:17   2266s] [CPU] RefinePlace/Legalization (cpu=0:00:04.9, real=0:00:04.0, mem=4484.9MB) @(0:37:45 - 0:37:50).
[06/22 22:25:17   2266s] Move report: WEEQ moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/22 22:25:17   2266s] Move report: Detail placement moves 29 insts, mean move: 1.86 um, max move: 5.28 um 
[06/22 22:25:17   2266s] 	Max move on inst (FE_OFC84_grid_clb_2_right_width_0_height_0_subtile_0__pin_O_1__0): (796.04, 814.76) --> (790.76, 814.76)
[06/22 22:25:17   2266s] 	Runtime: CPU: 0:00:05.3 REAL: 0:00:04.0 MEM: 4484.9MB
[06/22 22:25:17   2266s] Statistics of distance of Instance movement in refine placement:
[06/22 22:25:17   2266s]   maximum (X+Y) =         5.28 um
[06/22 22:25:17   2266s]   inst (FE_OFC84_grid_clb_2_right_width_0_height_0_subtile_0__pin_O_1__0) with max move: (796.04, 814.76) -> (790.76, 814.76)
[06/22 22:25:17   2266s]   mean    (X+Y) =         1.86 um
[06/22 22:25:17   2266s] Summary Report:
[06/22 22:25:17   2266s] Instances move: 29 (out of 50302 movable)
[06/22 22:25:17   2266s] Instances flipped: 0
[06/22 22:25:17   2266s] Mean displacement: 1.86 um
[06/22 22:25:17   2266s] Max displacement: 5.28 um (Instance: FE_OFC84_grid_clb_2_right_width_0_height_0_subtile_0__pin_O_1__0) (796.04, 814.76) -> (790.76, 814.76)
[06/22 22:25:17   2266s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: sg13g2_buf_1
[06/22 22:25:17   2266s] 	Violation at original loc: Overlapping with other instance
[06/22 22:25:17   2266s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/22 22:25:17   2266s] Total instances moved : 29
[06/22 22:25:17   2266s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:5.341, REAL:3.710, MEM:4484.9M, EPOCH TIME: 1750645517.261466
[06/22 22:25:17   2266s] Total net bbox length = 9.444e+05 (4.449e+05 4.996e+05) (ext = 7.206e+04)
[06/22 22:25:17   2266s] Runtime: CPU: 0:00:05.5 REAL: 0:00:04.0 MEM: 4484.9MB
[06/22 22:25:17   2266s] [CPU] RefinePlace/total (cpu=0:00:05.5, real=0:00:04.0, mem=4484.9MB) @(0:37:44 - 0:37:50).
[06/22 22:25:17   2266s] *** Finished refinePlace (0:37:50 mem=4484.9M) ***
[06/22 22:25:17   2266s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12717.6
[06/22 22:25:17   2266s] OPERPROF:   Finished Refine-Place at level 2, CPU:5.623, REAL:4.002, MEM:4484.9M, EPOCH TIME: 1750645517.332546
RPlace-Summary: Global refinePlace statistics server recode data in whole RefinePlace.
RPlace-Summary: Refine place summary in whole 'RefinePlace'
RPlace-Summary:     Max move dist for cell not changed: 5.28 um
RPlace-Summary:     Max move: inst FE_OFC84_grid_clb_2_right_width_0_height_0_subtile_0__pin_O_1__0 cell sg13g2_buf_1 loc (796.04, 814.76) -> (790.76, 814.76)
RPlace-Summary:     Average move dist: 1.86
RPlace-Summary:     Number of inst moved: 29
RPlace-Summary:     Number of movable inst: 50302
[06/22 22:25:17   2266s] RPlace-Summary: Global refinePlace statistics server is deleted.
[06/22 22:25:17   2266s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4484.9M, EPOCH TIME: 1750645517.343154
[06/22 22:25:17   2266s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50302).
[06/22 22:25:17   2266s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:17   2267s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:17   2267s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:17   2267s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.202, REAL:0.144, MEM:4500.9M, EPOCH TIME: 1750645517.487395
[06/22 22:25:17   2267s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:5.984, REAL:4.308, MEM:4500.9M, EPOCH TIME: 1750645517.487595
[06/22 22:25:17   2267s] **INFO: Flow update: Design timing is met.
[06/22 22:25:17   2267s] **INFO: Flow update: Design timing is met.
[06/22 22:25:17   2267s] **INFO: Flow update: Design timing is met.
[06/22 22:25:17   2267s] #optDebug: fT-D <X 1 0 0 0>
[06/22 22:25:17   2267s] Register exp ratio and priority group on 0 nets on 55844 nets : 
[06/22 22:25:18   2267s] 
[06/22 22:25:18   2267s] Active setup views:
[06/22 22:25:18   2267s]  WORST_CASE
[06/22 22:25:18   2267s]   Dominating endpoints: 0
[06/22 22:25:18   2267s]   Dominating TNS: -0.000
[06/22 22:25:18   2267s] 
[06/22 22:25:24   2278s] Extraction called for design 'fpga_top' of instances=50386 and nets=59050 using extraction engine 'preRoute' .
[06/22 22:25:24   2278s] PreRoute RC Extraction called for design fpga_top.
[06/22 22:25:24   2278s] RC Extraction called in multi-corner(2) mode.
[06/22 22:25:24   2278s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[06/22 22:25:24   2278s] Type 'man IMPEXT-6197' for more detail.
[06/22 22:25:24   2278s] RCMode: PreRoute
[06/22 22:25:24   2278s]       RC Corner Indexes            0       1   
[06/22 22:25:24   2278s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/22 22:25:24   2278s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/22 22:25:24   2278s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/22 22:25:24   2278s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/22 22:25:24   2278s] Shrink Factor                : 1.00000
[06/22 22:25:24   2278s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/22 22:25:24   2278s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[06/22 22:25:24   2278s] Grid density data update skipped
[06/22 22:25:24   2278s] eee: pegSigSF=1.070000
[06/22 22:25:24   2278s] Initializing multi-corner resistance tables ...
[06/22 22:25:24   2278s] eee: Grid unit RC data computation started
[06/22 22:25:24   2278s] eee: Grid unit RC data computation completed
[06/22 22:25:24   2278s] eee: l=1 avDens=0.001577 usedTrk=97.219050 availTrk=61661.250000 sigTrk=97.219050
[06/22 22:25:24   2278s] eee: l=2 avDens=0.145306 usedTrk=14088.395100 availTrk=96956.886705 sigTrk=14088.395100
[06/22 22:25:24   2278s] eee: l=3 avDens=0.150196 usedTrk=18053.115657 availTrk=120196.693442 sigTrk=18053.115657
[06/22 22:25:24   2278s] eee: l=4 avDens=0.045964 usedTrk=6164.177194 availTrk=134108.916956 sigTrk=6164.177194
[06/22 22:25:24   2278s] eee: l=5 avDens=0.039762 usedTrk=4162.972016 availTrk=104696.385589 sigTrk=4162.972016
[06/22 22:25:24   2278s] eee: l=6 avDens=0.196449 usedTrk=2195.381959 availTrk=11175.323290 sigTrk=2195.381959
[06/22 22:25:24   2278s] eee: l=7 avDens=0.144016 usedTrk=2250.204353 availTrk=15624.726942 sigTrk=2250.204353
[06/22 22:25:24   2278s] {RT RC_BEST 0 2 7  {6 0} 1}
[06/22 22:25:24   2278s] eee: LAM-FP: thresh=1 ; dimX=4417.142857 ; dimY=4609.000000 ; multX=1.000000 ; multY=1.000000 ; minP=420 ; fpMult=1.000000 ;
[06/22 22:25:24   2278s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.306203 uaWl=0.000000 uaWlH=0.172900 aWlH=0.000000 lMod=0 pMax=0.827800 pMod=82 pModAss=50 wcR=0.533800 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.334500 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/22 22:25:24   2278s] eee: NetCapCache creation started. (Current Mem: 4491.359M) 
[06/22 22:25:25   2278s] eee: NetCapCache completed. (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  Curr Mem: 4491.359M) 
[06/22 22:25:25   2278s] eee: dbu = 1000, Design = [ll(0.200000, -0.040000) ur(1855.400000, 1935.740000)], Layers = [f(7) b(0)], Grid size = 37.800000 um, Grid Dim = (50 X 52)
[06/22 22:25:25   2278s] eee: Metal Layers Info:
[06/22 22:25:25   2278s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:25:25   2278s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/22 22:25:25   2278s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:25:25   2278s] eee: |   Metal1 |   1 |   0.160 |   0.180 |   0.480 |  0.000 |   0.84 | V | 0 |  1 |
[06/22 22:25:25   2278s] eee: |   Metal2 |   2 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:25:25   2278s] eee: |   Metal3 |   3 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:25:25   2278s] eee: |   Metal4 |   4 |   0.200 |   0.210 |   0.420 |  0.000 |   0.52 | H | 0 |  1 |
[06/22 22:25:25   2278s] eee: |   Metal5 |   5 |   0.200 |   0.210 |   0.480 |  0.000 |   0.52 | V | 0 |  1 |
[06/22 22:25:25   2278s] eee: | TopMetal1 |   6 |   1.640 |   1.640 |   2.520 |  0.000 |   0.01 | H | 0 |  1 |
[06/22 22:25:25   2278s] eee: | TopMetal2 |   7 |   2.000 |   2.000 |   4.000 |  0.000 |   0.01 | V | 0 |  1 |
[06/22 22:25:25   2278s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/22 22:25:25   2278s] eee: uC/uR for corner RC_BEST, min-width/min-spacing, 30 perc over/under densities.
[06/22 22:25:25   2278s] eee: +-----------------------NDR Info-----------------------+
[06/22 22:25:25   2278s] eee: NDR Count = 0, Fake NDR = 0
[06/22 22:25:25   2278s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 4491.359M)
[06/22 22:25:25   2278s] Starting delay calculation for Setup views
[06/22 22:25:25   2279s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/22 22:25:25   2279s] #################################################################################
[06/22 22:25:25   2279s] # Design Stage: PreRoute
[06/22 22:25:25   2279s] # Design Name: fpga_top
[06/22 22:25:25   2279s] # Design Mode: 130nm
[06/22 22:25:25   2279s] # Analysis Mode: MMMC Non-OCV 
[06/22 22:25:25   2279s] # Parasitics Mode: No SPEF/RCDB 
[06/22 22:25:25   2279s] # Signoff Settings: SI Off 
[06/22 22:25:25   2279s] #################################################################################
[06/22 22:25:29   2285s] Calculate delays in BcWc mode...
[06/22 22:25:29   2285s] Topological Sorting (REAL = 0:00:00.0, MEM = 4485.4M, InitMEM = 4485.4M)
[06/22 22:25:29   2285s] Start delay calculation (fullDC) (2 T). (MEM=1589.67)
[06/22 22:25:29   2285s] End AAE Lib Interpolated Model. (MEM=1599.007812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/22 22:25:46   2316s] Total number of fetched objects 56958
[06/22 22:25:46   2317s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[06/22 22:25:46   2317s] End delay calculation. (MEM=1620.21 CPU=0:00:28.5 REAL=0:00:15.0)
[06/22 22:25:46   2317s] End delay calculation (fullDC). (MEM=1620.21 CPU=0:00:31.6 REAL=0:00:17.0)
[06/22 22:25:46   2317s] *** CDM Built up (cpu=0:00:38.0  real=0:00:21.0  mem= 4464.9M) ***
[06/22 22:25:50   2323s] *** Done Building Timing Graph (cpu=0:00:44.8 real=0:00:25.0 totSessionCpu=0:38:47 mem=4472.9M)
[06/22 22:25:50   2323s] OPTC: user 20.0
[06/22 22:25:51   2323s] (I)      Running eGR regular flow
[06/22 22:25:51   2323s] Running assign ptn pin
[06/22 22:25:51   2324s] Running config msv constraints
[06/22 22:25:51   2324s] Running pre-eGR process
[06/22 22:25:51   2324s] (I)      Started Early Global Route ( Curr Mem: 4.07 MB )
[06/22 22:25:51   2324s] (I)      Initializing eGR engine (regular)
[06/22 22:25:51   2324s] Set min layer with default ( 2 )
[06/22 22:25:51   2324s] Set max layer with default ( 127 )
[06/22 22:25:51   2324s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:25:51   2324s] Min route layer (adjusted) = 2
[06/22 22:25:51   2324s] Max route layer (adjusted) = 7
[06/22 22:25:51   2324s] (I)      clean place blk overflow:
[06/22 22:25:51   2324s] (I)      H : enabled 1.00 0
[06/22 22:25:51   2324s] (I)      V : enabled 1.00 0
[06/22 22:25:51   2324s] (I)      Initializing eGR engine (regular)
[06/22 22:25:51   2324s] Set min layer with default ( 2 )
[06/22 22:25:51   2324s] Set max layer with default ( 127 )
[06/22 22:25:51   2324s] Max route layer is changed from 127 to 7 because there is no routing track above this layer
[06/22 22:25:51   2324s] Min route layer (adjusted) = 2
[06/22 22:25:51   2324s] Max route layer (adjusted) = 7
[06/22 22:25:51   2324s] (I)      clean place blk overflow:
[06/22 22:25:51   2324s] (I)      H : enabled 1.00 0
[06/22 22:25:51   2324s] (I)      V : enabled 1.00 0
[06/22 22:25:51   2324s] (I)      Started Early Global Route kernel ( Curr Mem: 4.07 MB )
[06/22 22:25:51   2324s] (I)      Running eGR Regular flow
[06/22 22:25:51   2324s] (I)      # wire layers (front) : 8
[06/22 22:25:51   2324s] (I)      # wire layers (back)  : 0
[06/22 22:25:51   2324s] (I)      min wire layer : 1
[06/22 22:25:51   2324s] (I)      max wire layer : 7
[06/22 22:25:51   2324s] (I)      # cut layers (front) : 7
[06/22 22:25:51   2324s] (I)      # cut layers (back)  : 0
[06/22 22:25:51   2324s] (I)      min cut layer : 1
[06/22 22:25:51   2324s] (I)      max cut layer : 6
[06/22 22:25:51   2324s] (I)      ================================= Layers =================================
[06/22 22:25:51   2324s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:25:51   2324s] (I)      |  Z | ID |      Name |    Type | #Masks | Extra | Width | Space | Pitch |
[06/22 22:25:51   2324s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:25:51   2324s] (I)      |  0 |  0 |           |         |      1 |       |       |       |       |
[06/22 22:25:51   2324s] (I)      | 33 |  0 |      Cont |     cut |      1 |       |       |       |       |
[06/22 22:25:51   2324s] (I)      |  1 |  1 |    Metal1 |    wire |      1 |       |   160 |   180 |   480 |
[06/22 22:25:51   2324s] (I)      | 34 |  1 |      Via1 |     cut |      1 |       |       |       |       |
[06/22 22:25:51   2324s] (I)      |  2 |  2 |    Metal2 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:25:51   2324s] (I)      | 35 |  2 |      Via2 |     cut |      1 |       |       |       |       |
[06/22 22:25:51   2324s] (I)      |  3 |  3 |    Metal3 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:25:51   2324s] (I)      | 36 |  3 |      Via3 |     cut |      1 |       |       |       |       |
[06/22 22:25:51   2324s] (I)      |  4 |  4 |    Metal4 |    wire |      1 |       |   200 |   210 |   420 |
[06/22 22:25:51   2324s] (I)      | 37 |  4 |      Via4 |     cut |      1 |       |       |       |       |
[06/22 22:25:51   2324s] (I)      |  5 |  5 |    Metal5 |    wire |      1 |       |   200 |   210 |   480 |
[06/22 22:25:51   2324s] (I)      | 38 |  5 |   TopVia1 |     cut |      1 |       |       |       |       |
[06/22 22:25:51   2324s] (I)      |  6 |  6 | TopMetal1 |    wire |      1 |       |  1640 |  1640 |  2280 |
[06/22 22:25:51   2324s] (I)      | 39 |  6 |   TopVia2 |     cut |      1 |       |       |       |       |
[06/22 22:25:51   2324s] (I)      |  7 |  7 | TopMetal2 |    wire |      1 |       |  2000 |  2000 |  4000 |
[06/22 22:25:51   2324s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:25:51   2324s] (I)      | 64 |    |   OVERLAP | overlap |        |       |       |       |       |
[06/22 22:25:51   2324s] (I)      | 65 |    |    LOCKED |   other |        |    MS |       |       |       |
[06/22 22:25:51   2324s] (I)      | 66 |    |   LOCKED1 |   other |        |    MS |       |       |       |
[06/22 22:25:51   2324s] (I)      | 67 |    |   LOCKED2 |   other |        |    MS |       |       |       |
[06/22 22:25:51   2324s] (I)      +----+----+-----------+---------+--------+-------+-------+-------+-------+
[06/22 22:25:51   2324s] (I)      Started Import and model ( Curr Mem: 4.07 MB )
[06/22 22:25:51   2324s] (I)      == Non-default Options ==
[06/22 22:25:51   2324s] (I)      Build term to term wires                           : false
[06/22 22:25:51   2324s] (I)      Maximum routing layer                              : 7
[06/22 22:25:51   2324s] (I)      Top routing layer                                  : 7
[06/22 22:25:51   2324s] (I)      Number of threads                                  : 2
[06/22 22:25:51   2324s] (I)      Route tie net to shape                             : auto
[06/22 22:25:51   2324s] (I)      Method to set GCell size                           : row
[06/22 22:25:51   2324s] (I)      Tie hi/lo max distance                             : 37.800000
[06/22 22:25:51   2324s] (I)      Counted 22543 PG shapes. eGR will not process PG shapes layer by layer.
[06/22 22:25:51   2324s] (I)      ============== Pin Summary ==============
[06/22 22:25:51   2324s] (I)      +-------+--------+---------+------------+
[06/22 22:25:51   2324s] (I)      | Layer | # pins | % total |      Group |
[06/22 22:25:51   2324s] (I)      +-------+--------+---------+------------+
[06/22 22:25:51   2324s] (I)      |     1 | 147927 |   96.31 |        Pin |
[06/22 22:25:51   2324s] (I)      |     2 |   5397 |    3.51 | Pin access |
[06/22 22:25:51   2324s] (I)      |     3 |    199 |    0.13 | Pin access |
[06/22 22:25:51   2324s] (I)      |     4 |      0 |    0.00 |      Other |
[06/22 22:25:51   2324s] (I)      |     5 |      0 |    0.00 |      Other |
[06/22 22:25:51   2324s] (I)      |     6 |      0 |    0.00 |      Other |
[06/22 22:25:51   2324s] (I)      |     7 |     71 |    0.05 |      Other |
[06/22 22:25:51   2324s] (I)      +-------+--------+---------+------------+
[06/22 22:25:51   2324s] (I)      Custom ignore net properties:
[06/22 22:25:51   2324s] (I)      1 : NotLegal
[06/22 22:25:51   2324s] (I)      Default ignore net properties:
[06/22 22:25:51   2324s] (I)      1 : Special
[06/22 22:25:51   2324s] (I)      2 : Analog
[06/22 22:25:51   2324s] (I)      3 : Fixed
[06/22 22:25:51   2324s] (I)      4 : Skipped
[06/22 22:25:51   2324s] (I)      5 : MixedSignal
[06/22 22:25:51   2324s] (I)      Prerouted net properties:
[06/22 22:25:51   2324s] (I)      1 : NotLegal
[06/22 22:25:51   2324s] (I)      2 : Special
[06/22 22:25:51   2324s] (I)      3 : Analog
[06/22 22:25:51   2324s] (I)      4 : Fixed
[06/22 22:25:51   2324s] (I)      5 : Skipped
[06/22 22:25:51   2324s] (I)      6 : MixedSignal
[06/22 22:25:52   2324s] [NR-eGR] Early global route reroute all routable nets
[06/22 22:25:52   2324s] (I)      Use row-based GCell size
[06/22 22:25:52   2324s] (I)      Use row-based GCell align
[06/22 22:25:52   2324s] (I)      layer 0 area = 90000
[06/22 22:25:52   2324s] (I)      layer 1 area = 144000
[06/22 22:25:52   2324s] (I)      layer 2 area = 144000
[06/22 22:25:52   2324s] (I)      layer 3 area = 144000
[06/22 22:25:52   2324s] (I)      layer 4 area = 144000
[06/22 22:25:52   2324s] (I)      layer 5 area = 0
[06/22 22:25:52   2324s] (I)      layer 6 area = 0
[06/22 22:25:52   2324s] (I)      GCell unit size   : 3780
[06/22 22:25:52   2324s] (I)      GCell multiplier  : 1
[06/22 22:25:52   2324s] (I)      GCell row height  : 3780
[06/22 22:25:52   2324s] (I)      Actual row height : 3780
[06/22 22:25:52   2324s] (I)      GCell align ref   : 425480 425420
[06/22 22:25:52   2324s] [NR-eGR] Track table information for default rule: 
[06/22 22:25:52   2324s] [NR-eGR] Metal1 has single uniform track structure
[06/22 22:25:52   2324s] [NR-eGR] Metal2 has single uniform track structure
[06/22 22:25:52   2324s] [NR-eGR] Metal3 has single uniform track structure
[06/22 22:25:52   2324s] [NR-eGR] Metal4 has single uniform track structure
[06/22 22:25:52   2324s] [NR-eGR] Metal5 has single uniform track structure
[06/22 22:25:52   2324s] [NR-eGR] TopMetal1 has single uniform track structure
[06/22 22:25:52   2324s] [NR-eGR] TopMetal2 has single uniform track structure
[06/22 22:25:52   2324s] (I)      ================ Default via =================
[06/22 22:25:52   2324s] (I)      +---+-------------------+--------------------+
[06/22 22:25:52   2324s] (I)      | Z | Code  Single-Cut  | Code  Multi-Cut    |
[06/22 22:25:52   2324s] (I)      +---+-------------------+--------------------+
[06/22 22:25:52   2324s] (I)      | 1 |    1  Via1_XX_so  |   25  Via1_DV1E_so |
[06/22 22:25:52   2324s] (I)      | 2 |   77  Via2_XX_so  |  101  Via2_DV1E_so |
[06/22 22:25:52   2324s] (I)      | 3 |  151  Via3_XX_so  |  175  Via3_DV1E_so |
[06/22 22:25:52   2324s] (I)      | 4 |  225  Via4_XX_so  |  249  Via4_DV1E_so |
[06/22 22:25:52   2324s] (I)      | 5 |  299  TopVia1EWNS |  299  TopVia1EWNS  |
[06/22 22:25:52   2324s] (I)      | 6 |  300  TopVia2EWNS |  300  TopVia2EWNS  |
[06/22 22:25:52   2324s] (I)      +---+-------------------+--------------------+
[06/22 22:25:52   2324s] (I)      Design has 84 placement macros with 84 shapes. 
[06/22 22:25:52   2324s] [NR-eGR] Read 39015 PG shapes
[06/22 22:25:52   2324s] [NR-eGR] Read 0 clock shapes
[06/22 22:25:52   2324s] [NR-eGR] Read 0 other shapes
[06/22 22:25:52   2324s] [NR-eGR] #Routing Blockages  : 0
[06/22 22:25:52   2324s] [NR-eGR] #Bump Blockages     : 0
[06/22 22:25:52   2324s] [NR-eGR] #Instance Blockages : 26000
[06/22 22:25:52   2324s] [NR-eGR] #PG Blockages       : 39015
[06/22 22:25:52   2324s] [NR-eGR] #Halo Blockages     : 0
[06/22 22:25:52   2324s] [NR-eGR] #Boundary Blockages : 0
[06/22 22:25:52   2324s] [NR-eGR] #Clock Blockages    : 0
[06/22 22:25:52   2324s] [NR-eGR] #Other Blockages    : 0
[06/22 22:25:52   2324s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/22 22:25:52   2324s] [NR-eGR] #prerouted nets         : 0
[06/22 22:25:52   2324s] [NR-eGR] #prerouted special nets : 0
[06/22 22:25:52   2324s] [NR-eGR] #prerouted wires        : 0
[06/22 22:25:52   2324s] [NR-eGR] Read 50196 nets ( ignored 0 )
[06/22 22:25:52   2324s] (I)        Front-side 50196 ( ignored 0 )
[06/22 22:25:52   2324s] (I)        Back-side  0 ( ignored 0 )
[06/22 22:25:52   2324s] (I)        Both-side  0 ( ignored 0 )
[06/22 22:25:52   2324s] **WARN: (EMS-27):	Message (IMPPSP-1501) has exceeded the current message display limit of 20.
[06/22 22:25:52   2324s] To increase the message display limit, refer to the product command reference manual.
[06/22 22:25:52   2324s] **WARN: [NR-eGR] Only the first 20 messages are printed.
[06/22 22:25:52   2324s] (I)      handle routing halo
[06/22 22:25:52   2324s] (I)      Reading macro buffers
[06/22 22:25:52   2324s] (I)      Number of macro buffers: 0
[06/22 22:25:52   2324s] (I)      early_global_route_priority property id does not exist.
[06/22 22:25:52   2324s] (I)      Read Num Blocks=65015  Num Prerouted Wires=0  Num CS=0
[06/22 22:25:52   2324s] (I)      Layer 1 (H) : #blockages 29435 : #preroutes 0
[06/22 22:25:52   2324s] (I)      Layer 2 (V) : #blockages 7973 : #preroutes 0
[06/22 22:25:52   2324s] (I)      Layer 3 (H) : #blockages 7778 : #preroutes 0
[06/22 22:25:52   2324s] (I)      Layer 4 (V) : #blockages 7780 : #preroutes 0
[06/22 22:25:52   2324s] (I)      Layer 5 (H) : #blockages 7830 : #preroutes 0
[06/22 22:25:52   2324s] (I)      Layer 6 (V) : #blockages 4219 : #preroutes 0
[06/22 22:25:52   2324s] (I)      Number of ignored nets                =      0
[06/22 22:25:52   2324s] (I)      Number of connected nets              =      0
[06/22 22:25:52   2324s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/22 22:25:52   2324s] (I)      Number of clock nets                  =      2.  Ignored: No
[06/22 22:25:52   2324s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/22 22:25:52   2324s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/22 22:25:52   2324s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/22 22:25:52   2324s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/22 22:25:52   2324s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/22 22:25:52   2324s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/22 22:25:52   2324s] (I)      Ndr track 0 does not exist
[06/22 22:25:52   2324s] (I)      ---------------------Grid Graph Info--------------------
[06/22 22:25:52   2324s] (I)      Routing area        : (200, -40) - (1855400, 1935740)
[06/22 22:25:52   2324s] (I)      Core area           : (425480, 425420) - (1431080, 1510700)
[06/22 22:25:52   2324s] (I)      Site width          :   480  (dbu)
[06/22 22:25:52   2324s] (I)      Row height          :  3780  (dbu)
[06/22 22:25:52   2324s] (I)      GCell row height    :  3780  (dbu)
[06/22 22:25:52   2324s] (I)      GCell width         :  3780  (dbu)
[06/22 22:25:52   2324s] (I)      GCell height        :  3780  (dbu)
[06/22 22:25:52   2324s] (I)      Grid                :   491   512     7
[06/22 22:25:52   2324s] (I)      Layer numbers       :     1     2     3     4     5     6     7
[06/22 22:25:52   2324s] (I)      Layer name         : Metal1 Metal2 Metal3 Metal4 Metal5 TopMetal1 TopMetal2
[06/22 22:25:52   2324s] (I)      Vertical capacity   :     0     0  3780     0  3780     0  3780
[06/22 22:25:52   2324s] (I)      Horizontal capacity :     0  3780     0  3780     0  3780     0
[06/22 22:25:52   2324s] (I)      Default wire width  :   160   200   200   200   200  1640  2000
[06/22 22:25:52   2324s] (I)      Default wire space  :   180   210   210   210   210  1640  2000
[06/22 22:25:52   2324s] (I)      Default wire pitch  :   340   410   410   410   410  3280  4000
[06/22 22:25:52   2324s] (I)      Default pitch size  :   340   420   480   420   480  3280  4000
[06/22 22:25:52   2324s] (I)      First track coord   :   680   380   680   380   680  2060  3480
[06/22 22:25:52   2324s] (I)      Num tracks per GCell: 11.12  9.00  7.88  9.00  7.88  1.15  0.94
[06/22 22:25:52   2324s] (I)      Total num of tracks :  3864  4608  3864  4608  3864   768   463
[06/22 22:25:52   2324s] (I)      --------------------------------------------------------
[06/22 22:25:52   2324s] 
[06/22 22:25:52   2324s] [NR-eGR] ============ Routing rule table ============
[06/22 22:25:52   2324s] [NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 50132
[06/22 22:25:52   2324s] [NR-eGR] ========================================
[06/22 22:25:52   2324s] [NR-eGR] 
[06/22 22:25:52   2324s] (I)      ==== NDR : (Default) ====
[06/22 22:25:52   2324s] (I)      +--------------+--------+
[06/22 22:25:52   2324s] (I)      |           ID |      0 |
[06/22 22:25:52   2324s] (I)      |      Default |    yes |
[06/22 22:25:52   2324s] (I)      |  Clk Special |     no |
[06/22 22:25:52   2324s] (I)      | Hard spacing |     no |
[06/22 22:25:52   2324s] (I)      |    NDR track | (none) |
[06/22 22:25:52   2324s] (I)      |      NDR via | (none) |
[06/22 22:25:52   2324s] (I)      |  Extra space |      0 |
[06/22 22:25:52   2324s] (I)      |      Shields |      0 |
[06/22 22:25:52   2324s] (I)      |   Demand (H) |      1 |
[06/22 22:25:52   2324s] (I)      |   Demand (V) |      1 |
[06/22 22:25:52   2324s] (I)      |        #Nets |  50132 |
[06/22 22:25:52   2324s] (I)      +--------------+--------+
[06/22 22:25:52   2324s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:25:52   2324s] (I)      |     Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/22 22:25:52   2324s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:25:52   2324s] (I)      |    Metal2    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:25:52   2324s] (I)      |    Metal3    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:25:52   2324s] (I)      |    Metal4    200      210    420      420      1      1      1    100    100        yes |
[06/22 22:25:52   2324s] (I)      |    Metal5    200      210    480      480      1      1      1    100    100        yes |
[06/22 22:25:52   2324s] (I)      | TopMetal1   1640     1640   3280     3280      1      1      1    100    100        yes |
[06/22 22:25:52   2324s] (I)      | TopMetal2   2000     2000   4000     4000      1      1      1    100    100        yes |
[06/22 22:25:52   2324s] (I)      +-----------------------------------------------------------------------------------------+
[06/22 22:25:52   2324s] (I)      =============== Blocked Tracks ===============
[06/22 22:25:52   2324s] (I)      +-------+---------+----------+---------------+
[06/22 22:25:52   2324s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/22 22:25:52   2324s] (I)      +-------+---------+----------+---------------+
[06/22 22:25:52   2324s] (I)      |     1 |       0 |        0 |         0.00% |
[06/22 22:25:52   2324s] (I)      |     2 | 2262528 |   986496 |        43.60% |
[06/22 22:25:52   2324s] (I)      |     3 | 1978368 |  1196226 |        60.47% |
[06/22 22:25:52   2324s] (I)      |     4 | 2262528 |  1303033 |        57.59% |
[06/22 22:25:52   2324s] (I)      |     5 | 1978368 |  1196386 |        60.47% |
[06/22 22:25:52   2324s] (I)      |     6 |  377088 |   250918 |        66.54% |
[06/22 22:25:52   2324s] (I)      |     7 |  237056 |   126385 |        53.31% |
[06/22 22:25:52   2324s] (I)      +-------+---------+----------+---------------+
[06/22 22:25:52   2324s] (I)      Finished Import and model ( CPU: 0.95 sec, Real: 0.99 sec, Curr Mem: 4.11 MB )
[06/22 22:25:52   2325s] (I)      Reset routing kernel
[06/22 22:25:52   2325s] (I)      Started Global Routing ( Curr Mem: 4.11 MB )
[06/22 22:25:52   2325s] (I)      totalPins=147893  totalGlobalPin=140766 (95.18%)
[06/22 22:25:52   2325s] (I)      ================== Net Group Info ===================
[06/22 22:25:52   2325s] (I)      +----+----------------+--------------+--------------+
[06/22 22:25:52   2325s] (I)      | ID | Number of Nets | Bottom Layer |    Top Layer |
[06/22 22:25:52   2325s] (I)      +----+----------------+--------------+--------------+
[06/22 22:25:52   2325s] (I)      |  1 |          50132 |    Metal2(2) | TopMetal2(7) |
[06/22 22:25:52   2325s] (I)      +----+----------------+--------------+--------------+
[06/22 22:25:52   2325s] (I)      total 2D Cap : 4243244 = (2427290 H, 1815954 V)
[06/22 22:25:52   2325s] (I)      total 2D Demand : 7120 = (7120 H, 0 V)
[06/22 22:25:52   2325s] (I)      init route region map
[06/22 22:25:52   2325s] (I)      #blocked GCells = 74425
[06/22 22:25:52   2325s] (I)      #regions = 1031
[06/22 22:25:52   2325s] (I)      init safety region map
[06/22 22:25:52   2325s] (I)      #blocked GCells = 74425
[06/22 22:25:52   2325s] (I)      #regions = 1031
[06/22 22:25:52   2325s] (I)      Adjusted 0 GCells for pin access
[06/22 22:25:52   2325s] [NR-eGR] Layer group 1: route 50132 net(s) in layer range [2, 7]
[06/22 22:25:52   2325s] (I)      
[06/22 22:25:52   2325s] (I)      ============  Phase 1a Route ============
[06/22 22:25:53   2325s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 55
[06/22 22:25:53   2325s] (I)      Usage: 346565 = (171185 H, 175380 V) = (7.05% H, 9.66% V) = (6.471e+05um H, 6.629e+05um V)
[06/22 22:25:53   2325s] (I)      
[06/22 22:25:53   2325s] (I)      ============  Phase 1b Route ============
[06/22 22:25:53   2325s] (I)      Usage: 346570 = (171188 H, 175382 V) = (7.05% H, 9.66% V) = (6.471e+05um H, 6.629e+05um V)
[06/22 22:25:53   2325s] (I)      Overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 1.310035e+06um
[06/22 22:25:53   2325s] (I)      Congestion metric : 0.00%H 0.41%V, 0.41%HV
[06/22 22:25:53   2325s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/22 22:25:53   2325s] (I)      
[06/22 22:25:53   2325s] (I)      ============  Phase 1c Route ============
[06/22 22:25:53   2325s] (I)      Level2 Grid: 99 x 103
[06/22 22:25:53   2326s] (I)      Usage: 346610 = (171228 H, 175382 V) = (7.05% H, 9.66% V) = (6.472e+05um H, 6.629e+05um V)
[06/22 22:25:53   2326s] (I)      
[06/22 22:25:53   2326s] (I)      ============  Phase 1d Route ============
[06/22 22:25:53   2326s] (I)      Usage: 346617 = (171235 H, 175382 V) = (7.05% H, 9.66% V) = (6.473e+05um H, 6.629e+05um V)
[06/22 22:25:53   2326s] (I)      
[06/22 22:25:53   2326s] (I)      ============  Phase 1e Route ============
[06/22 22:25:53   2326s] (I)      Usage: 346617 = (171235 H, 175382 V) = (7.05% H, 9.66% V) = (6.473e+05um H, 6.629e+05um V)
[06/22 22:25:53   2326s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.08% V. EstWL: 1.310212e+06um
[06/22 22:25:53   2326s] (I)      
[06/22 22:25:53   2326s] (I)      ============  Phase 1l Route ============
[06/22 22:25:54   2326s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/22 22:25:54   2326s] (I)      Layer  2:    1307022    193827         6      839655     1418265    (37.19%) 
[06/22 22:25:54   2326s] (I)      Layer  3:     858404    157170       142     1019427      956419    (51.59%) 
[06/22 22:25:54   2326s] (I)      Layer  4:     998819     41939         9     1151892     1106028    (51.02%) 
[06/22 22:25:54   2327s] (I)      Layer  5:     857582     20813       144     1019789      956056    (51.61%) 
[06/22 22:25:54   2327s] (I)      Layer  6:     131453        30        22      180205      108919    (62.33%) 
[06/22 22:25:54   2327s] (I)      Layer  7:     112356        18         6      128927      108174    (54.38%) 
[06/22 22:25:54   2327s] (I)      Total:       4265636    413797       329     4339892     4653860    (48.25%) 
[06/22 22:25:54   2327s] (I)      
[06/22 22:25:54   2327s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/22 22:25:54   2327s] [NR-eGR]                        OverCon           OverCon           OverCon            
[06/22 22:25:54   2327s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[06/22 22:25:54   2327s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[06/22 22:25:54   2327s] [NR-eGR] --------------------------------------------------------------------------------
[06/22 22:25:54   2327s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:25:54   2327s] [NR-eGR]  Metal2 ( 2)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[06/22 22:25:54   2327s] [NR-eGR]  Metal3 ( 3)        48( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/22 22:25:54   2327s] [NR-eGR]  Metal4 ( 4)         9( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[06/22 22:25:54   2327s] [NR-eGR]  Metal5 ( 5)        50( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[06/22 22:25:54   2327s] [NR-eGR] TopMetal1 ( 6)         2( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[06/22 22:25:54   2327s] [NR-eGR] TopMetal2 ( 7)         6( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[06/22 22:25:54   2327s] [NR-eGR] --------------------------------------------------------------------------------
[06/22 22:25:54   2327s] [NR-eGR]        Total       120( 0.02%)         1( 0.00%)         1( 0.00%)   ( 0.02%) 
[06/22 22:25:54   2327s] [NR-eGR] 
[06/22 22:25:54   2327s] (I)      Finished Global Routing ( CPU: 2.06 sec, Real: 1.69 sec, Curr Mem: 4.14 MB )
[06/22 22:25:54   2327s] (I)      Updating congestion map
[06/22 22:25:54   2327s] (I)      total 2D Cap : 4277272 = (2443833 H, 1833439 V)
[06/22 22:25:54   2327s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.03% V
[06/22 22:25:54   2327s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.19 sec, Real: 2.86 sec, Curr Mem: 4.12 MB )
[06/22 22:25:54   2327s] [NR-eGR] Finished Early Global Route ( CPU: 3.22 sec, Real: 2.89 sec, Curr Mem: 4.07 MB )
[06/22 22:25:54   2327s] (I)      ========================================== Runtime Summary ===========================================
[06/22 22:25:54   2327s] (I)       Step                                                 %        Start       Finish      Real       CPU 
[06/22 22:25:54   2327s] (I)      ------------------------------------------------------------------------------------------------------
[06/22 22:25:54   2327s] (I)       Early Global Route                             100.00%  1898.58 sec  1901.47 sec  2.89 sec  3.22 sec 
[06/22 22:25:54   2327s] (I)       +-Early Global Route kernel                     99.14%  1898.59 sec  1901.45 sec  2.86 sec  3.19 sec 
[06/22 22:25:54   2327s] (I)       | +-Import and model                            34.15%  1898.60 sec  1899.58 sec  0.99 sec  0.95 sec 
[06/22 22:25:54   2327s] (I)       | | +-Create place DB                           14.71%  1898.60 sec  1899.02 sec  0.42 sec  0.41 sec 
[06/22 22:25:54   2327s] (I)       | | | +-Import place data                       14.70%  1898.60 sec  1899.02 sec  0.42 sec  0.41 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Read instances and placement           4.93%  1898.60 sec  1898.74 sec  0.14 sec  0.14 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Read nets                              9.60%  1898.74 sec  1899.02 sec  0.28 sec  0.27 sec 
[06/22 22:25:54   2327s] (I)       | | +-Create route DB                           17.65%  1899.02 sec  1899.53 sec  0.51 sec  0.49 sec 
[06/22 22:25:54   2327s] (I)       | | | +-Import route data (2T)                  17.62%  1899.02 sec  1899.53 sec  0.51 sec  0.49 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Read blockages ( Layer 2-7 )           1.86%  1899.13 sec  1899.18 sec  0.05 sec  0.05 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Read routing blockages               0.00%  1899.13 sec  1899.13 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Read bump blockages                  0.00%  1899.13 sec  1899.13 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Read instance blockages              1.22%  1899.13 sec  1899.17 sec  0.04 sec  0.03 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Read PG blockages                    0.55%  1899.17 sec  1899.18 sec  0.02 sec  0.02 sec 
[06/22 22:25:54   2327s] (I)       | | | | | | +-Allocate memory for PG via list    0.13%  1899.17 sec  1899.17 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Read clock blockages                 0.00%  1899.18 sec  1899.18 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Read other blockages                 0.00%  1899.18 sec  1899.18 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Read halo blockages                  0.03%  1899.18 sec  1899.18 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Read boundary cut boxes              0.00%  1899.18 sec  1899.18 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Read blackboxes                        0.00%  1899.18 sec  1899.18 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Read prerouted                         0.02%  1899.18 sec  1899.18 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Read nets                              2.96%  1899.18 sec  1899.27 sec  0.09 sec  0.08 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Set up via pillars                     1.56%  1899.32 sec  1899.37 sec  0.05 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Initialize 3D grid graph               0.32%  1899.38 sec  1899.38 sec  0.01 sec  0.01 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Model blockage capacity                3.94%  1899.39 sec  1899.51 sec  0.11 sec  0.11 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Initialize 3D capacity               3.61%  1899.39 sec  1899.50 sec  0.10 sec  0.10 sec 
[06/22 22:25:54   2327s] (I)       | | +-Read aux data                              0.00%  1899.53 sec  1899.53 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | +-Others data preparation                    0.00%  1899.53 sec  1899.53 sec  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)       | | +-Create route kernel                        0.89%  1899.53 sec  1899.56 sec  0.03 sec  0.02 sec 
[06/22 22:25:54   2327s] (I)       | +-Global Routing                              58.39%  1899.59 sec  1901.28 sec  1.69 sec  2.06 sec 
[06/22 22:25:54   2327s] (I)       | | +-Initialization                             2.01%  1899.59 sec  1899.65 sec  0.06 sec  0.06 sec 
[06/22 22:25:54   2327s] (I)       | | +-Net group 1                               53.27%  1899.66 sec  1901.19 sec  1.54 sec  1.92 sec 
[06/22 22:25:54   2327s] (I)       | | | +-Generate topology (2T)                   3.07%  1899.66 sec  1899.74 sec  0.09 sec  0.11 sec 
[06/22 22:25:54   2327s] (I)       | | | +-Phase 1a                                11.61%  1899.94 sec  1900.27 sec  0.34 sec  0.38 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Pattern routing (2T)                   6.15%  1899.94 sec  1900.11 sec  0.18 sec  0.24 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Pattern Routing Avoiding Blockages     2.36%  1900.12 sec  1900.18 sec  0.07 sec  0.07 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Add via demand to 2D                   2.96%  1900.18 sec  1900.27 sec  0.09 sec  0.08 sec 
[06/22 22:25:54   2327s] (I)       | | | +-Phase 1b                                 6.05%  1900.27 sec  1900.45 sec  0.17 sec  0.20 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Monotonic routing (2T)                 3.21%  1900.27 sec  1900.36 sec  0.09 sec  0.11 sec 
[06/22 22:25:54   2327s] (I)       | | | +-Phase 1c                                 2.55%  1900.45 sec  1900.52 sec  0.07 sec  0.07 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Two level Routing                      2.55%  1900.45 sec  1900.52 sec  0.07 sec  0.07 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Two Level Routing (Regular)          2.13%  1900.45 sec  1900.51 sec  0.06 sec  0.06 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Two Level Routing (Strong)           0.29%  1900.51 sec  1900.52 sec  0.01 sec  0.01 sec 
[06/22 22:25:54   2327s] (I)       | | | +-Phase 1d                                 7.55%  1900.52 sec  1900.74 sec  0.22 sec  0.31 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Detoured routing (2T)                  7.52%  1900.52 sec  1900.74 sec  0.22 sec  0.31 sec 
[06/22 22:25:54   2327s] (I)       | | | +-Phase 1e                                 1.43%  1900.74 sec  1900.78 sec  0.04 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Route legalization                     1.34%  1900.74 sec  1900.78 sec  0.04 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)       | | | | | +-Legalize Blockage Violations         1.32%  1900.74 sec  1900.78 sec  0.04 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)       | | | +-Phase 1l                                14.28%  1900.78 sec  1901.19 sec  0.41 sec  0.61 sec 
[06/22 22:25:54   2327s] (I)       | | | | +-Layer assignment (2T)                 13.14%  1900.81 sec  1901.19 sec  0.38 sec  0.58 sec 
[06/22 22:25:54   2327s] (I)       | +-Export cong map                              6.07%  1901.28 sec  1901.45 sec  0.18 sec  0.17 sec 
[06/22 22:25:54   2327s] (I)       | | +-Export 2D cong map                         1.46%  1901.41 sec  1901.45 sec  0.04 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)      ======================= Summary by functions ========================
[06/22 22:25:54   2327s] (I)       Lv  Step                                      %      Real       CPU 
[06/22 22:25:54   2327s] (I)      ---------------------------------------------------------------------
[06/22 22:25:54   2327s] (I)        0  Early Global Route                  100.00%  2.89 sec  3.22 sec 
[06/22 22:25:54   2327s] (I)        1  Early Global Route kernel            99.14%  2.86 sec  3.19 sec 
[06/22 22:25:54   2327s] (I)        2  Global Routing                       58.39%  1.69 sec  2.06 sec 
[06/22 22:25:54   2327s] (I)        2  Import and model                     34.15%  0.99 sec  0.95 sec 
[06/22 22:25:54   2327s] (I)        2  Export cong map                       6.07%  0.18 sec  0.17 sec 
[06/22 22:25:54   2327s] (I)        3  Net group 1                          53.27%  1.54 sec  1.92 sec 
[06/22 22:25:54   2327s] (I)        3  Create route DB                      17.65%  0.51 sec  0.49 sec 
[06/22 22:25:54   2327s] (I)        3  Create place DB                      14.71%  0.42 sec  0.41 sec 
[06/22 22:25:54   2327s] (I)        3  Initialization                        2.01%  0.06 sec  0.06 sec 
[06/22 22:25:54   2327s] (I)        3  Export 2D cong map                    1.46%  0.04 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)        3  Create route kernel                   0.89%  0.03 sec  0.02 sec 
[06/22 22:25:54   2327s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        4  Import route data (2T)               17.62%  0.51 sec  0.49 sec 
[06/22 22:25:54   2327s] (I)        4  Import place data                    14.70%  0.42 sec  0.41 sec 
[06/22 22:25:54   2327s] (I)        4  Phase 1l                             14.28%  0.41 sec  0.61 sec 
[06/22 22:25:54   2327s] (I)        4  Phase 1a                             11.61%  0.34 sec  0.38 sec 
[06/22 22:25:54   2327s] (I)        4  Phase 1d                              7.55%  0.22 sec  0.31 sec 
[06/22 22:25:54   2327s] (I)        4  Phase 1b                              6.05%  0.17 sec  0.20 sec 
[06/22 22:25:54   2327s] (I)        4  Generate topology (2T)                3.07%  0.09 sec  0.11 sec 
[06/22 22:25:54   2327s] (I)        4  Phase 1c                              2.55%  0.07 sec  0.07 sec 
[06/22 22:25:54   2327s] (I)        4  Phase 1e                              1.43%  0.04 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)        5  Layer assignment (2T)                13.14%  0.38 sec  0.58 sec 
[06/22 22:25:54   2327s] (I)        5  Read nets                            12.56%  0.36 sec  0.35 sec 
[06/22 22:25:54   2327s] (I)        5  Detoured routing (2T)                 7.52%  0.22 sec  0.31 sec 
[06/22 22:25:54   2327s] (I)        5  Pattern routing (2T)                  6.15%  0.18 sec  0.24 sec 
[06/22 22:25:54   2327s] (I)        5  Read instances and placement          4.93%  0.14 sec  0.14 sec 
[06/22 22:25:54   2327s] (I)        5  Model blockage capacity               3.94%  0.11 sec  0.11 sec 
[06/22 22:25:54   2327s] (I)        5  Monotonic routing (2T)                3.21%  0.09 sec  0.11 sec 
[06/22 22:25:54   2327s] (I)        5  Add via demand to 2D                  2.96%  0.09 sec  0.08 sec 
[06/22 22:25:54   2327s] (I)        5  Two level Routing                     2.55%  0.07 sec  0.07 sec 
[06/22 22:25:54   2327s] (I)        5  Pattern Routing Avoiding Blockages    2.36%  0.07 sec  0.07 sec 
[06/22 22:25:54   2327s] (I)        5  Read blockages ( Layer 2-7 )          1.86%  0.05 sec  0.05 sec 
[06/22 22:25:54   2327s] (I)        5  Set up via pillars                    1.56%  0.05 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)        5  Route legalization                    1.34%  0.04 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)        5  Initialize 3D grid graph              0.32%  0.01 sec  0.01 sec 
[06/22 22:25:54   2327s] (I)        5  Read prerouted                        0.02%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        6  Initialize 3D capacity                3.61%  0.10 sec  0.10 sec 
[06/22 22:25:54   2327s] (I)        6  Two Level Routing (Regular)           2.13%  0.06 sec  0.06 sec 
[06/22 22:25:54   2327s] (I)        6  Legalize Blockage Violations          1.32%  0.04 sec  0.04 sec 
[06/22 22:25:54   2327s] (I)        6  Read instance blockages               1.22%  0.04 sec  0.03 sec 
[06/22 22:25:54   2327s] (I)        6  Read PG blockages                     0.55%  0.02 sec  0.02 sec 
[06/22 22:25:54   2327s] (I)        6  Two Level Routing (Strong)            0.29%  0.01 sec  0.01 sec 
[06/22 22:25:54   2327s] (I)        6  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        6  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        6  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] (I)        7  Allocate memory for PG via list       0.13%  0.00 sec  0.00 sec 
[06/22 22:25:54   2327s] Running post-eGR process
[06/22 22:25:54   2327s] OPERPROF: Starting HotSpotCal at level 1, MEM:4472.9M, EPOCH TIME: 1750645554.410928
[06/22 22:25:54   2327s] [hotspot] +------------+---------------+---------------+
[06/22 22:25:54   2327s] [hotspot] |            |   max hotspot | total hotspot |
[06/22 22:25:54   2327s] [hotspot] +------------+---------------+---------------+
[06/22 22:25:54   2327s] [hotspot] | normalized |          0.00 |          0.00 |
[06/22 22:25:54   2327s] [hotspot] +------------+---------------+---------------+
[06/22 22:25:54   2327s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/22 22:25:54   2327s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/22 22:25:54   2327s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.033, MEM:4496.9M, EPOCH TIME: 1750645554.443799
[06/22 22:25:54   2327s] [hotspot] Hotspot report including placement blocked areas
[06/22 22:25:54   2327s] OPERPROF: Starting HotSpotCal at level 1, MEM:4496.9M, EPOCH TIME: 1750645554.445337
[06/22 22:25:54   2327s] [hotspot] +------------+---------------+---------------+
[06/22 22:25:54   2327s] [hotspot] |            |   max hotspot | total hotspot |
[06/22 22:25:54   2327s] [hotspot] +------------+---------------+---------------+
[06/22 22:25:54   2327s] [hotspot] | normalized |          3.15 |          3.15 |
[06/22 22:25:54   2327s] [hotspot] +------------+---------------+---------------+
[06/22 22:25:54   2327s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 3.15, normalized total congestion hotspot area = 3.15 (area is in unit of 4 std-cell row bins)
[06/22 22:25:54   2327s] [hotspot] max/total 3.15/3.15, big hotspot (>10) total 3.15
[06/22 22:25:54   2327s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/22 22:25:54   2327s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:25:54   2327s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[06/22 22:25:54   2327s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:25:54   2327s] [hotspot] |  1  |  1332.68   213.74  1393.16   274.22 |        1.05   |             NA                |
[06/22 22:25:54   2327s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:25:54   2327s] [hotspot] |  2  |  1332.68   274.22  1393.16   334.70 |        1.05   |             NA                |
[06/22 22:25:54   2327s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:25:54   2327s] [hotspot] |  3  |  1332.68   334.70  1393.16   395.18 |        1.05   |             NA                |
[06/22 22:25:54   2327s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:25:54   2327s] Top 3 hotspots total area: 3.15
[06/22 22:25:54   2327s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.039, REAL:0.048, MEM:4496.9M, EPOCH TIME: 1750645554.493057
[06/22 22:25:54   2327s] Reported timing to dir ./timingReports
[06/22 22:25:54   2327s] **optDesign ... cpu = 0:09:31, real = 0:07:57, mem = 1574.4M, totSessionCpu=0:38:50 **
[06/22 22:25:54   2327s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4496.9M, EPOCH TIME: 1750645554.577320
[06/22 22:25:54   2327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:54   2327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:54   2327s] 
[06/22 22:25:54   2327s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:25:54   2327s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:25:54   2327s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.051, REAL:0.053, MEM:4496.9M, EPOCH TIME: 1750645554.629850
[06/22 22:25:54   2327s] 
[06/22 22:25:54   2327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:25:54   2327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:26:03   2341s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:26:06   2343s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:26:08   2344s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:26:11   2344s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[06/22 22:26:14   2344s] 
OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WORST_CASE 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5482   |   N/A   |  5482   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     80 (80)      |   -0.186   |     80 (80)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    276 (276)     |    -54     |   1076 (1076)    |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.568%
Routing Overflow: 0.01% H and 0.03% V
------------------------------------------------------------------

[06/22 22:26:14   2344s] Begin: Collecting metrics
[06/22 22:26:14   2344s] **INFO: Starting Blocking QThread with 2 CPU
[06/22 22:26:14   2344s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/22 22:26:14   2344s] Multi-CPU acceleration using 2 CPU(s).
[06/22 22:26:14      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.9M
[06/22 22:26:15      0s] Multithreaded Timing Analysis is initialized with 2 threads
[06/22 22:26:15      0s] 
[06/22 22:26:15      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1583.2M, current mem=1428.4M)
[06/22 22:26:15      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1491.6M, current mem=1434.1M)
[06/22 22:26:15      0s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.8 (0.7), mem = 0.9M
[06/22 22:26:15      0s] 
[06/22 22:26:15      0s] =============================================================================================
[06/22 22:26:15      0s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.14-s088_1
[06/22 22:26:15      0s] =============================================================================================
[06/22 22:26:15      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:26:15      0s] ---------------------------------------------------------------------------------------------
[06/22 22:26:15      0s] [ MISC                   ]          0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.6    0.7
[06/22 22:26:15      0s] ---------------------------------------------------------------------------------------------
[06/22 22:26:15      0s]  QThreadWorker #1 TOTAL             0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.6    0.7
[06/22 22:26:15      0s] ---------------------------------------------------------------------------------------------

[06/22 22:26:15   2344s]  
_______________________________________________________________________
[06/22 22:26:16   2345s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:26:16   2345s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[06/22 22:26:16   2345s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[06/22 22:26:16   2345s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[06/22 22:26:16   2345s] | initial_summary         |           |    0.000 |           |        0 |       68.56 |            |              | 0:00:09  |        4497 |    0 |  80 |
[06/22 22:26:16   2345s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4497 |      |     |
[06/22 22:26:16   2345s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:14  |        4497 |      |     |
[06/22 22:26:16   2345s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:01  |        4497 |      |     |
[06/22 22:26:16   2345s] | drv_fixing              |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:18  |        4497 |   44 |  81 |
[06/22 22:26:16   2345s] | global_opt              |           |    0.356 |           |        0 |       68.56 |            |              | 0:00:15  |        4497 |      |     |
[06/22 22:26:16   2345s] | area_reclaiming         |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:15  |        4497 |      |     |
[06/22 22:26:16   2345s] | drv_fixing_2            |     0.000 |    0.000 |         0 |        0 |       68.56 |            |              | 0:00:20  |        4497 |    0 |  80 |
[06/22 22:26:16   2345s] | area_reclaiming_2       |     0.000 |    0.356 |         0 |        0 |       68.56 |            |              | 0:00:22  |        4497 |      |     |
[06/22 22:26:16   2345s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:02:12  |        4481 |      |     |
[06/22 22:26:16   2345s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:08  |        4487 |      |     |
[06/22 22:26:16   2345s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:01  |        4487 |      |     |
[06/22 22:26:16   2345s] | drv_eco_fixing          |     0.000 |    0.281 |         0 |        0 |       68.57 |            |              | 0:00:23  |        4517 |   50 |  81 |
[06/22 22:26:16   2345s] | final_summary           |           |    0.000 |           |        0 |       68.57 |       3.15 |         3.15 | 0:00:25  |        4497 |    0 |  80 |
[06/22 22:26:16   2345s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/22 22:26:16   2345s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:02.0, peak res=1583.2M, current mem=1580.2M)

[06/22 22:26:16   2345s] End: Collecting metrics
[06/22 22:26:16   2345s] **optDesign ... cpu = 0:09:49, real = 0:08:19, mem = 1580.2M, totSessionCpu=0:39:08 **
[06/22 22:26:16   2345s] *** Finished optDesign ***
[06/22 22:26:16   2345s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/22 22:26:16   2345s] UM:*                                                                   final
[06/22 22:26:16   2345s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/22 22:26:16   2345s] UM:*                                                                   opt_design_postcts
[06/22 22:26:22   2345s] Info: final physical memory for 3 CRR processes is 786.41MB.
[06/22 22:26:25   2345s] Info: Summary of CRR changes:
[06/22 22:26:25   2345s]       - Timing transform commits:       0
[06/22 22:26:25   2345s] Deleting Lib Analyzer.
[06/22 22:26:25   2345s] Info: Destroy the CCOpt slew target map.
[06/22 22:26:25   2345s] 
[06/22 22:26:25   2345s] *** Summary of all messages that are not suppressed in this session:
[06/22 22:26:26   2345s] Severity  ID               Count  Summary                                  
[06/22 22:26:26   2345s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[06/22 22:26:26   2345s] WARNING   IMPECO-560         893  The netlist is not unique, because the m...
[06/22 22:26:26   2345s] ERROR     IMPESI-2221         63  No driver %s is found in the delay stage...
[06/22 22:26:26   2345s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[06/22 22:26:26   2345s] WARNING   IMPOPT-3115          9  Netlist is not uniquified, optimization ...
[06/22 22:26:26   2345s] WARNING   IMPOPT-3213          9  The netlist contains multi-instanciated ...
[06/22 22:26:26   2345s] WARNING   IMPOPT-7330         10  Net %s has fanout exceed delaycal_use_de...
[06/22 22:26:26   2345s] WARNING   IMPOPT-7075          1  Timing data-to-data checks are present a...
[06/22 22:26:26   2345s] WARNING   IMPPSP-1501         40  Ignored degenerated net (#pins %u) : %s  
[06/22 22:26:26   2345s] *** Message Summary: 965 warning(s), 63 error(s)
[06/22 22:26:26   2345s] 
[06/22 22:26:26   2345s] clean pInstBBox. size 0
[06/22 22:26:26   2345s] *** optDesign #1 [finish] () : cpu/real = 0:09:49.2/0:08:28.5 (1.2), totSession cpu/real = 0:39:09.0/0:42:24.7 (0.9), mem = 4496.9M
[06/22 22:26:26   2345s] 
[06/22 22:26:26   2345s] =============================================================================================
[06/22 22:26:26   2345s]  Final TAT Report : optDesign #1                                                23.14-s088_1
[06/22 22:26:26   2345s] =============================================================================================
[06/22 22:26:26   2345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/22 22:26:26   2345s] ---------------------------------------------------------------------------------------------
[06/22 22:26:26   2345s] [ InitOpt                ]      1   0:01:06.3  (  13.0 % )     0:01:21.4 /  0:00:36.5    0.4
[06/22 22:26:26   2345s] [ GlobalOpt              ]      1   0:00:03.9  (   0.8 % )     0:00:03.9 /  0:00:04.0    1.0
[06/22 22:26:26   2345s] [ DrvOpt                 ]      4   0:01:11.6  (  14.1 % )     0:01:11.6 /  0:01:26.6    1.2
[06/22 22:26:26   2345s] [ SimplifyNetlist        ]      1   0:00:13.7  (   2.7 % )     0:00:13.7 /  0:00:13.8    1.0
[06/22 22:26:26   2345s] [ AreaOpt                ]      2   0:00:08.1  (   1.6 % )     0:00:15.1 /  0:00:17.0    1.1
[06/22 22:26:26   2345s] [ ExcludedClockNetOpt    ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.4
[06/22 22:26:26   2345s] [ ViewPruning            ]     10   0:00:02.0  (   0.4 % )     0:00:07.7 /  0:00:12.1    1.6
[06/22 22:26:26   2345s] [ OptSummaryReport       ]      3   0:00:00.6  (   0.1 % )     0:00:30.5 /  0:00:33.2    1.1
[06/22 22:26:26   2345s] [ MetricReport           ]     14   0:00:04.9  (   1.0 % )     0:00:04.9 /  0:00:03.3    0.7
[06/22 22:26:26   2345s] [ DrvReport              ]      3   0:00:13.9  (   2.7 % )     0:00:13.9 /  0:00:06.9    0.5
[06/22 22:26:26   2345s] [ CongRefineRouteType    ]      2   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[06/22 22:26:26   2345s] [ LocalWireReclaim       ]      1   0:00:00.5  (   0.1 % )     0:02:12.2 /  0:03:03.7    1.4
[06/22 22:26:26   2345s] [ SlackTraversorInit     ]      6   0:00:00.9  (   0.2 % )     0:00:01.9 /  0:00:02.0    1.1
[06/22 22:26:26   2345s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:26:26   2345s] [ PlacerInterfaceInit    ]      2   0:00:00.8  (   0.2 % )     0:00:01.1 /  0:00:01.4    1.3
[06/22 22:26:26   2345s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/22 22:26:26   2345s] [ ReportCapViolation     ]      2   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:01.0    1.3
[06/22 22:26:26   2345s] [ RefinePlace            ]      3   0:02:23.0  (  28.1 % )     0:02:23.1 /  0:03:17.6    1.4
[06/22 22:26:26   2345s] [ DetailPlaceInit        ]      3   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[06/22 22:26:26   2345s] [ EarlyGlobalRoute       ]      2   0:00:07.5  (   1.5 % )     0:00:07.5 /  0:00:08.8    1.2
[06/22 22:26:26   2345s] [ ExtractRC              ]      2   0:00:01.5  (   0.3 % )     0:00:01.5 /  0:00:01.4    1.0
[06/22 22:26:26   2345s] [ UpdateTimingGraph      ]      7   0:00:00.8  (   0.2 % )     0:01:08.3 /  0:02:00.5    1.8
[06/22 22:26:26   2345s] [ FullDelayCalc          ]      3   0:01:03.3  (  12.4 % )     0:01:03.3 /  0:01:54.0    1.8
[06/22 22:26:26   2345s] [ TimingUpdate           ]     28   0:00:46.3  (   9.1 % )     0:00:46.3 /  0:01:20.3    1.7
[06/22 22:26:26   2345s] [ TimingReport           ]      3   0:00:01.8  (   0.4 % )     0:00:01.8 /  0:00:02.1    1.2
[06/22 22:26:26   2345s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[06/22 22:26:26   2345s] [ IncrTimingUpdate       ]      6   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[06/22 22:26:26   2345s] [ MISC                   ]          0:00:53.5  (  10.5 % )     0:00:53.5 /  0:00:39.4    0.7
[06/22 22:26:26   2345s] ---------------------------------------------------------------------------------------------
[06/22 22:26:26   2345s]  optDesign #1 TOTAL                 0:08:28.5  ( 100.0 % )     0:08:28.5 /  0:09:49.2    1.2
[06/22 22:26:26   2345s] ---------------------------------------------------------------------------------------------
[06/22 22:26:26   2345s] 
[06/22 22:26:26   2345s] TimeStamp Deleting Cell Server Begin ...
[06/22 22:26:26   2345s] 
[06/22 22:26:26   2345s] TimeStamp Deleting Cell Server End ...
[06/22 22:26:30   2346s] <CMD> selectWire 425.4800 757.8400 1431.0800 758.2800 1 vdd
[06/22 22:26:30   2346s] <CMD> zoomBox 172.54800 193.77500 1633.35300 1501.50700
[06/22 22:26:31   2346s] <CMD> zoomBox 280.54900 271.72800 1522.23400 1383.30100
[06/22 22:26:31   2346s] <CMD> zoomBox 372.35000 337.98900 1427.78200 1282.82600
[06/22 22:26:31   2346s] <CMD> zoomBox 516.70700 442.18400 1279.25700 1124.82900
[06/22 22:26:32   2347s] <CMD> zoomBox 573.08400 482.87600 1221.25200 1063.12500
[06/22 22:26:32   2347s] <CMD> zoomBox 661.73700 546.86500 1130.03900 966.09500
[06/22 22:26:33   2347s] <CMD> zoomBox 450.37700 394.30900 1347.49900 1197.42500
[06/22 22:26:33   2347s] <CMD> zoomBox 45.48000 102.06100 1764.08600 1640.58000
[06/22 22:26:33   2347s] <CMD> zoomBox -730.17400 -457.79600 2562.13600 2489.52400
[06/22 22:26:34   2347s] <CMD> zoomBox -1016.53800 -664.49000 2856.76800 2802.94600
[06/22 22:26:34   2347s] <CMD> zoomBox -1353.43800 -907.65900 3203.39400 3171.67800
[06/22 22:26:34   2347s] <CMD> zoomBox -730.17600 -457.79800 2562.13600 2489.52400
[06/22 22:26:35   2347s] <CMD> zoomBox -486.76700 -282.10900 2311.69900 2223.11500
[06/22 22:26:35   2347s] <CMD> zoomBox -279.86900 -132.77400 2098.82700 1996.66700
[06/22 22:26:39   2348s] <CMD> setLayerPreference hinst -isVisible 0
[06/22 22:26:40   2348s] <CMD> setLayerPreference hinst -isVisible 1
[06/22 22:26:42   2348s] <CMD> setLayerPreference node_module -isVisible 1
[06/22 22:26:44   2349s] <CMD> zoomBox 191.53700 257.88700 1652.35500 1565.63100
[06/22 22:26:44   2349s] <CMD> zoomBox 481.04000 497.80300 1378.16500 1300.92100
[06/22 22:26:45   2349s] <CMD> zoomBox 608.89700 603.76000 1257.07100 1184.01400
[06/22 22:26:45   2349s] <CMD> zoomBox 658.83100 645.14100 1209.77900 1138.35700
[06/22 22:26:48   2350s] <CMD> zoomBox 610.78400 611.43300 1258.95800 1191.68700
[06/22 22:26:49   2350s] <CMD> zoomBox 409.52000 470.23200 1464.96400 1415.08000
[06/22 22:26:49   2350s] <CMD> zoomBox 209.19000 329.68700 1670.01300 1637.43500
[06/22 22:26:50   2350s] <CMD> zoomBox 81.79500 240.31000 1800.41000 1778.83700
[06/22 22:26:52   2350s] <CMD> zoomBox -268.31800 -40.63500 2110.38800 2088.81500
[06/22 22:26:53   2351s] <CMD> zoomBox -490.96600 -219.29600 2307.51200 2285.93900
[06/22 22:26:54   2351s] <CMD> zoomBox -47.92500 45.92500 1973.97600 1855.95800
[06/22 22:26:54   2351s] <CMD> zoomBox 248.21900 254.96800 1709.04300 1562.71700
[06/22 22:26:55   2351s] <CMD> zoomBox 363.87500 336.60700 1605.57600 1448.19400
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -routeWithEco 0
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -drouteAutoStop 1
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
[06/22 22:27:07   2353s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 5
[06/22 22:27:08   2353s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[06/22 22:27:09   2353s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[06/22 22:27:09   2353s] #WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[06/22 22:27:09   2353s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[06/22 22:27:09   2353s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[06/22 22:27:09   2353s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[06/22 22:27:09   2353s] <CMD> routeDesign -globalDetail
[06/22 22:27:09   2353s] #% Begin routeDesign (date=06/22 22:27:09, mem=1423.3M)
[06/22 22:27:09   2353s] ### Time Record (routeDesign) is installed.
[06/22 22:27:09   2353s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.48 (MB), peak = 2106.31 (MB)
[06/22 22:27:09   2353s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[06/22 22:27:10   2353s] #**INFO: setDesignMode -flowEffort standard
[06/22 22:27:10   2353s] #**INFO: setDesignMode -powerEffort none
[06/22 22:27:10   2353s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[06/22 22:27:10   2353s] **INFO: User settings:
[06/22 22:27:10   2353s] setNanoRouteMode -route_detail_auto_stop                    true
[06/22 22:27:10   2353s] setNanoRouteMode -route_detail_end_iteration                1
[06/22 22:27:10   2353s] setNanoRouteMode -route_detail_fix_antenna                  true
[06/22 22:27:10   2353s] setNanoRouteMode -route_detail_on_grid_only                 0
[06/22 22:27:10   2353s] setNanoRouteMode -route_detail_post_route_litho_repair      false
[06/22 22:27:10   2353s] setNanoRouteMode -route_detail_post_route_spread_wire       1
[06/22 22:27:10   2353s] setNanoRouteMode -route_detail_post_route_swap_via          {}
[06/22 22:27:10   2353s] setNanoRouteMode -route_detail_use_multi_cut_via_effort     {}
[06/22 22:27:10   2353s] setNanoRouteMode -route_route_side                          front
[06/22 22:27:10   2353s] setNanoRouteMode -route_extract_third_party_compatible      false
[06/22 22:27:10   2353s] setNanoRouteMode -route_global_exp_timing_driven_std_delay  25.6
[06/22 22:27:10   2353s] setNanoRouteMode -route_bottom_routing_layer                1
[06/22 22:27:10   2353s] setNanoRouteMode -route_ignore_antenna_top_cell_pin         false
[06/22 22:27:10   2353s] setNanoRouteMode -route_antenna_diode_insertion             false
[06/22 22:27:10   2353s] setNanoRouteMode -route_selected_net_only                   false
[06/22 22:27:10   2353s] setNanoRouteMode -route_top_routing_layer                   5
[06/22 22:27:10   2353s] setNanoRouteMode -route_with_eco                            false
[06/22 22:27:10   2353s] setNanoRouteMode -route_with_litho_driven                   false
[06/22 22:27:10   2353s] setNanoRouteMode -route_with_si_driven                      false
[06/22 22:27:10   2353s] setNanoRouteMode -route_with_timing_driven                  false
[06/22 22:27:10   2353s] setNanoRouteMode -timingEngine                              {}
[06/22 22:27:10   2353s] setDesignMode -process                                      130
[06/22 22:27:10   2353s] setExtractRCMode -coupling_c_th                             0.4
[06/22 22:27:10   2353s] setExtractRCMode -engine                                    preRoute
[06/22 22:27:10   2353s] setExtractRCMode -relative_c_th                             1
[06/22 22:27:10   2353s] setExtractRCMode -total_c_th                                0
[06/22 22:27:10   2353s] setDelayCalMode -enable_high_fanout                         true
[06/22 22:27:10   2353s] setDelayCalMode -enable_ideal_seq_async_pins                false
[06/22 22:27:10   2353s] setDelayCalMode -eng_enablePrePlacedFlow                    false
[06/22 22:27:10   2353s] setDelayCalMode -engine                                     aae
[06/22 22:27:10   2353s] setDelayCalMode -ignoreNetLoad                              false
[06/22 22:27:10   2353s] setDelayCalMode -socv_accuracy_mode                         low
[06/22 22:27:10   2353s] setSIMode -separate_delta_delay_on_data                     true
[06/22 22:27:10   2353s] 
[06/22 22:27:10   2353s] #**INFO: multi-cut via swapping will not be performed after routing.
[06/22 22:27:10   2353s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/22 22:27:10   2353s] OPERPROF: Starting checkPlace at level 1, MEM:4496.9M, EPOCH TIME: 1750645630.568670
[06/22 22:27:10   2353s] Processing tracks to init pin-track alignment.
[06/22 22:27:10   2353s] z: 1, totalTracks: 1
[06/22 22:27:10   2353s] z: 3, totalTracks: 1
[06/22 22:27:10   2353s] z: 5, totalTracks: 1
[06/22 22:27:10   2353s] z: 7, totalTracks: 1
[06/22 22:27:10   2353s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[06/22 22:27:10   2353s] Cell fpga_top LLGs are deleted
[06/22 22:27:10   2353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:27:10   2353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:27:10   2353s] # Building fpga_top llgBox search-tree.
[06/22 22:27:10   2353s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4496.9M, EPOCH TIME: 1750645630.726018
[06/22 22:27:10   2353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:27:10   2353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:27:10   2353s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4496.9M, EPOCH TIME: 1750645630.730698
[06/22 22:27:10   2353s] Max number of tech site patterns supported in site array is 256.
[06/22 22:27:10   2353s] Core basic site is CoreSite
[06/22 22:27:10   2353s] After signature check, allow fast init is false, keep pre-filter is true.
[06/22 22:27:10   2353s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/22 22:27:10   2353s] SiteArray: non-trimmed site array dimensions = 287 x 2095
[06/22 22:27:10   2353s] SiteArray: use 3,309,568 bytes
[06/22 22:27:10   2353s] SiteArray: current memory after site array memory allocation 4496.9M
[06/22 22:27:10   2353s] SiteArray: FP blocked sites are writable
[06/22 22:27:10   2353s] Keep-away cache is enable on metals: 1-7
[06/22 22:27:10   2353s] SiteArray: number of non floorplan blocked sites for llg default is 601265
[06/22 22:27:10   2353s] Atter site array init, number of instance map data is 0.
[06/22 22:27:10   2353s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.045, REAL:0.045, MEM:4496.9M, EPOCH TIME: 1750645630.775737
[06/22 22:27:10   2353s] 
[06/22 22:27:10   2353s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[06/22 22:27:10   2353s]  Pre_CCE_Colorizing is not ON! (0:0:78:0)
[06/22 22:27:10   2353s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.057, REAL:0.058, MEM:4496.9M, EPOCH TIME: 1750645630.784036
[06/22 22:27:10   2353s] Begin checking placement ... (start mem=4496.9M, init mem=4496.9M)
[06/22 22:27:10   2353s] Begin checking exclusive groups violation ...
[06/22 22:27:10   2353s] There are 0 groups to check, max #box is 0, total #box is 0
[06/22 22:27:10   2353s] Finished checking exclusive groups violations. Found 0 Vio.
[06/22 22:27:11   2353s] 
[06/22 22:27:11   2353s] Running CheckPlace using 2 threads!...
[06/22 22:27:11   2354s] 
[06/22 22:27:11   2354s] ...checkPlace MT is done!
[06/22 22:27:11   2354s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4464.9M, EPOCH TIME: 1750645631.568080
[06/22 22:27:11   2354s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.038, REAL:0.039, MEM:4464.9M, EPOCH TIME: 1750645631.607012
[06/22 22:27:11   2354s] *info: Placed = 50302         
[06/22 22:27:11   2354s] *info: Unplaced = 0           
[06/22 22:27:11   2354s] Placement Density:68.56%(748033/1090935)
[06/22 22:27:11   2354s] Placement Density (including fixed std cells):68.56%(748033/1090935)
[06/22 22:27:11   2354s] Cell fpga_top LLGs are deleted
[06/22 22:27:11   2354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:50302).
[06/22 22:27:11   2354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:27:11   2354s] # Resetting pin-track-align track data.
[06/22 22:27:11   2354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:27:11   2354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/22 22:27:11   2354s] Finished checkPlace (total: cpu=0:00:01.4, real=0:00:01.0; vio checks: cpu=0:00:01.3, real=0:00:01.0; mem=4464.9M)
[06/22 22:27:11   2354s] OPERPROF: Finished checkPlace at level 1, CPU:1.398, REAL:1.073, MEM:4464.9M, EPOCH TIME: 1750645631.642164
[06/22 22:27:11   2354s] 
[06/22 22:27:11   2354s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[06/22 22:27:11   2354s] *** Changed status on (0) nets in Clock.
[06/22 22:27:11   2354s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4464.9M) ***
[06/22 22:27:12   2354s] % Begin globalDetailRoute (date=06/22 22:27:12, mem=1425.1M)
[06/22 22:27:12   2355s] 
[06/22 22:27:12   2355s] globalDetailRoute
[06/22 22:27:12   2355s] 
[06/22 22:27:12   2355s] #Start globalDetailRoute on Sun Jun 22 22:27:12 2025
[06/22 22:27:12   2355s] #
[06/22 22:27:13   2355s] ### Time Record (globalDetailRoute) is installed.
[06/22 22:27:13   2355s] ### Time Record (Pre Callback) is installed.
[06/22 22:27:13   2355s] ### Time Record (Pre Callback) is uninstalled.
[06/22 22:27:13   2355s] ### Time Record (DB Import) is installed.
[06/22 22:27:13   2355s] ### Time Record (Timing Data Generation) is installed.
[06/22 22:27:13   2355s] ### Time Record (Timing Data Generation) is uninstalled.
[06/22 22:27:13   2355s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[06/22 22:27:15   2355s] ### Net info: total nets: 59050
[06/22 22:27:15   2355s] ### Net info: dirty nets: 94
[06/22 22:27:15   2355s] ### Net info: marked as disconnected nets: 0
[06/22 22:27:15   2356s] ### Net info: fully routed nets: 0
[06/22 22:27:15   2356s] ### Net info: trivial (< 2 pins) nets: 8854
[06/22 22:27:15   2356s] ### Net info: unrouted nets: 50196
[06/22 22:27:15   2356s] ### Net info: re-extraction nets: 0
[06/22 22:27:15   2356s] ### Net info: ignored nets: 0
[06/22 22:27:15   2356s] ### Net info: skip routing nets: 0
[06/22 22:27:16   2356s] ### import design signature (3): route=1001581433 fixed_route=1001581433 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=2083681801 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=299858476 pin_access=1 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1 timing=1001581433 sns=1001581433 ppa_info=1008421591
[06/22 22:27:16   2357s] ### Time Record (DB Import) is uninstalled.
[06/22 22:27:16   2357s] #NanoRoute Version 23.14-s088_1 NR250219-0822/23_14-UB
[06/22 22:27:16   2357s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:27:16   2357s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:27:16   2357s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:27:16   2357s] ### Time Record (Data Preparation) is installed.
[06/22 22:27:16   2357s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:27:16   2357s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:27:16   2357s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:27:16   2357s] ### Time Record (Global Routing) is installed.
[06/22 22:27:16   2357s] ### Time Record (Global Routing) is uninstalled.
[06/22 22:27:16   2357s] #Total number of trivial nets (e.g. < 2 pins) = 8918 (skipped).
[06/22 22:27:16   2357s] #Total number of routable nets = 50132.
[06/22 22:27:16   2357s] #Total number of nets in the design = 59050.
[06/22 22:27:16   2357s] #50132 routable nets do not have any wires.
[06/22 22:27:16   2357s] #50132 nets will be global routed.
[06/22 22:27:16   2357s] #Using multithreading with 2 threads.
[06/22 22:27:16   2357s] ### Time Record (Data Preparation) is installed.
[06/22 22:27:16   2357s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:27:16   2357s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:27:16   2357s] #Start routing data preparation on Sun Jun 22 22:27:16 2025
[06/22 22:27:16   2357s] #
[06/22 22:27:16   2357s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:27:16   2357s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:27:16   2357s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:27:17   2357s] ### Time Record (Cell Pin Access) is installed.
[06/22 22:27:17   2357s] #Rebuild pin access data for design.
[06/22 22:27:17   2357s] #Initial pin access analysis.
[06/22 22:27:21   2363s] #Detail pin access analysis.
[06/22 22:27:21   2363s] ### Time Record (Cell Pin Access) is uninstalled.
[06/22 22:27:22   2364s] # Metal1       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.3650
[06/22 22:27:22   2364s] # Metal2       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[06/22 22:27:22   2364s] # Metal3       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[06/22 22:27:22   2364s] # Metal4       H   Track-Pitch = 0.4200    Line-2-Via Pitch = 0.4100
[06/22 22:27:22   2364s] # Metal5       V   Track-Pitch = 0.4800    Line-2-Via Pitch = 0.4100
[06/22 22:27:22   2364s] # TopMetal1    H   Track-Pitch = 2.5200    Line-2-Via Pitch = 3.2800
[06/22 22:27:22   2364s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/22 22:27:22   2364s] # TopMetal2    V   Track-Pitch = 4.0000    Line-2-Via Pitch = 4.0000
[06/22 22:27:22   2364s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[06/22 22:27:22   2364s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=5(Metal5)
[06/22 22:27:22   2364s] #pin_access_rlayer=2(Metal2)
[06/22 22:27:22   2364s] #shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[06/22 22:27:22   2364s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/22 22:27:22   2364s] #enable_dpt_layer_shield=F
[06/22 22:27:22   2364s] #has_line_end_grid=F
[06/22 22:27:22   2364s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1459.33 (MB), peak = 2106.31 (MB)
[06/22 22:27:23   2365s] #Regenerating Ggrids automatically.
[06/22 22:27:23   2365s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.4800.
[06/22 22:27:23   2365s] #Using automatically generated G-grids.
[06/22 22:27:33   2374s] #Done routing data preparation.
[06/22 22:27:33   2374s] #cpu time = 00:00:18, elapsed time = 00:00:16, memory = 1472.14 (MB), peak = 2106.31 (MB)
[06/22 22:27:33   2375s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:27:33   2375s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:27:33   2375s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:27:33   2375s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] #Finished routing data preparation on Sun Jun 22 22:27:33 2025
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] #Cpu time = 00:00:18
[06/22 22:27:33   2375s] #Elapsed time = 00:00:17
[06/22 22:27:33   2375s] #Increased memory = 28.13 (MB)
[06/22 22:27:33   2375s] #Total memory = 1472.50 (MB)
[06/22 22:27:33   2375s] #Peak memory = 2106.31 (MB)
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:27:33   2375s] ### Time Record (Global Routing) is installed.
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] #Start global routing on Sun Jun 22 22:27:33 2025
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] #Start global routing initialization on Sun Jun 22 22:27:33 2025
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] #Number of eco nets is 0
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] #Start global routing data preparation on Sun Jun 22 22:27:33 2025
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] ### build_merged_routing_blockage_rect_list starts on Sun Jun 22 22:27:33 2025 with memory = 1473.35 (MB), peak = 2106.31 (MB)
[06/22 22:27:33   2375s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.97 [2]--
[06/22 22:27:33   2375s] #Start routing resource analysis on Sun Jun 22 22:27:33 2025
[06/22 22:27:33   2375s] #
[06/22 22:27:33   2375s] ### init_is_bin_blocked starts on Sun Jun 22 22:27:33 2025 with memory = 1473.35 (MB), peak = 2106.31 (MB)
[06/22 22:27:33   2375s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.01 [2]--
[06/22 22:27:33   2375s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Jun 22 22:27:33 2025 with memory = 1478.59 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:2.1 GB --1.86 [2]--
[06/22 22:27:34   2376s] ### adjust_flow_cap starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.19 [2]--
[06/22 22:27:34   2376s] ### adjust_flow_per_partial_route_obs starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.00 [2]--
[06/22 22:27:34   2376s] ### set_via_blocked starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.63 [2]--
[06/22 22:27:34   2376s] ### copy_flow starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.65 [2]--
[06/22 22:27:34   2376s] #Routing resource analysis is done on Sun Jun 22 22:27:34 2025
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] ### report_flow_cap starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] #  Resource Analysis:
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/22 22:27:34   2376s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/22 22:27:34   2376s] #  --------------------------------------------------------------
[06/22 22:27:34   2376s] #  Metal1         V        1146        2718       69402    68.62%
[06/22 22:27:34   2376s] #  Metal2         H        2591        2017       69402    38.12%
[06/22 22:27:34   2376s] #  Metal3         V        1504        2360       69402    53.89%
[06/22 22:27:34   2376s] #  Metal4         H        1883        2725       69402    55.26%
[06/22 22:27:34   2376s] #  Metal5         V        1502        2362       69402    53.93%
[06/22 22:27:34   2376s] #  --------------------------------------------------------------
[06/22 22:27:34   2376s] #  Total                   8627      59.09%      347010    53.96%
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.96 [2]--
[06/22 22:27:34   2376s] ### analyze_m2_tracks starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.99 [2]--
[06/22 22:27:34   2376s] ### report_initial_resource starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.00 [2]--
[06/22 22:27:34   2376s] ### mark_pg_pins_accessibility starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.71 [2]--
[06/22 22:27:34   2376s] ### set_net_region starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.96 [2]--
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] #Global routing data preparation is done on Sun Jun 22 22:27:34 2025
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] ### prepare_level starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### init level 1 starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.41 [2]--
[06/22 22:27:34   2376s] ### Level 1 hgrid = 258 X 269
[06/22 22:27:34   2376s] ### init level 2 starts on Sun Jun 22 22:27:34 2025 with memory = 1481.05 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.41 [2]--
[06/22 22:27:34   2376s] ### Level 2 hgrid = 65 X 68
[06/22 22:27:34   2376s] ### init level 3 starts on Sun Jun 22 22:27:34 2025 with memory = 1482.87 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --0.40 [2]--
[06/22 22:27:34   2376s] ### Level 3 hgrid = 17 X 17  (large_net only)
[06/22 22:27:34   2376s] ### prepare_level_flow starts on Sun Jun 22 22:27:34 2025 with memory = 1483.09 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### init_flow_edge starts on Sun Jun 22 22:27:34 2025 with memory = 1483.09 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.52 [2]--
[06/22 22:27:34   2376s] ### init_flow_edge starts on Sun Jun 22 22:27:34 2025 with memory = 1483.09 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.48 [2]--
[06/22 22:27:34   2376s] ### init_flow_edge starts on Sun Jun 22 22:27:34 2025 with memory = 1483.09 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.40 [2]--
[06/22 22:27:34   2376s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.46 [2]--
[06/22 22:27:34   2376s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.05 [2]--
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] #Global routing initialization is done on Sun Jun 22 22:27:34 2025
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1483.09 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2376s] #
[06/22 22:27:34   2376s] ### routing large nets 
[06/22 22:27:34   2376s] #start global routing iteration 1...
[06/22 22:27:34   2377s] ### init_flow_edge starts on Sun Jun 22 22:27:34 2025 with memory = 1483.09 (MB), peak = 2106.31 (MB)
[06/22 22:27:34   2377s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:2.1 GB --1.29 [2]--
[06/22 22:27:34   2377s] ### routing at level 3 (topmost level) iter 0
[06/22 22:27:35   2377s] ### Uniform Hboxes (4x4)
[06/22 22:27:35   2377s] ### routing at level 2 iter 0 for 0 hboxes
[06/22 22:27:36   2378s] ### Uniform Hboxes (16x17)
[06/22 22:27:36   2378s] ### routing at level 1 iter 0 for 0 hboxes
[06/22 22:27:37   2380s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1517.89 (MB), peak = 2106.31 (MB)
[06/22 22:27:37   2380s] #
[06/22 22:27:37   2380s] #start global routing iteration 2...
[06/22 22:27:37   2380s] ### init_flow_edge starts on Sun Jun 22 22:27:37 2025 with memory = 1517.89 (MB), peak = 2106.31 (MB)
[06/22 22:27:37   2380s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.06 [2]--
[06/22 22:27:37   2380s] ### cal_flow starts on Sun Jun 22 22:27:37 2025 with memory = 1517.89 (MB), peak = 2106.31 (MB)
[06/22 22:27:37   2380s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.97 [2]--
[06/22 22:27:37   2380s] ### Uniform Hboxes (3x4)
[06/22 22:27:37   2380s] ### routing at level 1 iter 0 for 0 hboxes
[06/22 22:27:43   2387s] ### measure_qor starts on Sun Jun 22 22:27:43 2025 with memory = 1542.23 (MB), peak = 2106.31 (MB)
[06/22 22:27:43   2387s] ### measure_congestion starts on Sun Jun 22 22:27:43 2025 with memory = 1542.23 (MB), peak = 2106.31 (MB)
[06/22 22:27:43   2387s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.97 [2]--
[06/22 22:27:43   2387s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.61 [2]--
[06/22 22:27:43   2387s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 1529.91 (MB), peak = 2106.31 (MB)
[06/22 22:27:43   2387s] #
[06/22 22:27:43   2387s] #start global routing iteration 3...
[06/22 22:27:43   2387s] ### init_flow_edge starts on Sun Jun 22 22:27:43 2025 with memory = 1529.91 (MB), peak = 2106.31 (MB)
[06/22 22:27:43   2387s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.40 [2]--
[06/22 22:27:43   2387s] ### cal_flow starts on Sun Jun 22 22:27:43 2025 with memory = 1529.91 (MB), peak = 2106.31 (MB)
[06/22 22:27:43   2387s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.98 [2]--
[06/22 22:27:43   2387s] ### routing at level 2 (topmost level) iter 0
[06/22 22:27:45   2388s] ### measure_qor starts on Sun Jun 22 22:27:45 2025 with memory = 1529.91 (MB), peak = 2106.31 (MB)
[06/22 22:27:45   2388s] ### measure_congestion starts on Sun Jun 22 22:27:45 2025 with memory = 1529.91 (MB), peak = 2106.31 (MB)
[06/22 22:27:45   2388s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.98 [2]--
[06/22 22:27:45   2388s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.86 [2]--
[06/22 22:27:45   2389s] ### routing at level 2 (topmost level) iter 1
[06/22 22:27:45   2389s] ### measure_qor starts on Sun Jun 22 22:27:45 2025 with memory = 1529.91 (MB), peak = 2106.31 (MB)
[06/22 22:27:45   2389s] ### measure_congestion starts on Sun Jun 22 22:27:45 2025 with memory = 1529.91 (MB), peak = 2106.31 (MB)
[06/22 22:27:45   2389s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.98 [2]--
[06/22 22:27:45   2389s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.41 [2]--
[06/22 22:27:45   2389s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1529.91 (MB), peak = 2106.31 (MB)
[06/22 22:27:45   2389s] #
[06/22 22:27:45   2389s] #start global routing iteration 4...
[06/22 22:27:45   2389s] ### Uniform Hboxes (3x4)
[06/22 22:27:45   2389s] ### routing at level 1 iter 0 for 0 hboxes
[06/22 22:27:48   2392s] ### measure_qor starts on Sun Jun 22 22:27:48 2025 with memory = 1536.22 (MB), peak = 2106.31 (MB)
[06/22 22:27:48   2392s] ### measure_congestion starts on Sun Jun 22 22:27:48 2025 with memory = 1536.22 (MB), peak = 2106.31 (MB)
[06/22 22:27:48   2392s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.98 [2]--
[06/22 22:27:48   2392s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.71 [2]--
[06/22 22:27:48   2392s] ### measure_congestion starts on Sun Jun 22 22:27:48 2025 with memory = 1533.30 (MB), peak = 2106.31 (MB)
[06/22 22:27:48   2392s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.88 [2]--
[06/22 22:27:48   2392s] ### Uniform Hboxes (3x4)
[06/22 22:27:48   2392s] ### routing at level 1 iter 1 for 0 hboxes
[06/22 22:28:00   2404s] ### measure_qor starts on Sun Jun 22 22:28:00 2025 with memory = 1541.87 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2404s] ### measure_congestion starts on Sun Jun 22 22:28:00 2025 with memory = 1541.87 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2404s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.97 [2]--
[06/22 22:28:00   2404s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.60 [2]--
[06/22 22:28:00   2404s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2404s] #
[06/22 22:28:00   2404s] ### route_end starts on Sun Jun 22 22:28:00 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2404s] #
[06/22 22:28:00   2404s] #Total number of trivial nets (e.g. < 2 pins) = 8918 (skipped).
[06/22 22:28:00   2404s] #Total number of routable nets = 50132.
[06/22 22:28:00   2404s] #Total number of nets in the design = 59050.
[06/22 22:28:00   2404s] #
[06/22 22:28:00   2404s] #50132 routable nets have routed wires.
[06/22 22:28:00   2404s] #
[06/22 22:28:00   2404s] #Routed nets constraints summary:
[06/22 22:28:00   2404s] #-----------------------------
[06/22 22:28:00   2404s] #        Rules   Unconstrained  
[06/22 22:28:00   2404s] #-----------------------------
[06/22 22:28:00   2404s] #      Default           50132  
[06/22 22:28:00   2404s] #-----------------------------
[06/22 22:28:00   2404s] #        Total           50132  
[06/22 22:28:00   2404s] #-----------------------------
[06/22 22:28:00   2404s] #
[06/22 22:28:00   2404s] #Routing constraints summary of the whole design:
[06/22 22:28:00   2404s] #-----------------------------
[06/22 22:28:00   2404s] #        Rules   Unconstrained  
[06/22 22:28:00   2404s] #-----------------------------
[06/22 22:28:00   2404s] #      Default           50132  
[06/22 22:28:00   2404s] #-----------------------------
[06/22 22:28:00   2404s] #        Total           50132  
[06/22 22:28:00   2404s] #-----------------------------
[06/22 22:28:00   2404s] #
[06/22 22:28:00   2404s] ### adjust_flow_per_partial_route_obs starts on Sun Jun 22 22:28:00 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2404s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.04 [2]--
[06/22 22:28:00   2404s] ### cal_base_flow starts on Sun Jun 22 22:28:00 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2404s] ### init_flow_edge starts on Sun Jun 22 22:28:00 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2404s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.38 [2]--
[06/22 22:28:00   2404s] ### cal_flow starts on Sun Jun 22 22:28:00 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2405s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.96 [2]--
[06/22 22:28:00   2405s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.97 [2]--
[06/22 22:28:00   2405s] ### report_overcon starts on Sun Jun 22 22:28:00 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2405s] #
[06/22 22:28:00   2405s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/22 22:28:00   2405s] #
[06/22 22:28:00   2405s] #                 OverCon       OverCon       OverCon          
[06/22 22:28:00   2405s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[06/22 22:28:00   2405s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[06/22 22:28:00   2405s] #  --------------------------------------------------------------------------
[06/22 22:28:00   2405s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.15  
[06/22 22:28:00   2405s] #  Metal2        4(0.01%)      1(0.00%)      1(0.00%)   (0.01%)     0.26  
[06/22 22:28:00   2405s] #  Metal3        2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.36  
[06/22 22:28:00   2405s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.10  
[06/22 22:28:00   2405s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.13  
[06/22 22:28:00   2405s] #  --------------------------------------------------------------------------
[06/22 22:28:00   2405s] #     Total      6(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
[06/22 22:28:00   2405s] #
[06/22 22:28:00   2405s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[06/22 22:28:00   2405s] #  Overflow after GR: 0.00% H + 0.00% V
[06/22 22:28:00   2405s] #
[06/22 22:28:00   2405s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.98 [2]--
[06/22 22:28:00   2405s] ### cal_base_flow starts on Sun Jun 22 22:28:00 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2405s] ### init_flow_edge starts on Sun Jun 22 22:28:00 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:00   2405s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.60 [2]--
[06/22 22:28:00   2405s] ### cal_flow starts on Sun Jun 22 22:28:00 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:01   2405s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.97 [2]--
[06/22 22:28:01   2405s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.98 [2]--
[06/22 22:28:01   2405s] ### generate_cong_map_content starts on Sun Jun 22 22:28:01 2025 with memory = 1539.65 (MB), peak = 2106.31 (MB)
[06/22 22:28:01   2405s] ### Sync with Inovus CongMap starts on Sun Jun 22 22:28:01 2025 with memory = 1539.85 (MB), peak = 2106.31 (MB)
[06/22 22:28:01   2405s] #Hotspot report including placement blocked areas
[06/22 22:28:01   2405s] OPERPROF: Starting HotSpotCal at level 1, MEM:4496.9M, EPOCH TIME: 1750645681.120138
[06/22 22:28:01   2405s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/22 22:28:01   2405s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[06/22 22:28:01   2405s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/22 22:28:01   2405s] [hotspot] |   Metal1(V)    |              2.36 |             16.26 |   846.91  1421.24   907.39  1481.71 |
[06/22 22:28:01   2405s] [hotspot] |   Metal2(H)    |              0.00 |              0.00 |   (none)                            |
[06/22 22:28:01   2405s] [hotspot] |   Metal3(V)    |              0.00 |              0.00 |   (none)                            |
[06/22 22:28:01   2405s] [hotspot] |   Metal4(H)    |              0.00 |              0.00 |   (none)                            |
[06/22 22:28:01   2405s] [hotspot] |   Metal5(V)    |              0.00 |              0.00 |   (none)                            |
[06/22 22:28:01   2405s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/22 22:28:01   2405s] [hotspot] |      worst     | (Metal1)     2.36 | (Metal1)    16.26 |                                     |
[06/22 22:28:01   2405s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/22 22:28:01   2405s] [hotspot] |   all layers   |             48.85 |            812.85 |                                     |
[06/22 22:28:01   2405s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[06/22 22:28:01   2405s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 48.85, normalized total congestion hotspot area = 812.85 (area is in unit of 4 std-cell row bins)
[06/22 22:28:01   2405s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 48.85/812.85 (area is in unit of 4 std-cell row bins)
[06/22 22:28:01   2405s] [hotspot] max/total 48.85/812.85, big hotspot (>10) total 759.08
[06/22 22:28:01   2405s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[06/22 22:28:01   2405s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:28:01   2405s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[06/22 22:28:01   2405s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:28:01   2405s] [hotspot] |  1  |   574.75   241.88   635.24   393.07 |       40.00   |             NA                |
[06/22 22:28:01   2405s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:28:01   2405s] [hotspot] |  2  |   725.96   241.88   786.44   393.07 |       40.00   |             NA                |
[06/22 22:28:01   2405s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:28:01   2405s] [hotspot] |  3  |   907.39   241.88   967.88   393.07 |       40.00   |             NA                |
[06/22 22:28:01   2405s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:28:01   2405s] [hotspot] |  4  |  1058.60   241.88  1119.08   393.07 |       40.00   |             NA                |
[06/22 22:28:01   2405s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:28:01   2405s] [hotspot] |  5  |   725.96  1542.19   786.44  1693.39 |       40.00   |             NA                |
[06/22 22:28:01   2405s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[06/22 22:28:01   2405s] Top 5 hotspots total area: 200.00
[06/22 22:28:01   2405s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.143, REAL:0.210, MEM:4496.9M, EPOCH TIME: 1750645681.329976
[06/22 22:28:01   2405s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.69 [2]--
[06/22 22:28:01   2405s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.71 [2]--
[06/22 22:28:01   2405s] ### update starts on Sun Jun 22 22:28:01 2025 with memory = 1536.43 (MB), peak = 2106.31 (MB)
[06/22 22:28:01   2405s] #Complete Global Routing.
[06/22 22:28:01   2405s] #
[06/22 22:28:01   2405s] #  Routing Statistics
[06/22 22:28:01   2405s] #
[06/22 22:28:01   2405s] #------------------+-----------+-------+
[06/22 22:28:01   2405s] #  Layer           | Length(um)|   Vias|
[06/22 22:28:01   2405s] #------------------+-----------+-------+
[06/22 22:28:01   2405s] #  GatPoly ( 0H)   |          0|      0|
[06/22 22:28:01   2405s] #  Metal1 ( 1V)    |      19541| 127049|
[06/22 22:28:01   2405s] #  Metal2 ( 2H)    |     485748|  65164|
[06/22 22:28:01   2405s] #  Metal3 ( 3V)    |     499147|   6813|
[06/22 22:28:01   2405s] #  Metal4 ( 4H)    |     178812|   2041|
[06/22 22:28:01   2405s] #  Metal5 ( 5V)    |      85428|      0|
[06/22 22:28:01   2405s] #  TopMetal1 ( 6H) |          0|      0|
[06/22 22:28:01   2405s] #  TopMetal2 ( 7V) |          0|      0|
[06/22 22:28:01   2405s] #------------------+-----------+-------+
[06/22 22:28:01   2405s] #  Total           |    1268676| 201067|
[06/22 22:28:01   2405s] #------------------+-----------+-------+
[06/22 22:28:01   2405s] #
[06/22 22:28:01   2405s] # Total half perimeter of net bounding box: 1099248 um.
[06/22 22:28:01   2406s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.12 [2]--
[06/22 22:28:01   2406s] ### report_overcon starts on Sun Jun 22 22:28:01 2025 with memory = 1536.49 (MB), peak = 2106.31 (MB)
[06/22 22:28:01   2406s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --1.06 [2]--
[06/22 22:28:01   2406s] ### report_overcon starts on Sun Jun 22 22:28:01 2025 with memory = 1536.49 (MB), peak = 2106.31 (MB)
[06/22 22:28:01   2406s] #Max overcon = 3 tracks.
[06/22 22:28:01   2406s] #Total overcon = 0.00%.
[06/22 22:28:01   2406s] #Worst layer Gcell overcon rate = 0.01%.
[06/22 22:28:01   2406s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.76 [2]--
[06/22 22:28:01   2406s] ### route_end cpu:00:00:02, real:00:00:02, mem:1.5 GB, peak:2.1 GB --0.98 [2]--
[06/22 22:28:02   2406s] ### global_route design signature (6): route=799646481 net_attr=1484211894
[06/22 22:28:02   2406s] #
[06/22 22:28:02   2406s] #Global routing statistics:
[06/22 22:28:02   2406s] #Cpu time = 00:00:31
[06/22 22:28:02   2406s] #Elapsed time = 00:00:28
[06/22 22:28:02   2406s] #Increased memory = 62.40 (MB)
[06/22 22:28:02   2406s] #Total memory = 1534.90 (MB)
[06/22 22:28:02   2406s] #Peak memory = 2106.31 (MB)
[06/22 22:28:02   2406s] #
[06/22 22:28:02   2406s] #Finished global routing on Sun Jun 22 22:28:02 2025
[06/22 22:28:02   2406s] #
[06/22 22:28:02   2406s] #
[06/22 22:28:02   2406s] ### Time Record (Global Routing) is uninstalled.
[06/22 22:28:02   2406s] ### Time Record (Data Preparation) is installed.
[06/22 22:28:02   2406s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:28:02   2407s] ### track-assign external-init starts on Sun Jun 22 22:28:02 2025 with memory = 1527.26 (MB), peak = 2106.31 (MB)
[06/22 22:28:02   2407s] ### Time Record (Track Assignment) is installed.
[06/22 22:28:02   2407s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:28:02   2407s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:28:02   2407s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:28:02   2407s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:28:02   2407s] ### Time Record (Data Preparation) is installed.
[06/22 22:28:02   2407s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:28:02   2407s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:28:02   2407s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:28:02   2407s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:28:03   2407s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:28:03   2407s] ### Time Record (Track Assignment) is uninstalled.
[06/22 22:28:03   2407s] ### track-assign external-init cpu:00:00:01, real:00:00:01, mem:1.5 GB, peak:2.1 GB --1.03 [2]--
[06/22 22:28:03   2407s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1527.26 (MB), peak = 2106.31 (MB)
[06/22 22:28:03   2407s] ### track-assign engine-init starts on Sun Jun 22 22:28:03 2025 with memory = 1527.26 (MB), peak = 2106.31 (MB)
[06/22 22:28:03   2407s] ### Time Record (Track Assignment) is installed.
[06/22 22:28:03   2407s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:28:03   2407s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:28:03   2407s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:28:03   2407s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:28:03   2408s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:2.1 GB --0.94 [2]--
[06/22 22:28:03   2408s] ### track-assign core-engine starts on Sun Jun 22 22:28:03 2025 with memory = 1527.26 (MB), peak = 2106.31 (MB)
[06/22 22:28:03   2408s] #Start Track Assignment.
[06/22 22:28:08   2416s] #Done with 52967 horizontal wires in 9 hboxes and 44616 vertical wires in 9 hboxes.
[06/22 22:28:13   2424s] #Done with 14740 horizontal wires in 9 hboxes and 7703 vertical wires in 9 hboxes.
[06/22 22:28:15   2427s] #Done with 9 horizontal wires in 9 hboxes and 9 vertical wires in 9 hboxes.
[06/22 22:28:15   2427s] #
[06/22 22:28:15   2427s] #Track assignment summary:
[06/22 22:28:15   2427s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/22 22:28:15   2427s] #------------------------------------------------------------------------
[06/22 22:28:15   2427s] # Metal1     19418.94 	  0.00%  	  0.00% 	  0.00%
[06/22 22:28:15   2427s] # Metal2    479507.74 	  0.19%  	  0.00% 	  0.00%
[06/22 22:28:15   2427s] # Metal3    494549.94 	  0.46%  	  0.17% 	  0.38%
[06/22 22:28:15   2427s] # Metal4    178014.49 	  0.00%  	  0.00% 	  0.00%
[06/22 22:28:15   2427s] # Metal5     85429.86 	  0.01%  	  0.00% 	  0.00%
[06/22 22:28:15   2427s] #------------------------------------------------------------------------
[06/22 22:28:15   2427s] # All     1256920.98  	  0.25% 	  0.07% 	  0.00%
[06/22 22:28:15   2427s] #Complete Track Assignment.
[06/22 22:28:15   2427s] #
[06/22 22:28:15   2427s] #  Routing Statistics
[06/22 22:28:15   2427s] #
[06/22 22:28:15   2427s] #------------------+-----------+-------+
[06/22 22:28:15   2427s] #  Layer           | Length(um)|   Vias|
[06/22 22:28:15   2427s] #------------------+-----------+-------+
[06/22 22:28:15   2427s] #  GatPoly ( 0H)   |          0|      0|
[06/22 22:28:15   2427s] #  Metal1 ( 1V)    |      19396| 127049|
[06/22 22:28:15   2427s] #  Metal2 ( 2H)    |     477568|  65164|
[06/22 22:28:15   2427s] #  Metal3 ( 3V)    |     492734|   6813|
[06/22 22:28:15   2427s] #  Metal4 ( 4H)    |     177891|   2041|
[06/22 22:28:15   2427s] #  Metal5 ( 5V)    |      85291|      0|
[06/22 22:28:15   2427s] #  TopMetal1 ( 6H) |          0|      0|
[06/22 22:28:15   2427s] #  TopMetal2 ( 7V) |          0|      0|
[06/22 22:28:15   2427s] #------------------+-----------+-------+
[06/22 22:28:15   2427s] #  Total           |    1252881| 201067|
[06/22 22:28:15   2427s] #------------------+-----------+-------+
[06/22 22:28:15   2427s] #
[06/22 22:28:15   2427s] # Total half perimeter of net bounding box: 1099248 um.
[06/22 22:28:15   2427s] ### track_assign design signature (9): route=1276266218
[06/22 22:28:15   2427s] ### track-assign core-engine cpu:00:00:20, real:00:00:12, mem:1.5 GB, peak:2.1 GB --1.65 [2]--
[06/22 22:28:15   2427s] ### Time Record (Track Assignment) is uninstalled.
[06/22 22:28:15   2428s] #cpu time = 00:00:21, elapsed time = 00:00:13, memory = 1528.16 (MB), peak = 2106.31 (MB)
[06/22 22:28:15   2428s] #
[06/22 22:28:16   2428s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/22 22:28:16   2428s] #Cpu time = 00:01:11
[06/22 22:28:16   2428s] #Elapsed time = 00:01:00
[06/22 22:28:16   2428s] #Increased memory = 83.85 (MB)
[06/22 22:28:16   2428s] #Total memory = 1528.22 (MB)
[06/22 22:28:16   2428s] #Peak memory = 2106.31 (MB)
[06/22 22:28:16   2428s] #Using multithreading with 2 threads.
[06/22 22:28:16   2428s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:28:16   2428s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:28:16   2428s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:28:16   2428s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:28:16   2428s] ### Time Record (Detail Routing) is installed.
[06/22 22:28:16   2428s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:28:16   2428s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:28:16   2428s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:28:16   2428s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:28:16   2429s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:28:16   2429s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:28:16   2429s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:28:16   2429s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:28:17   2429s] ### Time Record (Data Preparation) is installed.
[06/22 22:28:17   2429s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:28:17   2429s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:28:17   2429s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:28:17   2429s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:28:17   2429s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:28:17   2430s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/22 22:28:17   2430s] #
[06/22 22:28:17   2430s] #Start Detail Routing..
[06/22 22:28:17   2430s] #start initial detail routing ...
[06/22 22:28:18   2430s] ### Design has 0 dirty nets
[06/22 22:33:21   3001s] ### Gcell dirty-map stats: routing = 45.76%, drc-check-only = 19.94%
[06/22 22:33:21   3001s] ### Gcell ext dirty-map stats: fill = 22904[33.00%] (Metal1 = 20217[29.13%], Metal2 = 21685[31.25%], Metal3 = 21004[30.26%], Metal4 = 13970[20.13%], Metal5 = 4798[6.91%]), total gcell = 69402
[06/22 22:33:21   3001s] #   number of violations = 13
[06/22 22:33:21   3001s] #
[06/22 22:33:21   3001s] #  By Layer and Type:
[06/22 22:33:21   3001s] #
[06/22 22:33:21   3001s] #---------+-------+------+-------+
[06/22 22:33:21   3001s] #  -      | MetSpc| Short| Totals|
[06/22 22:33:21   3001s] #---------+-------+------+-------+
[06/22 22:33:21   3001s] #  Metal1 |      1|     0|      1|
[06/22 22:33:21   3001s] #  Metal2 |      2|     7|      9|
[06/22 22:33:21   3001s] #  Metal3 |      0|     3|      3|
[06/22 22:33:21   3001s] #  Totals |      3|    10|     13|
[06/22 22:33:21   3001s] #---------+-------+------+-------+
[06/22 22:33:21   3001s] #
[06/22 22:33:21   3001s] #cpu time = 00:09:31, elapsed time = 00:05:04, memory = 1547.27 (MB), peak = 2106.31 (MB)
[06/22 22:33:21   3001s] #start 1st optimization iteration ...
[06/22 22:33:33   3021s] ### Gcell dirty-map stats: routing = 45.77%, drc-check-only = 19.94%
[06/22 22:33:33   3021s] ### Gcell ext dirty-map stats: fill = 22907[33.01%] (Metal1 = 20220[29.13%], Metal2 = 21687[31.25%], Metal3 = 21006[30.27%], Metal4 = 13970[20.13%], Metal5 = 4798[6.91%]), total gcell = 69402
[06/22 22:33:33   3021s] #   number of violations = 0
[06/22 22:33:33   3021s] #    number of process antenna violations = 361
[06/22 22:33:33   3021s] #cpu time = 00:00:20, elapsed time = 00:00:11, memory = 1696.43 (MB), peak = 2106.31 (MB)
[06/22 22:33:33   3022s] #Complete Detail Routing.
[06/22 22:33:33   3022s] #
[06/22 22:33:33   3022s] #  Routing Statistics
[06/22 22:33:33   3022s] #
[06/22 22:33:33   3022s] #------------------+-----------+-------+
[06/22 22:33:33   3022s] #  Layer           | Length(um)|   Vias|
[06/22 22:33:33   3022s] #------------------+-----------+-------+
[06/22 22:33:33   3022s] #  GatPoly ( 0H)   |          0|      0|
[06/22 22:33:33   3022s] #  Metal1 ( 1V)    |      43015| 141853|
[06/22 22:33:33   3022s] #  Metal2 ( 2H)    |     450448|  93195|
[06/22 22:33:33   3022s] #  Metal3 ( 3V)    |     533088|  15334|
[06/22 22:33:33   3022s] #  Metal4 ( 4H)    |     247867|   2214|
[06/22 22:33:33   3022s] #  Metal5 ( 5V)    |      86854|      0|
[06/22 22:33:33   3022s] #  TopMetal1 ( 6H) |          0|      0|
[06/22 22:33:33   3022s] #  TopMetal2 ( 7V) |          0|      0|
[06/22 22:33:33   3022s] #------------------+-----------+-------+
[06/22 22:33:33   3022s] #  Total           |    1361272| 252596|
[06/22 22:33:33   3022s] #------------------+-----------+-------+
[06/22 22:33:33   3022s] #
[06/22 22:33:33   3022s] # Total half perimeter of net bounding box: 1099248 um.
[06/22 22:33:33   3022s] #Total number of DRC violations = 0
[06/22 22:33:34   3023s] ### Time Record (Detail Routing) is uninstalled.
[06/22 22:33:34   3023s] #Cpu time = 00:09:55
[06/22 22:33:34   3023s] #Elapsed time = 00:05:18
[06/22 22:33:34   3023s] #Increased memory = 164.32 (MB)
[06/22 22:33:34   3023s] #Total memory = 1692.54 (MB)
[06/22 22:33:34   3023s] #Peak memory = 2106.31 (MB)
[06/22 22:33:34   3023s] ### Time Record (Antenna Fixing) is installed.
[06/22 22:33:34   3023s] #
[06/22 22:33:34   3023s] #start routing for process antenna violation fix ...
[06/22 22:33:34   3023s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:33:34   3023s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:33:34   3023s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:33:34   3023s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:33:34   3023s] ### Time Record (Data Preparation) is installed.
[06/22 22:33:34   3023s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:33:34   3023s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:33:34   3023s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:33:34   3023s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:33:34   3024s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:33:35   3024s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/22 22:33:42   3032s] #- start antenna fix number of process antenna vio = 48.
[06/22 22:33:42   3032s] #- start antenna fix number of net violated process antenna rule = 28.
[06/22 22:33:54   3054s] #cpu time = 00:00:31, elapsed time = 00:00:20, memory = 1753.77 (MB), peak = 2106.31 (MB)
[06/22 22:33:54   3054s] #
[06/22 22:33:54   3054s] #
[06/22 22:33:54   3054s] #  Routing Statistics
[06/22 22:33:54   3054s] #
[06/22 22:33:54   3054s] #------------------+-----------+-------+
[06/22 22:33:54   3054s] #  Layer           | Length(um)|   Vias|
[06/22 22:33:54   3054s] #------------------+-----------+-------+
[06/22 22:33:54   3054s] #  GatPoly ( 0H)   |          0|      0|
[06/22 22:33:54   3054s] #  Metal1 ( 1V)    |      43015| 141853|
[06/22 22:33:54   3054s] #  Metal2 ( 2H)    |     450205|  93243|
[06/22 22:33:54   3054s] #  Metal3 ( 3V)    |     532797|  15420|
[06/22 22:33:54   3054s] #  Metal4 ( 4H)    |     248110|   2268|
[06/22 22:33:54   3054s] #  Metal5 ( 5V)    |      87148|      0|
[06/22 22:33:54   3054s] #  TopMetal1 ( 6H) |          0|      0|
[06/22 22:33:54   3054s] #  TopMetal2 ( 7V) |          0|      0|
[06/22 22:33:54   3054s] #------------------+-----------+-------+
[06/22 22:33:54   3054s] #  Total           |    1361276| 252784|
[06/22 22:33:54   3054s] #------------------+-----------+-------+
[06/22 22:33:54   3054s] #
[06/22 22:33:54   3054s] # Total half perimeter of net bounding box: 1099248 um.
[06/22 22:33:54   3054s] #Total number of DRC violations = 0
[06/22 22:33:54   3054s] #Total number of process antenna violations = 0
[06/22 22:33:54   3054s] #Total number of net violated process antenna rule = 0
[06/22 22:33:54   3054s] #
[06/22 22:34:03   3070s] #
[06/22 22:34:03   3070s] #
[06/22 22:34:03   3070s] #  Routing Statistics
[06/22 22:34:03   3070s] #
[06/22 22:34:03   3070s] #------------------+-----------+-------+
[06/22 22:34:03   3070s] #  Layer           | Length(um)|   Vias|
[06/22 22:34:03   3070s] #------------------+-----------+-------+
[06/22 22:34:03   3070s] #  GatPoly ( 0H)   |          0|      0|
[06/22 22:34:03   3070s] #  Metal1 ( 1V)    |      43015| 141853|
[06/22 22:34:03   3070s] #  Metal2 ( 2H)    |     450205|  93243|
[06/22 22:34:03   3070s] #  Metal3 ( 3V)    |     532797|  15420|
[06/22 22:34:03   3070s] #  Metal4 ( 4H)    |     248110|   2268|
[06/22 22:34:03   3070s] #  Metal5 ( 5V)    |      87148|      0|
[06/22 22:34:03   3070s] #  TopMetal1 ( 6H) |          0|      0|
[06/22 22:34:03   3070s] #  TopMetal2 ( 7V) |          0|      0|
[06/22 22:34:03   3070s] #------------------+-----------+-------+
[06/22 22:34:03   3070s] #  Total           |    1361276| 252784|
[06/22 22:34:03   3070s] #------------------+-----------+-------+
[06/22 22:34:03   3070s] #
[06/22 22:34:03   3070s] # Total half perimeter of net bounding box: 1099248 um.
[06/22 22:34:03   3070s] #Total number of DRC violations = 0
[06/22 22:34:03   3070s] #Total number of process antenna violations = 0
[06/22 22:34:03   3070s] #Total number of net violated process antenna rule = 0
[06/22 22:34:03   3070s] #
[06/22 22:34:03   3070s] ### Gcell dirty-map stats: routing = 45.78%, drc-check-only = 19.93%
[06/22 22:34:03   3070s] ### Gcell ext dirty-map stats: fill = 22914[33.02%] (Metal1 = 20220[29.13%], Metal2 = 21692[31.26%], Metal3 = 21039[30.31%], Metal4 = 14046[20.24%], Metal5 = 4842[6.98%]), total gcell = 69402
[06/22 22:34:03   3070s] ### Time Record (Antenna Fixing) is uninstalled.
[06/22 22:34:03   3071s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:34:03   3071s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:34:03   3071s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:34:03   3071s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:34:04   3071s] ### Time Record (Data Preparation) is installed.
[06/22 22:34:04   3071s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:34:04   3071s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:34:04   3071s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:34:04   3071s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:34:04   3071s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:34:04   3072s] ### Time Record (Post Route Wire Spreading) is installed.
[06/22 22:34:04   3072s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/22 22:34:04   3072s] #
[06/22 22:34:04   3072s] #Start Post Route wire spreading..
[06/22 22:34:04   3072s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:34:04   3072s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:34:04   3072s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:34:04   3072s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:34:05   3072s] ### Time Record (Data Preparation) is installed.
[06/22 22:34:05   3072s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:34:05   3072s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:34:05   3072s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:34:05   3072s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:34:05   3073s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:34:06   3073s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/22 22:34:06   3073s] #
[06/22 22:34:06   3073s] #Start DRC checking..
[06/22 22:34:41   3140s] #   number of violations = 0
[06/22 22:34:41   3140s] #cpu time = 00:01:06, elapsed time = 00:00:36, memory = 1724.38 (MB), peak = 2106.31 (MB)
[06/22 22:34:41   3140s] #CELL_VIEW fpga_top,init has no DRC violation.
[06/22 22:34:41   3140s] #Total number of DRC violations = 0
[06/22 22:34:41   3140s] #Total number of process antenna violations = 0
[06/22 22:34:41   3140s] #Total number of net violated process antenna rule = 0
[06/22 22:34:42   3140s] #WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
[06/22 22:34:42   3140s] #WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
[06/22 22:34:42   3140s] #WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
[06/22 22:34:42   3140s] #WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
[06/22 22:34:42   3140s] #WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
[06/22 22:34:42   3140s] #To increase the message display limit, refer to the product command reference manual.
[06/22 22:34:42   3140s] #WARNING (EMS-27) Message (NRIF-67) has exceeded the current message display limit of 20.
[06/22 22:34:42   3140s] #To increase the message display limit, refer to the product command reference manual.
[06/22 22:34:42   3140s] #WARNING (EMS-27) Message (NRIF-68) has exceeded the current message display limit of 20.
[06/22 22:34:42   3140s] #To increase the message display limit, refer to the product command reference manual.
[06/22 22:34:42   3140s] #WARNING (EMS-27) Message (NRDR-157) has exceeded the current message display limit of 20.
[06/22 22:34:42   3140s] #To increase the message display limit, refer to the product command reference manual.
[06/22 22:34:42   3140s] ### Time Record (Data Preparation) is installed.
[06/22 22:34:42   3141s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:34:42   3141s] #
[06/22 22:34:42   3141s] #Start data preparation for wire spreading...
[06/22 22:34:42   3141s] #
[06/22 22:34:42   3141s] #Data preparation is done on Sun Jun 22 22:34:42 2025
[06/22 22:34:42   3141s] #
[06/22 22:34:42   3141s] ### track-assign engine-init starts on Sun Jun 22 22:34:42 2025 with memory = 1713.88 (MB), peak = 2106.31 (MB)
[06/22 22:34:43   3141s] ### track-assign engine-init cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:2.1 GB --0.99 [2]--
[06/22 22:34:43   3141s] #
[06/22 22:34:43   3141s] #Start Post Route Wire Spread.
[06/22 22:34:48   3150s] #Done with 12356 horizontal wires in 17 hboxes and 12787 vertical wires in 17 hboxes.
[06/22 22:34:48   3151s] #Complete Post Route Wire Spread.
[06/22 22:34:48   3151s] #
[06/22 22:34:48   3151s] #
[06/22 22:34:48   3151s] #  Routing Statistics
[06/22 22:34:48   3151s] #
[06/22 22:34:48   3151s] #------------------+-----------+-------+
[06/22 22:34:48   3151s] #  Layer           | Length(um)|   Vias|
[06/22 22:34:48   3151s] #------------------+-----------+-------+
[06/22 22:34:48   3151s] #  GatPoly ( 0H)   |          0|      0|
[06/22 22:34:48   3151s] #  Metal1 ( 1V)    |      43028| 141853|
[06/22 22:34:48   3151s] #  Metal2 ( 2H)    |     455826|  93243|
[06/22 22:34:48   3151s] #  Metal3 ( 3V)    |     544394|  15420|
[06/22 22:34:48   3151s] #  Metal4 ( 4H)    |     251776|   2268|
[06/22 22:34:48   3151s] #  Metal5 ( 5V)    |      87448|      0|
[06/22 22:34:48   3151s] #  TopMetal1 ( 6H) |          0|      0|
[06/22 22:34:48   3151s] #  TopMetal2 ( 7V) |          0|      0|
[06/22 22:34:48   3151s] #------------------+-----------+-------+
[06/22 22:34:48   3151s] #  Total           |    1382472| 252784|
[06/22 22:34:48   3151s] #------------------+-----------+-------+
[06/22 22:34:48   3151s] #
[06/22 22:34:48   3151s] # Total half perimeter of net bounding box: 1099248 um.
[06/22 22:34:49   3152s] ### Time Record (Data Preparation) is installed.
[06/22 22:34:49   3152s] ### Time Record (Data Preparation) is uninstalled.
[06/22 22:34:50   3153s] ### drc_pitch = 1920 (  1.9200 um) drc_range = 1260 (  1.2600 um) route_pitch = 1530 (  1.5300 um) patch_pitch = 6930 (  6.9300 um) top_route_layer = 5 top_pin_layer = 5
[06/22 22:34:50   3153s] #
[06/22 22:34:50   3153s] #Start DRC checking..
[06/22 22:35:20   3210s] #   number of violations = 0
[06/22 22:35:20   3210s] #cpu time = 00:00:57, elapsed time = 00:00:30, memory = 1709.52 (MB), peak = 2106.31 (MB)
[06/22 22:35:20   3210s] #CELL_VIEW fpga_top,init has no DRC violation.
[06/22 22:35:20   3210s] #Total number of DRC violations = 0
[06/22 22:35:20   3210s] #Total number of process antenna violations = 0
[06/22 22:35:20   3210s] #Total number of net violated process antenna rule = 0
[06/22 22:35:35   3237s] #   number of violations = 0
[06/22 22:35:35   3237s] #cpu time = 00:01:36, elapsed time = 00:00:54, memory = 1730.09 (MB), peak = 2106.31 (MB)
[06/22 22:35:35   3237s] #CELL_VIEW fpga_top,init has no DRC violation.
[06/22 22:35:35   3237s] #Total number of DRC violations = 0
[06/22 22:35:35   3237s] #Total number of process antenna violations = 0
[06/22 22:35:35   3237s] #Total number of net violated process antenna rule = 0
[06/22 22:35:35   3237s] #Post Route wire spread is done.
[06/22 22:35:35   3237s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/22 22:35:35   3237s] #
[06/22 22:35:35   3237s] #  Routing Statistics
[06/22 22:35:35   3237s] #
[06/22 22:35:35   3237s] #------------------+-----------+-------+
[06/22 22:35:35   3237s] #  Layer           | Length(um)|   Vias|
[06/22 22:35:35   3237s] #------------------+-----------+-------+
[06/22 22:35:35   3237s] #  GatPoly ( 0H)   |          0|      0|
[06/22 22:35:35   3237s] #  Metal1 ( 1V)    |      43028| 141853|
[06/22 22:35:35   3237s] #  Metal2 ( 2H)    |     455826|  93243|
[06/22 22:35:35   3237s] #  Metal3 ( 3V)    |     544394|  15420|
[06/22 22:35:35   3237s] #  Metal4 ( 4H)    |     251776|   2268|
[06/22 22:35:35   3237s] #  Metal5 ( 5V)    |      87448|      0|
[06/22 22:35:35   3237s] #  TopMetal1 ( 6H) |          0|      0|
[06/22 22:35:35   3237s] #  TopMetal2 ( 7V) |          0|      0|
[06/22 22:35:36   3237s] #------------------+-----------+-------+
[06/22 22:35:36   3237s] #  Total           |    1382472| 252784|
[06/22 22:35:36   3237s] #------------------+-----------+-------+
[06/22 22:35:36   3237s] #
[06/22 22:35:36   3237s] # Total half perimeter of net bounding box: 1099248 um.
[06/22 22:35:36   3238s] #detailRoute Statistics:
[06/22 22:35:36   3238s] #Cpu time = 00:13:30
[06/22 22:35:36   3238s] #Elapsed time = 00:07:20
[06/22 22:35:36   3238s] #Increased memory = 201.87 (MB)
[06/22 22:35:36   3238s] #Total memory = 1730.09 (MB)
[06/22 22:35:36   3238s] #Peak memory = 2106.31 (MB)
[06/22 22:35:36   3238s] ### global_detail_route design signature (52): route=1205308091 flt_obj=0 vio=1905142130 shield_wire=1
[06/22 22:35:37   3238s] ### Time Record (DB Export) is installed.
[06/22 22:35:37   3238s] Extracting standard cell pins and blockage ...... 
[06/22 22:35:37   3238s] **WARN: (IMPTR-2104):	Layer M6: Pitch=2280 is less than min width=1640 + min spacing=1640.
[06/22 22:35:37   3238s] Temporarily expand pitch on layer M6 from 2280 to 4560 (2x).
[06/22 22:35:37   3238s] **WARN: (IMPTR-2108):	For layer M6, the gaps of 767 out of 767 tracks are narrower than 3.280um (space 1.640 + width 1.640).
[06/22 22:35:37   3238s] Type 'man IMPTR-2108' for more detail.
[06/22 22:35:37   3238s]  As a result, your trialRoute congestion could be incorrect.
[06/22 22:35:37   3238s] Pin and blockage extraction finished
[06/22 22:35:38   3239s] ### export design design signature (53): route=1205308091 fixed_route=1001581433 flt_obj=0 vio=1905142130 swire=209438696 shield_wire=1 net_attr=1536849423 dirty_area=0 del_dirty_area=0 cell=1699141073 placement=312735788 pin_access=1724465506 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1001581433 sns=1001581433 ppa_info=1008421591
[06/22 22:35:41   3243s] ### Time Record (DB Export) is uninstalled.
[06/22 22:35:41   3243s] ### Time Record (Post Callback) is installed.
[06/22 22:35:41   3244s] ### Time Record (Post Callback) is uninstalled.
[06/22 22:35:41   3244s] #
[06/22 22:35:41   3244s] #globalDetailRoute statistics:
[06/22 22:35:41   3244s] #Cpu time = 00:14:49
[06/22 22:35:41   3244s] #Elapsed time = 00:08:29
[06/22 22:35:41   3244s] #Increased memory = 257.43 (MB)
[06/22 22:35:41   3244s] #Total memory = 1683.67 (MB)
[06/22 22:35:41   3244s] #Peak memory = 2106.31 (MB)
[06/22 22:35:41   3244s] #Number of warnings = 86
[06/22 22:35:41   3244s] #Total number of warnings = 94
[06/22 22:35:41   3244s] #Number of fails = 0
[06/22 22:35:41   3244s] #Total number of fails = 0
[06/22 22:35:41   3244s] #Complete globalDetailRoute on Sun Jun 22 22:35:41 2025
[06/22 22:35:41   3244s] #
[06/22 22:35:42   3244s] ### import design signature (54): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1724465506 inst_pattern=1 inst_orient=1 via=2143274293 routing_via=1110958276 timing=1 sns=1 ppa_info=1
[06/22 22:35:42   3244s] ### Time Record (globalDetailRoute) is uninstalled.
[06/22 22:35:42   3244s] % End globalDetailRoute (date=06/22 22:35:42, total cpu=0:14:49, real=0:08:30, peak res=1991.4M, current mem=1580.5M)
[06/22 22:35:43   3244s] #Default setup view is reset to WORST_CASE.
[06/22 22:35:43   3244s] #Default setup view is reset to WORST_CASE.
[06/22 22:35:43   3244s] AAE_INFO: Post Route call back at the end of routeDesign
[06/22 22:35:43   3244s] #routeDesign: cpu time = 00:14:51, elapsed time = 00:08:34, memory = 1559.71 (MB), peak = 2106.31 (MB)
[06/22 22:35:43   3244s] ### Time Record (routeDesign) is uninstalled.
[06/22 22:35:43   3244s] #
[06/22 22:35:43   3244s] #  Scalability Statistics
[06/22 22:35:43   3244s] #
[06/22 22:35:43   3244s] #----------------------------+---------+-------------+------------+
[06/22 22:35:43   3244s] #  routeDesign               | cpu time| elapsed time| scalability|
[06/22 22:35:43   3244s] #----------------------------+---------+-------------+------------+
[06/22 22:35:43   3244s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[06/22 22:35:43   3244s] #  Post Callback             | 00:00:01|     00:00:01|         1.0|
[06/22 22:35:43   3244s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[06/22 22:35:43   3244s] #  DB Import                 | 00:00:02|     00:00:03|         0.6|
[06/22 22:35:43   3244s] #  DB Export                 | 00:00:05|     00:00:04|         1.2|
[06/22 22:35:43   3244s] #  Cell Pin Access           | 00:00:05|     00:00:03|         1.6|
[06/22 22:35:43   3244s] #  Data Preparation          | 00:00:15|     00:00:16|         1.0|
[06/22 22:35:43   3244s] #  Global Routing            | 00:00:31|     00:00:28|         1.1|
[06/22 22:35:43   3244s] #  Track Assignment          | 00:00:20|     00:00:13|         1.6|
[06/22 22:35:43   3244s] #  Detail Routing            | 00:09:54|     00:05:17|         1.9|
[06/22 22:35:43   3244s] #  Antenna Fixing            | 00:00:48|     00:00:29|         1.6|
[06/22 22:35:43   3244s] #  Post Route Wire Spreading | 00:02:44|     00:01:30|         1.8|
[06/22 22:35:43   3244s] #  Entire Command            | 00:14:51|     00:08:34|         1.7|
[06/22 22:35:43   3244s] #----------------------------+---------+-------------+------------+
[06/22 22:35:43   3244s] #
[06/22 22:35:43   3244s] 
[06/22 22:35:43   3244s] *** Summary of all messages that are not suppressed in this session:
[06/22 22:35:43   3244s] Severity  ID               Count  Summary                                  
[06/22 22:35:43   3244s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[06/22 22:35:43   3244s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[06/22 22:35:43   3244s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[06/22 22:35:43   3244s] WARNING   NRDR-157            25  In option '%s %s', %s is invalid and wil...
[06/22 22:35:43   3244s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[06/22 22:35:43   3244s] WARNING   NRIF-67             25  In option '%s %s', %s is an unknown type...
[06/22 22:35:43   3244s] WARNING   NRIF-68             25  Option '%s %s' did not specify a correct...
[06/22 22:35:43   3244s] WARNING   NRIF-79             25  Wrong option value for %s <%s>, reset to...
[06/22 22:35:43   3244s] *** Message Summary: 104 warning(s), 0 error(s)
[06/22 22:35:43   3244s] 
[06/22 22:35:43   3244s] #% End routeDesign (date=06/22 22:35:43, total cpu=0:14:51, real=0:08:34, peak res=1991.4M, current mem=1559.7M)
[06/22 22:36:13   3248s] <CMD> zoomBox 157.19100 136.09200 1875.80800 1674.62100
[06/22 22:36:14   3248s] <CMD> zoomBox 268.91200 244.47800 1729.73700 1552.22800
[06/22 22:36:15   3248s] <CMD> zoomBox 363.87400 336.60600 1605.57600 1448.19400
[06/22 22:36:16   3248s] <CMD> zoomBox 513.20300 481.47700 1410.33300 1284.60000
[06/22 22:36:16   3249s] <CMD> zoomBox 699.04400 661.76900 1167.35200 1081.00500
[06/22 22:36:17   3249s] <CMD> zoomBox 796.05300 755.88300 1040.51400 974.72800
[06/22 22:36:18   3249s] <CMD> zoomBox 825.45200 784.40500 1002.07500 942.52000
[06/22 22:36:18   3249s] <CMD> zoomBox 836.93300 795.54400 987.06300 929.94200
[06/22 22:36:19   3249s] <CMD> zoomBox 854.98800 813.05900 963.45700 910.16200
[06/22 22:36:19   3249s] <CMD> zoomBox 862.03900 819.89900 954.23800 902.43700
[06/22 22:36:20   3249s] <CMD> zoomBox 825.44900 784.40300 1002.07500 942.52100
[06/22 22:36:20   3249s] <CMD> zoomBox 777.35300 737.74200 1064.95900 995.21100
[06/22 22:36:21   3249s] <CMD> zoomBox 729.47800 691.29800 1127.55000 1047.65700
[06/22 22:36:21   3249s] <CMD> zoomBox 621.08000 586.13700 1269.27400 1166.40900
[06/22 22:36:34   3251s] <CMD> selectObject Module sb_1__2_
[06/22 22:36:35   3251s] <CMD> zoomBox 541.46800 528.12900 1304.04900 1210.80200
[06/22 22:36:35   3251s] <CMD> zoomBox 337.61600 379.59800 1393.09200 1324.47400
[06/22 22:36:35   3251s] <CMD> zoomBox 207.98100 285.14200 1449.71700 1396.76100
[06/22 22:36:36   3251s] <CMD> zoomBox 55.46900 174.01800 1516.33500 1481.80500
[06/22 22:36:36   3251s] <CMD> zoomBox -123.95700 43.28400 1594.70900 1581.85700
[06/22 22:36:37   3252s] <CMD> deselectAll
[06/22 22:36:37   3252s] <CMD> selectWire 425.4800 977.0800 1431.0800 977.5200 1 vdd
[06/22 22:36:38   3252s] <CMD> deselectAll
[06/22 22:36:38   3252s] <CMD> selectObject Module cby_1__1_
[06/22 22:36:39   3252s] <CMD> deselectAll
[06/22 22:36:39   3252s] <CMD> selectObject Module cbx_2__0_
[06/22 22:36:40   3252s] <CMD> deselectAll
[06/22 22:36:40   3252s] <CMD> selectObject Module cbx_1__0_
[06/22 22:37:09   3255s] <CMD> setLayerPreference datapath -isVisible 1
[06/22 22:37:10   3256s] <CMD> setLayerPreference datapath -isVisible 0
[06/22 22:37:16   3256s] <CMD> setLayerPreference node_floorplan -isVisible 1
[06/22 22:37:19   3257s] <CMD> setLayerPreference node_floorplan -isVisible 0
[06/22 22:37:20   3257s] <CMD> setLayerPreference node_floorplan -isVisible 1
[06/22 22:37:37   3259s] <CMD> setLayerPreference pinObj -isVisible 1
[06/22 22:37:41   3259s] <CMD> setLayerPreference layoutObj -isVisible 1
[06/22 22:37:44   3260s] <CMD> zoomBox -319.74400 -87.76400 1702.21600 1722.32200
[06/22 22:37:45   3260s] <CMD> zoomBox -123.95700 43.28300 1594.71000 1581.85700
[06/22 22:37:47   3260s] <CMD> setLayerPreference node_floorplan -isVisible 0
[06/22 22:37:54   3261s] <CMD> setLayerPreference hinst -isVisible 0
[06/22 22:37:55   3261s] <CMD> setLayerPreference hinst -isVisible 1
[06/22 22:37:56   3261s] <CMD> setLayerPreference hinst -isVisible 0
[06/22 22:37:58   3262s] <CMD> deselectAll
[06/22 22:37:58   3262s] <CMD> selectObject Module sb_1__2_
[06/22 22:37:58   3262s] <CMD> zoomBox 209.21500 275.88700 1450.95200 1387.50700
[06/22 22:37:59   3262s] <CMD> zoomBox 339.33200 366.72800 1394.80900 1311.60500
[06/22 22:37:59   3262s] <CMD> zoomBox 691.77100 612.78400 1242.73700 1106.01600
[06/22 22:38:00   3262s] <CMD> deselectAll
[06/22 22:38:00   3262s] <CMD> selectObject Module grid_clb_2__2_
[06/22 22:38:00   3262s] <CMD> deselectAll
[06/22 22:38:00   3262s] <CMD> selectObject Module grid_clb_2__2_
[06/22 22:38:02   3263s] <CMD> deselectAll
[06/22 22:38:02   3263s] <CMD> selectObject Module sb_1__2_
[06/22 22:38:02   3263s] <CMD> zoomBox 624.22600 556.93700 1272.42100 1137.21000
[06/22 22:38:03   3263s] <CMD> zoomBox 544.76100 491.23400 1307.34400 1173.90900
[06/22 22:38:10   3264s] <CMD> zoomBox 403.42800 396.50700 1458.90700 1341.38600
[06/22 22:38:11   3264s] <CMD> zoomBox 207.81000 265.39700 1668.68200 1573.18900
[06/22 22:38:11   3264s] <CMD> zoomBox -62.93900 83.93000 1959.02900 1894.02300
[06/22 22:38:22   3265s] <CMD> is_innovus_plus
[06/22 22:38:24   3265s] <CMD> zoomBox 65.99000 285.36600 1864.50600 1593.05900 designview.win
[06/22 22:38:25   3266s] <CMD> zoomBox 209.02900 380.28800 1737.76800 1491.82700 designview.win
[06/22 22:38:26   3266s] <CMD> zoomBox 330.61200 460.97100 1630.04100 1405.78000 designview.win
[06/22 22:38:26   3267s] <CMD> zoomBox 433.95800 529.55200 1538.47300 1332.64000 designview.win
[06/22 22:38:27   3267s] <CMD> zoomBox 521.80200 587.84600 1460.64000 1270.47100 designview.win
[06/22 22:38:28   3268s] <CMD> zoomBox 596.47000 637.39600 1394.48200 1217.62700 designview.win
[06/22 22:38:28   3269s] <CMD> zoomBox 798.71800 771.60800 1215.28500 1074.49200 designview.win
[06/22 22:38:29   3269s] <CMD> zoomBox 883.94500 828.16500 1139.77000 1014.17400 designview.win
[06/22 22:38:29   3269s] <CMD> zoomBox 904.29100 841.66600 1121.74300 999.77400 designview.win
[06/22 22:38:30   3269s] <CMD> zoomBox 921.58500 853.14200 1106.42000 987.53500 designview.win
[06/22 22:38:31   3270s] <CMD> deselectAll
[06/22 22:38:32   3270s] <CMD> zoomBox 860.00500 812.27800 1160.98100 1031.11600 designview.win
[06/22 22:38:32   3270s] <CMD> zoomBox 713.87600 715.30700 1290.45400 1134.53400 designview.win
[06/22 22:38:33   3271s] <CMD> zoomBox 433.94100 529.54000 1538.48500 1332.64900 designview.win
[06/22 22:38:34   3271s] <CMD> zoomBox 65.96000 285.34700 1864.52600 1593.07600 designview.win
[06/22 22:38:34   3272s] <CMD> zoomBox -102.32700 173.67100 2013.63300 1712.17600 designview.win
[06/22 22:38:34   3272s] <CMD> zoomBox -533.23500 -112.28100 2395.43000 2017.13800 designview.win
[06/22 22:38:35   3272s] <CMD> zoomBox -807.26200 -294.12600 2638.22600 2211.07300 designview.win
[06/22 22:38:35   3273s] <CMD> zoomBox -1129.64700 -508.06200 2923.86800 2439.23100 designview.win
[06/22 22:38:36   3273s] <CMD> zoomBox -807.26300 -294.12600 2638.22500 2211.07300 designview.win
[06/22 22:38:39   3274s] <CMD> deselectAll
[06/22 22:38:50   3275s] 
[06/22 22:38:50   3275s] *** Memory Usage v#2 (Current mem = 4262.883M, initial mem = 839.773M) ***
[06/22 22:38:50   3275s] 
[06/22 22:38:50   3275s] *** Summary of all messages that are not suppressed in this session:
[06/22 22:38:50   3275s] Severity  ID               Count  Summary                                  
[06/22 22:38:50   3275s] WARNING   IMPLF-200           28  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/22 22:38:50   3275s] WARNING   IMPLF-201           16  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/22 22:38:50   3275s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/22 22:38:50   3275s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[06/22 22:38:50   3275s] WARNING   IMPFP-4008           2  The ring number '%d' is specified at sid...
[06/22 22:38:50   3275s] WARNING   IMPFP-4031           3  Adjusting '%s'(according to %s) from %s ...
[06/22 22:38:50   3275s] WARNING   IMPFP-10191         25  The provided box of %s %s is not complet...
[06/22 22:38:50   3275s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[06/22 22:38:50   3275s] WARNING   IMPEXT-2766         14  The sheet resistance for layer %s is not...
[06/22 22:38:50   3275s] WARNING   IMPEXT-2773          2  The via resistance between layers %s and...
[06/22 22:38:50   3275s] WARNING   IMPEXT-2776         12  The via resistance between layers %s and...
[06/22 22:38:50   3275s] WARNING   IMPSYC-2             3  Timing information is not defined for ce...
[06/22 22:38:50   3275s] WARNING   IMPVL-159          156  Pin '%s' of cell '%s' is defined in LEF ...
[06/22 22:38:50   3275s] WARNING   IMPECO-560        2303  The netlist is not unique, because the m...
[06/22 22:38:50   3275s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[06/22 22:38:50   3275s] ERROR     IMPESI-2221        125  No driver %s is found in the delay stage...
[06/22 22:38:50   3275s] WARNING   IMPPP-531          576  ViaGen Warning: Due to %s rule violation...
[06/22 22:38:50   3275s] WARNING   IMPSR-4058           3  Sroute option: %s should be used in conj...
[06/22 22:38:50   3275s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[06/22 22:38:50   3275s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[06/22 22:38:50   3275s] WARNING   IMPSP-105            1  'setPlaceMode -maxRouteLayer' will becom...
[06/22 22:38:50   3275s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[06/22 22:38:50   3275s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[06/22 22:38:50   3275s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[06/22 22:38:50   3275s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/22 22:38:50   3275s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[06/22 22:38:50   3275s] WARNING   IMPOPT-3115         19  Netlist is not uniquified, optimization ...
[06/22 22:38:50   3275s] WARNING   IMPOPT-3213         26  The netlist contains multi-instanciated ...
[06/22 22:38:50   3275s] WARNING   IMPOPT-7330         21  Net %s has fanout exceed delaycal_use_de...
[06/22 22:38:50   3275s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[06/22 22:38:50   3275s] WARNING   IMPOPT-7075          2  Timing data-to-data checks are present a...
[06/22 22:38:50   3275s] ERROR     IMPCCOPT-4255        1  Netlist must be uniquified before synthe...
[06/22 22:38:50   3275s] WARNING   IMPCCOPT-2423        1  Detected different ideal net constraints...
[06/22 22:38:50   3275s] WARNING   IMPCCOPT-2444        1  Detected %d nets with the ideal_net prop...
[06/22 22:38:50   3275s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[06/22 22:38:50   3275s] WARNING   IMPTR-2104           2  Layer %s: Pitch=%d is less than min widt...
[06/22 22:38:50   3275s] WARNING   IMPTR-2108           2  For layer M%d, the gaps of %d out of %d ...
[06/22 22:38:50   3275s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[06/22 22:38:50   3275s] WARNING   NRDB-407             1  pitch for %s %s is defined too small, re...
[06/22 22:38:50   3275s] WARNING   NRDR-157            25  In option '%s %s', %s is invalid and wil...
[06/22 22:38:50   3275s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[06/22 22:38:50   3275s] WARNING   NRIF-67             26  In option '%s %s', %s is an unknown type...
[06/22 22:38:50   3275s] WARNING   NRIF-68             26  Option '%s %s' did not specify a correct...
[06/22 22:38:50   3275s] WARNING   NRIF-79             25  Wrong option value for %s <%s>, reset to...
[06/22 22:38:50   3275s] WARNING   NRIF-90              1  Option setNanoRouteMode -route_bottom_ro...
[06/22 22:38:50   3275s] WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
[06/22 22:38:50   3275s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[06/22 22:38:50   3275s] WARNING   IMPUDM-33            4  Global variable "%s" is obsolete and wil...
[06/22 22:38:50   3275s] WARNING   PRL-39               1  Number of local CPUs specified (%d) > Ac...
[06/22 22:38:50   3275s] WARNING   IMPPSP-1501         80  Ignored degenerated net (#pins %u) : %s  
[06/22 22:38:50   3275s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[06/22 22:38:50   3275s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[06/22 22:38:50   3275s] WARNING   TCLCMD-1461         21  Skipped unsupported command: %s          
[06/22 22:38:50   3275s] *** Message Summary: 3460 warning(s), 126 error(s)
[06/22 22:38:50   3275s] 
[06/22 22:38:50   3275s] --- Ending "Innovus" (totcpu=0:54:38, real=0:55:13, mem=4262.9M) ---
