[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 2 pins.
[INFO ODB-0131]     Created 3 components and 12 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 6 connections.
[INFO ODB-0133]     Created 4 nets and 6 connections.
[INFO IFP-0001] Added 142 rows of 11052 site FreePDK45_38x28_10R_NP_162NW_34O.
Placement Analysis
---------------------------------
total displacement          0.6 u
average displacement        0.2 u
max displacement            0.6 u
original HPWL            2001.1 u
legalized HPWL           2000.5 u
delta HPWL                    0 %

Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
                   0.00    0.00 ^ input external delay
   1.26    0.00    0.00    0.00 ^ in1 (in)
           0.00    0.00    0.00 ^ u1/A (BUF_X1)
   1.17    0.01    0.02    0.02 ^ u1/Z (BUF_X1)
           0.01    0.00    0.02 ^ u2/A (BUF_X1)
 151.27    0.23    0.25    0.26 ^ u2/Z (BUF_X1)
           0.60    0.46    0.72 ^ u3/A (BUF_X1)
   0.24    0.02    0.02    0.74 ^ u3/Z (BUF_X1)
           0.02    0.00    0.74 ^ out1 (out)
                           0.74   data arrival time
-----------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
u2/Z manhtn 1998.2 steiner 1998.2 0.00
u3/Z manhtn 1.3 steiner 1.3 0.00
in1 manhtn 0.7 steiner 0.7 0.00
[INFO RSZ-0034] Found 2 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0037] Found 2 long wires.
[INFO RSZ-0038] Inserted 2 buffers in 1 nets.
[INFO RSZ-0039] Resized 1 instances.
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
                   0.00    0.00 v input external delay
   1.16    0.00    0.00    0.00 v in1 (in)
           0.00    0.00    0.00 v u1/A (BUF_X1)
  11.19    0.01    0.04    0.04 v u1/Z (BUF_X1)
           0.01    0.00    0.04 v u2/A (BUF_X16)
  54.83    0.01    0.03    0.07 v u2/Z (BUF_X16)
           0.06    0.05    0.12 v wire2/A (BUF_X8)
  50.19    0.01    0.05    0.17 v wire2/Z (BUF_X8)
           0.05    0.04    0.21 v wire1/A (BUF_X8)
  58.05    0.01    0.05    0.26 v wire1/Z (BUF_X8)
           0.07    0.06    0.32 v u3/A (BUF_X1)
   0.24    0.01    0.05    0.36 v u3/Z (BUF_X1)
           0.01    0.00    0.36 v out1 (out)
                           0.36   data arrival time
-----------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
wire1/Z manhtn 758.4 steiner 758.4 0.00
u2/Z manhtn 647.6 steiner 647.6 0.00
wire2/Z manhtn 586.6 steiner 586.6 0.00
