$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Fri May 31 15:04:43 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ALU_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 3 " ALU_Sel [2:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ ALU_Result [7] $end
$var wire 1 % ALU_Result [6] $end
$var wire 1 & ALU_Result [5] $end
$var wire 1 ' ALU_Result [4] $end
$var wire 1 ( ALU_Result [3] $end
$var wire 1 ) ALU_Result [2] $end
$var wire 1 * ALU_Result [1] $end
$var wire 1 + ALU_Result [0] $end
$var wire 1 , NZVC [3] $end
$var wire 1 - NZVC [2] $end
$var wire 1 . NZVC [1] $end
$var wire 1 / NZVC [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 ALU_Result[0]~output_o $end
$var wire 1 8 ALU_Result[1]~output_o $end
$var wire 1 9 ALU_Result[2]~output_o $end
$var wire 1 : ALU_Result[3]~output_o $end
$var wire 1 ; ALU_Result[4]~output_o $end
$var wire 1 < ALU_Result[5]~output_o $end
$var wire 1 = ALU_Result[6]~output_o $end
$var wire 1 > ALU_Result[7]~output_o $end
$var wire 1 ? NZVC[0]~output_o $end
$var wire 1 @ NZVC[1]~output_o $end
$var wire 1 A NZVC[2]~output_o $end
$var wire 1 B NZVC[3]~output_o $end
$var wire 1 C ALU_Sel[2]~input_o $end
$var wire 1 D B[0]~input_o $end
$var wire 1 E ALU_Sel[0]~input_o $end
$var wire 1 F ALU_Sel[1]~input_o $end
$var wire 1 G Add0|auto_generated|_~0_combout $end
$var wire 1 H A[0]~input_o $end
$var wire 1 I Equal0~0_combout $end
$var wire 1 J Add0|auto_generated|result_int[0]~1_cout $end
$var wire 1 K Add0|auto_generated|result_int[1]~2_combout $end
$var wire 1 L Equal0~1_combout $end
$var wire 1 M Equal0~1clkctrl_outclk $end
$var wire 1 N A[1]~input_o $end
$var wire 1 O B[1]~input_o $end
$var wire 1 P Add0|auto_generated|_~1_combout $end
$var wire 1 Q Add0|auto_generated|result_int[1]~3 $end
$var wire 1 R Add0|auto_generated|result_int[2]~4_combout $end
$var wire 1 S B[2]~input_o $end
$var wire 1 T Add0|auto_generated|_~2_combout $end
$var wire 1 U A[2]~input_o $end
$var wire 1 V Add0|auto_generated|result_int[2]~5 $end
$var wire 1 W Add0|auto_generated|result_int[3]~6_combout $end
$var wire 1 X A[3]~input_o $end
$var wire 1 Y B[3]~input_o $end
$var wire 1 Z Add0|auto_generated|_~3_combout $end
$var wire 1 [ Add0|auto_generated|result_int[3]~7 $end
$var wire 1 \ Add0|auto_generated|result_int[4]~8_combout $end
$var wire 1 ] B[4]~input_o $end
$var wire 1 ^ Add0|auto_generated|_~4_combout $end
$var wire 1 _ A[4]~input_o $end
$var wire 1 ` Add0|auto_generated|result_int[4]~9 $end
$var wire 1 a Add0|auto_generated|result_int[5]~10_combout $end
$var wire 1 b A[5]~input_o $end
$var wire 1 c B[5]~input_o $end
$var wire 1 d Add0|auto_generated|_~5_combout $end
$var wire 1 e Add0|auto_generated|result_int[5]~11 $end
$var wire 1 f Add0|auto_generated|result_int[6]~12_combout $end
$var wire 1 g A[6]~input_o $end
$var wire 1 h B[6]~input_o $end
$var wire 1 i Add0|auto_generated|_~6_combout $end
$var wire 1 j Add0|auto_generated|result_int[6]~13 $end
$var wire 1 k Add0|auto_generated|result_int[7]~14_combout $end
$var wire 1 l A[7]~input_o $end
$var wire 1 m B[7]~input_o $end
$var wire 1 n Add0|auto_generated|_~7_combout $end
$var wire 1 o Add0|auto_generated|result_int[7]~15 $end
$var wire 1 p Add0|auto_generated|result_int[8]~16_combout $end
$var wire 1 q Add0|auto_generated|result_int[8]~17 $end
$var wire 1 r Add0|auto_generated|result_int[9]~18_combout $end
$var wire 1 s NZVC[0]$latch~combout $end
$var wire 1 t Add1~1 $end
$var wire 1 u Add1~3 $end
$var wire 1 v Add1~5 $end
$var wire 1 w Add1~7 $end
$var wire 1 x Add1~9 $end
$var wire 1 y Add1~11 $end
$var wire 1 z Add1~13 $end
$var wire 1 { Add1~14_combout $end
$var wire 1 | Add0~1 $end
$var wire 1 } Add0~3 $end
$var wire 1 ~ Add0~5 $end
$var wire 1 !! Add0~7 $end
$var wire 1 "! Add0~9 $end
$var wire 1 #! Add0~11 $end
$var wire 1 $! Add0~13 $end
$var wire 1 %! Add0~14_combout $end
$var wire 1 &! NZVC[1]~0_combout $end
$var wire 1 '! NZVC[1]~1_combout $end
$var wire 1 (! NZVC[1]$latch~combout $end
$var wire 1 )! Add1~0_combout $end
$var wire 1 *! Add1~2_combout $end
$var wire 1 +! NZVC[2]~5_combout $end
$var wire 1 ,! Add1~12_combout $end
$var wire 1 -! Add1~8_combout $end
$var wire 1 .! Add1~6_combout $end
$var wire 1 /! Add1~10_combout $end
$var wire 1 0! Add1~4_combout $end
$var wire 1 1! NZVC[2]~6_combout $end
$var wire 1 2! Add0~12_combout $end
$var wire 1 3! Add0~10_combout $end
$var wire 1 4! Add0~6_combout $end
$var wire 1 5! Add0~4_combout $end
$var wire 1 6! Add0~8_combout $end
$var wire 1 7! NZVC[2]~3_combout $end
$var wire 1 8! Add0~0_combout $end
$var wire 1 9! Add0~2_combout $end
$var wire 1 :! NZVC[2]~2_combout $end
$var wire 1 ;! NZVC[2]~4_combout $end
$var wire 1 <! NZVC[2]~7_combout $end
$var wire 1 =! NZVC[2]$latch~combout $end
$var wire 1 >! result [7] $end
$var wire 1 ?! result [6] $end
$var wire 1 @! result [5] $end
$var wire 1 A! result [4] $end
$var wire 1 B! result [3] $end
$var wire 1 C! result [2] $end
$var wire 1 D! result [1] $end
$var wire 1 E! result [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110010 !
b0 "
b1111000 #
0+
1*
0)
1(
0'
1&
0%
1$
0/
1.
0-
1,
x0
01
12
x3
14
15
16
07
18
09
1:
0;
1<
0=
1>
0?
1@
0A
1B
0C
0D
0E
0F
1G
0H
1I
0J
0K
1L
1M
1N
0O
1P
1Q
1R
0S
1T
0U
0V
0W
0X
1Y
0Z
1[
1\
1]
0^
1_
0`
0a
1b
1c
0d
0e
1f
0g
1h
0i
1j
0k
0l
0m
1n
0o
1p
0q
0r
0s
1t
0u
1v
1w
0x
1y
0z
1{
0|
1}
0~
1!!
1"!
0#!
1$!
1%!
1&!
1'!
1(!
0)!
1*!
0+!
0,!
1-!
1.!
1/!
00!
01!
02!
13!
14!
05!
06!
07!
08!
19!
0:!
0;!
0<!
0=!
0E!
1D!
0C!
1B!
0A!
1@!
0?!
1>!
$end
#1000000
