This project involved creating and using both half and full adders to constuct an 8-bit ripple-carry adder
![RCA_tb](https://github.com/CLoweUNCC/VHDL/assets/99049949/6b2e4be2-de45-4521-883c-45396a95bfc8)
