# 5-stage-MIPS-CPU-Simulator
this code simulates a 5-stage pipelined MIPS processor
