// Seed: 2544580803
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout uwire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd19,
    parameter id_6 = 32'd61
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  module_0 modCall_1 (
      id_13,
      id_7,
      id_7,
      id_9
  );
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wor id_8;
  inout wire id_7;
  inout wire _id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [id_6 : id_1] id_14;
  ;
  assign id_8 = 1;
endmodule
