INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_232ff08b73742c1b'...
Applying external generics to 'addsb_11_0_232ff08b73742c1b'...
Delivering associated files for 'addsb_11_0_232ff08b73742c1b'...
Generating implementation netlist for 'addsb_11_0_232ff08b73742c1b'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_232ff08b73742c1b'...
Running synthesis for 'addsb_11_0_232ff08b73742c1b'
Running ngcbuild...
Writing VEO instantiation template for 'addsb_11_0_232ff08b73742c1b'...
Writing Verilog structural simulation model for 'addsb_11_0_232ff08b73742c1b'...
Delivered 3 files into directory
C:/Users/Administrator.PC-20170803XBGV.000/AppData/Local/Temp/sysgentmp-Administ
rator/cg_wk/ce29d3b589ac52b24/tmp/_cg/addsb_11_0_232ff08b73742c1b
Delivered 1 file into directory
C:/Users/Administrator.PC-20170803XBGV.000/AppData/Local/Temp/sysgentmp-Administ
rator/cg_wk/ce29d3b589ac52b24/tmp/_cg/addsb_11_0_232ff08b73742c1b
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_232ff08b73742c1b'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'addsb_11_0_775dc3edc6782f4e'...
Applying external generics to 'addsb_11_0_775dc3edc6782f4e'...
Delivering associated files for 'addsb_11_0_775dc3edc6782f4e'...
Generating implementation netlist for 'addsb_11_0_775dc3edc6782f4e'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_775dc3edc6782f4e'...
Running synthesis for 'addsb_11_0_775dc3edc6782f4e'
Running ngcbuild...
Writing VEO instantiation template for 'addsb_11_0_775dc3edc6782f4e'...
Writing Verilog structural simulation model for 'addsb_11_0_775dc3edc6782f4e'...
Delivered 3 files into directory
C:/Users/Administrator.PC-20170803XBGV.000/AppData/Local/Temp/sysgentmp-Administ
rator/cg_wk/ce29d3b589ac52b24/tmp/_cg/addsb_11_0_775dc3edc6782f4e
Delivered 1 file into directory
C:/Users/Administrator.PC-20170803XBGV.000/AppData/Local/Temp/sysgentmp-Administ
rator/cg_wk/ce29d3b589ac52b24/tmp/_cg/addsb_11_0_775dc3edc6782f4e
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'addsb_11_0_775dc3edc6782f4e'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'bmg_72_121f2feae115cb60'...
Applying external generics to 'bmg_72_121f2feae115cb60'...
Delivering associated files for 'bmg_72_121f2feae115cb60'...
Delivering EJava files for 'bmg_72_121f2feae115cb60'...
Generating implementation netlist for 'bmg_72_121f2feae115cb60'...
INFO:sim - Pre-processing HDL files for 'bmg_72_121f2feae115cb60'...
Running synthesis for 'bmg_72_121f2feae115cb60'
Running ngcbuild...
Writing VEO instantiation template for 'bmg_72_121f2feae115cb60'...
Writing Verilog behavioral simulation model for 'bmg_72_121f2feae115cb60'...
WARNING:sim - No files were found for the view xilinx_documentation
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'bmg_72_121f2feae115cb60'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
