# Hi there, I'm Nguyen Dinh Tuan! ðŸ‘‹

### ðŸ‘¨â€ðŸ’» Electronics Engineering Student | RTL Design | VLSI Enthusiast

I am a final-year student majoring in **Electronics and Communications Engineering Technology** at **HCMC University of Technology and Education (HCMUTE)**. I have a strong passion for **RTL Design**, **FPGA**, and **VLSI** integrated circuit design. My goal is to become a professional RTL Design and Verification Engineer.

- ðŸ”­ **Iâ€™m currently working on:** RTL Design & Verification methodologies.
- ðŸŒ± **Iâ€™m currently learning:** SystemVerilog, UVM, and Advanced FPGA prototyping.
- ðŸŽ“ **Education:** HCMC University of Technology and Education (HCMUTE).
- ðŸ“« **How to reach me:** [tuandinhnguyen2004@gmail.com](mailto:tuandinhnguyen2004@gmail.com)

---

## ðŸ› ï¸ Tech Stack & Skills

### Languages
![Verilog](https://img.shields.io/badge/-Verilog-blue?style=flat-square&logo=verilog)
![C](https://img.shields.io/badge/-C-00599C?style=flat-square&logo=c&logoColor=white)
![MATLAB](https://img.shields.io/badge/-MATLAB-orange?style=flat-square&logo=mathworks)

### Tools & Frameworks
![Vivado](https://img.shields.io/badge/-Vivado-red?style=flat-square)
![Cadence](https://img.shields.io/badge/-Cadence%20Virtuoso-black?style=flat-square)
![ModelSim](https://img.shields.io/badge/-ModelSim-green?style=flat-square)
![Proteus](https://img.shields.io/badge/-Proteus-blueviolet?style=flat-square)
![Linux](https://img.shields.io/badge/-Embedded%20Linux-FCC624?style=flat-square&logo=linux&logoColor=black)

---

## ðŸš€ Featured Projects

### 1. 4-Bit ALU Design with Integrated MAC Unit (Senior Design Project)
> *Optimizing arithmetic performance by integrating a Multiply-Accumulate unit into the ALU architecture.*

- **Description:** Designed and implemented a 4-bit Arithmetic Logic Unit (ALU) integrated with a Multiply-Accumulate (MAC) unit, targeting enhanced processing capability in a single cycle.
- **Technology:** 90nm CMOS Technology (Cadence Virtuoso).
- **Key Implementation:**
  - Utilized Cadence Virtuoso for schematic capture and layout, ensuring optimal density and connectivity.
  - Conducted comparative analysis between the basic ALU and the integrated ALU-MAC unit regarding power consumption, latency, and area efficiency.
- **Outcome:** Demonstrated significant performance gains in DSP/filtering operations compared to standard architectures.

### 2. IIR Filter for ECG Signal Denoising (FPGA Implementation)
> *Hardware implementation of digital filters for biomedical signal processing.*

- **Description:** Developed a cascaded IIR filter system (Notch, LPF, HPF) to effectively remove 50Hz power line interference and muscle artifacts from ECG signals.
- **Workflow:**
  - Designed Elliptic and Notch filters in MATLAB and converted models to fixed-point representation.
  - Generated Verilog HDL code using **Simulink HDL Coder** ensuring efficient resource utilization.
  - **Verification:** Conducted functional verification in **Vivado** and validated real-time results on FPGA using the **Integrated Logic Analyzer (ILA)**.
- **Outcome:** Achieved high-fidelity denoising with low Mean Squared Error (MSE) and positive Signal-to-Noise Ratio (SNR).

### 3. High-Performance 4-bit Multiplier (Domino Logic)
> *High-speed multiplier design using Urdhva Tiryagbhyam algorithm.*

- **Description:** Designed a 4-bit multiplier utilizing the Urdhva Tiryagbhyam (UT) algorithm combined with Domino Logic to minimize critical path delays.
- **Tools:** Cadence Virtuoso (Transistor-level simulation).
- **Key Implementation:**
  - Developed and simulated the transistor-level circuit entirely in Cadence Virtuoso with 90nm CMOS technology.
  - Observed dynamic switching behavior and optimized for high-frequency operation.

---

## ðŸ“Š GitHub Stats

![Tuan's GitHub stats](https://github-readme-stats.vercel.app/api?username=NguyenDinhTuan-dev&show_icons=true&theme=radical)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=NguyenDinhTuan-dev&layout=compact&theme=radical)

---

<p align="center">
  <i>Let's connect and build the future of hardware!</i>
</p>
