// Seed: 2759340912
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri1 id_8,
    input wire id_9,
    output wor id_10,
    input tri0 id_11,
    input tri id_12,
    input tri id_13,
    input supply0 id_14,
    input uwire id_15,
    output tri id_16,
    output uwire id_17
);
  wire id_19;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output wire id_3,
    input wire id_4,
    input tri id_5
);
  module_0(
      id_2,
      id_2,
      id_2,
      id_5,
      id_0,
      id_3,
      id_4,
      id_3,
      id_5,
      id_5,
      id_3,
      id_0,
      id_0,
      id_0,
      id_4,
      id_4,
      id_1,
      id_3
  );
endmodule
