# CA project1
- deadline: 12/12, 24:00  (10 days left)
- next meeting: next Tue after class

## Plan:
2. connect wires: 4 days  # tue ddl
   - stage1: PC, Add_pc, Instruction_Memory, IF/ID, flush, mux
   - stage2: Control, Adder, Registers, Sign_Extend, hazardDetetion, eq, ID/EX
   - stage3: ALU, ALU_Control, forwording, EX/MEM, mux
   - stage4: data memory, MEM/WB
   - stage5: mux

3. test and debug: 3 days  
4. write report: 3 days

## Attention:
- Mind the consistency of names of variables
