Information: linking reference library : /home/qst/hu40nmlib/1.02a/milkyway/hu40npksdst_m07f1f0f0_RDL. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {../../../../hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p99vn40c.db, ../../../../hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p99v0c.db, ../../../../hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p99v125c.db, ../../../../hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p9vn40c.db, ../../../../hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p9v0c.db, ../../../../hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p9v125c.db}. (MWDC-290)

  Linking design 'aestop'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (30 designs)              floorplan.CEL, etc
  hu40npksdst_ss0p99vn40c (library)
                              /home/qst/hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p99vn40c.db
  hu40npksdst_ss0p99v0c (library)
                              /home/qst/hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p99v0c.db
  hu40npksdst_ss0p99v125c (library)
                              /home/qst/hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p99v125c.db
  hu40npksdst_ss0p9vn40c (library)
                              /home/qst/hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p9vn40c.db
  hu40npksdst_ss0p9v0c (library)
                              /home/qst/hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p9v0c.db
  hu40npksdst_ss0p9v125c (library)
                              /home/qst/hu40nmlib/1.02a/liberty/logic_synth/hu40npksdst_ss0p9v125c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (20000 20000) (231960 231680) is different from CEL Core Area (20000 20000) (231960 232000).
Floorplan loading succeeded.
# GUI Debug: Building dc for netlist invalid. -- Time: 1sec 805ms
 
****************************************
Report : design
        -physical
Design : aestop
Version: L-2016.03-SP1
Date   : Sat May 15 07:31:17 2021
****************************************

****************************** P&R Summary ********************************
Date : Sat May 15 07:31:17 2021
Machine Host Name: cad09
Working Directory: /home/qst/workspace2105/aes/icc0512/run
Library Name:      aestop_LIB
Cell Name:         floorplan.CEL;1
Design Statistics:
    Number of Module Cells:        22843
    Number of Pins:                139315
    Number of IO Pins:             22
    Number of Nets:                21671
    Average Pins Per Net (Signal): 3.36763

Chip Utilization:
    Total Std Cell Area:           37074.34
    Core Size:     width 211.96, height 212.00; area 44867.69
    Chip Size:     width 251.96, height 252.00; area 63493.92
    Std cells utilization:         82.63% 
    Cell/Core Ratio:               82.63%
    Cell/Chip Ratio:               58.39%
    Number of Cell Rows:            168

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	SEN_FILL1	STD	2814
	SEN_ND2_1	STD	2067
	SEN_FILL2	STD	1935
	SEN_INV_S_1	STD	1490
	SEN_FILL3	STD	1471
	SEN_INV_1	STD	1390
	SEN_ND4_1	STD	1065
	SEN_TAPDS1T5	STD	935
	SEN_FILL4	STD	752
	SEN_FILL6	STD	701
	SEN_NR2_G_1	STD	635
	SEN_FILL5	STD	598
	SEN_FILL8	STD	571
	SEN_DCAP4	STD	549
	SEN_NR2_S_1	STD	488
	SEN_ND2_2	STD	440
	SEN_INV_2	STD	396
	SEN_ND2_0P5	STD	394
	SEN_NR4_1	STD	388
	SEN_AN2_1	STD	384
	SEN_ND3_T_0P65	STD	343
	SEN_OR2_1	STD	323
	SEN_ND3_1	STD	287
	SEN_AOI22_1	STD	269
	SEN_NR2_1	STD	260
	SEN_OR4B_1	STD	237
	SEN_NR2_G_2	STD	228
	SEN_NR2_T_1	STD	226
	SEN_DCAP8	STD	220
	SEN_OAI211_1	STD	201
	SEN_OR3_1	STD	197
	SEN_INV_S_0P5	STD	192
	SEN_FDPRBQ_V2_1P5	STD	183
	SEN_MUX2_G_1	STD	172
	SEN_CAPR8	STD	168
	SEN_CAPL8	STD	168
	SEN_NR4_2	STD	163
	SEN_NR3_1	STD	161
	SEN_FILL16	STD	157
	SEN_ND2_G_3	STD	156
	SEN_FDPSBQ_1	STD	155
	SEN_FILL12	STD	132
	SEN_OAI211_2	STD	128
	SEN_AOI22_S_1	STD	128
	SEN_AN4B_1	STD	122
	SEN_ND4B_1	STD	118
	SEN_ND2_G_1	STD	115
	SEN_ND2_G_2	STD	111
	SEN_AN3_1	STD	108
	SEN_EO2_S_0P5	STD	108
	SEN_NR3_G_2	STD	107
	SEN_NR2_G_3	STD	104
	SEN_ND4_S_1P5	STD	103
	SEN_EO2_S_6	STD	100
	SEN_INV_S_0P65	STD	97
	SEN_NR2_S_2	STD	92
	SEN_ND4_S_1	STD	89
	SEN_NR4_3	STD	88
	SEN_ND2_T_8	STD	85
	SEN_NR3_T_0P65	STD	84
	SEN_ND4_S_0P5	STD	84
	SEN_ND2B_S_1	STD	81
	SEN_INV_8	STD	80
	SEN_FDPRBQ_4	STD	76
	SEN_ND2_S_0P5	STD	76
	SEN_ND2_T_3	STD	69
	SEN_EO2_2	STD	69
	SEN_ND2_T_6	STD	67
	SEN_DCAP16	STD	63
	SEN_NR2_T_3	STD	62
	SEN_AOI211_1	STD	62
	SEN_AN4_1	STD	62
	SEN_NR2_G_4	STD	62
	SEN_MUXI2_S_0P5	STD	61
	SEN_NR3_T_2	STD	59
	SEN_EO3_DG_4	STD	58
	SEN_OAI21_S_1	STD	57
	SEN_INV_S_2	STD	56
	SEN_ND2_T_10	STD	55
	SEN_ND2_T_1	STD	54
	SEN_AOI31_1	STD	54
	SEN_AOI21_S_1	STD	52
	SEN_FDPSBQ_4	STD	52
	SEN_ND2_G_4	STD	52
	SEN_ND2_G_6	STD	52
	SEN_INV_3	STD	51
	SEN_ND2_S_4	STD	51
	SEN_AN2_6	STD	50
	SEN_INV_6	STD	49
	SEN_INV_S_12	STD	49
	SEN_INV_4	STD	48
	SEN_EO2_S_8	STD	48
	SEN_NR2_T_2	STD	47
	SEN_OA21_2	STD	47
	SEN_AN4B_2	STD	47
	SEN_OAI211_8	STD	47
	SEN_INV_S_16	STD	47
	SEN_ND2_S_1	STD	46
	SEN_EN2_2	STD	42
	SEN_EN2_S_6	STD	42
	SEN_ND2_T_5	STD	42
	SEN_OA21_V2_1	STD	42
	SEN_OAI21_1	STD	41
	SEN_EN4_DG_4	STD	41
	SEN_ND3_2	STD	41
	SEN_INV_20	STD	41
	SEN_OA21_V2_2	STD	40
	SEN_AOI22_0P5	STD	40
	SEN_ND3_T_2	STD	39
	SEN_ND2_T_4	STD	39
	SEN_OAI31_G_1	STD	38
	SEN_EO2_S_1	STD	38
	SEN_ND2_T_12	STD	36
	SEN_MUX2_S_0P5	STD	36
	SEN_OAI211_0P5	STD	35
	SEN_FILL32	STD	35
	SEN_AO31_1	STD	34
	SEN_NR4B_4	STD	34
	SEN_EN2_S_8	STD	34
	SEN_NR3_G_1	STD	33
	SEN_EO2_G_2	STD	33
	SEN_NR2_T_10	STD	33
	SEN_ND3_T_4	STD	32
	SEN_ND3_T_1P5	STD	32
	SEN_INV_S_6	STD	32
	SEN_ND4_S_3	STD	31
	SEN_OAI31_0P75	STD	31
	SEN_NR3_2	STD	31
	SEN_INV_S_24	STD	31
	SEN_ND2_T_16	STD	31
	SEN_OAI31_3	STD	30
	SEN_ND2_3	STD	30
	SEN_FDPSBQ_2	STD	30
	SEN_MUXI2_DGY2_16	STD	30
	SEN_OAI211_3	STD	29
	SEN_AOI31_G_1	STD	29
	SEN_ND3_S_1	STD	29
	SEN_ND4B_2	STD	28
	SEN_OAOI211_0P5	STD	28
	SEN_INV_S_8	STD	28
	SEN_EO2_G_4	STD	28
	SEN_AOI21_G_1	STD	28
	SEN_OR3B_1	STD	27
	SEN_NR4B_2	STD	27
	SEN_ND4_2	STD	27
	SEN_NR4B_1	STD	27
	SEN_AO21B_1	STD	27
	SEN_EN2_S_0P5	STD	27
	SEN_NR2_S_3	STD	27
	SEN_NR2_T_8	STD	27
	SEN_AOAI211_0P75	STD	26
	SEN_OAOI211_2	STD	26
	SEN_EO2_S_5	STD	26
	SEN_INV_16	STD	26
	SEN_NR2_S_5	STD	25
	SEN_BUF_S_1	STD	25
	SEN_AOI22_T_1	STD	24
	SEN_ND2_S_3	STD	24
	SEN_AOI21_1	STD	24
	SEN_EO2_1	STD	24
	SEN_EO2_G_8	STD	24
	SEN_NR2_T_5	STD	24
	SEN_INV_24	STD	24
	SEN_ND2_T_2	STD	23
	SEN_AN2_DG_3	STD	23
	SEN_EO2_4	STD	23
	SEN_EN2_0P5	STD	23
	SEN_FDPRBQ_V2_3	STD	23
	SEN_ND2_S_5	STD	23
	SEN_OAOI211_3	STD	22
	SEN_EO2_G_1	STD	22
	SEN_OAI21_G_1	STD	22
	SEN_AN2_DG_4	STD	21
	SEN_OR4B_2	STD	21
	SEN_AO21_1	STD	21
	SEN_EO2_S_3	STD	21
	SEN_ND3_S_4	STD	21
	SEN_AN2_S_8	STD	21
	SEN_NR2_T_6	STD	21
	SEN_AN2_8	STD	21
	SEN_OAOI211_V2_1	STD	20
	SEN_NR2_T_4	STD	20
	SEN_ND2_S_20	STD	20
	SEN_ND2_G_8	STD	20
	SEN_INV_32	STD	20
	SEN_INV_10	STD	20
	SEN_OA21_4	STD	20
	SEN_EN2_G_4	STD	19
	SEN_OR3_2	STD	19
	SEN_INV_5	STD	19
	SEN_OR3_0P65	STD	18
	SEN_BUF_S_3	STD	18
	SEN_EN2_G_6	STD	18
	SEN_AO211_1	STD	18
	SEN_NR2_2	STD	18
	SEN_NR2_S_4	STD	18
	SEN_OAOI211_1	STD	18
	SEN_DCAP32	STD	18
	SEN_ND2B_V1_2	STD	17
	SEN_OR4B_3	STD	17
	SEN_AN6_1	STD	17
	SEN_AN2_2	STD	17
	SEN_AO22_DG_1	STD	17
	SEN_EO3_4	STD	17
	SEN_EN4_DGY2_8	STD	17
	SEN_INV_12	STD	17
	SEN_ND2_S_2	STD	17
	SEN_NR2_0P5	STD	17
	SEN_NR2_T_1P5	STD	16
	SEN_AOI31_0P5	STD	16
	SEN_OA21_V2_4	STD	16
	SEN_BUF_2	STD	16
	SEN_MUX2AN2_DG_1	STD	16
	SEN_INV_0P8	STD	16
	SEN_ND2_4	STD	15
	SEN_BUF_S_2	STD	15
	SEN_NR2_G_5	STD	15
	SEN_EN2_G_12	STD	15
	SEN_OAI31_G_2	STD	15
	SEN_ND3_S_0P5	STD	14
	SEN_AN4B_4	STD	14
	SEN_EN2_S_1	STD	14
	SEN_NR2_3	STD	14
	SEN_ND2_G_16	STD	14
	SEN_NR2_T_12	STD	14
	SEN_EO2_3	STD	13
	SEN_AOAI211_G_1	STD	13
	SEN_NR2_S_12	STD	13
	SEN_NR2B_1	STD	13
	SEN_OAI31_2	STD	12
	SEN_AOAI211_1	STD	12
	SEN_NR3_T_3	STD	12
	SEN_AN2_S_0P5	STD	12
	SEN_EO3_1	STD	12
	SEN_EO3_6	STD	12
	SEN_EN2_G_1	STD	12
	SEN_ND2_G_10	STD	12
	SEN_INV_S_0P8	STD	12
	SEN_NR4_6	STD	11
	SEN_AN3B_1	STD	11
	SEN_ND2_0P8	STD	11
	SEN_INV_S_32	STD	11
	SEN_INV_S_4	STD	11
	SEN_ND3_4	STD	11
	SEN_AOI31_2	STD	10
	SEN_NR2B_2	STD	10
	SEN_ND4B_4	STD	10
	SEN_NR3_T_6	STD	10
	SEN_EN2_5	STD	10
	SEN_EN2_G_2	STD	10
	SEN_OAI22_1	STD	10
	SEN_ND2_G_12	STD	10
	SEN_BUF_D_12	STD	10
	SEN_NR2_G_8	STD	10
	SEN_AO21_2	STD	10
	SEN_AN2_12	STD	10
	SEN_NR2_G_6	STD	10
	SEN_AOI211_3	STD	9
	SEN_AOI22_T_2	STD	9
	SEN_AN3B_2	STD	9
	SEN_ND3B_DG_1	STD	9
	SEN_EN4_DG_2	STD	9
	SEN_EO3_3	STD	9
	SEN_EO4_DG_2	STD	9
	SEN_INV_1P5	STD	9
	SEN_AN3_6	STD	9
	SEN_ND4_S_2	STD	9
	SEN_ND2B_S_2	STD	9
	SEN_EN4_DG_3	STD	9
	SEN_NR2_G_10	STD	9
	SEN_ND4_S_4	STD	9
	SEN_ND3_T_3	STD	8
	SEN_AOI22_T_1P5	STD	8
	SEN_OR3B_2	STD	8
	SEN_NR3_T_0P8	STD	8
	SEN_ND4_S_6	STD	8
	SEN_NR4_4	STD	8
	SEN_NR3B_DG_1	STD	8
	SEN_OR3_3	STD	8
	SEN_ND2_5	STD	8
	SEN_EN2_4	STD	8
	SEN_OAI22_S_0P5	STD	8
	SEN_ND2_T_2P5	STD	8
	SEN_NR2_S_10	STD	8
	SEN_OR2_DG_1	STD	8
	SEN_NR2_S_16	STD	8
	SEN_EO4_DG_3	STD	8
	SEN_BUF_S_8	STD	8
	SEN_BUF_D_5	STD	8
	SEN_EO2_G_10	STD	8
	SEN_ND3_T_0P5	STD	8
	SEN_NR3_0P5	STD	8
	SEN_OAI211_4	STD	7
	SEN_NR2B_V1_2	STD	7
	SEN_INV_S_3	STD	7
	SEN_BUF_8	STD	7
	SEN_NR4_0P5	STD	7
	SEN_OAI22_S_1	STD	7
	SEN_BUF_16	STD	7
	SEN_EO4_DG_4	STD	7
	SEN_MUXI2_DG_8	STD	7
	SEN_ND2B_V1DG_4	STD	7
	SEN_ND2_1P5	STD	7
	SEN_ND4_4	STD	7
	SEN_BUF_D_4	STD	7
	SEN_OAI31_1	STD	7
	SEN_OR2_6	STD	7
	SEN_NR3_4	STD	7
	SEN_NR3_T_10	STD	7
	SEN_AN2_4	STD	6
	SEN_OR2_2	STD	6
	SEN_AOI21_2	STD	6
	SEN_AN2_S_3	STD	6
	SEN_NR2B_V1_1	STD	6
	SEN_OAOI211_4	STD	6
	SEN_AOI211_0P5	STD	6
	SEN_NR3_T_4	STD	6
	SEN_OR4_1	STD	6
	SEN_EO2_8	STD	6
	SEN_MUXI2_DG_10	STD	6
	SEN_MUXI2_S_8	STD	6
	SEN_EN2_1	STD	6
	SEN_OAI21B_2	STD	6
	SEN_EN2_8	STD	6
	SEN_AOI22_T_4	STD	6
	SEN_MUX2_1	STD	6
	SEN_AOI211_G_2	STD	6
	SEN_ND3_3	STD	6
	SEN_NR2_0P8	STD	6
	SEN_OAI21B_1	STD	6
	SEN_OAI21_S_4	STD	6
	SEN_EO3_DG_2	STD	6
	SEN_ND3B_V1DG_1	STD	6
	SEN_EO2_DG_1	STD	6
	SEN_ND3_T_8	STD	6
	SEN_NR2_G_0P8	STD	6
	SEN_AN2_DG_1	STD	6
	SEN_NR2_G_12	STD	6
	SEN_AOI211_G_1	STD	6
	SEN_AN2_3	STD	5
	SEN_NR2_T_2P5	STD	5
	SEN_ND3_T_1	STD	5
	SEN_AN6_2	STD	5
	SEN_AOAI211_3	STD	5
	SEN_OAI21_S_3	STD	5
	SEN_AOI22_3	STD	5
	SEN_ND3_T_2P5	STD	5
	SEN_OR2_0P65	STD	5
	SEN_AN3_0P5	STD	5
	SEN_MUXI2_DG_5	STD	5
	SEN_EO4_DGY2_8	STD	5
	SEN_EN2_DG_2	STD	5
	SEN_MUX2_G_2	STD	5
	SEN_MUXI2_DG_1	STD	5
	SEN_EN2_S_3	STD	5
	SEN_EN2_6	STD	5
	SEN_NR2_T_16	STD	5
	SEN_AN3_4	STD	5
	SEN_AN3_S_2	STD	5
	SEN_ND2_S_24	STD	5
	SEN_NR2_S_0P5	STD	5
	SEN_ND2_T_0P5	STD	5
	SEN_MUXI2_DG_12	STD	5
	SEN_AN4B_0P5	STD	5
	SEN_OR2_4	STD	5
	SEN_NR2_T_0P5	STD	5
	SEN_ND3_S_2	STD	5
	SEN_OA21_1	STD	5
	SEN_NR3_T_1P5	STD	4
	SEN_OAI21_3	STD	4
	SEN_BUF_4	STD	4
	SEN_ND2B_4	STD	4
	SEN_AN2_S_1P5	STD	4
	SEN_AOAI211_2	STD	4
	SEN_AOAI211_6	STD	4
	SEN_EO3_0P5	STD	4
	SEN_EO2_0P5	STD	4
	SEN_OAOI211_G_6	STD	4
	SEN_AN2_S_2	STD	4
	SEN_ND2_S_0P65	STD	4
	SEN_ND2_S_0P8	STD	4
	SEN_AOI31_G_2	STD	4
	SEN_ND2_G_24	STD	4
	SEN_BUF_24	STD	4
	SEN_BUF_20	STD	4
	SEN_NR2_S_8	STD	4
	SEN_INV_S_10	STD	4
	SEN_BUF_D_8	STD	4
	SEN_AOI21_T_12	STD	4
	SEN_OR2_10	STD	4
	SEN_ND4_S_8	STD	4
	SEN_NR2_G_0P65	STD	4
	SEN_ND2_G_0P65	STD	4
	SEN_OAOI211_G_2	STD	4
	SEN_ND3_T_10	STD	4
	SEN_NR3_G_4	STD	4
	SEN_ND2_0P65	STD	4
	SEN_AOI21_G_0P75	STD	4
	SEN_ND2B_V1_3	STD	3
	SEN_ND3_T_6	STD	3
	SEN_OAI21_2	STD	3
	SEN_OAI21_S_6	STD	3
	SEN_AOI211_2	STD	3
	SEN_OA31_1	STD	3
	SEN_AN3B_0P5	STD	3
	SEN_AO211_4	STD	3
	SEN_NR3_T_1	STD	3
	SEN_AOI31_3	STD	3
	SEN_ND3B_0P5	STD	3
	SEN_AOAI211_4	STD	3
	SEN_AOI21B_1	STD	3
	SEN_MUXI2_DG_3	STD	3
	SEN_EO3_DGY2_10	STD	3
	SEN_EO3_DG_1	STD	3
	SEN_OAI22_2	STD	3
	SEN_AO22_1	STD	3
	SEN_ND2_6	STD	3
	SEN_ND2_T_1P5	STD	3
	SEN_NR3_T_8	STD	3
	SEN_OR2_DG_3	STD	3
	SEN_ND2B_3	STD	3
	SEN_EO2_S_2	STD	3
	SEN_ND2_20	STD	3
	SEN_AN3_8	STD	3
	SEN_AOI211_6	STD	3
	SEN_BUF_D_3	STD	3
	SEN_EO3_DG_8	STD	3
	SEN_ND4_16	STD	3
	SEN_ND2B_2	STD	3
	SEN_ND2_12	STD	3
	SEN_EN2_G_8	STD	3
	SEN_ND2B_V1_1	STD	3
	SEN_ND3_S_6	STD	3
	SEN_INV_0P65	STD	3
	SEN_NR2B_V1DG_4	STD	3
	SEN_EO2_GY2_16	STD	3
	SEN_AOI211_G_0P75	STD	3
	SEN_NR3_0P8	STD	3
	SEN_AOAI211_G_3	STD	3
	SEN_NR2B_V1DG_3	STD	3
	SEN_ND3_S_8	STD	3
	SEN_AN2_DG_2	STD	3
	SEN_AOI21_G_0P5	STD	3
	SEN_AOI21_T_1P5	STD	2
	SEN_BUF_1	STD	2
	SEN_OAI22_T_1	STD	2
	SEN_NR2B_V1_3	STD	2
	SEN_AN3_2	STD	2
	SEN_AN2_1P5	STD	2
	SEN_AOI21_T_1	STD	2
	SEN_INV_S_1P25	STD	2
	SEN_AOI22_2	STD	2
	SEN_AOI21_T_2	STD	2
	SEN_OA21B_4	STD	2
	SEN_ND3B_4	STD	2
	SEN_OAI21B_4	STD	2
	SEN_AO21B_4	STD	2
	SEN_EO3_2	STD	2
	SEN_ND2B_V1DG_2	STD	2
	SEN_OR3B_0P5	STD	2
	SEN_AN4_4	STD	2
	SEN_AOI22_0P75	STD	2
	SEN_OAI21_S_0P5	STD	2
	SEN_AO21_4	STD	2
	SEN_INV_1P25	STD	2
	SEN_AN2_24	STD	2
	SEN_AOI21B_3	STD	2
	SEN_OR2_16	STD	2
	SEN_OAI21_16	STD	2
	SEN_OAI21_G_2	STD	2
	SEN_ND2_TY2_24	STD	2
	SEN_ND2_10	STD	2
	SEN_OAI21_12	STD	2
	SEN_AN2_DG_8	STD	2
	SEN_ND3_6	STD	2
	SEN_EN2_S_2	STD	2
	SEN_BUF_D_6	STD	2
	SEN_OR2_8	STD	2
	SEN_NR3_0P65	STD	2
	SEN_AOI21_T_0P5	STD	2
	SEN_ND3_0P5	STD	2
	SEN_EN3_DG_4	STD	2
	SEN_INV_0P5	STD	2
	SEN_AOI22_S_4	STD	2
	SEN_BUF_3	STD	2
	SEN_OAI31_4	STD	2
	SEN_AO21_DG_1	STD	2
	SEN_AO31_0P5	STD	2
	SEN_NR2B_V1DG_2	STD	2
	SEN_AOI211_G_3	STD	2
	SEN_OA21B_2	STD	2
	SEN_OR2_DG_4	STD	2
	SEN_OR2_12	STD	2
	SEN_AN5_1	STD	2
	SEN_NR3_T_0P5	STD	2
	SEN_NR2B_10	STD	2
	SEN_ND2_S_8	STD	2
	SEN_AN4_S_1	STD	2
	SEN_NR3_G_3	STD	2
	SEN_ND2B_1	STD	2
	SEN_NR2_8	STD	2
	SEN_NR2_G_0P5	STD	2
	SEN_AN3_S_1	STD	2
	SEN_AOAI211_G_6	STD	2
	SEN_AN2_16	STD	2
	SEN_NR2B_8	STD	2
	SEN_OA21_8	STD	2
	SEN_DCAP64	STD	2
	SEN_EN4_DG_1	STD	2
	SEN_NR3B_DG_3	STD	1
	SEN_AOI31_T_1	STD	1
	SEN_AOI21_S_2	STD	1
	SEN_AO21B_2	STD	1
	SEN_BUF_6	STD	1
	SEN_AN3B_4	STD	1
	SEN_OA31_2	STD	1
	SEN_NR3B_DG_4	STD	1
	SEN_AOI211_4	STD	1
	SEN_ND2B_S_0P5	STD	1
	SEN_OR3B_4	STD	1
	SEN_OAI21_S_1P5	STD	1
	SEN_NR3_3	STD	1
	SEN_MUXI2_S_6	STD	1
	SEN_OAI21_5	STD	1
	SEN_MUXI2_DG_4	STD	1
	SEN_MUXI2_S_4	STD	1
	SEN_OAI21_T_8	STD	1
	SEN_MUXI2_DG_6	STD	1
	SEN_AOI21_T_4	STD	1
	SEN_EN2_G_3	STD	1
	SEN_EO2_DG_4	STD	1
	SEN_OR4_2	STD	1
	SEN_AOI21_T_6	STD	1
	SEN_ND3B_V1DG_2	STD	1
	SEN_AOI21B_6	STD	1
	SEN_AOI21B_8	STD	1
	SEN_ND2B_V1_12	STD	1
	SEN_BUF_D_16	STD	1
	SEN_FDPRBQ_2	STD	1
	SEN_AN3_3	STD	1
	SEN_ND3B_V1DG_4	STD	1
	SEN_ND2_S_16	STD	1
	SEN_OAOI211_G_1	STD	1
	SEN_AOI21_0P75	STD	1
	SEN_OR4_0P65	STD	1
	SEN_OAI22_3	STD	1
	SEN_OAI22_T_3	STD	1
	SEN_MUX2_0P5	STD	1
	SEN_MUX2_DG_1	STD	1
	SEN_BUF_S_6	STD	1
	SEN_OAI21_T_0P5	STD	1
	SEN_AOI21B_0P5	STD	1
	SEN_AN4_2	STD	1
	SEN_AN3_S_4	STD	1
	SEN_AOAI211_G_2	STD	1
	SEN_ND2B_V1_5	STD	1
	SEN_AN4_S_4	STD	1
	SEN_OR2_3	STD	1
	SEN_OAI21_T_1	STD	1
	SEN_AO21B_12	STD	1
	SEN_AOI21_G_6	STD	1
	SEN_AN2_DG_12	STD	1
	SEN_EN3_1	STD	1
	SEN_AOI22_12	STD	1
	SEN_AO21B_8	STD	1
	SEN_EN3_DG_2	STD	1
	SEN_AOI22_S_2	STD	1
	SEN_OAI22_T_0P5	STD	1
	SEN_OAI31_0P5	STD	1
	SEN_INV_S_5	STD	1
	SEN_NR2B_12	STD	1
	SEN_ND2_S_2P5	STD	1
	SEN_EO2_G_3	STD	1
	SEN_OAI31_G_0P75	STD	1
	SEN_OAI21_0P75	STD	1
	SEN_EN2_DG_4	STD	1
	SEN_INV_2P5	STD	1
	SEN_MUX2_G_8	STD	1
	SEN_BUF_D_1	STD	1
	SEN_BUF_S_32	STD	1
	SEN_MUXI2_S_2	STD	1
	SEN_AOI22_10	STD	1
	SEN_EN3_DGY2_10	STD	1
	SEN_AOI211_G_4	STD	1
	SEN_OA21_V2_8	STD	1
	SEN_AOI21_8	STD	1
	SEN_EN2_GY2_16	STD	1
	SEN_ND2_T_1P25	STD	1
	SEN_AOAI211_0P5	STD	1
	SEN_BUF_12	STD	1
	SEN_INV_S_1P5	STD	1
	SEN_OAOI211_8	STD	1
	SEN_AOI21_G_8	STD	1
	SEN_AOI22_T_3	STD	1
	SEN_BUF_S_24	STD	1
	SEN_ND2B_16	STD	1
	SEN_AN3_S_8	STD	1
	SEN_OR4B_4	STD	1
	SEN_ND4B_8	STD	1
	SEN_NR2_1P5	STD	1
	SEN_AOAI211_G_0P75	STD	1
	SEN_OAOI211_G_4	STD	1
	SEN_AN3B_8	STD	1
	SEN_NR2_4	STD	1
	SEN_AN3_16	STD	1
	SEN_NR2_S_0P65	STD	1
	SEN_OAI21_G_0P5	STD	1
	SEN_NR2B_V1_8	STD	1
	SEN_ND3_T_12	STD	1
	SEN_OAOI211_V2_4	STD	1
	SEN_AOI31_0P75	STD	1
	SEN_OR2_DG_2	STD	1
	SEN_NR2_12	STD	1
	SEN_AOAI211_G_8	STD	1
	SEN_NR2_16	STD	1
	SEN_ND2B_12	STD	1
	SEN_OR2_DG_24	STD	1
	SEN_NR2B_4	STD	1
	SEN_AO21B_6	STD	1
	SEN_NR2B_6	STD	1
	SEN_NR2B_3	STD	1
	SEN_AOA211_DG_8	STD	1
	SEN_OAI31_T_2	STD	1
	SEN_AN2_S_1	STD	1
	SEN_AOI21_0P5	STD	1
	SEN_NR2_G_1P5	STD	1
	SEN_NR2_G_16	STD	1
	SEN_NR2B_V1_6	STD	1
	SEN_AOI31_G_3	STD	1
	SEN_NR2B_V1DG_12	STD	1
	SEN_ND3B_DG_2	STD	1
	SEN_OR4B_8	STD	1
	SEN_OR2_2P5	STD	1
	SEN_OR3_6	STD	1
	SEN_NR2B_V1DG_6	STD	1
	SEN_AOI211_0P75	STD	1
	SEN_FILL64	STD	1
	SEN_BUF_S_1P5	STD	1
	SEN_NR3_5	STD	1
	SEN_AOAI211_10	STD	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
    layer M2, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
    layer M3, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
    layer M4, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
    layer M5, dir Ver, min width = 0.07, min space = 0.07 pitch = 0.14
    layer M6, dir Hor, min width = 0.07, min space = 0.07 pitch = 0.14
    layer T4M2, dir Ver, min width = 0.40, min space = 0.40 pitch = 0.80
    layer RDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 5.04
     
    Average gCell capacity  3.10	 on layer (1)	 M1
    Average gCell capacity  7.81	 on layer (2)	 M2
    Average gCell capacity  8.90	 on layer (3)	 M3
    Average gCell capacity  8.91	 on layer (4)	 M4
    Average gCell capacity  8.75	 on layer (5)	 M5
    Average gCell capacity  0.00	 on layer (6)	 M6
    Average gCell capacity  0.00	 on layer (7)	 T4M2
    Average gCell capacity  0.00	 on layer (8)	 RDL
     
    Initial. Both Dirs: Overflow =  1102 Max = 4 GRCs =   951 (1.19%)
    Initial. H routing: Overflow =   110 Max = 4 (GRCs =  3) GRCs =    99 (0.25%)
    Initial. V routing: Overflow =   991 Max = 4 (GRCs =  2) GRCs =   852 (2.13%)
     
    phase1. Both Dirs: Overflow =  1100 Max = 4 GRCs =   949 (1.19%)
    phase1. H routing: Overflow =   110 Max = 4 (GRCs =  3) GRCs =    99 (0.25%)
    phase1. V routing: Overflow =   989 Max = 4 (GRCs =  2) GRCs =   850 (2.12%)
     
    phase2. Both Dirs: Overflow =  1100 Max = 4 GRCs =   949 (1.19%)
    phase2. H routing: Overflow =   110 Max = 4 (GRCs =  3) GRCs =    99 (0.25%)
    phase2. V routing: Overflow =   989 Max = 4 (GRCs =  2) GRCs =   850 (2.12%)
     
    Total Wire Length = 34.09
    Layer M1 wire length = 3.46
    Layer M2 wire length = 15.74
    Layer M3 wire length = 14.88
    Layer M4 wire length = 0.00
    Layer M5 wire length = 0.00
    Layer M6 wire length = 0.00
    Layer T4M2 wire length = 0.00
    Layer RDL wire length = 0.00
    Total Number of Contacts = 27
    Via VIA1_2 count = 15
    Via VIA2_1 count = 12
    Via VIA3_1 count = 0
    Via VIA4_1 count = 0
    Via VIA5_1 count = 0
    Via T4V2_1 count = 0
    Via RV_1 count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1274

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 99 of 214

    Number of wires with overlap after iteration 1 = 39 of 136

    Total M1 wire length: 4.7
    Total M2 wire length: 24.7
    Total M3 wire length: 23.7
    Total M4 wire length: 3.9
    Total M5 wire length: 0.0
    Total M6 wire length: 0.0
    Total T4M2 wire length: 0.0
    Total RDL wire length: 0.0
    Total wire length: 57.1

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1346

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	780
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	63
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	36
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:43
    Elapsed cpu time: sys = 0:00:00 usr = 0:02:37 total = 0:02:38
    Total Proc Memory(MB): 1562
     
    Cumulative run time upto current stage: Elapsed = 0:00:43 CPU = 0:02:38
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 21667
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1562
     
    Cumulative run time upto current stage: Elapsed = 0:00:43 CPU = 0:02:38
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	1
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:04
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:13 total = 0:00:13
    Total Proc Memory(MB): 1560
     
    Cumulative run time upto current stage: Elapsed = 0:00:47 CPU = 0:02:51
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 21671
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1560
     
    Cumulative run time upto current stage: Elapsed = 0:00:47 CPU = 0:02:51
    

    ---------- Eco detail route ----------

     
    Elapsed real time: 0:00:04
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:13 total = 0:00:13
    Total Proc Memory(MB): 1559
     
    Cumulative run time upto current stage: Elapsed = 0:00:51 CPU = 0:03:04
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 21671
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1559
     
    Cumulative run time upto current stage: Elapsed = 0:00:51 CPU = 0:03:04
    

    ---------- Chip finish: spread wires ----------

    SpreadWires finished with 42 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	42
    	Fat wire via keepout enclosure : 2
    	Less than minimum area : 5
    	Same net spacing : 5
    	Internal-only types : 30
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:09
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:28 total = 0:00:28
    Total Proc Memory(MB): 1605
     
    Cumulative run time upto current stage: Elapsed = 0:01:00 CPU = 0:03:32
     
    Wire spreading finished with 0 open nets, of which 0 are frozen
    Wire spreading finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 21671
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1605
     
    Cumulative run time upto current stage: Elapsed = 0:01:00 CPU = 0:03:32
    

    ---------- Eco detail route ----------

     
    Iteration 0: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	69
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	39
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 2: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	39
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 3: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	23
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 4: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:06
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:20 total = 0:00:20
    Total Proc Memory(MB): 1554
     
    Cumulative run time upto current stage: Elapsed = 0:01:06 CPU = 0:03:52
     
    ECO Route finished with 0 open nets, of which 0 are frozen
    ECO Route finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 21671
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 1554
     
    Cumulative run time upto current stage: Elapsed = 0:01:06 CPU = 0:03:52
     
    Total Wire Length =                    347835 micron
    Total Number of Contacts =             173814
    Total Number of Wires =                205672
    Total Number of PtConns =              35909
    Total Number of Routed Wires =       205672
    Total Routed Wire Length =           340636 micron
    Total Number of Routed Contacts =       173814
    	Layer                  M1 :       1756 micron
    	Layer                  M2 :      86719 micron
    	Layer                  M3 :     164227 micron
    	Layer                  M4 :      95133 micron
    	Layer                  M5 :          0 micron
    	Layer                  M6 :          0 micron
    	Layer                T4M2 :          0 micron
    	Layer                 RDL :          0 micron
    	Via           VIA3_1(rot) :      23501
    	Via                VIA3_2 :          2
    	Via                VIA2_1 :      79840
    	Via           VIA2_1(rot) :          2
    	Via                VIA2_2 :          9
    	Via           VIA2_2(rot) :         10
    	Via                VIA2_5 :          7
    	Via                VIA1_1 :         63
    	Via           VIA1_1(rot) :      12811
    	Via                VIA1_2 :      34215
    	Via           VIA1_2(rot) :       1221
    	Via                VIA1_3 :         10
    	Via           VIA1_3(rot) :        165
    	Via                VIA1_4 :         23
    	Via           VIA1_4(rot) :        207
    	Via                VIA1_5 :         20
    	Via           VIA1_5(rot) :         66
    	Via                VIA1_6 :        822
    	Via           VIA1_6(rot) :          1
    	Via            VIA1_FAT_1 :        662
    	Via            VIA1_FAT_2 :      18816
    	Via            VIA1_FAT_3 :         34
    	Via            VIA1_FAT_5 :        969
    	Via        VIA1_FAT_1_2x1 :        147
    	Via   VIA1_FAT_1(rot)_1x2 :         12
    	Via   VIA1_FAT_1(rot)_2x1 :          4
    	Via        VIA1_FAT_1_1x2 :         98
    	Via        VIA1_FAT_3_2x1 :          2
    	Via   VIA1_FAT_3(rot)_1x2 :          1
    	Via        VIA1_FAT_5_2x1 :          3
    	Via   VIA1_FAT_5(rot)_1x2 :          4
    	Via        VIA1_FAT_2_1x2 :          1
    	Via            VIA1_2_2x1 :         66
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 11.98% (20819 / 173814 vias)
     
        Layer V1         = 29.55% (20819  / 70443   vias)
            Weight 1     = 29.55% (20819   vias)
            Un-optimized = 70.45% (49624   vias)
        Layer V2         =  0.00% (0      / 79868   vias)
            Un-optimized = 100.00% (79868   vias)
        Layer V3         =  0.00% (0      / 23503   vias)
            Un-optimized = 100.00% (23503   vias)
     
      Total double via conversion rate    =  0.19% (338 / 173814 vias)
     
        Layer V1         =  0.48% (338    / 70443   vias)
        Layer V2         =  0.00% (0      / 79868   vias)
        Layer V3         =  0.00% (0      / 23503   vias)
     
      The optimized via conversion rate based on total routed via count = 11.98% (20819 / 173814 vias)
     
        Layer V1         = 29.55% (20819  / 70443   vias)
            Weight 1     = 29.55% (20819   vias)
            Un-optimized = 70.45% (49624   vias)
        Layer V2         =  0.00% (0      / 79868   vias)
            Un-optimized = 100.00% (79868   vias)
        Layer V3         =  0.00% (0      / 23503   vias)
            Un-optimized = 100.00% (23503   vias)
     

DRC information: 
      Total error number: 0

Ring Wiring Statistics:
    metal5 Wire Length(count):                861.44(4)
    metal6 Wire Length(count):                861.60(4)
  ==============================================
    Total Wire Length(count):                1723.04(8)
    Number of via5 Contacts:              8
  ==============================================
    Total Number of Contacts:        8

Stripe Wiring Statistics:
    metal5 Wire Length(count):               1292.76(6)
    metal6 Wire Length(count):               1293.00(6)
  ==============================================
    Total Wire Length(count):                2585.76(12)
    Number of via5 Contacts:             42
  ==============================================
    Total Number of Contacts:       42

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):              36411.81(169)
    metal2 Wire Length(count):              36443.54(169)
    metal4 Wire Length(count):                267.20(835)
  ==============================================
    Total Wire Length(count):               73122.55(1173)
    Number of via1 Contacts:            835
    Number of via2 Contacts:            835
    Number of via3 Contacts:            835
    Number of via4 Contacts:            835
    Number of via5 Contacts:            835
  ==============================================
    Total Number of Contacts:     4175

Signal Wiring Statistics:
    metal1 Wire Length(count):               1770.79(6958)
    metal2 Wire Length(count):              86749.89(121259)
    metal3 Wire Length(count):             164230.10(93953)
    metal4 Wire Length(count):              95132.89(23879)
  ==============================================
    Total Wire Length(count):              347883.66(246049)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1          VIA1_1(11)             12874	       18.3
        via1          VIA1_2(12)             35436	       50.3
        via1          VIA1_3(13)               175	      0.248
        via1          VIA1_4(14)               230	      0.327
        via1          VIA1_5(15)                86	      0.122
        via1          VIA1_6(16)               823	       1.17
        via1      VIA1_FAT_1(81)               662	       0.94
        via1      VIA1_FAT_2(82)             18816	       26.7
        via1      VIA1_FAT_3(83)                34	     0.0483
        via1      VIA1_FAT_5(85)               969	       1.38
        via1_1x2  VIA1_FAT_2(82)                 1	    0.00142
        via1_2x1  VIA1_FAT_5(85)                 7	    0.00994
        via1_2x1  VIA1_FAT_3(83)                 3	    0.00426
        via1_2x1      VIA1_2(12)                66	     0.0937
        via1_2x1  VIA1_FAT_1(81)               159	      0.226
        via1_1x2  VIA1_FAT_1(81)               102	      0.145
 Default via for layer via1:                   99.5%
 Yield-optmized via for layer via1:            0.48%

        via2          VIA2_1(21)             79842	        100
        via2          VIA2_2(22)                19	     0.0238
        via2          VIA2_5(25)                 7	    0.00876
        via3          VIA3_1(31)             23501	        100
        via3          VIA3_2(32)                 2	    0.00851

 Double Via rate for all layers:           0.194%
  ==============================================
    Total Number of Contacts:    173814

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1          1364.13 ( 0.75%)           406.65 ( 0.25%)
    metal2         84819.15 (46.61%)          1930.73 ( 1.16%)
    metal3           800.31 ( 0.44%)        163429.79 (98.51%)
    metal4         94995.12 (52.20%)           137.77 ( 0.08%)
  ==============================================================
    Total         181978.71                 165904.95

LVS Run Time:
    Elapsed =    0:00:01, CPU =    0:00:01
1
