Analysis & Synthesis report for toolflow
Tue Apr 23 21:21:36 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated
 16. Source assignments for ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4
 17. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 18. Parameter Settings for User Entity Instance: pc_dffg:PC
 19. Parameter Settings for User Entity Instance: adder_n:i_adder_n
 20. Parameter Settings for User Entity Instance: mem:IMem
 21. Parameter Settings for User Entity Instance: IF_ID:IIF_ID
 22. Parameter Settings for User Entity Instance: IF_ID:IIF_ID|n_dffg:pc_input
 23. Parameter Settings for User Entity Instance: IF_ID:IIF_ID|n_dffg:inst_input
 24. Parameter Settings for User Entity Instance: adder_n:i2_adder_n
 25. Parameter Settings for User Entity Instance: reg_file:RegFile|decoder:i_decoder
 26. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:n_dffg0_instance
 27. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:31:n_dffg_instance
 28. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:30:n_dffg_instance
 29. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:29:n_dffg_instance
 30. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:28:n_dffg_instance
 31. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:27:n_dffg_instance
 32. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:26:n_dffg_instance
 33. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance
 34. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:24:n_dffg_instance
 35. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:23:n_dffg_instance
 36. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance
 37. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:21:n_dffg_instance
 38. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:20:n_dffg_instance
 39. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:19:n_dffg_instance
 40. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance
 41. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance
 42. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance
 43. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:15:n_dffg_instance
 44. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:14:n_dffg_instance
 45. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:13:n_dffg_instance
 46. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:12:n_dffg_instance
 47. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:11:n_dffg_instance
 48. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:10:n_dffg_instance
 49. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:9:n_dffg_instance
 50. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:8:n_dffg_instance
 51. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance
 52. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance
 53. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance
 54. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance
 55. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:3:n_dffg_instance
 56. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:2:n_dffg_instance
 57. Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:1:n_dffg_instance
 58. Parameter Settings for User Entity Instance: reg_file:RegFile|nm_mux:i1_nm_mux
 59. Parameter Settings for User Entity Instance: reg_file:RegFile|nm_mux:i2_nm_mux
 60. Parameter Settings for User Entity Instance: ID_EX:IID_EX
 61. Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:Reg1Out_input
 62. Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:Reg2Out_input
 63. Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:ZeroExtend_input
 64. Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:SignExtend_input
 65. Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:ShamOut_input
 66. Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:PCIncOut_input
 67. Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:RegWrAddrOut_input
 68. Parameter Settings for User Entity Instance: alu:ALUObject
 69. Parameter Settings for User Entity Instance: alu:ALUObject|add_sub:i_add_sub_n
 70. Parameter Settings for User Entity Instance: alu:ALUObject|add_sub:i_add_sub_n|ones_comp:i_ones_comp
 71. Parameter Settings for User Entity Instance: alu:ALUObject|add_sub:i_add_sub_n|mux2t1_N:i_mux2t1_N
 72. Parameter Settings for User Entity Instance: alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n
 73. Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shift_dir_mux
 74. Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0
 75. Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1
 76. Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2
 77. Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3
 78. Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4
 79. Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shift_dir_out_mux
 80. Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM
 81. Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg
 82. Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg
 83. Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM|n_dffg:PCInc_dffg
 84. Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM|n_dffg:RegWrAddr_dffg
 85. Parameter Settings for User Entity Instance: mem:DMem
 86. Parameter Settings for User Entity Instance: partial_mem:PartialMem
 87. Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB
 88. Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg
 89. Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg
 90. Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg
 91. Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:RegWrAddr_dffg
 92. Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:PCInc_dffg
 93. Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0
 94. Parameter Settings for Inferred Entity Instance: ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0
 95. altsyncram Parameter Settings by Entity Instance
 96. altshift_taps Parameter Settings by Entity Instance
 97. Port Connectivity Checks: "MEM_WB:IMEM_WB|wb_dffg:WBControl_dffg"
 98. Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:PCInc_dffg"
 99. Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:RegWrAddr_dffg"
100. Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg"
101. Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg"
102. Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg"
103. Port Connectivity Checks: "MEM_WB:IMEM_WB"
104. Port Connectivity Checks: "EX_MEM:IEX_MEM|wb_dffg:WBControl_dffg"
105. Port Connectivity Checks: "EX_MEM:IEX_MEM|mem_dffg:MEMControl_dffg"
106. Port Connectivity Checks: "EX_MEM:IEX_MEM|n_dffg:RegWrAddr_dffg"
107. Port Connectivity Checks: "EX_MEM:IEX_MEM|n_dffg:PCInc_dffg"
108. Port Connectivity Checks: "EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg"
109. Port Connectivity Checks: "EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg"
110. Port Connectivity Checks: "alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1:shift_type_mux"
111. Port Connectivity Checks: "alu:ALUObject|add_sub:i_add_sub_n"
112. Port Connectivity Checks: "alu:ALUObject"
113. Port Connectivity Checks: "ID_EX:IID_EX|wb_dffg:WBControl_FF"
114. Port Connectivity Checks: "ID_EX:IID_EX|mem_dffg:MEMControl_FF"
115. Port Connectivity Checks: "ID_EX:IID_EX|ex_dffg:EXControl_FF"
116. Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:RegWrAddrOut_input"
117. Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:PCIncOut_input"
118. Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:ShamOut_input"
119. Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:SignExtend_input"
120. Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:ZeroExtend_input"
121. Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:Reg2Out_input"
122. Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:Reg1Out_input"
123. Port Connectivity Checks: "ID_EX:IID_EX"
124. Port Connectivity Checks: "reg_file:RegFile|reg:n_dffg0_instance"
125. Port Connectivity Checks: "reg_file:RegFile|decoder:i_decoder"
126. Port Connectivity Checks: "adder_n:i2_adder_n"
127. Port Connectivity Checks: "IF_ID:IIF_ID|n_dffg:inst_input"
128. Port Connectivity Checks: "IF_ID:IIF_ID|n_dffg:pc_input"
129. Port Connectivity Checks: "adder_n:i_adder_n"
130. Port Connectivity Checks: "pc_dffg:PC"
131. Post-Synthesis Netlist Statistics for Top Partition
132. Elapsed Time Per Partition
133. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 23 21:21:35 2024           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 59,012                                          ;
;     Total combinational functions  ; 25,213                                          ;
;     Dedicated logic registers      ; 34,069                                          ;
; Total registers                    ; 34069                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,888                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+---------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library ;
+---------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; ../../proj/src/MIPS_types.vhd               ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/MIPS_types.vhd                     ;         ;
; ../../proj/src/TopLevel/EX_MEM.vhd          ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/EX_MEM.vhd                ;         ;
; ../../proj/src/TopLevel/ID_EX.vhd           ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd                 ;         ;
; ../../proj/src/TopLevel/IF_ID.vhd           ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd                 ;         ;
; ../../proj/src/TopLevel/MEM_WB.vhd          ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MEM_WB.vhd                ;         ;
; ../../proj/src/TopLevel/MIPS_Processor.vhd  ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd        ;         ;
; ../../proj/src/TopLevel/add_sub.vhd         ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd               ;         ;
; ../../proj/src/TopLevel/adder.vhd           ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder.vhd                 ;         ;
; ../../proj/src/TopLevel/adder_n.vhd         ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd               ;         ;
; ../../proj/src/TopLevel/alu.vhd             ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd                   ;         ;
; ../../proj/src/TopLevel/barrel_shifter.vhd  ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/barrel_shifter.vhd        ;         ;
; ../../proj/src/TopLevel/control.vhd         ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd               ;         ;
; ../../proj/src/TopLevel/control_divider.vhd ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control_divider.vhd       ;         ;
; ../../proj/src/TopLevel/decoder.vhd         ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd               ;         ;
; ../../proj/src/TopLevel/dffg.vhd            ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/dffg.vhd                  ;         ;
; ../../proj/src/TopLevel/ex_dffg.vhd         ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ex_dffg.vhd               ;         ;
; ../../proj/src/TopLevel/invg.vhd            ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/invg.vhd                  ;         ;
; ../../proj/src/TopLevel/mem.vhd             ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd                   ;         ;
; ../../proj/src/TopLevel/mem_dffg.vhd        ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem_dffg.vhd              ;         ;
; ../../proj/src/TopLevel/mux2t1.vhd          ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1.vhd                ;         ;
; ../../proj/src/TopLevel/mux2t1_N.vhd        ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd              ;         ;
; ../../proj/src/TopLevel/n_dffg.vhd          ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd                ;         ;
; ../../proj/src/TopLevel/nm_mux.vhd          ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/nm_mux.vhd                ;         ;
; ../../proj/src/TopLevel/ones_comp.vhd       ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd             ;         ;
; ../../proj/src/TopLevel/partial_mem.vhd     ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/partial_mem.vhd           ;         ;
; ../../proj/src/TopLevel/pc_dffg.vhd         ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd               ;         ;
; ../../proj/src/TopLevel/reg.vhd             ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg.vhd                   ;         ;
; ../../proj/src/TopLevel/reg_file.vhd        ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd              ;         ;
; ../../proj/src/TopLevel/wb_dffg.vhd         ; yes             ; User VHDL File               ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/wb_dffg.vhd               ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                         ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                   ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                ;         ;
; aglobal201.inc                              ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                 ;         ;
; altrom.inc                                  ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altrom.inc                                                    ;         ;
; altram.inc                                  ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altram.inc                                                    ;         ;
; altdpram.inc                                ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altdpram.inc                                                  ;         ;
; db/altsyncram_eg81.tdf                      ; yes             ; Auto-Generated Megafunction  ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/altsyncram_eg81.tdf ;         ;
; altshift_taps.tdf                           ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/altshift_taps.tdf                                             ;         ;
; lpm_counter.inc                             ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                               ;         ;
; lpm_compare.inc                             ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                               ;         ;
; lpm_constant.inc                            ; yes             ; Megafunction                 ; /remote/Altera/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                              ;         ;
; db/shift_taps_bkm.tdf                       ; yes             ; Auto-Generated Megafunction  ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/shift_taps_bkm.tdf  ;         ;
; db/altsyncram_r861.tdf                      ; yes             ; Auto-Generated Megafunction  ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/altsyncram_r861.tdf ;         ;
; db/add_sub_24e.tdf                          ; yes             ; Auto-Generated Megafunction  ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/add_sub_24e.tdf     ;         ;
; db/cntr_6pf.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/cntr_6pf.tdf        ;         ;
; db/cmpr_ogc.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/cmpr_ogc.tdf        ;         ;
; db/cntr_p8h.tdf                             ; yes             ; Auto-Generated Megafunction  ; /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/cntr_p8h.tdf        ;         ;
+---------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 59,012     ;
;                                             ;            ;
; Total combinational functions               ; 25213      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 23891      ;
;     -- 3 input functions                    ; 462        ;
;     -- <=2 input functions                  ; 860        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 25210      ;
;     -- arithmetic mode                      ; 3          ;
;                                             ;            ;
; Total registers                             ; 34069      ;
;     -- Dedicated logic registers            ; 34069      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
; Total memory bits                           ; 32888      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 34141      ;
; Total fan-out                               ; 202719     ;
; Average fan-out                             ; 3.40       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Entity Name     ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |MIPS_Processor                                           ; 25213 (266)         ; 34069 (0)                 ; 32888       ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                                                ; MIPS_Processor  ; work         ;
;    |EX_MEM:IEX_MEM|                                       ; 0 (0)               ; 67 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM                                                                                                                 ; EX_MEM          ; work         ;
;       |mem_dffg:MEMControl_dffg|                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|mem_dffg:MEMControl_dffg                                                                                        ; mem_dffg        ; work         ;
;       |n_dffg:ALUOut_dffg|                                ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg                                                                                              ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:0:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:10:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:10:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:11:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:11:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:12:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:12:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:13:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:13:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:14:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:14:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:15:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:15:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:16:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:16:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:17:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:17:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:18:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:18:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:19:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:19:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:1:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:20:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:20:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:21:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:21:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:22:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:22:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:23:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:23:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:24:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:24:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:25:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:25:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:26:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:26:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:27:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:27:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:28:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:28:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:29:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:29:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:2:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:30:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:30:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:31:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:31:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:3:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:4:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:5:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:5:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:6:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:6:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:7:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:7:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:8:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:8:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:9:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg|dffg:\dffg_instances:9:dffg_instance                                                         ; dffg            ; work         ;
;       |n_dffg:Reg1Out_dffg|                               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg                                                                                             ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:0:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:10:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:10:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:11:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:11:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:12:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:12:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:13:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:13:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:14:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:14:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:15:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:15:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:16:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:16:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:17:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:17:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:18:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:18:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:19:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:19:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:1:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:20:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:20:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:21:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:21:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:22:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:22:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:23:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:23:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:24:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:24:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:25:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:25:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:26:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:26:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:27:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:27:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:28:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:28:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:29:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:29:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:2:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:30:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:30:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:31:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:31:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:3:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:4:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:5:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:5:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:6:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:6:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:7:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:7:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:8:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:8:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:9:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg|dffg:\dffg_instances:9:dffg_instance                                                        ; dffg            ; work         ;
;    |ID_EX:IID_EX|                                         ; 9 (0)               ; 96 (0)                    ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX                                                                                                                   ; ID_EX           ; work         ;
;       |ex_dffg:EXControl_FF|                              ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|ex_dffg:EXControl_FF                                                                                              ; ex_dffg         ; work         ;
;       |mem_dffg:MEMControl_FF|                            ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|mem_dffg:MEMControl_FF                                                                                            ; mem_dffg        ; work         ;
;       |n_dffg:Reg1Out_input|                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input                                                                                              ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:0:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:10:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:10:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:11:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:11:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:12:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:12:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:13:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:13:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:14:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:14:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:15:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:15:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:16:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:16:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:17:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:17:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:18:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:18:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:19:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:19:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:1:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:20:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:20:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:21:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:21:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:22:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:22:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:23:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:23:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:24:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:24:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:25:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:25:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:26:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:26:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:27:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:27:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:28:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:28:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:29:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:29:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:2:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:30:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:30:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:31:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:31:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:3:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:4:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:5:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:5:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:6:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:6:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:7:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:7:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:8:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:8:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:9:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg1Out_input|dffg:\dffg_instances:9:dffg_instance                                                         ; dffg            ; work         ;
;       |n_dffg:Reg2Out_input|                              ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input                                                                                              ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:0:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:10:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:10:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:11:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:11:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:12:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:12:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:13:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:13:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:14:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:14:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:15:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:15:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:16:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:16:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:17:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:17:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:18:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:18:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:19:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:19:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:1:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:20:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:20:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:21:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:21:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:22:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:22:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:23:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:23:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:24:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:24:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:25:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:25:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:26:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:26:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:27:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:27:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:28:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:28:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:29:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:29:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:2:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:30:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:30:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:31:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:31:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:3:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:4:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:5:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:5:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:6:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:6:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:7:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:7:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:8:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:8:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:9:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:Reg2Out_input|dffg:\dffg_instances:9:dffg_instance                                                         ; dffg            ; work         ;
;       |n_dffg:ShamOut_input|                              ; 0 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:ShamOut_input                                                                                              ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:0:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:1:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:2:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:3:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:4:dffg_instance                                                         ; dffg            ; work         ;
;       |n_dffg:SignExtend_input|                           ; 0 (0)               ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input                                                                                           ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:0:dffg_instance                                                      ; dffg            ; work         ;
;          |dffg:\dffg_instances:11:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:11:dffg_instance                                                     ; dffg            ; work         ;
;          |dffg:\dffg_instances:12:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:12:dffg_instance                                                     ; dffg            ; work         ;
;          |dffg:\dffg_instances:13:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:13:dffg_instance                                                     ; dffg            ; work         ;
;          |dffg:\dffg_instances:14:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:14:dffg_instance                                                     ; dffg            ; work         ;
;          |dffg:\dffg_instances:15:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance                                                     ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:1:dffg_instance                                                      ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:2:dffg_instance                                                      ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:3:dffg_instance                                                      ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:4:dffg_instance                                                      ; dffg            ; work         ;
;          |dffg:\dffg_instances:5:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:5:dffg_instance                                                      ; dffg            ; work         ;
;       |wb_dffg:WBControl_FF|                              ; 9 (0)               ; 6 (0)                     ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|wb_dffg:WBControl_FF                                                                                              ; wb_dffg         ; work         ;
;          |altshift_taps:s_Q.reg_wr_sel_rtl_0|             ; 9 (0)               ; 6 (0)                     ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0                                                           ; altshift_taps   ; work         ;
;             |shift_taps_bkm:auto_generated|               ; 9 (2)               ; 6 (3)                     ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated                             ; shift_taps_bkm  ; work         ;
;                |altsyncram_r861:altsyncram4|              ; 0 (0)               ; 0 (0)                     ; 120         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4 ; altsyncram_r861 ; work         ;
;                |cntr_6pf:cntr1|                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_6pf:cntr1              ; cntr_6pf        ; work         ;
;                |cntr_p8h:cntr5|                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|cntr_p8h:cntr5              ; cntr_p8h        ; work         ;
;    |IF_ID:IIF_ID|                                         ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID                                                                                                                   ; IF_ID           ; work         ;
;       |n_dffg:pc_input|                                   ; 1 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input                                                                                                   ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:0:dffg_instance                                                              ; dffg            ; work         ;
;          |dffg:\dffg_instances:10:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:10:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:11:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:11:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:12:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:12:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:13:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:13:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:14:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:14:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:15:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:15:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:16:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:16:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:17:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:17:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:18:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:18:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:19:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:19:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:1:dffg_instance                                                              ; dffg            ; work         ;
;          |dffg:\dffg_instances:20:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:20:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:21:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:21:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:22:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:22:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:23:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:23:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:24:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:24:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:25:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:25:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:26:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:26:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:27:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:27:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:28:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:28:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:29:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:29:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:2:dffg_instance                                                              ; dffg            ; work         ;
;          |dffg:\dffg_instances:30:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:30:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:31:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:31:dffg_instance                                                             ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:3:dffg_instance                                                              ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:4:dffg_instance                                                              ; dffg            ; work         ;
;          |dffg:\dffg_instances:5:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:5:dffg_instance                                                              ; dffg            ; work         ;
;          |dffg:\dffg_instances:6:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:6:dffg_instance                                                              ; dffg            ; work         ;
;          |dffg:\dffg_instances:7:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:7:dffg_instance                                                              ; dffg            ; work         ;
;          |dffg:\dffg_instances:8:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:8:dffg_instance                                                              ; dffg            ; work         ;
;          |dffg:\dffg_instances:9:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:9:dffg_instance                                                              ; dffg            ; work         ;
;    |MEM_WB:IMEM_WB|                                       ; 17 (0)              ; 81 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB                                                                                                                 ; MEM_WB          ; work         ;
;       |n_dffg:ALUOut_dffg|                                ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg                                                                                              ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:0:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:10:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:10:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:11:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:11:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:12:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:12:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:13:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:13:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:14:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:14:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:15:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:15:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:16:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:16:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:17:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:17:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:18:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:18:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:19:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:19:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:1:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:20:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:20:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:21:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:21:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:22:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:22:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:23:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:23:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:24:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:24:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:25:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:25:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:26:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:26:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:27:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:27:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:28:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:28:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:29:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:29:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:2:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:30:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:30:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:31:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:31:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:3:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:4:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:5:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:5:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:6:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:6:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:7:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:7:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:8:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:8:dffg_instance                                                         ; dffg            ; work         ;
;          |dffg:\dffg_instances:9:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg|dffg:\dffg_instances:9:dffg_instance                                                         ; dffg            ; work         ;
;       |n_dffg:DMEMOut_dffg|                               ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg                                                                                             ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:0:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:10:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:10:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:11:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:11:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:12:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:12:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:13:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:13:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:14:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:14:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:15:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:15:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:16:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:16:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:17:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:17:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:18:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:18:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:19:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:19:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:1:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:20:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:20:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:21:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:21:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:22:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:22:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:23:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:23:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:24:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:24:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:25:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:25:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:26:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:26:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:27:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:27:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:28:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:28:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:29:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:29:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:2:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:30:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:30:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:31:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:31:dffg_instance                                                       ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:3:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:4:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:5:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:5:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:6:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:6:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:7:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:7:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:8:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:8:dffg_instance                                                        ; dffg            ; work         ;
;          |dffg:\dffg_instances:9:dffg_instance|           ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg|dffg:\dffg_instances:9:dffg_instance                                                        ; dffg            ; work         ;
;       |n_dffg:PartialMemOut_dffg|                         ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg                                                                                       ; n_dffg          ; work         ;
;          |dffg:\dffg_instances:0:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:0:dffg_instance                                                  ; dffg            ; work         ;
;          |dffg:\dffg_instances:10:dffg_instance|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:10:dffg_instance                                                 ; dffg            ; work         ;
;          |dffg:\dffg_instances:11:dffg_instance|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:11:dffg_instance                                                 ; dffg            ; work         ;
;          |dffg:\dffg_instances:12:dffg_instance|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:12:dffg_instance                                                 ; dffg            ; work         ;
;          |dffg:\dffg_instances:13:dffg_instance|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:13:dffg_instance                                                 ; dffg            ; work         ;
;          |dffg:\dffg_instances:14:dffg_instance|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:14:dffg_instance                                                 ; dffg            ; work         ;
;          |dffg:\dffg_instances:15:dffg_instance|          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:15:dffg_instance                                                 ; dffg            ; work         ;
;          |dffg:\dffg_instances:16:dffg_instance|          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance                                                 ; dffg            ; work         ;
;          |dffg:\dffg_instances:1:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:1:dffg_instance                                                  ; dffg            ; work         ;
;          |dffg:\dffg_instances:2:dffg_instance|           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:2:dffg_instance                                                  ; dffg            ; work         ;
;          |dffg:\dffg_instances:3:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:3:dffg_instance                                                  ; dffg            ; work         ;
;          |dffg:\dffg_instances:4:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:4:dffg_instance                                                  ; dffg            ; work         ;
;          |dffg:\dffg_instances:5:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:5:dffg_instance                                                  ; dffg            ; work         ;
;          |dffg:\dffg_instances:6:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:6:dffg_instance                                                  ; dffg            ; work         ;
;          |dffg:\dffg_instances:7:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:7:dffg_instance                                                  ; dffg            ; work         ;
;          |dffg:\dffg_instances:8:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:8:dffg_instance                                                  ; dffg            ; work         ;
;          |dffg:\dffg_instances:9:dffg_instance|           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:9:dffg_instance                                                  ; dffg            ; work         ;
;    |adder_n:i2_adder_n|                                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n                                                                                                             ; adder_n         ; work         ;
;       |adder:\s0_adder_1:10:i1_adder_1|                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:10:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:11:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:11:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:12:i1_adder_1|                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:12:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:13:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:13:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:14:i1_adder_1|                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:14:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:15:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:15:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:16:i1_adder_1|                   ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:16:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:17:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:17:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:19:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:19:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:21:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:21:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:23:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:23:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:24:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:24:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:25:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:25:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:27:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:27:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:29:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:29:i1_adder_1                                                                             ; adder           ; work         ;
;       |adder:\s0_adder_1:3:i1_adder_1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:3:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:4:i1_adder_1|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:4:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:5:i1_adder_1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:5:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:6:i1_adder_1|                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:6:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:7:i1_adder_1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:7:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:8:i1_adder_1|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:8:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:9:i1_adder_1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i2_adder_n|adder:\s0_adder_1:9:i1_adder_1                                                                              ; adder           ; work         ;
;    |adder_n:i_adder_n|                                    ; 38 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n                                                                                                              ; adder_n         ; work         ;
;       |adder:\s0_adder_1:10:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:10:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:11:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:11:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:12:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:12:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:13:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:13:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:14:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:14:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:15:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:15:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:16:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:16:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:17:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:17:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:18:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:18:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:19:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:19:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:20:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:20:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:21:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:21:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:22:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:22:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:23:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:23:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:24:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:24:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:25:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:25:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:26:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:26:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:27:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:27:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:28:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:28:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:29:i1_adder_1|                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:29:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:30:i1_adder_1|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:30:i1_adder_1                                                                              ; adder           ; work         ;
;       |adder:\s0_adder_1:3:i1_adder_1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:3:i1_adder_1                                                                               ; adder           ; work         ;
;       |adder:\s0_adder_1:4:i1_adder_1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:4:i1_adder_1                                                                               ; adder           ; work         ;
;       |adder:\s0_adder_1:5:i1_adder_1|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:5:i1_adder_1                                                                               ; adder           ; work         ;
;       |adder:\s0_adder_1:6:i1_adder_1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:6:i1_adder_1                                                                               ; adder           ; work         ;
;       |adder:\s0_adder_1:7:i1_adder_1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:7:i1_adder_1                                                                               ; adder           ; work         ;
;       |adder:\s0_adder_1:8:i1_adder_1|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:8:i1_adder_1                                                                               ; adder           ; work         ;
;       |adder:\s0_adder_1:9:i1_adder_1|                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:\s0_adder_1:9:i1_adder_1                                                                               ; adder           ; work         ;
;       |adder:i2_adder_1|                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|adder_n:i_adder_n|adder:i2_adder_1                                                                                             ; adder           ; work         ;
;    |alu:ALUObject|                                        ; 460 (225)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject                                                                                                                  ; alu             ; work         ;
;       |add_sub:i_add_sub_n|                               ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n                                                                                              ; add_sub         ; work         ;
;          |adder_n:i_adder_n|                              ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n                                                                            ; adder_n         ; work         ;
;             |adder:\s0_adder_1:10:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:10:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:11:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:11:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:12:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:12:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:13:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:13:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:14:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:14:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:15:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:15:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:16:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:16:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:17:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:17:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:18:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:18:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:19:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:19:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:1:i1_adder_1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:1:i1_adder_1                                             ; adder           ; work         ;
;             |adder:\s0_adder_1:20:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:20:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:21:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:21:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:22:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:22:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:23:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:23:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:24:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:24:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:25:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:25:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:26:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:26:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:27:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:27:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:28:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:28:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:29:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:29:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:2:i1_adder_1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:2:i1_adder_1                                             ; adder           ; work         ;
;             |adder:\s0_adder_1:30:i1_adder_1|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:30:i1_adder_1                                            ; adder           ; work         ;
;             |adder:\s0_adder_1:3:i1_adder_1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:3:i1_adder_1                                             ; adder           ; work         ;
;             |adder:\s0_adder_1:4:i1_adder_1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:4:i1_adder_1                                             ; adder           ; work         ;
;             |adder:\s0_adder_1:5:i1_adder_1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:5:i1_adder_1                                             ; adder           ; work         ;
;             |adder:\s0_adder_1:6:i1_adder_1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:6:i1_adder_1                                             ; adder           ; work         ;
;             |adder:\s0_adder_1:7:i1_adder_1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:7:i1_adder_1                                             ; adder           ; work         ;
;             |adder:\s0_adder_1:8:i1_adder_1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:8:i1_adder_1                                             ; adder           ; work         ;
;             |adder:\s0_adder_1:9:i1_adder_1|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:\s0_adder_1:9:i1_adder_1                                             ; adder           ; work         ;
;             |adder:i0_adder_1|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:i0_adder_1                                                           ; adder           ; work         ;
;             |adder:i2_adder_1|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n|adder:i2_adder_1                                                           ; adder           ; work         ;
;       |barrel_shifter:i_barrel_shifter|                   ; 203 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter                                                                                  ; barrel_shifter  ; work         ;
;          |mux2t1_N:shamt0|                                ; 57 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0                                                                  ; mux2t1_N        ; work         ;
;             |mux2t1:\mux2t1_instances:10:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:10:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:11:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:11:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:12:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:12:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:13:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:13:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:14:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:14:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:16:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:16:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:17:mux2t1_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:17:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:18:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:18:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:19:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:19:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:20:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:20:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:21:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:21:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:22:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:22:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:23:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:23:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:24:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:24:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:25:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:25:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:26:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:26:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:27:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:27:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:28:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:28:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:29:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:29:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:2:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:2:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:3:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:3:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:4:mux2t1_instance|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:4:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:5:mux2t1_instance|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:5:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:6:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:6:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:7:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:7:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:8:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:8:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:9:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0|mux2t1:\mux2t1_instances:9:mux2t1_instance                       ; mux2t1          ; work         ;
;          |mux2t1_N:shamt1|                                ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1                                                                  ; mux2t1_N        ; work         ;
;             |mux2t1:\mux2t1_instances:10:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:10:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:11:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:11:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:13:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:13:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:15:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:15:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:28:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:28:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:29:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:29:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:4:mux2t1_instance|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:4:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:5:mux2t1_instance|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:5:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:6:mux2t1_instance|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:6:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:7:mux2t1_instance|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:7:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:8:mux2t1_instance|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:8:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:9:mux2t1_instance|  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1|mux2t1:\mux2t1_instances:9:mux2t1_instance                       ; mux2t1          ; work         ;
;          |mux2t1_N:shamt2|                                ; 41 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2                                                                  ; mux2t1_N        ; work         ;
;             |mux2t1:\mux2t1_instances:10:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:10:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:11:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:11:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:12:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:12:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:13:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:13:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:14:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:14:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:15:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:15:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:16:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:16:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:17:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:17:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:18:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:18:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:19:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:19:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:20:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:20:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:21:mux2t1_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:21:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:22:mux2t1_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:22:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:23:mux2t1_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:23:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:24:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:24:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:25:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:25:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:26:mux2t1_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:26:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:27:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:27:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:8:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2|mux2t1:\mux2t1_instances:8:mux2t1_instance                       ; mux2t1          ; work         ;
;          |mux2t1_N:shamt3|                                ; 16 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3                                                                  ; mux2t1_N        ; work         ;
;             |mux2t1:\mux2t1_instances:1:mux2t1_instance|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3|mux2t1:\mux2t1_instances:1:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:20:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3|mux2t1:\mux2t1_instances:20:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:21:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3|mux2t1:\mux2t1_instances:21:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:22:mux2t1_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3|mux2t1:\mux2t1_instances:22:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:23:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3|mux2t1:\mux2t1_instances:23:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:28:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3|mux2t1:\mux2t1_instances:28:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:29:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3|mux2t1:\mux2t1_instances:29:mux2t1_instance                      ; mux2t1          ; work         ;
;          |mux2t1_N:shamt4|                                ; 72 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4                                                                  ; mux2t1_N        ; work         ;
;             |mux2t1:\mux2t1_instances:0:mux2t1_instance|  ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:0:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:10:mux2t1_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:10:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:11:mux2t1_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:11:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:12:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:12:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:13:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:13:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:14:mux2t1_instance| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:14:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:15:mux2t1_instance| ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:15:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:16:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:16:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:17:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:17:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:18:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:18:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:19:mux2t1_instance| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:19:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:1:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:1:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:20:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:20:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:21:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:21:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:22:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:22:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:23:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:23:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:24:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:24:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:25:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:25:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:26:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:26:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:27:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:27:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:28:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:28:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:29:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:29:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:2:mux2t1_instance|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:2:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:30:mux2t1_instance| ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:30:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:31:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:31:mux2t1_instance                      ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:3:mux2t1_instance|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:3:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:4:mux2t1_instance|  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:4:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:5:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:5:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:6:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:6:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:7:mux2t1_instance|  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:7:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:8:mux2t1_instance|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:8:mux2t1_instance                       ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:9:mux2t1_instance|  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:9:mux2t1_instance                       ; mux2t1          ; work         ;
;          |mux2t1_N:shift_dir_mux|                         ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shift_dir_mux                                                           ; mux2t1_N        ; work         ;
;             |mux2t1:\mux2t1_instances:30:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shift_dir_mux|mux2t1:\mux2t1_instances:30:mux2t1_instance               ; mux2t1          ; work         ;
;             |mux2t1:\mux2t1_instances:31:mux2t1_instance| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shift_dir_mux|mux2t1:\mux2t1_instances:31:mux2t1_instance               ; mux2t1          ; work         ;
;    |control:iControl|                                     ; 90 (90)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|control:iControl                                                                                                               ; control         ; work         ;
;    |mem:DMem|                                             ; 22929 (22929)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                                                       ; mem             ; work         ;
;    |mem:IMem|                                             ; 29 (29)             ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                                                       ; mem             ; work         ;
;       |altsyncram:ram_rtl_0|                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0                                                                                                  ; altsyncram      ; work         ;
;          |altsyncram_eg81:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated                                                                   ; altsyncram_eg81 ; work         ;
;    |partial_mem:PartialMem|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|partial_mem:PartialMem                                                                                                         ; partial_mem     ; work         ;
;    |pc_dffg:PC|                                           ; 1 (1)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|pc_dffg:PC                                                                                                                     ; pc_dffg         ; work         ;
;    |reg_file:RegFile|                                     ; 1327 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile                                                                                                               ; reg_file        ; work         ;
;       |decoder:i_decoder|                                 ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|decoder:i_decoder                                                                                             ; decoder         ; work         ;
;       |nm_mux:i1_nm_mux|                                  ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|nm_mux:i1_nm_mux                                                                                              ; nm_mux          ; work         ;
;       |nm_mux:i2_nm_mux|                                  ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|nm_mux:i2_nm_mux                                                                                              ; nm_mux          ; work         ;
;       |reg:\n_dffg_instances:10:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:10:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:11:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:11:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:12:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:12:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:13:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:13:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:14:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:14:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:15:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:15:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:16:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:17:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:18:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:19:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:19:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:1:n_dffg_instance|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:1:n_dffg_instance                                                                       ; reg             ; work         ;
;       |reg:\n_dffg_instances:20:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:20:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:21:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:21:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:22:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:23:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:23:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:24:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:24:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:25:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:26:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:26:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:27:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:27:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:28:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:28:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:29:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:29:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:2:n_dffg_instance|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:2:n_dffg_instance                                                                       ; reg             ; work         ;
;       |reg:\n_dffg_instances:30:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:30:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:31:n_dffg_instance|          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:31:n_dffg_instance                                                                      ; reg             ; work         ;
;       |reg:\n_dffg_instances:3:n_dffg_instance|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:3:n_dffg_instance                                                                       ; reg             ; work         ;
;       |reg:\n_dffg_instances:4:n_dffg_instance|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance                                                                       ; reg             ; work         ;
;       |reg:\n_dffg_instances:5:n_dffg_instance|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance                                                                       ; reg             ; work         ;
;       |reg:\n_dffg_instances:6:n_dffg_instance|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance                                                                       ; reg             ; work         ;
;       |reg:\n_dffg_instances:7:n_dffg_instance|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance                                                                       ; reg             ; work         ;
;       |reg:\n_dffg_instances:8:n_dffg_instance|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:8:n_dffg_instance                                                                       ; reg             ; work         ;
;       |reg:\n_dffg_instances:9:n_dffg_instance|           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|reg_file:RegFile|reg:\n_dffg_instances:9:n_dffg_instance                                                                       ; reg             ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 40           ; 3            ; 40           ; 120   ; None ;
; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; control:iControl|o_ctrl_Q.alu_control.alu_select[3] ; GND                 ; yes                    ;
; control:iControl|o_ctrl_Q.alu_control.alu_select[2] ; GND                 ; yes                    ;
; control:iControl|o_ctrl_Q.alu_control.alu_select[1] ; GND                 ; yes                    ;
; control:iControl|o_ctrl_Q.alu_control.alu_select[0] ; GND                 ; yes                    ;
; control:iControl|o_ctrl_Q.partial_mem_sel[0]        ; GND                 ; yes                    ;
; control:iControl|o_ctrl_Q.partial_mem_sel[1]        ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 6   ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                                                             ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:5:dffg_instance|s_Q         ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:6:dffg_instance|s_Q         ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:7:dffg_instance|s_Q         ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:8:dffg_instance|s_Q         ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:9:dffg_instance|s_Q         ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:10:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:11:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:12:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:13:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:14:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:15:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:16:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:17:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:18:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:19:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:20:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:21:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:22:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:23:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:24:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:25:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:26:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:27:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:28:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:29:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:30:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:31:dffg_instance|s_Q        ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:16:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:17:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:18:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:19:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:20:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:21:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:22:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:23:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:24:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:25:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:26:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:27:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:28:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:29:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:30:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:31:dffg_instance|s_Q     ; Stuck at GND due to stuck port data_in                                                         ;
; reg_file:RegFile|reg:n_dffg0_instance|s_Q[0..31]                                   ; Stuck at GND due to stuck port clock_enable                                                    ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:6:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:0:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:6:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:0:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:7:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:1:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:7:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:1:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:8:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:2:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:8:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:2:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:9:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:3:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:9:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:3:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:10:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:4:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:10:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:ShamOut_input|dffg:\dffg_instances:4:dffg_instance|s_Q         ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:0:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:0:dffg_instance|s_Q      ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:1:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:1:dffg_instance|s_Q      ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:2:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:2:dffg_instance|s_Q      ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:3:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:3:dffg_instance|s_Q      ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:4:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:4:dffg_instance|s_Q      ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:5:dffg_instance|s_Q      ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:5:dffg_instance|s_Q      ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:11:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:11:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:12:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:12:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:13:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:13:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:14:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:14:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:ZeroExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:31:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:30:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:29:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:28:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:27:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:26:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:25:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:24:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:23:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:22:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:21:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:20:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:19:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:18:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:17:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:16:dffg_instance|s_Q     ; Merged with ID_EX:IID_EX|n_dffg:SignExtend_input|dffg:\dffg_instances:15:dffg_instance|s_Q     ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:17:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:19:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:20:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:21:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:22:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:23:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:24:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:25:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:26:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:27:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:28:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:29:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:30:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:31:dffg_instance|s_Q ; Merged with MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q ;
; Total Number of Removed Registers = 127                                            ;                                                                                                ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 34069 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 1297  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33763 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                       ;
+----------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------+---------+
; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|dffe6 ; 40      ;
; pc_dffg:PC|s_Q[22]                                                                                       ; 3       ;
; Total number of inverted registers = 2                                                                   ;         ;
+----------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                          ;
+---------------------------------------------------------------------------------+--------------------------------------------------------+------------+
; Register Name                                                                   ; Megafunction                                           ; Type       ;
+---------------------------------------------------------------------------------+--------------------------------------------------------+------------+
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:0:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:1:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:2:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:3:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:4:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:5:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:6:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:7:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:8:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:9:dffg_instance|s_Q         ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:10:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:11:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:12:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:13:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:14:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:15:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:16:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:17:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:18:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:19:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:20:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:21:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:22:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:23:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:24:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:25:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:26:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:27:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:28:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:29:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:30:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; IF_ID:IIF_ID|n_dffg:inst_input|dffg:\dffg_instances:31:dffg_instance|s_Q        ; mem:IMem|ram_rtl_0                                     ; RAM        ;
; MEM_WB:IMEM_WB|wb_dffg:WBControl_dffg|s_Q.reg_wr_sel[0,1]                       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|wb_dffg:WBControl_dffg|s_Q.reg_wr_sel[0,1]                       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel[0,1]                           ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:31:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:31:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:31:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:4:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:4:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:RegWrAddrOut_input|dffg:\dffg_instances:4:dffg_instance|s_Q ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:3:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:3:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:RegWrAddrOut_input|dffg:\dffg_instances:3:dffg_instance|s_Q ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:2:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:2:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:RegWrAddrOut_input|dffg:\dffg_instances:2:dffg_instance|s_Q ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:1:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:1:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:RegWrAddrOut_input|dffg:\dffg_instances:1:dffg_instance|s_Q ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:0:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:RegWrAddr_dffg|dffg:\dffg_instances:0:dffg_instance|s_Q   ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:RegWrAddrOut_input|dffg:\dffg_instances:0:dffg_instance|s_Q ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|wb_dffg:WBControl_dffg|s_Q.reg_wr                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|wb_dffg:WBControl_dffg|s_Q.reg_wr                                ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr                                    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:30:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:30:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:30:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:29:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:29:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:29:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:28:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:28:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:28:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:27:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:27:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:27:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:26:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:26:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:26:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:25:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:25:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:25:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:24:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:24:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:24:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:23:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:23:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:23:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:22:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:22:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:22:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:21:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:21:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:21:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:20:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:20:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:20:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:19:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:19:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:19:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:18:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:18:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:17:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:17:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:17:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:16:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:16:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:15:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:15:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:15:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:14:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:14:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:14:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:13:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:13:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:13:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:12:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:12:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:12:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:11:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:11:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:11:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:10:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:10:dffg_instance|s_Q      ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:10:dffg_instance|s_Q    ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:9:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:9:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:9:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:8:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:8:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:8:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:7:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:7:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:7:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:6:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:6:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:6:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:5:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:5:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:5:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:4:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:4:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:4:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:3:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:3:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:3:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:2:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:2:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:2:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:1:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:1:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:1:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; MEM_WB:IMEM_WB|n_dffg:PCInc_dffg|dffg:\dffg_instances:0:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; EX_MEM:IEX_MEM|n_dffg:PCInc_dffg|dffg:\dffg_instances:0:dffg_instance|s_Q       ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
; ID_EX:IID_EX|n_dffg:PCIncOut_input|dffg:\dffg_instances:0:dffg_instance|s_Q     ; ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------------------------+--------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|pc_dffg:PC|s_Q[0]                                                                                             ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|pc_dffg:PC|s_Q[8]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg|dffg:\dffg_instances:2:dffg_instance|s_Q                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |MIPS_Processor|Mux68                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|control:iControl|o_ctrl_Q.pc_sel[0]                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Mux36                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|Mux69                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |MIPS_Processor|reg_file:RegFile|decoder:i_decoder|o_Q[21]                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |MIPS_Processor|reg_file:RegFile|decoder:i_decoder|o_Q[4]                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:13:mux2t1_instance|o_O ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:4:mux2t1_instance|o_O  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4|mux2t1:\mux2t1_instances:2:mux2t1_instance|o_O  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|reg_file:RegFile|nm_mux:i2_nm_mux|Mux26                                                                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|reg_file:RegFile|nm_mux:i1_nm_mux|Mux2                                                                        ;
; 10:1               ; 15 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; No         ; |MIPS_Processor|alu:ALUObject|Mux22                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |MIPS_Processor|control:iControl|o_ctrl_Q.alu_control.alu_select[2]                                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|control:iControl|o_ctrl_Q.alu_control.alu_select[0]                                                           ;
; 9:1                ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |MIPS_Processor|alu:ALUObject|Mux15                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0|shift_taps_bkm:auto_generated|altsyncram_r861:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; L              ; 10    ; Signed Integer                                        ;
; N              ; 32    ; Signed Integer                                        ;
; M              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: pc_dffg:PC ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_n:i_adder_n ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:IIF_ID ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
; m              ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:IIF_ID|n_dffg:pc_input ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID:IIF_ID|n_dffg:inst_input ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; n              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder_n:i2_adder_n ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; n              ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|decoder:i_decoder ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 5     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:n_dffg0_instance ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:31:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:30:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:29:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:28:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:27:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:26:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:25:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:24:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:23:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:22:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:21:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:20:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:19:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:18:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:17:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:16:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:15:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:14:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:13:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:12:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:11:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:10:n_dffg_instance ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:9:n_dffg_instance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:8:n_dffg_instance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:7:n_dffg_instance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:6:n_dffg_instance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:5:n_dffg_instance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:4:n_dffg_instance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:3:n_dffg_instance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:2:n_dffg_instance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|reg:\n_dffg_instances:1:n_dffg_instance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|nm_mux:i1_nm_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
; m              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_file:RegFile|nm_mux:i2_nm_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
; m              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:IID_EX ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
; m              ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:Reg1Out_input ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:Reg2Out_input ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:ZeroExtend_input ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:SignExtend_input ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:ShamOut_input ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:PCIncOut_input ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX:IID_EX|n_dffg:RegWrAddrOut_input ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; L              ; 10    ; Signed Integer                    ;
; N              ; 32    ; Signed Integer                    ;
; M              ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|add_sub:i_add_sub_n ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|add_sub:i_add_sub_n|ones_comp:i_ones_comp ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|add_sub:i_add_sub_n|mux2t1_N:i_mux2t1_N ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|add_sub:i_add_sub_n|adder_n:i_adder_n ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shift_dir_mux ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt2 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt3 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shamt4 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1_N:shift_dir_out_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 32    ; Signed Integer                     ;
; m              ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM|n_dffg:PCInc_dffg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_MEM:IEX_MEM|n_dffg:RegWrAddr_dffg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 5     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: partial_mem:PartialMem ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; N              ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n              ; 32    ; Signed Integer                     ;
; m              ; 5     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; n              ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:RegWrAddr_dffg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 5     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB:IMEM_WB|n_dffg:PCInc_dffg ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem:IMem|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------+
; Parameter Name                     ; Value                ; Type               ;
+------------------------------------+----------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped            ;
; WIDTH_A                            ; 32                   ; Untyped            ;
; WIDTHAD_A                          ; 10                   ; Untyped            ;
; NUMWORDS_A                         ; 1024                 ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped            ;
; WIDTH_B                            ; 1                    ; Untyped            ;
; WIDTHAD_B                          ; 1                    ; Untyped            ;
; NUMWORDS_B                         ; 1                    ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped            ;
; BYTE_SIZE                          ; 8                    ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped            ;
; INIT_FILE                          ; UNUSED               ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped            ;
; ENABLE_ECC                         ; FALSE                ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_eg81      ; Untyped            ;
+------------------------------------+----------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                ;
+----------------+----------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                             ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                             ;
; WIDTH          ; 40             ; Untyped                                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                             ;
; CBXI_PARAMETER ; shift_taps_bkm ; Untyped                                                                             ;
+----------------+----------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 1                             ;
; Entity Instance                           ; mem:IMem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                   ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1024                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 1                             ;
;     -- NUMWORDS_B                         ; 1                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ;
+-------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                               ;
+----------------------------+----------------------------------------------------------------------+
; Name                       ; Value                                                                ;
+----------------------------+----------------------------------------------------------------------+
; Number of entity instances ; 1                                                                    ;
; Entity Instance            ; ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                    ;
;     -- TAP_DISTANCE        ; 3                                                                    ;
;     -- WIDTH               ; 40                                                                   ;
+----------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:IMEM_WB|wb_dffg:WBControl_dffg" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:PCInc_dffg" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:RegWrAddr_dffg" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:PartialMemOut_dffg" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                               ;
+------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:DMEMOut_dffg" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:IMEM_WB|n_dffg:ALUOut_dffg" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_WB:IMEM_WB"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; o_wbcontrol.halt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:IEX_MEM|wb_dffg:WBControl_dffg" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:IEX_MEM|mem_dffg:MEMControl_dffg" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:IEX_MEM|n_dffg:RegWrAddr_dffg" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:IEX_MEM|n_dffg:PCInc_dffg" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                       ;
+------+-------+----------+------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:IEX_MEM|n_dffg:Reg1Out_dffg" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "EX_MEM:IEX_MEM|n_dffg:ALUOut_dffg" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALUObject|barrel_shifter:i_barrel_shifter|mux2t1:shift_type_mux" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; i_d0 ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALUObject|add_sub:i_add_sub_n"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o_c  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:ALUObject"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_ovfl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|wb_dffg:WBControl_FF" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|mem_dffg:MEMControl_FF" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|ex_dffg:EXControl_FF" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:RegWrAddrOut_input" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                             ;
+------+-------+----------+------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:PCIncOut_input" ;
+------+-------+----------+--------------------------------------+
; Port ; Type  ; Severity ; Details                              ;
+------+-------+----------+--------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                         ;
+------+-------+----------+--------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:ShamOut_input" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:SignExtend_input" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:ZeroExtend_input" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:Reg2Out_input" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX|n_dffg:Reg1Out_input" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "ID_EX:IID_EX"            ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; i_shamt[31..5]    ; Input ; Info     ; Stuck at GND ;
; i_zeroext[31..16] ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:RegFile|reg:n_dffg0_instance" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; i_we ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_file:RegFile|decoder:i_decoder"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; o_q[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_n:i2_adder_n"                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_d1[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_c        ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "IF_ID:IIF_ID|n_dffg:inst_input" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "IF_ID:IIF_ID|n_dffg:pc_input" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; i_we ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder_n:i_adder_n"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; i_d0[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_d0[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_d0[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_c         ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_c         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "pc_dffg:PC" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; i_we ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 34069                       ;
;     CLR               ; 286                         ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 32768                       ;
;     ENA CLR           ; 995                         ;
;     plain             ; 4                           ;
; cycloneiii_lcell_comb ; 25213                       ;
;     arith             ; 3                           ;
;         2 data inputs ; 3                           ;
;     normal            ; 25210                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 852                         ;
;         3 data inputs ; 462                         ;
;         4 data inputs ; 23891                       ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 36.00                       ;
; Average LUT depth     ; 9.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:24     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Apr 23 21:19:52 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/MIPS_types.vhd Line: 16
    Info (12022): Found design unit 2: MIPS_types-body File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/MIPS_types.vhd Line: 63
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/EX_MEM.vhd
    Info (12022): Found design unit 1: EX_MEM-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/EX_MEM.vhd Line: 47
    Info (12023): Found entity 1: EX_MEM File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/EX_MEM.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd
    Info (12022): Found design unit 1: ID_EX-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd Line: 53
    Info (12023): Found entity 1: ID_EX File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd
    Info (12022): Found design unit 1: IF_ID-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd Line: 39
    Info (12023): Found entity 1: IF_ID File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MEM_WB.vhd
    Info (12022): Found design unit 1: MEM_WB-behavior File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MEM_WB.vhd Line: 46
    Info (12023): Found entity 1: MEM_WB File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MEM_WB.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 44
    Info (12023): Found entity 1: MIPS_Processor File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd
    Info (12022): Found design unit 1: add_sub-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd Line: 38
    Info (12023): Found entity 1: add_sub File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder.vhd
    Info (12022): Found design unit 1: adder-dataflow File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder.vhd Line: 33
    Info (12023): Found entity 1: adder File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd
    Info (12022): Found design unit 1: adder_n-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd Line: 37
    Info (12023): Found entity 1: adder_n File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd
    Info (12022): Found design unit 1: alu-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd Line: 43
    Info (12023): Found entity 1: alu File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-structural File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/barrel_shifter.vhd Line: 33
    Info (12023): Found entity 1: barrel_shifter File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/barrel_shifter.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd
    Info (12022): Found design unit 1: control-mixed File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd Line: 32
    Info (12023): Found entity 1: control File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control_divider.vhd
    Info (12022): Found design unit 1: control_divider-behavior File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control_divider.vhd Line: 29
    Info (12023): Found entity 1: control_divider File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control_divider.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd
    Info (12022): Found design unit 1: decoder-dataflow File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd Line: 33
    Info (12023): Found entity 1: decoder File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ex_dffg.vhd
    Info (12022): Found design unit 1: ex_dffg-mixed File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ex_dffg.vhd Line: 37
    Info (12023): Found entity 1: ex_dffg File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ex_dffg.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem_dffg.vhd
    Info (12022): Found design unit 1: mem_dffg-mixed File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem_dffg.vhd Line: 35
    Info (12023): Found entity 1: mem_dffg File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem_dffg.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-dataflow File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1.vhd Line: 31
    Info (12023): Found entity 1: mux2t1 File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd Line: 36
    Info (12023): Found entity 1: mux2t1_N File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd
    Info (12022): Found design unit 1: n_dffg-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd Line: 39
    Info (12023): Found entity 1: n_dffg File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/nm_mux.vhd
    Info (12022): Found design unit 1: nm_mux-dataflow File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/nm_mux.vhd Line: 36
    Info (12023): Found entity 1: nm_mux File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/nm_mux.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd
    Info (12022): Found design unit 1: ones_comp-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd Line: 34
    Info (12023): Found entity 1: ones_comp File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/partial_mem.vhd
    Info (12022): Found design unit 1: partial_mem-behavior File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/partial_mem.vhd Line: 23
    Info (12023): Found entity 1: partial_mem File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/partial_mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd
    Info (12022): Found design unit 1: pc_dffg-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd Line: 39
    Info (12023): Found entity 1: pc_dffg File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/pc_dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg.vhd
    Info (12022): Found design unit 1: reg-mixed File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg.vhd Line: 40
    Info (12023): Found entity 1: reg File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-structure File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd Line: 36
    Info (12023): Found entity 1: reg_file File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/wb_dffg.vhd
    Info (12022): Found design unit 1: wb_dffg-mixed File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/wb_dffg.vhd Line: 35
    Info (12023): Found entity 1: wb_dffg File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/wb_dffg.vhd Line: 25
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(47): object "s_Halt" assigned a value but never read File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(50): object "s_Ovfl" assigned a value but never read File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(53): object "s_DMemWr" assigned a value but never read File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object "s_DMemAddr" assigned a value but never read File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(55): object "s_DMemData" assigned a value but never read File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(56): object "s_DMemOut" assigned a value but never read File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 56
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(66): object "s_Inst" assigned a value but never read File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 66
Info (12128): Elaborating entity "pc_dffg" for hierarchy "pc_dffg:PC" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 342
Info (12128): Elaborating entity "adder_n" for hierarchy "adder_n:i_adder_n" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 355
Info (12128): Elaborating entity "adder" for hierarchy "adder_n:i_adder_n|adder:i0_adder_1" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/adder_n.vhd Line: 56
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 364
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:IIF_ID" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 377
Info (12128): Elaborating entity "n_dffg" for hierarchy "IF_ID:IIF_ID|n_dffg:pc_input" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/IF_ID.vhd Line: 54
Info (12128): Elaborating entity "dffg" for hierarchy "IF_ID:IIF_ID|n_dffg:pc_input|dffg:\dffg_instances:31:dffg_instance" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/n_dffg.vhd Line: 54
Info (12128): Elaborating entity "control" for hierarchy "control:iControl" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 400
Info (10041): Inferred latch for "o_ctrl_Q.partial_mem_sel[0]" at control.vhd(101) File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd Line: 101
Info (10041): Inferred latch for "o_ctrl_Q.partial_mem_sel[1]" at control.vhd(101) File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd Line: 101
Info (10041): Inferred latch for "o_ctrl_Q.alu_control.alu_select[0]" at control.vhd(38) File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd Line: 38
Info (10041): Inferred latch for "o_ctrl_Q.alu_control.alu_select[1]" at control.vhd(38) File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd Line: 38
Info (10041): Inferred latch for "o_ctrl_Q.alu_control.alu_select[2]" at control.vhd(38) File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd Line: 38
Info (10041): Inferred latch for "o_ctrl_Q.alu_control.alu_select[3]" at control.vhd(38) File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/control.vhd Line: 38
Info (12128): Elaborating entity "control_divider" for hierarchy "control_divider:ControlDivider" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 408
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:RegFile" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 422
Info (12128): Elaborating entity "decoder" for hierarchy "reg_file:RegFile|decoder:i_decoder" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd Line: 80
Warning (10540): VHDL Signal Declaration warning at decoder.vhd(37): used explicit default value for signal "s_T" because signal was never assigned a value File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/decoder.vhd Line: 37
Info (12128): Elaborating entity "reg" for hierarchy "reg_file:RegFile|reg:n_dffg0_instance" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd Line: 87
Info (12128): Elaborating entity "nm_mux" for hierarchy "reg_file:RegFile|nm_mux:i1_nm_mux" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/reg_file.vhd Line: 107
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:IID_EX" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 443
Info (12128): Elaborating entity "n_dffg" for hierarchy "ID_EX:IID_EX|n_dffg:RegWrAddrOut_input" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd Line: 155
Info (12128): Elaborating entity "ex_dffg" for hierarchy "ID_EX:IID_EX|ex_dffg:EXControl_FF" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd Line: 167
Info (12128): Elaborating entity "mem_dffg" for hierarchy "ID_EX:IID_EX|mem_dffg:MEMControl_FF" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd Line: 176
Info (12128): Elaborating entity "wb_dffg" for hierarchy "ID_EX:IID_EX|wb_dffg:WBControl_FF" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ID_EX.vhd Line: 185
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALUObject" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 481
Info (12128): Elaborating entity "add_sub" for hierarchy "alu:ALUObject|add_sub:i_add_sub_n" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd Line: 96
Info (12128): Elaborating entity "ones_comp" for hierarchy "alu:ALUObject|add_sub:i_add_sub_n|ones_comp:i_ones_comp" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd Line: 84
Info (12128): Elaborating entity "invg" for hierarchy "alu:ALUObject|add_sub:i_add_sub_n|ones_comp:i_ones_comp|invg:\invg_instances:31:invg_instance" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/ones_comp.vhd Line: 48
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "alu:ALUObject|add_sub:i_add_sub_n|mux2t1_N:i_mux2t1_N" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/add_sub.vhd Line: 90
Info (12128): Elaborating entity "mux2t1" for hierarchy "alu:ALUObject|add_sub:i_add_sub_n|mux2t1_N:i_mux2t1_N|mux2t1:\mux2t1_instances:31:mux2t1_instance" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mux2t1_N.vhd Line: 52
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "alu:ALUObject|barrel_shifter:i_barrel_shifter" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/alu.vhd Line: 113
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:IEX_MEM" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 494
Info (12128): Elaborating entity "partial_mem" for hierarchy "partial_mem:PartialMem" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 523
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:IMEM_WB" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 539
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/mem.vhd Line: 35
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem:IMem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ID_EX:IID_EX|wb_dffg:WBControl_FF|s_Q.reg_wr_sel_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 40
Info (12130): Elaborated megafunction instantiation "mem:IMem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "mem:IMem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf
    Info (12023): Found entity 1: altsyncram_eg81 File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/altsyncram_eg81.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0"
Info (12133): Instantiated megafunction "ID_EX:IID_EX|wb_dffg:WBControl_FF|altshift_taps:s_Q.reg_wr_sel_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bkm.tdf
    Info (12023): Found entity 1: shift_taps_bkm File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/shift_taps_bkm.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r861.tdf
    Info (12023): Found entity 1: altsyncram_r861 File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/altsyncram_r861.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/cmpr_ogc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/cntr_p8h.tdf Line: 26
Info (13000): Registers with preset signals will power-up high File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/internal/QuartusWork/db/shift_taps_bkm.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/adeife/cpre381/PROJECTPART2/SoftwareScheduledPipelinedProcessor/proj/src/TopLevel/MIPS_Processor.vhd Line: 36
Info (21057): Implemented 59399 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 59228 logic cells
    Info (21064): Implemented 72 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 946 megabytes
    Info: Processing ended: Tue Apr 23 21:21:36 2024
    Info: Elapsed time: 00:01:44
    Info: Total CPU time (on all processors): 00:01:46


