--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf ADC_CTRL_CONSTRAINTS.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX          |    6.750(R)|      SLOW  |   -3.013(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
DEBUG_PIN          |        11.859(R)|      SLOW  |         7.524(R)|      FAST  |CLOCK_100         |   0.000|
TX                 |         9.803(R)|      SLOW  |         6.233(R)|      FAST  |CLOCK_100         |   0.000|
d_adc_shr_shs      |         6.373(R)|      SLOW  |         4.077(R)|      FAST  |CLOCK_250         |   0.000|
d_adr              |         6.948(R)|      SLOW  |         4.469(R)|      FAST  |CLOCK_250         |   0.000|
d_ads              |         6.882(R)|      SLOW  |         4.418(R)|      FAST  |CLOCK_250         |   0.000|
d_comp_bias_sh     |         6.373(R)|      SLOW  |         4.092(R)|      FAST  |CLOCK_250         |   0.000|
d_count_en         |         6.565(R)|      SLOW  |         4.167(R)|      FAST  |CLOCK_250         |   0.000|
d_count_hold       |         6.292(R)|      SLOW  |         4.029(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inc_one    |         7.135(R)|      SLOW  |         4.506(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inv_clk    |         6.327(R)|      SLOW  |         4.039(R)|      FAST  |CLOCK_250         |   0.000|
d_count_jc_shift_en|         6.331(R)|      SLOW  |         4.040(R)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_clk    |         8.052(R)|      SLOW  |         5.271(R)|      FAST  |CLOCK_250         |   0.000|
                   |         7.413(F)|      SLOW  |         4.771(F)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_en     |         6.625(R)|      SLOW  |         4.301(R)|      FAST  |CLOCK_250         |   0.000|
d_count_mem_wr     |         6.364(R)|      SLOW  |         4.091(R)|      FAST  |CLOCK_250         |   0.000|
d_count_rst        |         6.998(R)|      SLOW  |         4.420(R)|      FAST  |CLOCK_250         |   0.000|
d_count_updn       |         7.090(R)|      SLOW  |         4.529(R)|      FAST  |CLOCK_250         |   0.000|
d_digif_serial_rst |         7.041(R)|      SLOW  |         4.556(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_clamp_en|         6.694(R)|      SLOW  |         4.316(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_ramp_rst|         8.227(R)|      SLOW  |         5.232(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_sh      |         6.921(R)|      SLOW  |         4.434(R)|      FAST  |CLOCK_250         |   0.000|
d_shr              |         6.365(R)|      SLOW  |         4.084(R)|      FAST  |CLOCK_250         |   0.000|
d_shs              |         6.199(R)|      SLOW  |         3.990(R)|      FAST  |CLOCK_250         |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    4.049|         |         |    1.012|
RESET          |   14.748|   14.748|   13.236|   13.236|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.851|         |
RESET          |         |         |    1.482|    1.482|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |COUNT_CLK_N    |    4.574|
CLOCK          |COUNT_CLK_P    |    4.532|
CLOCK          |SYNC_CLOCK     |    6.177|
---------------+---------------+---------+


Analysis completed Tue Sep 13 10:15:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 464 MB



