INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jimmy/lab3/lab3.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jimmy/lab3/lab3.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jimmy/lab3/lab3.srcs/sim_1/new/ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_tb
WARNING: [VRFC 10-3248] data object 'clk' is already declared [/home/jimmy/lab3/lab3.srcs/sim_1/new/ram_tb.v:136]
WARNING: [VRFC 10-3703] second declaration of 'clk' ignored [/home/jimmy/lab3/lab3.srcs/sim_1/new/ram_tb.v:136]
WARNING: [VRFC 10-3380] identifier 'p_temp' is used before its declaration [/home/jimmy/lab3/lab3.srcs/sim_1/new/ram_tb.v:123]
WARNING: [VRFC 10-1581] illegal format specifier " for display [/home/jimmy/lab3/lab3.srcs/sim_1/new/ram_tb.v:126]
WARNING: [VRFC 10-3380] identifier 'p_temp' is used before its declaration [/home/jimmy/lab3/lab3.srcs/sim_1/new/ram_tb.v:128]
