$comment
	File created using the following command:
		vcd file AdderDemo.msim.vcd -direction
$end
$date
	Thu Mar  7 13:56:03 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module adder4_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % b [3] $end
$var wire 1 & b [2] $end
$var wire 1 ' b [1] $end
$var wire 1 ( b [0] $end
$var wire 1 ) cin $end
$var wire 1 * cout $end
$var wire 1 + s [3] $end
$var wire 1 , s [2] $end
$var wire 1 - s [1] $end
$var wire 1 . s [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_a [3] $end
$var wire 1 9 ww_a [2] $end
$var wire 1 : ww_a [1] $end
$var wire 1 ; ww_a [0] $end
$var wire 1 < ww_b [3] $end
$var wire 1 = ww_b [2] $end
$var wire 1 > ww_b [1] $end
$var wire 1 ? ww_b [0] $end
$var wire 1 @ ww_cin $end
$var wire 1 A ww_s [3] $end
$var wire 1 B ww_s [2] $end
$var wire 1 C ww_s [1] $end
$var wire 1 D ww_s [0] $end
$var wire 1 E ww_cout $end
$var wire 1 F \a[1]~input_o\ $end
$var wire 1 G \a[2]~input_o\ $end
$var wire 1 H \a[3]~input_o\ $end
$var wire 1 I \b[1]~input_o\ $end
$var wire 1 J \b[2]~input_o\ $end
$var wire 1 K \b[3]~input_o\ $end
$var wire 1 L \s[0]~output_o\ $end
$var wire 1 M \s[1]~output_o\ $end
$var wire 1 N \s[2]~output_o\ $end
$var wire 1 O \s[3]~output_o\ $end
$var wire 1 P \cout~output_o\ $end
$var wire 1 Q \a[0]~input_o\ $end
$var wire 1 R \b[0]~input_o\ $end
$var wire 1 S \cin~input_o\ $end
$var wire 1 T \FA_0|s~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0*
0/
10
x1
12
13
14
15
16
17
1@
0E
1F
1G
1H
1I
1J
1K
1L
0M
0N
0O
0P
1Q
1R
1S
1T
1!
1"
1#
1$
1%
1&
1'
1(
18
19
1:
1;
1<
1=
1>
1?
0+
0,
0-
1.
0A
0B
0C
1D
$end
#1000000
