

================================================================
== Vitis HLS Report for 'train_step_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_75_2'
================================================================
* Date:           Wed May 21 10:33:29 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2067|     2067|  20.670 us|  20.670 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_1_VITIS_LOOP_75_2  |     2065|     2065|        19|          1|          1|  2048|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.35>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %WEIGHTS, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2048, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_pos_63_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_63"   --->   Operation 26 'read' 'in_pos_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_pos_62_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_62"   --->   Operation 27 'read' 'in_pos_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_pos_61_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_61"   --->   Operation 28 'read' 'in_pos_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_pos_60_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_60"   --->   Operation 29 'read' 'in_pos_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_pos_59_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_59"   --->   Operation 30 'read' 'in_pos_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_pos_58_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_58"   --->   Operation 31 'read' 'in_pos_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_pos_57_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_57"   --->   Operation 32 'read' 'in_pos_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_pos_56_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_56"   --->   Operation 33 'read' 'in_pos_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_pos_55_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_55"   --->   Operation 34 'read' 'in_pos_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_pos_54_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_54"   --->   Operation 35 'read' 'in_pos_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_pos_53_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_53"   --->   Operation 36 'read' 'in_pos_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_pos_52_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_52"   --->   Operation 37 'read' 'in_pos_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in_pos_51_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_51"   --->   Operation 38 'read' 'in_pos_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%in_pos_50_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_50"   --->   Operation 39 'read' 'in_pos_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_pos_49_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_49"   --->   Operation 40 'read' 'in_pos_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%in_pos_48_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_48"   --->   Operation 41 'read' 'in_pos_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in_pos_47_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_47"   --->   Operation 42 'read' 'in_pos_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%in_pos_46_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_46"   --->   Operation 43 'read' 'in_pos_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%in_pos_45_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_45"   --->   Operation 44 'read' 'in_pos_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in_pos_44_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_44"   --->   Operation 45 'read' 'in_pos_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%in_pos_43_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_43"   --->   Operation 46 'read' 'in_pos_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%in_pos_42_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_42"   --->   Operation 47 'read' 'in_pos_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%in_pos_41_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_41"   --->   Operation 48 'read' 'in_pos_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%in_pos_40_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_40"   --->   Operation 49 'read' 'in_pos_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%in_pos_39_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_39"   --->   Operation 50 'read' 'in_pos_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_pos_38_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_38"   --->   Operation 51 'read' 'in_pos_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in_pos_37_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_37"   --->   Operation 52 'read' 'in_pos_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_pos_36_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_36"   --->   Operation 53 'read' 'in_pos_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%in_pos_35_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_35"   --->   Operation 54 'read' 'in_pos_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%in_pos_34_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_34"   --->   Operation 55 'read' 'in_pos_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%in_pos_33_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_33"   --->   Operation 56 'read' 'in_pos_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in_pos_32_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_32"   --->   Operation 57 'read' 'in_pos_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%in_pos_31_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_31"   --->   Operation 58 'read' 'in_pos_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%in_pos_30_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_30"   --->   Operation 59 'read' 'in_pos_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%in_pos_29_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_29"   --->   Operation 60 'read' 'in_pos_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%in_pos_28_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_28"   --->   Operation 61 'read' 'in_pos_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%in_pos_27_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_27"   --->   Operation 62 'read' 'in_pos_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in_pos_26_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_26"   --->   Operation 63 'read' 'in_pos_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%in_pos_25_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_25"   --->   Operation 64 'read' 'in_pos_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_pos_24_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_24"   --->   Operation 65 'read' 'in_pos_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%in_pos_23_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_23"   --->   Operation 66 'read' 'in_pos_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_pos_22_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_22"   --->   Operation 67 'read' 'in_pos_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%in_pos_21_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_21"   --->   Operation 68 'read' 'in_pos_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%in_pos_20_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_20"   --->   Operation 69 'read' 'in_pos_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%in_pos_19_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_19"   --->   Operation 70 'read' 'in_pos_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%in_pos_18_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_18"   --->   Operation 71 'read' 'in_pos_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%in_pos_17_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_17"   --->   Operation 72 'read' 'in_pos_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%in_pos_16_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_16"   --->   Operation 73 'read' 'in_pos_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%in_pos_15_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_15"   --->   Operation 74 'read' 'in_pos_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%in_pos_14_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_14"   --->   Operation 75 'read' 'in_pos_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%in_pos_13_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_13"   --->   Operation 76 'read' 'in_pos_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%in_pos_12_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_12"   --->   Operation 77 'read' 'in_pos_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%in_pos_11_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_11"   --->   Operation 78 'read' 'in_pos_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%in_pos_10_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_10"   --->   Operation 79 'read' 'in_pos_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%in_pos_9_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_9"   --->   Operation 80 'read' 'in_pos_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%in_pos_8_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_8"   --->   Operation 81 'read' 'in_pos_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%in_pos_7_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_7"   --->   Operation 82 'read' 'in_pos_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%in_pos_6_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_6"   --->   Operation 83 'read' 'in_pos_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%in_pos_5_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_5"   --->   Operation 84 'read' 'in_pos_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%in_pos_4_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_4"   --->   Operation 85 'read' 'in_pos_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%in_pos_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_3"   --->   Operation 86 'read' 'in_pos_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%in_pos_2_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_2"   --->   Operation 87 'read' 'in_pos_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%in_pos_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos_1"   --->   Operation 88 'read' 'in_pos_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%in_pos_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pos"   --->   Operation 89 'read' 'in_pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%W1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %W1"   --->   Operation 90 'read' 'W1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%out_neg_9_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_9_load"   --->   Operation 91 'read' 'out_neg_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%out_neg_8_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_8_load"   --->   Operation 92 'read' 'out_neg_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%out_neg_7_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_7_load"   --->   Operation 93 'read' 'out_neg_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%out_neg_6_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_6_load"   --->   Operation 94 'read' 'out_neg_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%out_neg_5_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_5_load"   --->   Operation 95 'read' 'out_neg_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%out_neg_4_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_4_load"   --->   Operation 96 'read' 'out_neg_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%out_neg_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_3_load"   --->   Operation 97 'read' 'out_neg_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%out_neg_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_2_load"   --->   Operation 98 'read' 'out_neg_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%out_neg_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_1_load"   --->   Operation 99 'read' 'out_neg_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%out_neg_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_neg_load"   --->   Operation 100 'read' 'out_neg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%out_pos_9_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_9_load"   --->   Operation 101 'read' 'out_pos_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%out_pos_8_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_8_load"   --->   Operation 102 'read' 'out_pos_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%out_pos_7_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_7_load"   --->   Operation 103 'read' 'out_pos_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%out_pos_6_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_6_load"   --->   Operation 104 'read' 'out_pos_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%out_pos_5_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_5_load"   --->   Operation 105 'read' 'out_pos_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%out_pos_4_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_4_load"   --->   Operation 106 'read' 'out_pos_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%out_pos_3_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_3_load"   --->   Operation 107 'read' 'out_pos_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%out_pos_2_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_2_load"   --->   Operation 108 'read' 'out_pos_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%out_pos_1_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_1_load"   --->   Operation 109 'read' 'out_pos_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%out_pos_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %out_pos_load"   --->   Operation 110 'read' 'out_pos_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.61ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 112 [1/1] (1.61ns)   --->   "%store_ln73 = store i6 0, i6 %j" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 112 'store' 'store_ln73' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 113 [1/1] (1.61ns)   --->   "%store_ln75 = store i7 0, i7 %i" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 113 'store' 'store_ln75' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6.i"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 115 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %WEIGHTS"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (2.13ns)   --->   "%icmp_ln73 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 117 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (2.13ns)   --->   "%add_ln73 = add i12 %indvar_flatten_load, i12 1" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 118 'add' 'add_ln73' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc23.i, void %_ZN13ap_fixed_baseILi13ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.loopexit.exitStub" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 119 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (1.61ns)   --->   "%store_ln73 = store i12 %add_ln73, i12 %indvar_flatten" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 120 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 121 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 122 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.03ns)   --->   "%icmp_ln75 = icmp_eq  i7 %i_load, i7 64" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 123 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.99ns)   --->   "%select_ln73 = select i1 %icmp_ln75, i7 0, i7 %i_load" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 124 'select' 'select_ln73' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (1.94ns)   --->   "%add_ln73_1 = add i6 %j_load, i6 1" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 125 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.66ns)   --->   "%select_ln73_1 = select i1 %icmp_ln75, i6 %add_ln73_1, i6 %j_load" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 126 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i6 %select_ln73_1" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 127 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.86ns)   --->   "%tmp = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.10i2.i2.i4, i4 0, i2 %out_pos_load_read, i4 1, i2 %out_pos_1_load_read, i4 2, i2 %out_pos_2_load_read, i4 3, i2 %out_pos_3_load_read, i4 4, i2 %out_pos_4_load_read, i4 5, i2 %out_pos_5_load_read, i4 6, i2 %out_pos_6_load_read, i4 7, i2 %out_pos_7_load_read, i4 8, i2 %out_pos_8_load_read, i4 9, i2 %out_pos_9_load_read, i2 0, i4 %trunc_ln73" [../src/forward_fw.cpp:74->../src/forward_fw.cpp:158]   --->   Operation 128 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.86> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i2 %tmp" [../src/forward_fw.cpp:74->../src/forward_fw.cpp:158]   --->   Operation 129 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (1.86ns)   --->   "%tmp_2 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.10i2.i2.i4, i4 0, i2 %out_neg_load_read, i4 1, i2 %out_neg_1_load_read, i4 2, i2 %out_neg_2_load_read, i4 3, i2 %out_neg_3_load_read, i4 4, i2 %out_neg_4_load_read, i4 5, i2 %out_neg_5_load_read, i4 6, i2 %out_neg_6_load_read, i4 7, i2 %out_neg_7_load_read, i4 8, i2 %out_neg_8_load_read, i4 9, i2 %out_neg_9_load_read, i2 0, i4 %trunc_ln73" [../src/forward_fw.cpp:74->../src/forward_fw.cpp:158]   --->   Operation 130 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 1.86> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln74_1 = sext i2 %tmp_2" [../src/forward_fw.cpp:74->../src/forward_fw.cpp:158]   --->   Operation 131 'sext' 'sext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.58ns)   --->   "%delta = sub i3 %sext_ln74, i3 %sext_ln74_1" [../src/forward_fw.cpp:74->../src/forward_fw.cpp:158]   --->   Operation 132 'sub' 'delta' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln73_1" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 133 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %select_ln73" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 134 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (3.13ns)   --->   "%tmp_3 = sparsemux i2 @_ssdm_op_SparseMux.ap_auto.64i2.i2.i6, i6 0, i2 %in_pos_read, i6 1, i2 %in_pos_1_read, i6 2, i2 %in_pos_2_read, i6 3, i2 %in_pos_3_read, i6 4, i2 %in_pos_4_read, i6 5, i2 %in_pos_5_read, i6 6, i2 %in_pos_6_read, i6 7, i2 %in_pos_7_read, i6 8, i2 %in_pos_8_read, i6 9, i2 %in_pos_9_read, i6 10, i2 %in_pos_10_read, i6 11, i2 %in_pos_11_read, i6 12, i2 %in_pos_12_read, i6 13, i2 %in_pos_13_read, i6 14, i2 %in_pos_14_read, i6 15, i2 %in_pos_15_read, i6 16, i2 %in_pos_16_read, i6 17, i2 %in_pos_17_read, i6 18, i2 %in_pos_18_read, i6 19, i2 %in_pos_19_read, i6 20, i2 %in_pos_20_read, i6 21, i2 %in_pos_21_read, i6 22, i2 %in_pos_22_read, i6 23, i2 %in_pos_23_read, i6 24, i2 %in_pos_24_read, i6 25, i2 %in_pos_25_read, i6 26, i2 %in_pos_26_read, i6 27, i2 %in_pos_27_read, i6 28, i2 %in_pos_28_read, i6 29, i2 %in_pos_29_read, i6 30, i2 %in_pos_30_read, i6 31, i2 %in_pos_31_read, i6 32, i2 %in_pos_32_read, i6 33, i2 %in_pos_33_read, i6 34, i2 %in_pos_34_read, i6 35, i2 %in_pos_35_read, i6 36, i2 %in_pos_36_read, i6 37, i2 %in_pos_37_read, i6 38, i2 %in_pos_38_read, i6 39, i2 %in_pos_39_read, i6 40, i2 %in_pos_40_read, i6 41, i2 %in_pos_41_read, i6 42, i2 %in_pos_42_read, i6 43, i2 %in_pos_43_read, i6 44, i2 %in_pos_44_read, i6 45, i2 %in_pos_45_read, i6 46, i2 %in_pos_46_read, i6 47, i2 %in_pos_47_read, i6 48, i2 %in_pos_48_read, i6 49, i2 %in_pos_49_read, i6 50, i2 %in_pos_50_read, i6 51, i2 %in_pos_51_read, i6 52, i2 %in_pos_52_read, i6 53, i2 %in_pos_53_read, i6 54, i2 %in_pos_54_read, i6 55, i2 %in_pos_55_read, i6 56, i2 %in_pos_56_read, i6 57, i2 %in_pos_57_read, i6 58, i2 %in_pos_58_read, i6 59, i2 %in_pos_59_read, i6 60, i2 %in_pos_60_read, i6 61, i2 %in_pos_61_read, i6 62, i2 %in_pos_62_read, i6 63, i2 %in_pos_63_read, i2 0, i6 %trunc_ln75" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 135 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 3.13> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (2.03ns)   --->   "%add_ln75 = add i7 %select_ln73, i7 1" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 136 'add' 'add_ln75' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (1.61ns)   --->   "%store_ln73 = store i6 %select_ln73_1, i6 %j" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 137 'store' 'store_ln73' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 138 [1/1] (1.61ns)   --->   "%store_ln75 = store i7 %add_ln75, i7 %i" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 138 'store' 'store_ln75' <Predicate = true> <Delay = 1.61>

State 3 <SV = 2> <Delay = 5.44>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i3 %delta" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 139 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %empty, i6 0" [../src/forward_fw.cpp:73->../src/forward_fw.cpp:158]   --->   Operation 140 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i11 %tmp_4" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 141 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i7 %select_ln73" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 142 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76_1 = add i64 %zext_ln75_1, i64 %W1_read" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 143 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [1/1] (5.44ns) (root node of TernaryAdder)   --->   "%add_ln76 = add i64 %add_ln76_1, i64 %zext_ln75" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 144 'add' 'add_ln76' <Predicate = true> <Delay = 5.44> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.72> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 %add_ln76" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 145 'getelementptr' 'WEIGHTS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln76_2 = sext i2 %tmp_3" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 146 'sext' 'sext_ln76_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.56ns)   --->   "%mul_ln76 = mul i4 %sext_ln76_2, i4 %sext_ln76" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 147 'mul' 'mul_ln76' <Predicate = true> <Delay = 1.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 148 [8/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 148 'readreq' 'WEIGHTS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 149 [7/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 149 'readreq' 'WEIGHTS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 150 [6/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 150 'readreq' 'WEIGHTS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 151 [5/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 151 'readreq' 'WEIGHTS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 152 [4/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 152 'readreq' 'WEIGHTS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 153 [3/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 153 'readreq' 'WEIGHTS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 154 [2/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 154 'readreq' 'WEIGHTS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 155 [1/8] (7.30ns)   --->   "%WEIGHTS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 155 'readreq' 'WEIGHTS_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 156 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 156 'read' 'WEIGHTS_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln76_1 = sext i8 %WEIGHTS_addr_read" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 157 'sext' 'sext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln76_3 = sext i4 %mul_ln76" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 158 'sext' 'sext_ln76_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (2.11ns)   --->   "%w_new = add i9 %sext_ln76_3, i9 %sext_ln76_1" [../src/forward_fw.cpp:76->../src/forward_fw.cpp:158]   --->   Operation 159 'add' 'w_new' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %w_new, i32 8" [../src/forward_fw.cpp:78->../src/forward_fw.cpp:158]   --->   Operation 160 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.99ns)   --->   "%select_ln78 = select i1 %tmp_34, i8 255, i8 1" [../src/forward_fw.cpp:78->../src/forward_fw.cpp:158]   --->   Operation 161 'select' 'select_ln78' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %WEIGHTS_addr, i64 1" [../src/forward_fw.cpp:78->../src/forward_fw.cpp:158]   --->   Operation 162 'writereq' 'WEIGHTS_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 163 [1/1] (7.30ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %WEIGHTS_addr, i8 %select_ln78, i1 1" [../src/forward_fw.cpp:78->../src/forward_fw.cpp:158]   --->   Operation 163 'write' 'write_ln78' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 164 [5/5] (7.30ns)   --->   "%WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:78->../src/forward_fw.cpp:158]   --->   Operation 164 'writeresp' 'WEIGHTS_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 165 [4/5] (7.30ns)   --->   "%WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:78->../src/forward_fw.cpp:158]   --->   Operation 165 'writeresp' 'WEIGHTS_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 166 [3/5] (7.30ns)   --->   "%WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:78->../src/forward_fw.cpp:158]   --->   Operation 166 'writeresp' 'WEIGHTS_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 167 [2/5] (7.30ns)   --->   "%WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:78->../src/forward_fw.cpp:158]   --->   Operation 167 'writeresp' 'WEIGHTS_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 173 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 173 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 1.61>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_1_VITIS_LOOP_75_2_str"   --->   Operation 168 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 170 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 171 [1/5] (7.30ns)   --->   "%WEIGHTS_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %WEIGHTS_addr" [../src/forward_fw.cpp:78->../src/forward_fw.cpp:158]   --->   Operation 171 'writeresp' 'WEIGHTS_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.body6.i" [../src/forward_fw.cpp:75->../src/forward_fw.cpp:158]   --->   Operation 172 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.351ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [176]  (1.610 ns)
	'load' operation 12 bit ('indvar_flatten_load', ../src/forward_fw.cpp:73->../src/forward_fw.cpp:158) on local variable 'indvar_flatten' [181]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln73', ../src/forward_fw.cpp:73->../src/forward_fw.cpp:158) [183]  (2.131 ns)
	'store' operation 0 bit ('store_ln73', ../src/forward_fw.cpp:73->../src/forward_fw.cpp:158) of variable 'add_ln73', ../src/forward_fw.cpp:73->../src/forward_fw.cpp:158 on local variable 'indvar_flatten' [225]  (1.610 ns)

 <State 2>: 6.661ns
The critical path consists of the following:
	'load' operation 7 bit ('i_load', ../src/forward_fw.cpp:75->../src/forward_fw.cpp:158) on local variable 'i', ../src/forward_fw.cpp:75->../src/forward_fw.cpp:158 [187]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', ../src/forward_fw.cpp:75->../src/forward_fw.cpp:158) [191]  (2.030 ns)
	'select' operation 7 bit ('select_ln73', ../src/forward_fw.cpp:73->../src/forward_fw.cpp:158) [192]  (0.990 ns)
	'add' operation 7 bit ('add_ln75', ../src/forward_fw.cpp:75->../src/forward_fw.cpp:158) [224]  (2.030 ns)
	'store' operation 0 bit ('store_ln75', ../src/forward_fw.cpp:75->../src/forward_fw.cpp:158) of variable 'add_ln75', ../src/forward_fw.cpp:75->../src/forward_fw.cpp:158 on local variable 'i', ../src/forward_fw.cpp:75->../src/forward_fw.cpp:158 [227]  (1.610 ns)

 <State 3>: 5.441ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln76', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [209]  (5.441 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [211]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [211]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [211]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [211]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [211]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [211]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [211]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_load_req', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [211]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('WEIGHTS_addr_read', ../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:76->../src/forward_fw.cpp:158) [212]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('WEIGHTS_addr_req', ../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) [221]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln78', ../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) [222]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_resp', ../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) [223]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_resp', ../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) [223]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_resp', ../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) [223]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_resp', ../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) [223]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('WEIGHTS_addr_resp', ../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) on port 'WEIGHTS' (../src/forward_fw.cpp:78->../src/forward_fw.cpp:158) [223]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
