Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May  5 22:58:49 2021
| Host         : LAPTOP-E46NNAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -81.756      -81.756                      1                  348        0.165        0.000                      0                  348        3.000        0.000                       0                   303  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 0.470        0.000                      0                  294        0.177        0.000                      0                  294        3.000        0.000                       0                   262  
  clk25_clk_wiz_0          29.952        0.000                      0                   54        0.165        0.000                      0                   54       19.500        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin      clk25_clk_wiz_0      -81.756      -81.756                      1                    1        0.479        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 2.232ns (24.303%)  route 6.952ns (75.697%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.835    10.664    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.328    10.992 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=61, routed)          1.444    12.436    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I0_O)        0.150    12.586 r  GEN_TOP_CONV/data[3]_i_2/O
                         net (fo=4, routed)           0.323    12.909    GEN_TOP_CONV/data[3]_i_2_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.326    13.235 r  GEN_TOP_CONV/data[0]_i_1/O
                         net (fo=4, routed)           1.265    14.500    GEN_TOP_CONV/data[0]_i_1_n_0
    SLICE_X15Y109        FDRE                                         r  GEN_TOP_CONV/data_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.506    14.928    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X15Y109        FDRE                                         r  GEN_TOP_CONV/data_reg[0]_replica_2/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X15Y109        FDRE (Setup_fdre_C_D)       -0.103    14.970    GEN_TOP_CONV/data_reg[0]_replica_2
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -14.500    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.003ns  (logic 2.232ns (24.793%)  route 6.771ns (75.207%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.835    10.664    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.328    10.992 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=61, routed)          1.444    12.436    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I0_O)        0.150    12.586 r  GEN_TOP_CONV/data[3]_i_2/O
                         net (fo=4, routed)           0.323    12.909    GEN_TOP_CONV/data[3]_i_2_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.326    13.235 r  GEN_TOP_CONV/data[0]_i_1/O
                         net (fo=4, routed)           1.084    14.318    GEN_TOP_CONV/data[0]_i_1_n_0
    SLICE_X11Y105        FDRE                                         r  GEN_TOP_CONV/data_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.933    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X11Y105        FDRE                                         r  GEN_TOP_CONV/data_reg[0]_replica_1/C
                         clock pessimism              0.180    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X11Y105        FDRE (Setup_fdre_C_D)       -0.105    14.973    GEN_TOP_CONV/data_reg[0]_replica_1
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.150ns  (logic 2.586ns (28.264%)  route 6.564ns (71.736%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.835    10.664    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.354    11.018 f  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=61, routed)          1.294    12.311    GEN_TOP_CONV/key[127]_i_2_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.352    12.663 r  GEN_TOP_CONV/key[67]_i_2/O
                         net (fo=3, routed)           0.488    13.151    GEN_TOP_CONV/key[67]_i_2_n_0
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.328    13.479 r  GEN_TOP_CONV/key[65]_i_3/O
                         net (fo=2, routed)           0.862    14.341    GEN_TOP_CONV/key[65]_i_3_n_0
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.465 r  GEN_TOP_CONV/key[65]_i_1/O
                         net (fo=1, routed)           0.000    14.465    GEN_TOP_CONV/key[65]_i_1_n_0
    SLICE_X8Y106         FDRE                                         r  GEN_TOP_CONV/key_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.508    14.930    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  GEN_TOP_CONV/key_reg[65]/C
                         clock pessimism              0.180    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X8Y106         FDRE (Setup_fdre_C_D)        0.077    15.152    GEN_TOP_CONV/key_reg[65]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.031ns  (logic 2.586ns (28.636%)  route 6.445ns (71.364%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.835    10.664    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.354    11.018 f  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=61, routed)          1.294    12.311    GEN_TOP_CONV/key[127]_i_2_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.352    12.663 r  GEN_TOP_CONV/key[67]_i_2/O
                         net (fo=3, routed)           0.488    13.151    GEN_TOP_CONV/key[67]_i_2_n_0
    SLICE_X2Y110         LUT3 (Prop_lut3_I2_O)        0.328    13.479 r  GEN_TOP_CONV/key[65]_i_3/O
                         net (fo=2, routed)           0.743    14.222    GEN_TOP_CONV/key[65]_i_3_n_0
    SLICE_X7Y106         LUT6 (Prop_lut6_I4_O)        0.124    14.346 r  GEN_TOP_CONV/key[64]_i_1/O
                         net (fo=1, routed)           0.000    14.346    GEN_TOP_CONV/key[64]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  GEN_TOP_CONV/key_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.587    15.009    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  GEN_TOP_CONV/key_reg[64]/C
                         clock pessimism              0.180    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X7Y106         FDRE (Setup_fdre_C_D)        0.029    15.183    GEN_TOP_CONV/key_reg[64]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -14.346    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 2.462ns (28.121%)  route 6.293ns (71.879%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.835    10.664    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.354    11.018 f  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=61, routed)          1.294    12.311    GEN_TOP_CONV/key[127]_i_2_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.352    12.663 r  GEN_TOP_CONV/key[67]_i_2/O
                         net (fo=3, routed)           1.080    13.743    GEN_TOP_CONV/key[67]_i_2_n_0
    SLICE_X15Y118        LUT5 (Prop_lut5_I3_O)        0.328    14.071 r  GEN_TOP_CONV/key[67]_i_1/O
                         net (fo=1, routed)           0.000    14.071    GEN_TOP_CONV/key[67]_i_1_n_0
    SLICE_X15Y118        FDRE                                         r  GEN_TOP_CONV/key_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.498    14.920    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X15Y118        FDRE                                         r  GEN_TOP_CONV/key_reg[67]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X15Y118        FDRE (Setup_fdre_C_D)        0.031    15.096    GEN_TOP_CONV/key_reg[67]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.169ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 2.462ns (28.572%)  route 6.155ns (71.428%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.835    10.664    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.354    11.018 f  GEN_TOP_CONV/key[127]_i_2/O
                         net (fo=61, routed)          1.294    12.311    GEN_TOP_CONV/key[127]_i_2_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I4_O)        0.352    12.663 r  GEN_TOP_CONV/key[67]_i_2/O
                         net (fo=3, routed)           0.941    13.605    GEN_TOP_CONV/key[67]_i_2_n_0
    SLICE_X15Y113        LUT5 (Prop_lut5_I3_O)        0.328    13.933 r  GEN_TOP_CONV/key[66]_i_1/O
                         net (fo=1, routed)           0.000    13.933    GEN_TOP_CONV/key[66]_i_1_n_0
    SLICE_X15Y113        FDRE                                         r  GEN_TOP_CONV/key_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.503    14.925    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X15Y113        FDRE                                         r  GEN_TOP_CONV/key_reg[66]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X15Y113        FDRE (Setup_fdre_C_D)        0.032    15.102    GEN_TOP_CONV/key_reg[66]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.550ns  (logic 2.004ns (23.440%)  route 6.546ns (76.560%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.664    10.493    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.328    10.821 f  GEN_TOP_CONV/key[61]_i_2/O
                         net (fo=60, routed)          1.265    12.086    GEN_TOP_CONV/key[61]_i_2_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124    12.210 r  GEN_TOP_CONV/key[3]_i_2/O
                         net (fo=4, routed)           1.531    13.741    GEN_TOP_CONV/key[3]_i_2_n_0
    SLICE_X29Y109        LUT5 (Prop_lut5_I3_O)        0.124    13.865 r  GEN_TOP_CONV/key[2]_i_1/O
                         net (fo=1, routed)           0.000    13.865    GEN_TOP_CONV/key[2]_i_1_n_0
    SLICE_X29Y109        FDRE                                         r  GEN_TOP_CONV/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.503    14.925    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X29Y109        FDRE                                         r  GEN_TOP_CONV/key_reg[2]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X29Y109        FDRE (Setup_fdre_C_D)        0.032    15.102    GEN_TOP_CONV/key_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/data_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 2.232ns (26.257%)  route 6.269ns (73.743%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.835    10.664    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I0_O)        0.328    10.992 r  GEN_TOP_CONV/data[63]_i_3/O
                         net (fo=61, routed)          1.444    12.436    GEN_TOP_CONV/data[63]_i_3_n_0
    SLICE_X4Y105         LUT5 (Prop_lut5_I0_O)        0.150    12.586 r  GEN_TOP_CONV/data[3]_i_2/O
                         net (fo=4, routed)           0.323    12.909    GEN_TOP_CONV/data[3]_i_2_n_0
    SLICE_X1Y105         LUT5 (Prop_lut5_I2_O)        0.326    13.235 r  GEN_TOP_CONV/data[0]_i_1/O
                         net (fo=4, routed)           0.582    13.816    GEN_TOP_CONV/data[0]_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  GEN_TOP_CONV/data_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.589    15.011    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  GEN_TOP_CONV/data_reg[0]_replica/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X1Y104         FDRE (Setup_fdre_C_D)       -0.058    15.098    GEN_TOP_CONV/data_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.398ns  (logic 2.004ns (23.862%)  route 6.394ns (76.138%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.664    10.493    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.328    10.821 f  GEN_TOP_CONV/key[61]_i_2/O
                         net (fo=60, routed)          1.265    12.086    GEN_TOP_CONV/key[61]_i_2_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124    12.210 r  GEN_TOP_CONV/key[3]_i_2/O
                         net (fo=4, routed)           1.380    13.590    GEN_TOP_CONV/key[3]_i_2_n_0
    SLICE_X15Y120        LUT5 (Prop_lut5_I2_O)        0.124    13.714 r  GEN_TOP_CONV/key[0]_i_1/O
                         net (fo=1, routed)           0.000    13.714    GEN_TOP_CONV/key[0]_i_1_n_0
    SLICE_X15Y120        FDRE                                         r  GEN_TOP_CONV/key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.497    14.919    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X15Y120        FDRE                                         r  GEN_TOP_CONV/key_reg[0]/C
                         clock pessimism              0.180    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X15Y120        FDRE (Setup_fdre_C_D)        0.029    15.093    GEN_TOP_CONV/key_reg[0]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -13.714    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/a_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/key_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 2.004ns (24.436%)  route 6.197ns (75.564%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.713     5.316    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  GEN_TOP_CONV/a_data_reg[5]/Q
                         net (fo=1, routed)           0.772     6.544    GEN_TOP_CONV/a_data_reg_n_0_[5]
    SLICE_X7Y81          LUT4 (Prop_lut4_I0_O)        0.150     6.694 r  GEN_TOP_CONV/state_index[6]_i_14/O
                         net (fo=5, routed)           0.480     7.174    GEN_TOP_CONV/state_index[6]_i_14_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I3_O)        0.326     7.500 r  GEN_TOP_CONV/state_index[6]_i_8/O
                         net (fo=1, routed)           0.803     8.304    GEN_TOP_CONV/state_index[6]_i_8_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.146     8.450 r  GEN_TOP_CONV/state_index[6]_i_3/O
                         net (fo=19, routed)          1.029     9.479    GEN_TOP_CONV/output_hex[1]
    SLICE_X6Y90          LUT5 (Prop_lut5_I1_O)        0.350     9.829 r  GEN_TOP_CONV/state_index[6]_i_1/O
                         net (fo=10, routed)          0.664    10.493    GEN_TOP_CONV/state_index
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.328    10.821 f  GEN_TOP_CONV/key[61]_i_2/O
                         net (fo=60, routed)          1.265    12.086    GEN_TOP_CONV/key[61]_i_2_n_0
    SLICE_X2Y114         LUT5 (Prop_lut5_I4_O)        0.124    12.210 r  GEN_TOP_CONV/key[3]_i_2/O
                         net (fo=4, routed)           1.183    13.393    GEN_TOP_CONV/key[3]_i_2_n_0
    SLICE_X15Y114        LUT5 (Prop_lut5_I3_O)        0.124    13.517 r  GEN_TOP_CONV/key[3]_i_1/O
                         net (fo=1, routed)           0.000    13.517    GEN_TOP_CONV/key[3]_i_1_n_0
    SLICE_X15Y114        FDRE                                         r  GEN_TOP_CONV/key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.503    14.925    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X15Y114        FDRE                                         r  GEN_TOP_CONV/key_reg[3]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X15Y114        FDRE (Setup_fdre_C_D)        0.031    15.101    GEN_TOP_CONV/key_reg[3]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -13.517    
  -------------------------------------------------------------------
                         slack                                  1.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.595     1.514    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[6]/Q
                         net (fo=2, routed)           0.123     1.778    GEN_TOP_CONV/o_RX_Byte[6]
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     2.030    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[6]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.072     1.601    GEN_TOP_CONV/a_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.595     1.514    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.123     1.778    GEN_TOP_CONV/o_RX_Byte[5]
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     2.030    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[5]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.070     1.599    GEN_TOP_CONV/a_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.595     1.514    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.123     1.778    GEN_TOP_CONV/o_RX_Byte[3]
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     2.030    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X7Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[3]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X7Y81          FDRE (Hold_fdre_C_D)         0.070     1.599    GEN_TOP_CONV/a_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.595     1.514    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.112     1.790    GEN_TOP_CONV/o_RX_Byte[7]
    SLICE_X5Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     2.030    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[7]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.070     1.599    GEN_TOP_CONV/a_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.563     1.482    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.148     1.630 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[7]/Q
                         net (fo=6, routed)           0.087     1.717    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg_n_0_[7]
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.098     1.815 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.815    GEN_TOP_CONV/BYTE_RX/r_Clk_Count[8]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.831     1.996    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[8]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.121     1.603    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.595     1.514    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.122     1.777    GEN_TOP_CONV/BYTE_RX/D[5]
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    GEN_TOP_CONV/BYTE_RX/r_RX_Byte[5]_i_1_n_0
    SLICE_X7Y80          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.864     2.029    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X7Y80          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.092     1.606    GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.562     1.481    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.128     1.609 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/Q
                         net (fo=8, routed)           0.083     1.693    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg_n_0_[2]
    SLICE_X9Y74          LUT6 (Prop_lut6_I2_O)        0.099     1.792 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    GEN_TOP_CONV/BYTE_RX/r_Clk_Count[3]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.830     1.995    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[3]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X9Y74          FDRE (Hold_fdre_C_D)         0.092     1.573    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.473%)  route 0.127ns (37.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.562     1.481    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/Q
                         net (fo=9, routed)           0.127     1.773    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg_n_0_[0]
    SLICE_X9Y74          LUT5 (Prop_lut5_I0_O)        0.048     1.821 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    GEN_TOP_CONV/BYTE_RX/r_Clk_Count[2]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.830     1.995    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X9Y74          FDRE (Hold_fdre_C_D)         0.107     1.601    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/a_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.595     1.514    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  GEN_TOP_CONV/BYTE_RX/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.124     1.802    GEN_TOP_CONV/o_RX_Byte[1]
    SLICE_X6Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     2.030    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  GEN_TOP_CONV/a_data_reg[1]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.052     1.581    GEN_TOP_CONV/a_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.139%)  route 0.127ns (37.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.562     1.481    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[0]/Q
                         net (fo=9, routed)           0.127     1.773    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg_n_0_[0]
    SLICE_X9Y74          LUT4 (Prop_lut4_I0_O)        0.045     1.818 r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    GEN_TOP_CONV/BYTE_RX/r_Clk_Count[1]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.830     1.995    GEN_TOP_CONV/BYTE_RX/top_clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[1]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X9Y74          FDRE (Hold_fdre_C_D)         0.091     1.585    GEN_TOP_CONV/BYTE_RX/r_Clk_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y72     GEN_SS/v_count_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y74     GEN_SS/v_count_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y74     GEN_SS/v_count_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y75     GEN_SS/v_count_reg[12]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y75     GEN_SS/v_count_reg[13]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y75     GEN_SS/v_count_reg[14]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y75     GEN_SS/v_count_reg[15]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y76     GEN_SS/v_count_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y76     GEN_TOP_CONV/BYTE_RX/r_SM_Main_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y113    GEN_TOP_CONV/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y114    GEN_TOP_CONV/data_reg[29]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X15Y115   GEN_TOP_CONV/data_reg[30]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y113    GEN_TOP_CONV/data_reg[54]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y113    GEN_TOP_CONV/data_reg[56]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X3Y113    GEN_TOP_CONV/data_reg[61]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y114    GEN_TOP_CONV/key_reg[29]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y112    GEN_TOP_CONV/data_reg[24]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y112    GEN_TOP_CONV/data_reg[51]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X28Y108   GEN_TOP_CONV/key_reg[101]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X28Y108   GEN_TOP_CONV/key_reg[102]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y99    GEN_TOP_CONV/key_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X14Y99    GEN_TOP_CONV/key_reg[110]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X2Y112    GEN_TOP_CONV/key_reg[115]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y99    GEN_TOP_CONV/key_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.952ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 1.468ns (14.733%)  route 8.496ns (85.267%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.725ns = ( 47.725 - 40.000 ) 
    Source Clock Delay      (SCD):    8.339ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.702     8.339    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.456     8.795 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/Q
                         net (fo=154, routed)         5.322    14.117    GEN_VGA/VGA_DRIVER/vc[2]
    SLICE_X14Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.241 r  GEN_VGA/VGA_DRIVER/R_i_173/O
                         net (fo=1, routed)           0.798    15.039    GEN_VGA/VGA_DRIVER/R_i_173_n_0
    SLICE_X13Y96         LUT6 (Prop_lut6_I1_O)        0.124    15.163 r  GEN_VGA/VGA_DRIVER/R_i_64/O
                         net (fo=1, routed)           0.000    15.163    GEN_VGA/VGA_DRIVER/R_i_64_n_0
    SLICE_X13Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    15.380 r  GEN_VGA/VGA_DRIVER/R_reg_i_20/O
                         net (fo=1, routed)           1.226    16.607    GEN_VGA/VGA_DRIVER/R_reg_i_20_n_0
    SLICE_X1Y101         LUT6 (Prop_lut6_I1_O)        0.299    16.906 r  GEN_VGA/VGA_DRIVER/R_i_6/O
                         net (fo=1, routed)           0.416    17.322    GEN_VGA/VGA_DRIVER/R_i_6_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    17.446 r  GEN_VGA/VGA_DRIVER/R_i_2/O
                         net (fo=1, routed)           0.733    18.179    GEN_VGA/VGA_DRIVER/R_i_2_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I0_O)        0.124    18.303 r  GEN_VGA/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000    18.303    GEN_VGA/INIT/R_reg_1
    SLICE_X3Y103         FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.592    47.725    GEN_VGA/INIT/R_reg_0
    SLICE_X3Y103         FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism              0.598    48.323    
                         clock uncertainty           -0.099    48.224    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.031    48.255    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         48.255    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                 29.952    

Slack (MET) :             35.470ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.966ns (21.652%)  route 3.495ns (78.348%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.714ns = ( 47.714 - 40.000 ) 
    Source Clock Delay      (SCD):    8.336ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.699     8.336    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.419     8.755 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          1.547    10.302    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X3Y118         LUT5 (Prop_lut5_I1_O)        0.299    10.601 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.809    11.411    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.535 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          1.139    12.673    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I5_O)        0.124    12.797 r  GEN_VGA/VGA_DRIVER/hc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.797    GEN_VGA/VGA_DRIVER/hc_reg[4]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.581    47.714    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[4]/C
                         clock pessimism              0.622    48.336    
                         clock uncertainty           -0.099    48.237    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.031    48.268    GEN_VGA/VGA_DRIVER/hc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         48.268    
                         arrival time                         -12.797    
  -------------------------------------------------------------------
                         slack                                 35.470    

Slack (MET) :             35.483ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.220ns (29.383%)  route 2.932ns (70.617%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.717ns = ( 47.717 - 40.000 ) 
    Source Clock Delay      (SCD):    8.339ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.702     8.339    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.419     8.758 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=155, routed)         1.062     9.820    GEN_VGA/VGA_DRIVER/vc[1]
    SLICE_X2Y117         LUT5 (Prop_lut5_I3_O)        0.323    10.143 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.452    10.595    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.328    10.923 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.622    11.545    GEN_VGA/VGA_DRIVER/load
    SLICE_X0Y117         LUT4 (Prop_lut4_I3_O)        0.150    11.695 r  GEN_VGA/VGA_DRIVER/vc_reg[2]_i_1/O
                         net (fo=1, routed)           0.796    12.491    GEN_VGA/VGA_DRIVER/vc_reg[2]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.584    47.717    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
                         clock pessimism              0.622    48.339    
                         clock uncertainty           -0.099    48.240    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)       -0.266    47.974    GEN_VGA/VGA_DRIVER/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         47.974    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                 35.483    

Slack (MET) :             35.638ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.966ns (22.499%)  route 3.327ns (77.501%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.714ns = ( 47.714 - 40.000 ) 
    Source Clock Delay      (SCD):    8.336ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.699     8.336    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.419     8.755 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          1.547    10.302    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X3Y118         LUT5 (Prop_lut5_I1_O)        0.299    10.601 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.809    11.411    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.535 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.971    12.505    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X3Y119         LUT6 (Prop_lut6_I5_O)        0.124    12.629 r  GEN_VGA/VGA_DRIVER/hc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.629    GEN_VGA/VGA_DRIVER/hc_reg[6]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.581    47.714    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/C
                         clock pessimism              0.622    48.336    
                         clock uncertainty           -0.099    48.237    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.031    48.268    GEN_VGA/VGA_DRIVER/hc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         48.268    
                         arrival time                         -12.629    
  -------------------------------------------------------------------
                         slack                                 35.638    

Slack (MET) :             35.641ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.966ns (22.525%)  route 3.322ns (77.475%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.714ns = ( 47.714 - 40.000 ) 
    Source Clock Delay      (SCD):    8.336ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.699     8.336    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.419     8.755 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          1.547    10.302    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X3Y118         LUT5 (Prop_lut5_I1_O)        0.299    10.601 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.809    11.411    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.535 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.966    12.500    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X3Y119         LUT4 (Prop_lut4_I3_O)        0.124    12.624 r  GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.624    GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.581    47.714    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
                         clock pessimism              0.622    48.336    
                         clock uncertainty           -0.099    48.237    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.029    48.266    GEN_VGA/VGA_DRIVER/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         48.266    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                 35.641    

Slack (MET) :             35.653ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 2.063ns (48.505%)  route 2.190ns (51.495%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.715ns = ( 47.715 - 40.000 ) 
    Source Clock Delay      (SCD):    8.336ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.699     8.336    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.478     8.814 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=13, routed)          1.200    10.014    GEN_VGA/INIT/Q[1]
    SLICE_X1Y118         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827    10.841 r  GEN_VGA/INIT/_carry/CO[3]
                         net (fo=1, routed)           0.000    10.841    GEN_VGA/INIT/_carry_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  GEN_VGA/INIT/_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.955    GEN_VGA/INIT/_carry__0_n_0
    SLICE_X1Y120         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.226 f  GEN_VGA/INIT/_carry__1/CO[0]
                         net (fo=1, routed)           0.990    12.216    GEN_VGA/INIT/_carry__1_n_3
    SLICE_X0Y118         LUT4 (Prop_lut4_I3_O)        0.373    12.589 r  GEN_VGA/INIT/spriteon_i_1/O
                         net (fo=1, routed)           0.000    12.589    GEN_VGA/INIT/spriteon0
    SLICE_X0Y118         FDCE                                         r  GEN_VGA/INIT/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.582    47.715    GEN_VGA/INIT/R_reg_0
    SLICE_X0Y118         FDCE                                         r  GEN_VGA/INIT/spriteon_reg/C
                         clock pessimism              0.598    48.313    
                         clock uncertainty           -0.099    48.214    
    SLICE_X0Y118         FDCE (Setup_fdce_C_D)        0.029    48.243    GEN_VGA/INIT/spriteon_reg
  -------------------------------------------------------------------
                         required time                         48.243    
                         arrival time                         -12.589    
  -------------------------------------------------------------------
                         slack                                 35.653    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 0.992ns (22.992%)  route 3.322ns (77.008%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.714ns = ( 47.714 - 40.000 ) 
    Source Clock Delay      (SCD):    8.336ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.699     8.336    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.419     8.755 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          1.547    10.302    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X3Y118         LUT5 (Prop_lut5_I1_O)        0.299    10.601 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.809    11.411    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.535 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.966    12.500    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.150    12.650 r  GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.650    GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.581    47.714    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                         clock pessimism              0.622    48.336    
                         clock uncertainty           -0.099    48.237    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.075    48.312    GEN_VGA/VGA_DRIVER/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         48.312    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.703ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.230ns  (logic 0.966ns (22.837%)  route 3.264ns (77.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.714ns = ( 47.714 - 40.000 ) 
    Source Clock Delay      (SCD):    8.336ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.699     8.336    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.419     8.755 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          1.547    10.302    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X3Y118         LUT5 (Prop_lut5_I1_O)        0.299    10.601 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.809    11.411    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.535 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.907    12.442    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.124    12.566 r  GEN_VGA/VGA_DRIVER/hc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.566    GEN_VGA/VGA_DRIVER/hc_reg[5]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.581    47.714    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/C
                         clock pessimism              0.622    48.336    
                         clock uncertainty           -0.099    48.237    
    SLICE_X3Y119         FDCE (Setup_fdce_C_D)        0.032    48.269    GEN_VGA/VGA_DRIVER/hc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         48.269    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                 35.703    

Slack (MET) :             35.880ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.194ns (30.021%)  route 2.783ns (69.979%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.717ns = ( 47.717 - 40.000 ) 
    Source Clock Delay      (SCD):    8.339ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.702     8.339    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.419     8.758 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=155, routed)         1.062     9.820    GEN_VGA/VGA_DRIVER/vc[1]
    SLICE_X2Y117         LUT5 (Prop_lut5_I3_O)        0.323    10.143 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.452    10.595    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X2Y117         LUT6 (Prop_lut6_I5_O)        0.328    10.923 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.633    11.556    GEN_VGA/VGA_DRIVER/load
    SLICE_X0Y117         LUT3 (Prop_lut3_I2_O)        0.124    11.680 r  GEN_VGA/VGA_DRIVER/vc_reg[1]_i_1/O
                         net (fo=1, routed)           0.636    12.316    GEN_VGA/VGA_DRIVER/vc_reg[1]_i_1_n_0
    SLICE_X0Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.584    47.717    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                         clock pessimism              0.622    48.339    
                         clock uncertainty           -0.099    48.240    
    SLICE_X0Y117         FDCE (Setup_fdce_C_D)       -0.043    48.197    GEN_VGA/VGA_DRIVER/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         48.197    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                 35.880    

Slack (MET) :             35.882ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.966ns (23.688%)  route 3.112ns (76.312%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.714ns = ( 47.714 - 40.000 ) 
    Source Clock Delay      (SCD):    8.336ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.113     5.717    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124     5.841 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.700     6.541    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.637 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.699     8.336    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.419     8.755 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          1.547    10.302    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X3Y118         LUT5 (Prop_lut5_I1_O)        0.299    10.601 r  GEN_VGA/VGA_DRIVER/vsenable_i_2/O
                         net (fo=1, routed)           0.809    11.411    GEN_VGA/VGA_DRIVER/vsenable_i_2_n_0
    SLICE_X2Y118         LUT6 (Prop_lut6_I5_O)        0.124    11.535 f  GEN_VGA/VGA_DRIVER/vsenable_i_1/O
                         net (fo=11, routed)          0.755    12.290    GEN_VGA/VGA_DRIVER/vsenable_i_1_n_0
    SLICE_X2Y119         LUT4 (Prop_lut4_I3_O)        0.124    12.414 r  GEN_VGA/VGA_DRIVER/hc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.414    GEN_VGA/VGA_DRIVER/hc_reg[7]_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.581    47.714    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C
                         clock pessimism              0.600    48.314    
                         clock uncertainty           -0.099    48.215    
    SLICE_X2Y119         FDCE (Setup_fdce_C_D)        0.081    48.296    GEN_VGA/VGA_DRIVER/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         48.296    
                         arrival time                         -12.414    
  -------------------------------------------------------------------
                         slack                                 35.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.266%)  route 0.113ns (37.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.592     2.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     2.704 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/Q
                         net (fo=12, routed)          0.113     2.817    GEN_VGA/VGA_DRIVER/Q[6]
    SLICE_X2Y119         LUT6 (Prop_lut6_I2_O)        0.045     2.862 r  GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.862    GEN_VGA/VGA_DRIVER/hc_reg[9]_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.862     3.431    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[9]/C
                         clock pessimism             -0.854     2.576    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.121     2.697    GEN_VGA/VGA_DRIVER/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.937%)  route 0.100ns (35.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.594     2.565    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X0Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDCE (Prop_fdce_C_Q)         0.141     2.706 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/Q
                         net (fo=11, routed)          0.100     2.807    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[1]
    SLICE_X1Y117         LUT6 (Prop_lut6_I4_O)        0.045     2.852 r  GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.852    GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.864     3.433    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.854     2.578    
    SLICE_X1Y117         FDCE (Hold_fdce_C_D)         0.091     2.669    GEN_VGA/VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.212ns (59.919%)  route 0.142ns (40.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.592     2.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164     2.727 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=56, routed)          0.142     2.869    GEN_VGA/VGA_DRIVER/Q[0]
    SLICE_X3Y119         LUT5 (Prop_lut5_I3_O)        0.048     2.917 r  GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.917    GEN_VGA/VGA_DRIVER/hc_reg[3]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.862     3.431    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                         clock pessimism             -0.854     2.576    
    SLICE_X3Y119         FDCE (Hold_fdce_C_D)         0.107     2.683    GEN_VGA/VGA_DRIVER/hc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.188ns (48.741%)  route 0.198ns (51.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.592     2.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     2.704 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/Q
                         net (fo=12, routed)          0.198     2.902    GEN_VGA/VGA_DRIVER/Q[6]
    SLICE_X2Y119         LUT5 (Prop_lut5_I3_O)        0.047     2.949 r  GEN_VGA/VGA_DRIVER/hc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.949    GEN_VGA/VGA_DRIVER/hc_reg[8]_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.862     3.431    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[8]/C
                         clock pessimism             -0.854     2.576    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.131     2.707    GEN_VGA/VGA_DRIVER/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.576%)  route 0.142ns (40.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.592     2.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164     2.727 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=56, routed)          0.142     2.869    GEN_VGA/VGA_DRIVER/Q[0]
    SLICE_X3Y119         LUT4 (Prop_lut4_I1_O)        0.045     2.914 r  GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.914    GEN_VGA/VGA_DRIVER/hc_reg[2]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.862     3.431    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[2]/C
                         clock pessimism             -0.854     2.576    
    SLICE_X3Y119         FDCE (Hold_fdce_C_D)         0.091     2.667    GEN_VGA/VGA_DRIVER/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.473%)  route 0.198ns (51.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.592     2.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     2.704 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/Q
                         net (fo=12, routed)          0.198     2.902    GEN_VGA/VGA_DRIVER/Q[6]
    SLICE_X2Y119         LUT4 (Prop_lut4_I1_O)        0.045     2.947 r  GEN_VGA/VGA_DRIVER/hc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.947    GEN_VGA/VGA_DRIVER/hc_reg[7]_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.862     3.431    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X2Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[7]/C
                         clock pessimism             -0.854     2.576    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.121     2.697    GEN_VGA/VGA_DRIVER/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.697    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.594     2.565    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.128     2.693 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/Q
                         net (fo=10, routed)          0.116     2.809    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[5]
    SLICE_X1Y117         LUT6 (Prop_lut6_I1_O)        0.098     2.907 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.907    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.864     3.433    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/C
                         clock pessimism             -0.867     2.565    
    SLICE_X1Y117         FDCE (Hold_fdce_C_D)         0.092     2.657    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.939%)  route 0.128ns (36.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.592     2.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.128     2.691 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[3]/Q
                         net (fo=13, routed)          0.128     2.819    GEN_VGA/VGA_DRIVER/Q[3]
    SLICE_X3Y119         LUT6 (Prop_lut6_I2_O)        0.099     2.918 r  GEN_VGA/VGA_DRIVER/hc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.918    GEN_VGA/VGA_DRIVER/hc_reg[6]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.862     3.431    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/C
                         clock pessimism             -0.867     2.563    
    SLICE_X3Y119         FDCE (Hold_fdce_C_D)         0.092     2.655    GEN_VGA/VGA_DRIVER/hc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.184ns (48.728%)  route 0.194ns (51.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.594     2.565    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.141     2.706 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/Q
                         net (fo=12, routed)          0.194     2.900    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[3]
    SLICE_X1Y117         LUT5 (Prop_lut5_I3_O)        0.043     2.943 r  GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.943    GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1_n_0
    SLICE_X1Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.864     3.433    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X1Y117         FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
                         clock pessimism             -0.867     2.565    
    SLICE_X1Y117         FDCE (Hold_fdce_C_D)         0.107     2.672    GEN_VGA/VGA_DRIVER/vc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.672    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.431ns
    Source Clock Delay      (SCD):    2.563ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.720     1.642    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.687 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.259     1.946    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.972 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.592     2.563    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDCE (Prop_fdce_C_Q)         0.141     2.704 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/Q
                         net (fo=13, routed)          0.181     2.886    GEN_VGA/VGA_DRIVER/Q[5]
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.045     2.931 r  GEN_VGA/VGA_DRIVER/hc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.931    GEN_VGA/VGA_DRIVER/hc_reg[5]_i_1_n_0
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.862     3.431    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X3Y119         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/C
                         clock pessimism             -0.867     2.563    
    SLICE_X3Y119         FDCE (Hold_fdce_C_D)         0.092     2.655    GEN_VGA/VGA_DRIVER/hc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X3Y103    GEN_VGA/INIT/R_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]_lopt_replica_2/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y119    GEN_VGA/INIT/red_reg[2]_lopt_replica_3/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y119    GEN_VGA/INIT/red_reg[2]_lopt_replica_4/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X9Y119    GEN_VGA/INIT/red_reg[2]_lopt_replica_5/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         20.000      19.500     SLICE_X2Y116    GEN_VGA/VGA_DRIVER/vsync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y103    GEN_VGA/INIT/R_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y103    GEN_VGA/INIT/R_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]_lopt_replica_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]_lopt_replica_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y119    GEN_VGA/INIT/red_reg[2]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X3Y103    GEN_VGA/INIT/R_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y119    GEN_VGA/INIT/red_reg[2]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y119    GEN_VGA/INIT/red_reg[2]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y119    GEN_VGA/INIT/red_reg[2]_lopt_replica_5/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y119    GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X9Y118    GEN_VGA/INIT/red_reg[2]_lopt_replica_7/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X8Y119    GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   GEN_VGA/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk25_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack      -81.756ns,  Total Violation      -81.756ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -81.756ns  (required time - arrival time)
  Source:                 GEN_TOP_CONV/data_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        94.167ns  (logic 45.097ns (47.890%)  route 49.070ns (52.110%))
  Logic Levels:           121  (CARRY4=73 LUT1=10 LUT4=32 LUT6=5 MUXF7=1)
  Clock Path Skew:        2.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.725ns = ( 47.725 - 40.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 35.311 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  top_clk (IN)
                         net (fo=0)                   0.000    30.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.709    35.311    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  GEN_TOP_CONV/data_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.456    35.767 r  GEN_TOP_CONV/data_reg[0]_replica/Q
                         net (fo=1, routed)           0.324    36.091    GEN_TOP_CONV/top_input_data[0]_repN
    SLICE_X3Y105         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    36.573 r  GEN_TOP_CONV/R_reg_i_1205/O[0]
                         net (fo=1, routed)           0.526    37.099    GEN_TOP_CONV/GEN_TEA/R122_in[1]
    SLICE_X9Y105         LUT4 (Prop_lut4_I3_O)        0.299    37.398 r  GEN_TOP_CONV/R_i_946/O
                         net (fo=1, routed)           0.000    37.398    GEN_TOP_CONV/R_i_946_n_0
    SLICE_X9Y105         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    37.625 f  GEN_TOP_CONV/R_reg_i_652/O[1]
                         net (fo=8, routed)           0.746    38.371    GEN_TEA/p_160_in[1]
    SLICE_X6Y107         LUT1 (Prop_lut1_I0_O)        0.303    38.674 r  R_i_8396/O
                         net (fo=1, routed)           0.000    38.674    R_i_8396_n_0
    SLICE_X6Y107         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    39.252 r  R_reg_i_8147/O[2]
                         net (fo=1, routed)           0.551    39.803    GEN_TOP_CONV/R120_in[2]
    SLICE_X7Y109         LUT4 (Prop_lut4_I3_O)        0.301    40.104 r  GEN_TOP_CONV/R_i_7872/O
                         net (fo=1, routed)           0.000    40.104    GEN_TOP_CONV/R_i_7872_n_0
    SLICE_X7Y109         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.352 r  GEN_TOP_CONV/R_reg_i_7598/O[2]
                         net (fo=7, routed)           0.947    41.299    GEN_TEA/v0[2][2]
    SLICE_X6Y121         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.532    41.831 r  R_reg_i_8020/O[1]
                         net (fo=1, routed)           0.806    42.637    GEN_TOP_CONV/O[1]
    SLICE_X11Y121        LUT4 (Prop_lut4_I3_O)        0.306    42.943 r  GEN_TOP_CONV/R_i_7879/O
                         net (fo=1, routed)           0.000    42.943    GEN_TOP_CONV/R_i_7879_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    43.191 f  GEN_TOP_CONV/R_reg_i_7604/O[2]
                         net (fo=8, routed)           0.796    43.987    GEN_TEA/p_162_in[2]
    SLICE_X4Y121         LUT1 (Prop_lut1_I0_O)        0.302    44.289 r  R_i_7877/O
                         net (fo=1, routed)           0.000    44.289    R_i_7877_n_0
    SLICE_X4Y121         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.869 r  R_reg_i_7603/O[2]
                         net (fo=1, routed)           1.303    46.171    GEN_TOP_CONV/R_reg_i_7091_0[2]
    SLICE_X30Y121        LUT4 (Prop_lut4_I3_O)        0.302    46.473 r  GEN_TOP_CONV/R_i_7335/O
                         net (fo=1, routed)           0.000    46.473    GEN_TOP_CONV/R_i_7335_n_0
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    46.849 r  GEN_TOP_CONV/R_reg_i_7077/CO[3]
                         net (fo=1, routed)           0.000    46.849    GEN_TOP_CONV/R_reg_i_7077_n_0
    SLICE_X30Y122        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    47.068 f  GEN_TOP_CONV/R_reg_i_7091/O[0]
                         net (fo=8, routed)           0.842    47.910    GEN_TEA/v0[4][4]
    SLICE_X31Y114        LUT1 (Prop_lut1_I0_O)        0.295    48.205 r  R_i_7761/O
                         net (fo=1, routed)           0.000    48.205    R_i_7761_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.606 r  R_reg_i_7481/CO[3]
                         net (fo=1, routed)           0.000    48.606    R_reg_i_7481_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.828 r  R_reg_i_7479/O[0]
                         net (fo=1, routed)           0.307    49.135    GEN_TEA/R106_in[5]
    SLICE_X30Y114        LUT4 (Prop_lut4_I3_O)        0.299    49.434 r  R_i_7215/O
                         net (fo=1, routed)           0.000    49.434    GEN_TOP_CONV/R_reg_i_7098[0]
    SLICE_X30Y114        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    49.664 r  GEN_TOP_CONV/R_reg_i_6945/O[1]
                         net (fo=7, routed)           0.837    50.501    GEN_TEA/p_164_in[5]
    SLICE_X33Y121        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.533    51.034 r  R_reg_i_7098/O[1]
                         net (fo=1, routed)           0.757    51.791    GEN_TEA/R104_in[5]
    SLICE_X32Y125        LUT4 (Prop_lut4_I3_O)        0.303    52.094 r  R_i_6818/O
                         net (fo=1, routed)           0.000    52.094    GEN_TOP_CONV/R_reg_i_6954[0]
    SLICE_X32Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    52.674 r  GEN_TOP_CONV/R_reg_i_6541/O[2]
                         net (fo=7, routed)           0.808    53.482    GEN_TEA/v0[6][6]
    SLICE_X29Y127        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    54.011 r  R_reg_i_6952/O[1]
                         net (fo=1, routed)           0.806    54.817    GEN_TEA/R98_in[6]
    SLICE_X33Y129        LUT4 (Prop_lut4_I3_O)        0.303    55.120 r  R_i_6672/O
                         net (fo=1, routed)           0.000    55.120    GEN_TOP_CONV/R_reg_i_6533[1]
    SLICE_X33Y129        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    55.368 f  GEN_TOP_CONV/R_reg_i_6405/O[2]
                         net (fo=8, routed)           0.654    56.022    GEN_TEA/p_166_in[6]
    SLICE_X29Y135        LUT1 (Prop_lut1_I0_O)        0.302    56.324 r  R_i_6833/O
                         net (fo=1, routed)           0.000    56.324    R_i_6833_n_0
    SLICE_X29Y135        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    56.571 r  R_reg_i_6548/O[0]
                         net (fo=1, routed)           0.597    57.168    GEN_TEA/R96_in[6]
    SLICE_X32Y133        LUT4 (Prop_lut4_I3_O)        0.299    57.467 r  R_i_6283/O
                         net (fo=1, routed)           0.000    57.467    GEN_TOP_CONV/R_reg_i_6414[1]
    SLICE_X32Y133        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    57.715 r  GEN_TOP_CONV/R_reg_i_6016/O[2]
                         net (fo=7, routed)           0.717    58.432    GEN_TEA/v0[8][6]
    SLICE_X36Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    59.314 r  R_reg_i_6412/O[2]
                         net (fo=1, routed)           0.576    59.889    GEN_TEA/R90_in[7]
    SLICE_X35Y130        LUT4 (Prop_lut4_I3_O)        0.302    60.191 r  R_i_6142/O
                         net (fo=1, routed)           0.000    60.191    GEN_TOP_CONV/R_reg_i_6023[2]
    SLICE_X35Y130        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    60.439 r  GEN_TOP_CONV/R_reg_i_5874/O[3]
                         net (fo=7, routed)           1.195    61.634    GEN_TEA/p_168_in[7]
    SLICE_X36Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    62.341 r  R_reg_i_6023/CO[3]
                         net (fo=1, routed)           0.000    62.341    R_reg_i_6023_n_0
    SLICE_X36Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    62.563 r  R_reg_i_6308/O[0]
                         net (fo=1, routed)           0.647    63.210    GEN_TEA/R88_in[8]
    SLICE_X37Y144        LUT4 (Prop_lut4_I3_O)        0.299    63.509 r  R_i_6042/O
                         net (fo=1, routed)           0.000    63.509    GEN_TOP_CONV/R_reg_i_5881[0]
    SLICE_X37Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    63.756 r  GEN_TOP_CONV/R_reg_i_5772/O[0]
                         net (fo=7, routed)           0.350    64.106    GEN_TEA/v0[10][8]
    SLICE_X39Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    64.653 r  R_reg_i_5881/O[3]
                         net (fo=1, routed)           0.774    65.427    GEN_TEA/R82_in[8]
    SLICE_X43Y145        LUT4 (Prop_lut4_I3_O)        0.306    65.733 r  R_i_5902/O
                         net (fo=1, routed)           0.000    65.733    GEN_TOP_CONV/R_reg_i_5488[0]
    SLICE_X43Y145        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    65.980 r  GEN_TOP_CONV/R_reg_i_5632/O[0]
                         net (fo=7, routed)           0.628    66.608    GEN_TEA/p_170_in[8]
    SLICE_X47Y147        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    67.155 r  R_reg_i_5488/O[3]
                         net (fo=1, routed)           0.457    67.612    GEN_TEA/R80_in[8]
    SLICE_X48Y144        LUT4 (Prop_lut4_I3_O)        0.306    67.918 r  R_i_5506/O
                         net (fo=1, routed)           0.000    67.918    GEN_TOP_CONV/R_reg_i_5352[0]
    SLICE_X48Y144        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    68.165 r  GEN_TOP_CONV/R_reg_i_5246/O[0]
                         net (fo=7, routed)           1.157    69.322    GEN_TEA/v0[12][8]
    SLICE_X43Y129        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    69.869 r  R_reg_i_5352/O[3]
                         net (fo=1, routed)           0.655    70.524    GEN_TEA/R74_in[8]
    SLICE_X42Y132        LUT4 (Prop_lut4_I3_O)        0.306    70.830 r  R_i_5370/O
                         net (fo=1, routed)           0.000    70.830    GEN_TOP_CONV/R_reg_i_5252[0]
    SLICE_X42Y132        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    71.257 r  GEN_TOP_CONV/R_reg_i_5115/O[1]
                         net (fo=7, routed)           0.712    71.969    GEN_TEA/p_172_in[9]
    SLICE_X44Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    72.855 r  R_reg_i_5252/O[2]
                         net (fo=1, routed)           0.597    73.452    GEN_TEA/R72_in[10]
    SLICE_X48Y129        LUT4 (Prop_lut4_I3_O)        0.302    73.754 r  R_i_4994/O
                         net (fo=1, routed)           0.000    73.754    GEN_TOP_CONV/R_reg_i_4832[2]
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    74.002 r  GEN_TOP_CONV/R_reg_i_4720/O[2]
                         net (fo=7, routed)           0.793    74.794    GEN_TEA/v0[14][10]
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    75.323 r  R_reg_i_4868/O[1]
                         net (fo=1, routed)           0.536    75.859    GEN_TEA/R66_in[10]
    SLICE_X47Y124        LUT4 (Prop_lut4_I3_O)        0.303    76.162 r  R_i_4851/O
                         net (fo=1, routed)           0.000    76.162    GEN_TOP_CONV/R_reg_i_4427[2]
    SLICE_X47Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    76.410 r  GEN_TOP_CONV/R_reg_i_4575/O[2]
                         net (fo=7, routed)           1.422    77.832    GEN_TEA/p_174_in[10]
    SLICE_X57Y134        LUT4 (Prop_lut4_I0_O)        0.302    78.134 r  R_i_4577/O
                         net (fo=1, routed)           0.000    78.134    GEN_TOP_CONV/R_reg_i_4167[2]
    SLICE_X57Y134        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    78.382 f  GEN_TOP_CONV/R_reg_i_4305/O[2]
                         net (fo=8, routed)           0.692    79.074    GEN_TEA/p_175_in[10]
    SLICE_X57Y126        LUT1 (Prop_lut1_I0_O)        0.302    79.376 r  R_i_4479/O
                         net (fo=1, routed)           0.000    79.376    R_i_4479_n_0
    SLICE_X57Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    79.956 r  R_reg_i_4199/O[2]
                         net (fo=1, routed)           0.858    80.814    GEN_TEA/R60_in[11]
    SLICE_X58Y126        LUT4 (Prop_lut4_I3_O)        0.302    81.116 r  R_i_4180/O
                         net (fo=1, routed)           0.000    81.116    GEN_TOP_CONV/R_reg_i_4311[3]
    SLICE_X58Y126        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    81.492 r  GEN_TOP_CONV/R_reg_i_3920/CO[3]
                         net (fo=1, routed)           0.000    81.492    GEN_TOP_CONV/R_reg_i_3920_n_0
    SLICE_X58Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    81.815 r  GEN_TOP_CONV/R_reg_i_3663/O[1]
                         net (fo=7, routed)           0.571    82.386    GEN_TEA/v0[17][13]
    SLICE_X59Y126        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886    83.272 r  R_reg_i_4062/O[2]
                         net (fo=1, routed)           0.592    83.863    GEN_TEA/R54_in[14]
    SLICE_X60Y125        LUT4 (Prop_lut4_I3_O)        0.302    84.165 r  R_i_3794/O
                         net (fo=1, routed)           0.000    84.165    GEN_TOP_CONV/R_reg_i_3672[2]
    SLICE_X60Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    84.415 r  GEN_TOP_CONV/R_reg_i_3520/O[2]
                         net (fo=7, routed)           0.817    85.232    GEN_TEA/p_177_in[14]
    SLICE_X58Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    86.111 r  R_reg_i_3670/O[2]
                         net (fo=1, routed)           0.600    86.711    GEN_TEA/R52_in[15]
    SLICE_X56Y120        LUT4 (Prop_lut4_I3_O)        0.301    87.012 r  R_i_3391/O
                         net (fo=1, routed)           0.000    87.012    GEN_TOP_CONV/R_reg_i_3529[3]
    SLICE_X56Y120        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    87.388 r  GEN_TOP_CONV/R_reg_i_3124/CO[3]
                         net (fo=1, routed)           0.000    87.388    GEN_TOP_CONV/R_reg_i_3124_n_0
    SLICE_X56Y121        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    87.607 f  GEN_TOP_CONV/R_reg_i_3149/O[0]
                         net (fo=8, routed)           1.159    88.766    GEN_TEA/v0[19][16]
    SLICE_X50Y105        LUT1 (Prop_lut1_I0_O)        0.295    89.061 r  R_i_3810/O
                         net (fo=1, routed)           0.000    89.061    R_i_3810_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    89.437 r  R_reg_i_3527/CO[3]
                         net (fo=1, routed)           0.000    89.437    R_reg_i_3527_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    89.760 r  R_reg_i_3555/O[1]
                         net (fo=1, routed)           0.719    90.480    GEN_TEA/R46_in[18]
    SLICE_X48Y109        LUT4 (Prop_lut4_I3_O)        0.306    90.786 r  R_i_3278/O
                         net (fo=1, routed)           0.000    90.786    GEN_TOP_CONV/R_reg_i_3131[2]
    SLICE_X48Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    91.034 f  GEN_TOP_CONV/R_reg_i_3007/O[2]
                         net (fo=8, routed)           0.654    91.687    GEN_TEA/p_179_in[18]
    SLICE_X42Y107        LUT1 (Prop_lut1_I0_O)        0.302    91.989 r  R_i_3435/O
                         net (fo=1, routed)           0.000    91.989    R_i_3435_n_0
    SLICE_X42Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    92.567 r  R_reg_i_3156/O[2]
                         net (fo=1, routed)           0.730    93.297    GEN_TEA/R44_in[19]
    SLICE_X35Y105        LUT4 (Prop_lut4_I3_O)        0.301    93.598 r  R_i_2874/O
                         net (fo=1, routed)           0.000    93.598    GEN_TOP_CONV/R_reg_i_3014[3]
    SLICE_X35Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    93.999 r  GEN_TOP_CONV/R_reg_i_2602/CO[3]
                         net (fo=1, routed)           0.000    93.999    GEN_TOP_CONV/R_reg_i_2602_n_0
    SLICE_X35Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    94.221 r  GEN_TOP_CONV/R_reg_i_2620/O[0]
                         net (fo=7, routed)           0.870    95.092    GEN_TEA/v0[21][20]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    95.815 r  R_reg_i_3033/O[1]
                         net (fo=1, routed)           0.447    96.262    GEN_TEA/R38_in[21]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.303    96.565 r  R_i_2752/O
                         net (fo=1, routed)           0.000    96.565    GEN_TOP_CONV/R_reg_i_2609[1]
    SLICE_X39Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    97.145 f  GEN_TOP_CONV/R_reg_i_2478/O[2]
                         net (fo=8, routed)           0.522    97.668    GEN_TEA/p_181_in[22]
    SLICE_X40Y96         LUT1 (Prop_lut1_I0_O)        0.302    97.970 r  R_i_2909/O
                         net (fo=1, routed)           0.000    97.970    R_i_2909_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    98.550 r  R_reg_i_2627/O[2]
                         net (fo=1, routed)           0.746    99.295    GEN_TEA/R36_in[23]
    SLICE_X41Y99         LUT4 (Prop_lut4_I3_O)        0.302    99.597 r  R_i_2351/O
                         net (fo=1, routed)           0.000    99.597    GEN_TOP_CONV/R_reg_i_2467[3]
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    99.845 r  GEN_TOP_CONV/R_reg_i_2085/O[3]
                         net (fo=7, routed)           0.857   100.702    GEN_TEA/v0[23][23]
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.886   101.588 r  R_reg_i_2485/O[2]
                         net (fo=1, routed)           0.803   102.391    GEN_TEA/R30_in[24]
    SLICE_X52Y101        LUT4 (Prop_lut4_I3_O)        0.302   102.693 r  R_i_2501/O
                         net (fo=1, routed)           0.000   102.693    GEN_TOP_CONV/R_reg_i_2092[0]
    SLICE_X52Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   102.940 f  GEN_TOP_CONV/R_reg_i_2229/O[0]
                         net (fo=8, routed)           0.673   103.613    GEN_TEA/p_183_in[24]
    SLICE_X55Y105        LUT1 (Prop_lut1_I0_O)        0.299   103.912 r  R_i_2366/O
                         net (fo=1, routed)           0.000   103.912    R_i_2366_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   104.313 r  R_reg_i_2092/CO[3]
                         net (fo=1, routed)           0.000   104.313    R_reg_i_2092_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   104.535 r  R_reg_i_2376/O[0]
                         net (fo=1, routed)           0.330   104.865    GEN_TEA/R28_in[25]
    SLICE_X56Y107        LUT4 (Prop_lut4_I3_O)        0.299   105.164 r  R_i_2106/O
                         net (fo=1, routed)           0.000   105.164    GEN_TOP_CONV/R_reg_i_2235[1]
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   105.742 r  GEN_TOP_CONV/R_reg_i_1837/O[2]
                         net (fo=6, routed)           1.077   106.819    GEN_TEA/v0[25][26]
    SLICE_X65Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.549   107.368 r  R_reg_i_2235/O[2]
                         net (fo=1, routed)           0.492   107.860    GEN_TEA/R22_in[26]
    SLICE_X64Y111        LUT4 (Prop_lut4_I3_O)        0.302   108.162 r  R_i_1967/O
                         net (fo=1, routed)           0.000   108.162    GEN_TOP_CONV/R_reg_i_1563[2]
    SLICE_X64Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   108.410 r  GEN_TOP_CONV/R_reg_i_1698/O[2]
                         net (fo=7, routed)           0.871   109.281    GEN_TEA/p_185_in[26]
    SLICE_X64Y119        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.715   109.996 r  R_reg_i_1844/O[2]
                         net (fo=1, routed)           0.599   110.595    GEN_TEA/R20_in[27]
    SLICE_X68Y119        LUT4 (Prop_lut4_I3_O)        0.302   110.897 r  R_i_1573/O
                         net (fo=1, routed)           0.000   110.897    GEN_TOP_CONV/R_reg_i_1422[3]
    SLICE_X68Y119        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   111.298 r  GEN_TOP_CONV/R_reg_i_1303/CO[3]
                         net (fo=1, routed)           0.000   111.298    GEN_TOP_CONV/R_reg_i_1303_n_0
    SLICE_X68Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   111.520 r  GEN_TOP_CONV/R_reg_i_1321/O[0]
                         net (fo=3, routed)           0.789   112.309    GEN_TEA/v0[27][28]
    SLICE_X61Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547   112.856 r  R_reg_i_1453/O[3]
                         net (fo=1, routed)           0.467   113.323    GEN_TEA/R14_in[28]
    SLICE_X60Y120        LUT4 (Prop_lut4_I3_O)        0.306   113.629 r  R_i_1176/O
                         net (fo=1, routed)           0.000   113.629    GEN_TOP_CONV/R_reg_i_1310[0]
    SLICE_X60Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252   113.881 r  GEN_TOP_CONV/R_reg_i_914/O[0]
                         net (fo=3, routed)           0.729   114.610    GEN_TEA/p_187_in[28]
    SLICE_X57Y115        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.696   115.306 r  R_reg_i_1310/CO[3]
                         net (fo=1, routed)           0.000   115.306    R_reg_i_1310_n_0
    SLICE_X57Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   115.528 r  R_reg_i_1328/O[0]
                         net (fo=1, routed)           0.318   115.846    GEN_TEA/R12_in[29]
    SLICE_X55Y115        LUT4 (Prop_lut4_I3_O)        0.299   116.145 r  R_i_1061/O
                         net (fo=1, routed)           0.000   116.145    GEN_TOP_CONV/R_reg_i_921[1]
    SLICE_X55Y115        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227   116.372 r  GEN_TOP_CONV/R_reg_i_786/O[1]
                         net (fo=3, routed)           0.786   117.158    GEN_TEA/v0[29][29]
    SLICE_X43Y114        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.883   118.041 r  R_reg_i_921/O[2]
                         net (fo=1, routed)           0.595   118.637    GEN_TEA/R6_in[30]
    SLICE_X40Y114        LUT4 (Prop_lut4_I3_O)        0.302   118.939 r  R_i_627/O
                         net (fo=1, routed)           0.000   118.939    GEN_TOP_CONV/R_reg_i_772[2]
    SLICE_X40Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   119.187 r  GEN_TOP_CONV/R_reg_i_395/O[2]
                         net (fo=3, routed)           1.264   120.451    GEN_TEA/p_189_in[30]
    SLICE_X14Y108        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.532   120.983 r  R_reg_i_793/O[1]
                         net (fo=1, routed)           0.414   121.397    GEN_TEA/R4_in[30]
    SLICE_X13Y107        LUT4 (Prop_lut4_I3_O)        0.306   121.703 r  R_i_518/O
                         net (fo=1, routed)           0.000   121.703    GEN_TOP_CONV/R_reg_i_402[2]
    SLICE_X13Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248   121.951 f  GEN_TOP_CONV/R_reg_i_345/O[2]
                         net (fo=4, routed)           0.890   122.841    GEN_TEA/v0[31][30]
    SLICE_X6Y104         LUT1 (Prop_lut1_I0_O)        0.302   123.143 r  R_i_641/O
                         net (fo=1, routed)           0.000   123.143    R_i_641_n_0
    SLICE_X6Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   123.393 r  R_reg_i_402/O[2]
                         net (fo=1, routed)           0.654   124.047    GEN_TEA/R[30]
    SLICE_X8Y104         LUT4 (Prop_lut4_I3_O)        0.301   124.348 r  R_i_283/O
                         net (fo=1, routed)           0.000   124.348    GEN_TOP_CONV/R_i_279[2]
    SLICE_X8Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250   124.598 r  GEN_TOP_CONV/R_reg_i_107/O[2]
                         net (fo=9, routed)           0.887   125.485    GEN_VGA/VGA_DRIVER/top_output_data[62]
    SLICE_X4Y104         LUT6 (Prop_lut6_I0_O)        0.301   125.786 r  GEN_VGA/VGA_DRIVER/R_i_108/O
                         net (fo=2, routed)           0.960   126.746    GEN_VGA/VGA_DRIVER/R_i_108_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I0_O)        0.124   126.870 r  GEN_VGA/VGA_DRIVER/R_i_110/O
                         net (fo=1, routed)           0.000   126.870    GEN_VGA/VGA_DRIVER/R_i_110_n_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I1_O)      0.245   127.115 r  GEN_VGA/VGA_DRIVER/R_reg_i_36/O
                         net (fo=1, routed)           0.541   127.656    GEN_VGA/VGA_DRIVER/R_reg_i_36_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I5_O)        0.298   127.954 r  GEN_VGA/VGA_DRIVER/R_i_10/O
                         net (fo=1, routed)           0.680   128.635    GEN_VGA/VGA_DRIVER/R_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.124   128.759 r  GEN_VGA/VGA_DRIVER/R_i_3/O
                         net (fo=1, routed)           0.596   129.355    GEN_VGA/VGA_DRIVER/R_i_3_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I2_O)        0.124   129.479 r  GEN_VGA/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000   129.479    GEN_VGA/INIT/R_reg_1
    SLICE_X3Y103         FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.894    45.319    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.419 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.623    46.042    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.133 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.592    47.725    GEN_VGA/INIT/R_reg_0
    SLICE_X3Y103         FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism              0.180    47.905    
                         clock uncertainty           -0.214    47.691    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)        0.031    47.722    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         47.722    
                         arrival time                        -129.478    
  -------------------------------------------------------------------
                         slack                                -81.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 GEN_TOP_CONV/key_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.939ns (37.688%)  route 1.553ns (62.312%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.569     1.488    GEN_TOP_CONV/top_clk_IBUF_BUFG
    SLICE_X8Y106         FDRE                                         r  GEN_TOP_CONV/key_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  GEN_TOP_CONV/key_reg[65]/Q
                         net (fo=33, routed)          0.535     2.187    GEN_TOP_CONV/top_key[65]
    SLICE_X8Y97          LUT4 (Prop_lut4_I2_O)        0.045     2.232 r  GEN_TOP_CONV/R_i_343/O
                         net (fo=1, routed)           0.000     2.232    GEN_TOP_CONV/R_i_343_n_0
    SLICE_X8Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     2.384 r  GEN_TOP_CONV/R_reg_i_191/CO[3]
                         net (fo=1, routed)           0.000     2.384    GEN_TOP_CONV/R_reg_i_191_n_0
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.424 r  GEN_TOP_CONV/R_reg_i_80/CO[3]
                         net (fo=1, routed)           0.000     2.424    GEN_TOP_CONV/R_reg_i_80_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.464 r  GEN_TOP_CONV/R_reg_i_223/CO[3]
                         net (fo=1, routed)           0.001     2.465    GEN_TOP_CONV/R_reg_i_223_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.505 r  GEN_TOP_CONV/R_reg_i_87/CO[3]
                         net (fo=1, routed)           0.000     2.505    GEN_TOP_CONV/R_reg_i_87_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.545 r  GEN_TOP_CONV/R_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000     2.545    GEN_TOP_CONV/R_reg_i_94_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.585 r  GEN_TOP_CONV/R_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000     2.585    GEN_TOP_CONV/R_reg_i_100_n_0
    SLICE_X8Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.625 r  GEN_TOP_CONV/R_reg_i_269/CO[3]
                         net (fo=1, routed)           0.000     2.625    GEN_TOP_CONV/R_reg_i_269_n_0
    SLICE_X8Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.092     2.717 r  GEN_TOP_CONV/R_reg_i_107/O[3]
                         net (fo=4, routed)           0.436     3.153    GEN_VGA/VGA_DRIVER/top_output_data[63]
    SLICE_X0Y103         LUT6 (Prop_lut6_I3_O)        0.111     3.264 r  GEN_VGA/VGA_DRIVER/R_i_35/O
                         net (fo=1, routed)           0.181     3.445    GEN_VGA/VGA_DRIVER/R_i_35_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I3_O)        0.045     3.490 r  GEN_VGA/VGA_DRIVER/R_i_10/O
                         net (fo=1, routed)           0.215     3.705    GEN_VGA/VGA_DRIVER/R_i_10_n_0
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.045     3.750 r  GEN_VGA/VGA_DRIVER/R_i_3/O
                         net (fo=1, routed)           0.185     3.935    GEN_VGA/VGA_DRIVER/R_i_3_n_0
    SLICE_X3Y103         LUT6 (Prop_lut6_I2_O)        0.045     3.980 r  GEN_VGA/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000     3.980    GEN_VGA/INIT/R_reg_1
    SLICE_X3Y103         FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.025     2.193    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.249 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.291     2.539    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.568 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.872     3.441    GEN_VGA/INIT/R_reg_0
    SLICE_X3Y103         FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism             -0.245     3.195    
                         clock uncertainty            0.214     3.409    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.092     3.501    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                           3.980    
  -------------------------------------------------------------------
                         slack                                  0.479    





