#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ed4b28d590 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 23;
 .timescale 0 0;
v000001ed4b30dbd0_0 .net "PC", 31 0, v000001ed4b2fbb40_0;  1 drivers
v000001ed4b30e350_0 .var "clk", 0 0;
v000001ed4b30e490_0 .net "clkout", 0 0, L_000001ed4b28afd0;  1 drivers
v000001ed4b30d130_0 .net "cycles_consumed", 31 0, v000001ed4b30c690_0;  1 drivers
v000001ed4b30cff0_0 .net "regs0", 31 0, L_000001ed4b36b4e0;  1 drivers
v000001ed4b30dc70_0 .net "regs1", 31 0, L_000001ed4b36b320;  1 drivers
v000001ed4b30e170_0 .net "regs2", 31 0, L_000001ed4b36b780;  1 drivers
v000001ed4b30e3f0_0 .net "regs3", 31 0, L_000001ed4b36b8d0;  1 drivers
v000001ed4b30de50_0 .net "regs4", 31 0, L_000001ed4b36bb70;  1 drivers
v000001ed4b30d6d0_0 .net "regs5", 31 0, L_000001ed4b36b860;  1 drivers
v000001ed4b30def0_0 .var "rst", 0 0;
S_000001ed4b1f2140 .scope module, "cpu" "processor" 2 36, 3 4 0, S_000001ed4b28d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001ed4b28e640 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed4b28e678 .param/l "add" 0 4 5, C4<100000>;
P_000001ed4b28e6b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed4b28e6e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed4b28e720 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed4b28e758 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed4b28e790 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed4b28e7c8 .param/l "bge" 0 4 10, C4<001010>;
P_000001ed4b28e800 .param/l "bgt" 0 4 10, C4<001001>;
P_000001ed4b28e838 .param/l "ble" 0 4 10, C4<000111>;
P_000001ed4b28e870 .param/l "blt" 0 4 10, C4<000110>;
P_000001ed4b28e8a8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed4b28e8e0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001ed4b28e918 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed4b28e950 .param/l "j" 0 4 12, C4<000010>;
P_000001ed4b28e988 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed4b28e9c0 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed4b28e9f8 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed4b28ea30 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed4b28ea68 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed4b28eaa0 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed4b28ead8 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed4b28eb10 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed4b28eb48 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed4b28eb80 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed4b28ebb8 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed4b28ebf0 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed4b28ec28 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed4b28ec60 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed4b28ec98 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed4b28ecd0 .param/l "xori" 0 4 8, C4<001110>;
L_000001ed4b28b350 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b28abe0 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b28aef0 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b28a940 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b28ada0 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b28af60 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b28ae10 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b28ae80 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b28afd0 .functor OR 1, v000001ed4b30e350_0, v000001ed4b2f39c0_0, C4<0>, C4<0>;
L_000001ed4b36bb00 .functor OR 1, L_000001ed4b3581a0, L_000001ed4b357e80, C4<0>, C4<0>;
L_000001ed4b36b240 .functor AND 1, L_000001ed4b3572a0, L_000001ed4b357520, C4<1>, C4<1>;
L_000001ed4b36b1d0 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b36b390 .functor OR 1, L_000001ed4b357c00, L_000001ed4b358ec0, C4<0>, C4<0>;
L_000001ed4b36b2b0 .functor OR 1, L_000001ed4b36b390, L_000001ed4b357d40, C4<0>, C4<0>;
L_000001ed4b36b400 .functor OR 1, L_000001ed4b3582e0, L_000001ed4b3573e0, C4<0>, C4<0>;
L_000001ed4b36bbe0 .functor AND 1, L_000001ed4b3586a0, L_000001ed4b36b400, C4<1>, C4<1>;
L_000001ed4b36b550 .functor OR 1, L_000001ed4b3707d0, L_000001ed4b371810, C4<0>, C4<0>;
L_000001ed4b36bc50 .functor AND 1, L_000001ed4b357ac0, L_000001ed4b36b550, C4<1>, C4<1>;
v000001ed4b2fbd20_0 .net "ALUOp", 3 0, v000001ed4b275e10_0;  1 drivers
v000001ed4b2f9f20_0 .net "ALUResult", 31 0, v000001ed4b2fa920_0;  1 drivers
v000001ed4b2fa060_0 .net "ALUSrc", 0 0, v000001ed4b266ca0_0;  1 drivers
v000001ed4b2fa420_0 .net "ALUin2", 31 0, L_000001ed4b357a20;  1 drivers
v000001ed4b2fa100_0 .net "MemReadEn", 0 0, v000001ed4b266f20_0;  1 drivers
v000001ed4b2fa1a0_0 .net "MemWriteEn", 0 0, v000001ed4b2f2de0_0;  1 drivers
v000001ed4b2face0_0 .net "MemtoReg", 0 0, v000001ed4b2f3b00_0;  1 drivers
v000001ed4b2fa240_0 .net "PC", 31 0, v000001ed4b2fbb40_0;  alias, 1 drivers
v000001ed4b2fb780_0 .net "PCPlus1", 31 0, L_000001ed4b357200;  1 drivers
v000001ed4b2fa2e0_0 .net "PCsrc", 1 0, v000001ed4b2fb820_0;  1 drivers
v000001ed4b2fa380_0 .net "RegDst", 0 0, v000001ed4b2f36a0_0;  1 drivers
v000001ed4b2fb5a0_0 .net "RegWriteEn", 0 0, v000001ed4b2f3420_0;  1 drivers
v000001ed4b2fa4c0_0 .net "WriteRegister", 4 0, L_000001ed4b3578e0;  1 drivers
v000001ed4b2fb3c0_0 .net *"_ivl_0", 0 0, L_000001ed4b28b350;  1 drivers
L_000001ed4b30ee20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2fa600_0 .net/2u *"_ivl_10", 4 0, L_000001ed4b30ee20;  1 drivers
L_000001ed4b30fc30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2fa6a0_0 .net *"_ivl_101", 15 0, L_000001ed4b30fc30;  1 drivers
v000001ed4b2fa740_0 .net *"_ivl_102", 31 0, L_000001ed4b358ce0;  1 drivers
L_000001ed4b30fc78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2fb640_0 .net *"_ivl_105", 25 0, L_000001ed4b30fc78;  1 drivers
L_000001ed4b30fcc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2faec0_0 .net/2u *"_ivl_106", 31 0, L_000001ed4b30fcc0;  1 drivers
v000001ed4b2fb000_0 .net *"_ivl_108", 0 0, L_000001ed4b3572a0;  1 drivers
L_000001ed4b30fd08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2fb140_0 .net/2u *"_ivl_110", 5 0, L_000001ed4b30fd08;  1 drivers
v000001ed4b3023e0_0 .net *"_ivl_112", 0 0, L_000001ed4b357520;  1 drivers
v000001ed4b300a40_0 .net *"_ivl_115", 0 0, L_000001ed4b36b240;  1 drivers
v000001ed4b301bc0_0 .net *"_ivl_116", 47 0, L_000001ed4b358380;  1 drivers
L_000001ed4b30fd50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b302020_0 .net *"_ivl_119", 15 0, L_000001ed4b30fd50;  1 drivers
L_000001ed4b30ee68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed4b300d60_0 .net/2u *"_ivl_12", 5 0, L_000001ed4b30ee68;  1 drivers
v000001ed4b3007c0_0 .net *"_ivl_120", 47 0, L_000001ed4b356ee0;  1 drivers
L_000001ed4b30fd98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b301120_0 .net *"_ivl_123", 15 0, L_000001ed4b30fd98;  1 drivers
v000001ed4b300ae0_0 .net *"_ivl_125", 0 0, L_000001ed4b358d80;  1 drivers
v000001ed4b300e00_0 .net *"_ivl_126", 31 0, L_000001ed4b357660;  1 drivers
v000001ed4b301620_0 .net *"_ivl_128", 47 0, L_000001ed4b356e40;  1 drivers
v000001ed4b301760_0 .net *"_ivl_130", 47 0, L_000001ed4b357480;  1 drivers
v000001ed4b301da0_0 .net *"_ivl_132", 47 0, L_000001ed4b3589c0;  1 drivers
v000001ed4b301ee0_0 .net *"_ivl_134", 47 0, L_000001ed4b359320;  1 drivers
L_000001ed4b30fde0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed4b3013a0_0 .net/2u *"_ivl_138", 1 0, L_000001ed4b30fde0;  1 drivers
v000001ed4b300ea0_0 .net *"_ivl_14", 0 0, L_000001ed4b30e030;  1 drivers
v000001ed4b300cc0_0 .net *"_ivl_140", 0 0, L_000001ed4b358600;  1 drivers
L_000001ed4b30fe28 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001ed4b3020c0_0 .net/2u *"_ivl_142", 1 0, L_000001ed4b30fe28;  1 drivers
v000001ed4b302160_0 .net *"_ivl_144", 0 0, L_000001ed4b358740;  1 drivers
L_000001ed4b30fe70 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001ed4b301a80_0 .net/2u *"_ivl_146", 1 0, L_000001ed4b30fe70;  1 drivers
v000001ed4b301b20_0 .net *"_ivl_148", 0 0, L_000001ed4b356f80;  1 drivers
L_000001ed4b30feb8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001ed4b300b80_0 .net/2u *"_ivl_150", 31 0, L_000001ed4b30feb8;  1 drivers
L_000001ed4b30ff00 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001ed4b3011c0_0 .net/2u *"_ivl_152", 31 0, L_000001ed4b30ff00;  1 drivers
v000001ed4b301080_0 .net *"_ivl_154", 31 0, L_000001ed4b3593c0;  1 drivers
v000001ed4b301800_0 .net *"_ivl_156", 31 0, L_000001ed4b358240;  1 drivers
L_000001ed4b30eeb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ed4b300c20_0 .net/2u *"_ivl_16", 4 0, L_000001ed4b30eeb0;  1 drivers
v000001ed4b301580_0 .net *"_ivl_160", 0 0, L_000001ed4b36b1d0;  1 drivers
L_000001ed4b30ff90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b301440_0 .net/2u *"_ivl_162", 31 0, L_000001ed4b30ff90;  1 drivers
L_000001ed4b310068 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ed4b300860_0 .net/2u *"_ivl_166", 5 0, L_000001ed4b310068;  1 drivers
v000001ed4b302200_0 .net *"_ivl_168", 0 0, L_000001ed4b357c00;  1 drivers
L_000001ed4b3100b0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ed4b3014e0_0 .net/2u *"_ivl_170", 5 0, L_000001ed4b3100b0;  1 drivers
v000001ed4b3016c0_0 .net *"_ivl_172", 0 0, L_000001ed4b358ec0;  1 drivers
v000001ed4b300f40_0 .net *"_ivl_175", 0 0, L_000001ed4b36b390;  1 drivers
L_000001ed4b3100f8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ed4b300fe0_0 .net/2u *"_ivl_176", 5 0, L_000001ed4b3100f8;  1 drivers
v000001ed4b3018a0_0 .net *"_ivl_178", 0 0, L_000001ed4b357d40;  1 drivers
v000001ed4b301940_0 .net *"_ivl_181", 0 0, L_000001ed4b36b2b0;  1 drivers
L_000001ed4b310140 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b301260_0 .net/2u *"_ivl_182", 15 0, L_000001ed4b310140;  1 drivers
v000001ed4b301300_0 .net *"_ivl_184", 31 0, L_000001ed4b358b00;  1 drivers
v000001ed4b3019e0_0 .net *"_ivl_187", 0 0, L_000001ed4b3595a0;  1 drivers
v000001ed4b3022a0_0 .net *"_ivl_188", 15 0, L_000001ed4b358100;  1 drivers
v000001ed4b301c60_0 .net *"_ivl_19", 4 0, L_000001ed4b30ce10;  1 drivers
v000001ed4b301d00_0 .net *"_ivl_190", 31 0, L_000001ed4b357980;  1 drivers
v000001ed4b300900_0 .net *"_ivl_194", 31 0, L_000001ed4b358a60;  1 drivers
L_000001ed4b310188 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b301e40_0 .net *"_ivl_197", 25 0, L_000001ed4b310188;  1 drivers
L_000001ed4b3101d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b301f80_0 .net/2u *"_ivl_198", 31 0, L_000001ed4b3101d0;  1 drivers
L_000001ed4b30edd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b302340_0 .net/2u *"_ivl_2", 5 0, L_000001ed4b30edd8;  1 drivers
v000001ed4b302480_0 .net *"_ivl_20", 4 0, L_000001ed4b30d810;  1 drivers
v000001ed4b3005e0_0 .net *"_ivl_200", 0 0, L_000001ed4b3586a0;  1 drivers
L_000001ed4b310218 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b300680_0 .net/2u *"_ivl_202", 5 0, L_000001ed4b310218;  1 drivers
v000001ed4b300720_0 .net *"_ivl_204", 0 0, L_000001ed4b3582e0;  1 drivers
L_000001ed4b310260 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed4b3009a0_0 .net/2u *"_ivl_206", 5 0, L_000001ed4b310260;  1 drivers
v000001ed4b30aed0_0 .net *"_ivl_208", 0 0, L_000001ed4b3573e0;  1 drivers
v000001ed4b30c190_0 .net *"_ivl_211", 0 0, L_000001ed4b36b400;  1 drivers
v000001ed4b30a9d0_0 .net *"_ivl_213", 0 0, L_000001ed4b36bbe0;  1 drivers
L_000001ed4b3102a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed4b30a930_0 .net/2u *"_ivl_214", 5 0, L_000001ed4b3102a8;  1 drivers
v000001ed4b30af70_0 .net *"_ivl_216", 0 0, L_000001ed4b358880;  1 drivers
L_000001ed4b3102f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed4b30c4b0_0 .net/2u *"_ivl_218", 31 0, L_000001ed4b3102f0;  1 drivers
v000001ed4b30b010_0 .net *"_ivl_220", 31 0, L_000001ed4b358c40;  1 drivers
v000001ed4b30bf10_0 .net *"_ivl_224", 31 0, L_000001ed4b358420;  1 drivers
L_000001ed4b310338 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30cb90_0 .net *"_ivl_227", 25 0, L_000001ed4b310338;  1 drivers
L_000001ed4b310380 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30bfb0_0 .net/2u *"_ivl_228", 31 0, L_000001ed4b310380;  1 drivers
v000001ed4b30b6f0_0 .net *"_ivl_230", 0 0, L_000001ed4b357ac0;  1 drivers
L_000001ed4b3103c8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30b0b0_0 .net/2u *"_ivl_232", 5 0, L_000001ed4b3103c8;  1 drivers
v000001ed4b30cc30_0 .net *"_ivl_234", 0 0, L_000001ed4b3707d0;  1 drivers
L_000001ed4b310410 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed4b30c050_0 .net/2u *"_ivl_236", 5 0, L_000001ed4b310410;  1 drivers
v000001ed4b30a890_0 .net *"_ivl_238", 0 0, L_000001ed4b371810;  1 drivers
v000001ed4b30c730_0 .net *"_ivl_24", 0 0, L_000001ed4b28aef0;  1 drivers
v000001ed4b30b970_0 .net *"_ivl_241", 0 0, L_000001ed4b36b550;  1 drivers
v000001ed4b30ba10_0 .net *"_ivl_243", 0 0, L_000001ed4b36bc50;  1 drivers
L_000001ed4b310458 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed4b30b650_0 .net/2u *"_ivl_244", 5 0, L_000001ed4b310458;  1 drivers
v000001ed4b30c230_0 .net *"_ivl_246", 0 0, L_000001ed4b3728f0;  1 drivers
v000001ed4b30acf0_0 .net *"_ivl_248", 31 0, L_000001ed4b372b70;  1 drivers
L_000001ed4b30eef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30c5f0_0 .net/2u *"_ivl_26", 4 0, L_000001ed4b30eef8;  1 drivers
v000001ed4b30a6b0_0 .net *"_ivl_29", 4 0, L_000001ed4b35a2c0;  1 drivers
v000001ed4b30c0f0_0 .net *"_ivl_32", 0 0, L_000001ed4b28a940;  1 drivers
L_000001ed4b30ef40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30b330_0 .net/2u *"_ivl_34", 4 0, L_000001ed4b30ef40;  1 drivers
v000001ed4b30b3d0_0 .net *"_ivl_37", 4 0, L_000001ed4b35a4a0;  1 drivers
v000001ed4b30abb0_0 .net *"_ivl_40", 0 0, L_000001ed4b28ada0;  1 drivers
L_000001ed4b30ef88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30b5b0_0 .net/2u *"_ivl_42", 15 0, L_000001ed4b30ef88;  1 drivers
v000001ed4b30b470_0 .net *"_ivl_45", 15 0, L_000001ed4b3598c0;  1 drivers
v000001ed4b30bc90_0 .net *"_ivl_48", 0 0, L_000001ed4b28af60;  1 drivers
v000001ed4b30ae30_0 .net *"_ivl_5", 5 0, L_000001ed4b30d3b0;  1 drivers
L_000001ed4b30efd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30aa70_0 .net/2u *"_ivl_50", 36 0, L_000001ed4b30efd0;  1 drivers
L_000001ed4b30f018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30bbf0_0 .net/2u *"_ivl_52", 31 0, L_000001ed4b30f018;  1 drivers
v000001ed4b30ab10_0 .net *"_ivl_55", 4 0, L_000001ed4b359820;  1 drivers
v000001ed4b30ad90_0 .net *"_ivl_56", 36 0, L_000001ed4b35a540;  1 drivers
v000001ed4b30b8d0_0 .net *"_ivl_58", 36 0, L_000001ed4b35aae0;  1 drivers
v000001ed4b30bab0_0 .net *"_ivl_62", 0 0, L_000001ed4b28ae10;  1 drivers
L_000001ed4b30f060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30b510_0 .net/2u *"_ivl_64", 5 0, L_000001ed4b30f060;  1 drivers
v000001ed4b30bd30_0 .net *"_ivl_67", 5 0, L_000001ed4b359f00;  1 drivers
v000001ed4b30b790_0 .net *"_ivl_70", 0 0, L_000001ed4b28ae80;  1 drivers
L_000001ed4b30f0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30c370_0 .net/2u *"_ivl_72", 57 0, L_000001ed4b30f0a8;  1 drivers
L_000001ed4b30f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b30bb50_0 .net/2u *"_ivl_74", 31 0, L_000001ed4b30f0f0;  1 drivers
v000001ed4b30b150_0 .net *"_ivl_77", 25 0, L_000001ed4b35a220;  1 drivers
v000001ed4b30c2d0_0 .net *"_ivl_78", 57 0, L_000001ed4b35ac20;  1 drivers
v000001ed4b30bdd0_0 .net *"_ivl_8", 0 0, L_000001ed4b28abe0;  1 drivers
v000001ed4b30b1f0_0 .net *"_ivl_80", 57 0, L_000001ed4b359960;  1 drivers
L_000001ed4b30fb58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ed4b30a750_0 .net/2u *"_ivl_84", 31 0, L_000001ed4b30fb58;  1 drivers
L_000001ed4b30fba0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed4b30be70_0 .net/2u *"_ivl_88", 5 0, L_000001ed4b30fba0;  1 drivers
v000001ed4b30ac50_0 .net *"_ivl_90", 0 0, L_000001ed4b3581a0;  1 drivers
L_000001ed4b30fbe8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed4b30c550_0 .net/2u *"_ivl_92", 5 0, L_000001ed4b30fbe8;  1 drivers
v000001ed4b30b830_0 .net *"_ivl_94", 0 0, L_000001ed4b357e80;  1 drivers
v000001ed4b30b290_0 .net *"_ivl_97", 0 0, L_000001ed4b36bb00;  1 drivers
v000001ed4b30c410_0 .net *"_ivl_98", 47 0, L_000001ed4b3591e0;  1 drivers
v000001ed4b30a610_0 .net "adderResult", 31 0, L_000001ed4b357840;  1 drivers
v000001ed4b30c910_0 .net "address", 31 0, L_000001ed4b359640;  1 drivers
v000001ed4b30c870_0 .net "clk", 0 0, L_000001ed4b28afd0;  alias, 1 drivers
v000001ed4b30c690_0 .var "cycles_consumed", 31 0;
v000001ed4b30c7d0_0 .net "excep_flag", 0 0, L_000001ed4b357ca0;  1 drivers
v000001ed4b30c9b0_0 .net "extImm", 31 0, L_000001ed4b358ba0;  1 drivers
v000001ed4b30ca50_0 .net "funct", 5 0, L_000001ed4b35ab80;  1 drivers
v000001ed4b30caf0_0 .net "hlt", 0 0, v000001ed4b2f39c0_0;  1 drivers
v000001ed4b30ccd0_0 .net "imm", 15 0, L_000001ed4b35a7c0;  1 drivers
v000001ed4b30cd70_0 .net "immediate", 31 0, L_000001ed4b358f60;  1 drivers
v000001ed4b30a7f0_0 .net "input_clk", 0 0, v000001ed4b30e350_0;  1 drivers
v000001ed4b30d950_0 .net "instruction", 31 0, L_000001ed4b359460;  1 drivers
v000001ed4b30e2b0_0 .net "memoryReadData", 31 0, v000001ed4b2fb1e0_0;  1 drivers
v000001ed4b30d310_0 .net "nextPC", 31 0, L_000001ed4b357f20;  1 drivers
v000001ed4b30d630_0 .net "opcode", 5 0, L_000001ed4b30e210;  1 drivers
v000001ed4b30db30_0 .net "rd", 4 0, L_000001ed4b35a860;  1 drivers
v000001ed4b30cf50_0 .net "readData1", 31 0, L_000001ed4b36af30;  1 drivers
v000001ed4b30e0d0_0 .net "readData1_w", 31 0, L_000001ed4b370690;  1 drivers
v000001ed4b30d8b0_0 .net "readData2", 31 0, L_000001ed4b36b010;  1 drivers
v000001ed4b30d9f0_0 .net "regs0", 31 0, L_000001ed4b36b4e0;  alias, 1 drivers
v000001ed4b30d770_0 .net "regs1", 31 0, L_000001ed4b36b320;  alias, 1 drivers
v000001ed4b30d090_0 .net "regs2", 31 0, L_000001ed4b36b780;  alias, 1 drivers
v000001ed4b30df90_0 .net "regs3", 31 0, L_000001ed4b36b8d0;  alias, 1 drivers
v000001ed4b30d4f0_0 .net "regs4", 31 0, L_000001ed4b36bb70;  alias, 1 drivers
v000001ed4b30dd10_0 .net "regs5", 31 0, L_000001ed4b36b860;  alias, 1 drivers
v000001ed4b30d450_0 .net "rs", 4 0, L_000001ed4b35a180;  1 drivers
v000001ed4b30d590_0 .net "rst", 0 0, v000001ed4b30def0_0;  1 drivers
v000001ed4b30da90_0 .net "rt", 4 0, L_000001ed4b359e60;  1 drivers
v000001ed4b30ddb0_0 .net "shamt", 31 0, L_000001ed4b359fa0;  1 drivers
v000001ed4b30d1d0_0 .net "wire_instruction", 31 0, L_000001ed4b36b080;  1 drivers
v000001ed4b30d270_0 .net "writeData", 31 0, L_000001ed4b372710;  1 drivers
v000001ed4b30ceb0_0 .net "zero", 0 0, L_000001ed4b3718b0;  1 drivers
L_000001ed4b30d3b0 .part L_000001ed4b359460, 26, 6;
L_000001ed4b30e210 .functor MUXZ 6, L_000001ed4b30d3b0, L_000001ed4b30edd8, L_000001ed4b28b350, C4<>;
L_000001ed4b30e030 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30ee68;
L_000001ed4b30ce10 .part L_000001ed4b359460, 11, 5;
L_000001ed4b30d810 .functor MUXZ 5, L_000001ed4b30ce10, L_000001ed4b30eeb0, L_000001ed4b30e030, C4<>;
L_000001ed4b35a860 .functor MUXZ 5, L_000001ed4b30d810, L_000001ed4b30ee20, L_000001ed4b28abe0, C4<>;
L_000001ed4b35a2c0 .part L_000001ed4b359460, 21, 5;
L_000001ed4b35a180 .functor MUXZ 5, L_000001ed4b35a2c0, L_000001ed4b30eef8, L_000001ed4b28aef0, C4<>;
L_000001ed4b35a4a0 .part L_000001ed4b359460, 16, 5;
L_000001ed4b359e60 .functor MUXZ 5, L_000001ed4b35a4a0, L_000001ed4b30ef40, L_000001ed4b28a940, C4<>;
L_000001ed4b3598c0 .part L_000001ed4b359460, 0, 16;
L_000001ed4b35a7c0 .functor MUXZ 16, L_000001ed4b3598c0, L_000001ed4b30ef88, L_000001ed4b28ada0, C4<>;
L_000001ed4b359820 .part L_000001ed4b359460, 6, 5;
L_000001ed4b35a540 .concat [ 5 32 0 0], L_000001ed4b359820, L_000001ed4b30f018;
L_000001ed4b35aae0 .functor MUXZ 37, L_000001ed4b35a540, L_000001ed4b30efd0, L_000001ed4b28af60, C4<>;
L_000001ed4b359fa0 .part L_000001ed4b35aae0, 0, 32;
L_000001ed4b359f00 .part L_000001ed4b359460, 0, 6;
L_000001ed4b35ab80 .functor MUXZ 6, L_000001ed4b359f00, L_000001ed4b30f060, L_000001ed4b28ae10, C4<>;
L_000001ed4b35a220 .part L_000001ed4b359460, 0, 26;
L_000001ed4b35ac20 .concat [ 26 32 0 0], L_000001ed4b35a220, L_000001ed4b30f0f0;
L_000001ed4b359960 .functor MUXZ 58, L_000001ed4b35ac20, L_000001ed4b30f0a8, L_000001ed4b28ae80, C4<>;
L_000001ed4b359640 .part L_000001ed4b359960, 0, 32;
L_000001ed4b357200 .arith/sum 32, v000001ed4b2fbb40_0, L_000001ed4b30fb58;
L_000001ed4b3581a0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30fba0;
L_000001ed4b357e80 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30fbe8;
L_000001ed4b3591e0 .concat [ 32 16 0 0], L_000001ed4b359640, L_000001ed4b30fc30;
L_000001ed4b358ce0 .concat [ 6 26 0 0], L_000001ed4b30e210, L_000001ed4b30fc78;
L_000001ed4b3572a0 .cmp/eq 32, L_000001ed4b358ce0, L_000001ed4b30fcc0;
L_000001ed4b357520 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30fd08;
L_000001ed4b358380 .concat [ 32 16 0 0], L_000001ed4b36af30, L_000001ed4b30fd50;
L_000001ed4b356ee0 .concat [ 32 16 0 0], v000001ed4b2fbb40_0, L_000001ed4b30fd98;
L_000001ed4b358d80 .part L_000001ed4b35a7c0, 15, 1;
LS_000001ed4b357660_0_0 .concat [ 1 1 1 1], L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80;
LS_000001ed4b357660_0_4 .concat [ 1 1 1 1], L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80;
LS_000001ed4b357660_0_8 .concat [ 1 1 1 1], L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80;
LS_000001ed4b357660_0_12 .concat [ 1 1 1 1], L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80;
LS_000001ed4b357660_0_16 .concat [ 1 1 1 1], L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80;
LS_000001ed4b357660_0_20 .concat [ 1 1 1 1], L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80;
LS_000001ed4b357660_0_24 .concat [ 1 1 1 1], L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80;
LS_000001ed4b357660_0_28 .concat [ 1 1 1 1], L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80, L_000001ed4b358d80;
LS_000001ed4b357660_1_0 .concat [ 4 4 4 4], LS_000001ed4b357660_0_0, LS_000001ed4b357660_0_4, LS_000001ed4b357660_0_8, LS_000001ed4b357660_0_12;
LS_000001ed4b357660_1_4 .concat [ 4 4 4 4], LS_000001ed4b357660_0_16, LS_000001ed4b357660_0_20, LS_000001ed4b357660_0_24, LS_000001ed4b357660_0_28;
L_000001ed4b357660 .concat [ 16 16 0 0], LS_000001ed4b357660_1_0, LS_000001ed4b357660_1_4;
L_000001ed4b356e40 .concat [ 16 32 0 0], L_000001ed4b35a7c0, L_000001ed4b357660;
L_000001ed4b357480 .arith/sum 48, L_000001ed4b356ee0, L_000001ed4b356e40;
L_000001ed4b3589c0 .functor MUXZ 48, L_000001ed4b357480, L_000001ed4b358380, L_000001ed4b36b240, C4<>;
L_000001ed4b359320 .functor MUXZ 48, L_000001ed4b3589c0, L_000001ed4b3591e0, L_000001ed4b36bb00, C4<>;
L_000001ed4b357840 .part L_000001ed4b359320, 0, 32;
L_000001ed4b358600 .cmp/eq 2, v000001ed4b2fb820_0, L_000001ed4b30fde0;
L_000001ed4b358740 .cmp/eq 2, v000001ed4b2fb820_0, L_000001ed4b30fe28;
L_000001ed4b356f80 .cmp/eq 2, v000001ed4b2fb820_0, L_000001ed4b30fe70;
L_000001ed4b3593c0 .functor MUXZ 32, L_000001ed4b30ff00, L_000001ed4b30feb8, L_000001ed4b356f80, C4<>;
L_000001ed4b358240 .functor MUXZ 32, L_000001ed4b3593c0, L_000001ed4b357840, L_000001ed4b358740, C4<>;
L_000001ed4b357f20 .functor MUXZ 32, L_000001ed4b358240, L_000001ed4b357200, L_000001ed4b358600, C4<>;
L_000001ed4b359460 .functor MUXZ 32, L_000001ed4b36b080, L_000001ed4b30ff90, L_000001ed4b36b1d0, C4<>;
L_000001ed4b357c00 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b310068;
L_000001ed4b358ec0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b3100b0;
L_000001ed4b357d40 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b3100f8;
L_000001ed4b358b00 .concat [ 16 16 0 0], L_000001ed4b35a7c0, L_000001ed4b310140;
L_000001ed4b3595a0 .part L_000001ed4b35a7c0, 15, 1;
LS_000001ed4b358100_0_0 .concat [ 1 1 1 1], L_000001ed4b3595a0, L_000001ed4b3595a0, L_000001ed4b3595a0, L_000001ed4b3595a0;
LS_000001ed4b358100_0_4 .concat [ 1 1 1 1], L_000001ed4b3595a0, L_000001ed4b3595a0, L_000001ed4b3595a0, L_000001ed4b3595a0;
LS_000001ed4b358100_0_8 .concat [ 1 1 1 1], L_000001ed4b3595a0, L_000001ed4b3595a0, L_000001ed4b3595a0, L_000001ed4b3595a0;
LS_000001ed4b358100_0_12 .concat [ 1 1 1 1], L_000001ed4b3595a0, L_000001ed4b3595a0, L_000001ed4b3595a0, L_000001ed4b3595a0;
L_000001ed4b358100 .concat [ 4 4 4 4], LS_000001ed4b358100_0_0, LS_000001ed4b358100_0_4, LS_000001ed4b358100_0_8, LS_000001ed4b358100_0_12;
L_000001ed4b357980 .concat [ 16 16 0 0], L_000001ed4b35a7c0, L_000001ed4b358100;
L_000001ed4b358ba0 .functor MUXZ 32, L_000001ed4b357980, L_000001ed4b358b00, L_000001ed4b36b2b0, C4<>;
L_000001ed4b358a60 .concat [ 6 26 0 0], L_000001ed4b30e210, L_000001ed4b310188;
L_000001ed4b3586a0 .cmp/eq 32, L_000001ed4b358a60, L_000001ed4b3101d0;
L_000001ed4b3582e0 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b310218;
L_000001ed4b3573e0 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b310260;
L_000001ed4b358880 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b3102a8;
L_000001ed4b358c40 .functor MUXZ 32, L_000001ed4b358ba0, L_000001ed4b3102f0, L_000001ed4b358880, C4<>;
L_000001ed4b358f60 .functor MUXZ 32, L_000001ed4b358c40, L_000001ed4b359fa0, L_000001ed4b36bbe0, C4<>;
L_000001ed4b358420 .concat [ 6 26 0 0], L_000001ed4b30e210, L_000001ed4b310338;
L_000001ed4b357ac0 .cmp/eq 32, L_000001ed4b358420, L_000001ed4b310380;
L_000001ed4b3707d0 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b3103c8;
L_000001ed4b371810 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b310410;
L_000001ed4b3728f0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b310458;
L_000001ed4b372b70 .functor MUXZ 32, L_000001ed4b36af30, v000001ed4b2fbb40_0, L_000001ed4b3728f0, C4<>;
L_000001ed4b370690 .functor MUXZ 32, L_000001ed4b372b70, L_000001ed4b36b010, L_000001ed4b36bc50, C4<>;
S_000001ed4b28ed10 .scope module, "ALUMux" "mux2x1" 3 95, 5 1 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ed4b2917d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ed4b36b470 .functor NOT 1, v000001ed4b266ca0_0, C4<0>, C4<0>, C4<0>;
v000001ed4b2773f0_0 .net *"_ivl_0", 0 0, L_000001ed4b36b470;  1 drivers
v000001ed4b277a30_0 .net "in1", 31 0, L_000001ed4b36b010;  alias, 1 drivers
v000001ed4b275cd0_0 .net "in2", 31 0, L_000001ed4b358f60;  alias, 1 drivers
v000001ed4b275f50_0 .net "out", 31 0, L_000001ed4b357a20;  alias, 1 drivers
v000001ed4b275d70_0 .net "s", 0 0, v000001ed4b266ca0_0;  alias, 1 drivers
L_000001ed4b357a20 .functor MUXZ 32, L_000001ed4b358f60, L_000001ed4b36b010, L_000001ed4b36b470, C4<>;
S_000001ed4b1f22d0 .scope module, "CU" "controlUnit" 3 79, 6 1 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ed4b2f2150 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed4b2f2188 .param/l "add" 0 4 5, C4<100000>;
P_000001ed4b2f21c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed4b2f21f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed4b2f2230 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed4b2f2268 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed4b2f22a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed4b2f22d8 .param/l "bge" 0 4 10, C4<001010>;
P_000001ed4b2f2310 .param/l "bgt" 0 4 10, C4<001001>;
P_000001ed4b2f2348 .param/l "ble" 0 4 10, C4<000111>;
P_000001ed4b2f2380 .param/l "blt" 0 4 10, C4<000110>;
P_000001ed4b2f23b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed4b2f23f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed4b2f2428 .param/l "j" 0 4 12, C4<000010>;
P_000001ed4b2f2460 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed4b2f2498 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed4b2f24d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed4b2f2508 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed4b2f2540 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed4b2f2578 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed4b2f25b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed4b2f25e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed4b2f2620 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed4b2f2658 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed4b2f2690 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed4b2f26c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed4b2f2700 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed4b2f2738 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed4b2f2770 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed4b2f27a8 .param/l "xori" 0 4 8, C4<001110>;
v000001ed4b275e10_0 .var "ALUOp", 3 0;
v000001ed4b266ca0_0 .var "ALUSrc", 0 0;
v000001ed4b266f20_0 .var "MemReadEn", 0 0;
v000001ed4b2f2de0_0 .var "MemWriteEn", 0 0;
v000001ed4b2f3b00_0 .var "MemtoReg", 0 0;
v000001ed4b2f36a0_0 .var "RegDst", 0 0;
v000001ed4b2f3420_0 .var "RegWriteEn", 0 0;
v000001ed4b2f32e0_0 .net "funct", 5 0, L_000001ed4b35ab80;  alias, 1 drivers
v000001ed4b2f39c0_0 .var "hlt", 0 0;
v000001ed4b2f3740_0 .net "opcode", 5 0, L_000001ed4b30e210;  alias, 1 drivers
v000001ed4b2f3ba0_0 .net "rst", 0 0, v000001ed4b30def0_0;  alias, 1 drivers
E_000001ed4b291550 .event anyedge, v000001ed4b2f3ba0_0, v000001ed4b2f3740_0, v000001ed4b2f32e0_0;
S_000001ed4b216a20 .scope module, "EDU" "exception_detect_unit" 3 56, 7 3 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /INPUT 6 "funct";
    .port_info 3 /OUTPUT 1 "excep_flag";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "rst";
P_000001ed4b2f4800 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed4b2f4838 .param/l "add" 0 4 5, C4<100000>;
P_000001ed4b2f4870 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed4b2f48a8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed4b2f48e0 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed4b2f4918 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed4b2f4950 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed4b2f4988 .param/l "bge" 0 4 10, C4<001010>;
P_000001ed4b2f49c0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001ed4b2f49f8 .param/l "ble" 0 4 10, C4<000111>;
P_000001ed4b2f4a30 .param/l "blt" 0 4 10, C4<000110>;
P_000001ed4b2f4a68 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed4b2f4aa0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed4b2f4ad8 .param/l "j" 0 4 12, C4<000010>;
P_000001ed4b2f4b10 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed4b2f4b48 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed4b2f4b80 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed4b2f4bb8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed4b2f4bf0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed4b2f4c28 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed4b2f4c60 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed4b2f4c98 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed4b2f4cd0 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed4b2f4d08 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed4b2f4d40 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed4b2f4d78 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed4b2f4db0 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed4b2f4de8 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed4b2f4e20 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed4b2f4e58 .param/l "xori" 0 4 8, C4<001110>;
L_000001ed4b28b200 .functor NOT 1, v000001ed4b30def0_0, C4<0>, C4<0>, C4<0>;
L_000001ed4b28b040 .functor OR 1, L_000001ed4b359a00, L_000001ed4b35a040, C4<0>, C4<0>;
L_000001ed4b28b120 .functor OR 1, L_000001ed4b28b040, L_000001ed4b35a5e0, C4<0>, C4<0>;
L_000001ed4b28b190 .functor OR 1, L_000001ed4b28b120, L_000001ed4b35a400, C4<0>, C4<0>;
L_000001ed4b28b3c0 .functor OR 1, L_000001ed4b28b190, L_000001ed4b359aa0, C4<0>, C4<0>;
L_000001ed4b28b430 .functor OR 1, L_000001ed4b28b3c0, L_000001ed4b359b40, C4<0>, C4<0>;
L_000001ed4b28b4a0 .functor OR 1, L_000001ed4b28b430, L_000001ed4b359be0, C4<0>, C4<0>;
L_000001ed4b28a860 .functor OR 1, L_000001ed4b28b4a0, L_000001ed4b35a680, C4<0>, C4<0>;
L_000001ed4b28a5c0 .functor OR 1, L_000001ed4b28a860, L_000001ed4b35a360, C4<0>, C4<0>;
L_000001ed4b28a630 .functor OR 1, L_000001ed4b28a5c0, L_000001ed4b35a9a0, C4<0>, C4<0>;
L_000001ed4b28a7f0 .functor OR 1, L_000001ed4b28a630, L_000001ed4b35a720, C4<0>, C4<0>;
L_000001ed4b28a8d0 .functor OR 1, L_000001ed4b28a7f0, L_000001ed4b359d20, C4<0>, C4<0>;
L_000001ed4b28ab70 .functor OR 1, L_000001ed4b28a8d0, L_000001ed4b35acc0, C4<0>, C4<0>;
L_000001ed4b28a9b0 .functor OR 1, L_000001ed4b359dc0, L_000001ed4b3596e0, C4<0>, C4<0>;
L_000001ed4b28ac50 .functor OR 1, L_000001ed4b28a9b0, L_000001ed4b359780, C4<0>, C4<0>;
L_000001ed4b28aa20 .functor OR 1, L_000001ed4b28ac50, L_000001ed4b35a0e0, C4<0>, C4<0>;
L_000001ed4b264fa0 .functor OR 1, L_000001ed4b28aa20, L_000001ed4b357b60, C4<0>, C4<0>;
L_000001ed4b36bd30 .functor OR 1, L_000001ed4b264fa0, L_000001ed4b358920, C4<0>, C4<0>;
L_000001ed4b36b160 .functor OR 1, L_000001ed4b36bd30, L_000001ed4b3584c0, C4<0>, C4<0>;
L_000001ed4b36afa0 .functor OR 1, L_000001ed4b36b160, L_000001ed4b357340, C4<0>, C4<0>;
L_000001ed4b36b0f0 .functor OR 1, L_000001ed4b36afa0, L_000001ed4b358060, C4<0>, C4<0>;
L_000001ed4b36b940 .functor OR 1, L_000001ed4b36b0f0, L_000001ed4b357fc0, C4<0>, C4<0>;
L_000001ed4b36b7f0 .functor OR 1, L_000001ed4b36b940, L_000001ed4b357700, C4<0>, C4<0>;
L_000001ed4b36aec0 .functor OR 1, L_000001ed4b36b7f0, L_000001ed4b3577a0, C4<0>, C4<0>;
L_000001ed4b36b9b0 .functor OR 1, L_000001ed4b36aec0, L_000001ed4b3570c0, C4<0>, C4<0>;
L_000001ed4b36ae50 .functor OR 1, L_000001ed4b36b9b0, L_000001ed4b357160, C4<0>, C4<0>;
L_000001ed4b36ba20 .functor OR 1, L_000001ed4b36ae50, L_000001ed4b3590a0, C4<0>, C4<0>;
L_000001ed4b36ba90 .functor OR 1, L_000001ed4b36ba20, L_000001ed4b359140, C4<0>, C4<0>;
v000001ed4b2f2f20_0 .net "PC", 31 0, v000001ed4b2fbb40_0;  alias, 1 drivers
v000001ed4b2f37e0_0 .net *"_ivl_0", 0 0, L_000001ed4b28b200;  1 drivers
v000001ed4b2f3380_0 .net *"_ivl_10", 0 0, L_000001ed4b35aa40;  1 drivers
v000001ed4b2f2ca0_0 .net *"_ivl_100", 0 0, L_000001ed4b3596e0;  1 drivers
v000001ed4b2f43c0_0 .net *"_ivl_103", 0 0, L_000001ed4b28a9b0;  1 drivers
L_000001ed4b30f6d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f34c0_0 .net/2u *"_ivl_104", 5 0, L_000001ed4b30f6d8;  1 drivers
v000001ed4b2f3240_0 .net *"_ivl_106", 0 0, L_000001ed4b359780;  1 drivers
v000001ed4b2f4280_0 .net *"_ivl_109", 0 0, L_000001ed4b28ac50;  1 drivers
L_000001ed4b30f720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f4000_0 .net/2u *"_ivl_110", 5 0, L_000001ed4b30f720;  1 drivers
v000001ed4b2f2a20_0 .net *"_ivl_112", 0 0, L_000001ed4b35a0e0;  1 drivers
v000001ed4b2f3600_0 .net *"_ivl_115", 0 0, L_000001ed4b28aa20;  1 drivers
L_000001ed4b30f768 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f4320_0 .net/2u *"_ivl_116", 5 0, L_000001ed4b30f768;  1 drivers
v000001ed4b2f2fc0_0 .net *"_ivl_118", 0 0, L_000001ed4b357b60;  1 drivers
L_000001ed4b30f210 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f4460_0 .net/2u *"_ivl_12", 5 0, L_000001ed4b30f210;  1 drivers
v000001ed4b2f4500_0 .net *"_ivl_121", 0 0, L_000001ed4b264fa0;  1 drivers
L_000001ed4b30f7b0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f3ce0_0 .net/2u *"_ivl_122", 5 0, L_000001ed4b30f7b0;  1 drivers
v000001ed4b2f3d80_0 .net *"_ivl_124", 0 0, L_000001ed4b358920;  1 drivers
v000001ed4b2f3100_0 .net *"_ivl_127", 0 0, L_000001ed4b36bd30;  1 drivers
L_000001ed4b30f7f8 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f3560_0 .net/2u *"_ivl_128", 5 0, L_000001ed4b30f7f8;  1 drivers
v000001ed4b2f3880_0 .net *"_ivl_130", 0 0, L_000001ed4b3584c0;  1 drivers
v000001ed4b2f3920_0 .net *"_ivl_133", 0 0, L_000001ed4b36b160;  1 drivers
L_000001ed4b30f840 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f3060_0 .net/2u *"_ivl_134", 5 0, L_000001ed4b30f840;  1 drivers
v000001ed4b2f41e0_0 .net *"_ivl_136", 0 0, L_000001ed4b357340;  1 drivers
v000001ed4b2f3a60_0 .net *"_ivl_139", 0 0, L_000001ed4b36afa0;  1 drivers
v000001ed4b2f45a0_0 .net *"_ivl_14", 0 0, L_000001ed4b359a00;  1 drivers
L_000001ed4b30f888 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f4640_0 .net/2u *"_ivl_140", 5 0, L_000001ed4b30f888;  1 drivers
v000001ed4b2f2ac0_0 .net *"_ivl_142", 0 0, L_000001ed4b358060;  1 drivers
v000001ed4b2f2e80_0 .net *"_ivl_145", 0 0, L_000001ed4b36b0f0;  1 drivers
L_000001ed4b30f8d0 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f3c40_0 .net/2u *"_ivl_146", 5 0, L_000001ed4b30f8d0;  1 drivers
v000001ed4b2f3e20_0 .net *"_ivl_148", 0 0, L_000001ed4b357fc0;  1 drivers
v000001ed4b2f3ec0_0 .net *"_ivl_151", 0 0, L_000001ed4b36b940;  1 drivers
L_000001ed4b30f918 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f3f60_0 .net/2u *"_ivl_152", 5 0, L_000001ed4b30f918;  1 drivers
v000001ed4b2f40a0_0 .net *"_ivl_154", 0 0, L_000001ed4b357700;  1 drivers
v000001ed4b2f4140_0 .net *"_ivl_157", 0 0, L_000001ed4b36b7f0;  1 drivers
L_000001ed4b30f960 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f2d40_0 .net/2u *"_ivl_158", 5 0, L_000001ed4b30f960;  1 drivers
L_000001ed4b30f258 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f31a0_0 .net/2u *"_ivl_16", 5 0, L_000001ed4b30f258;  1 drivers
v000001ed4b2f46e0_0 .net *"_ivl_160", 0 0, L_000001ed4b3577a0;  1 drivers
v000001ed4b2f2840_0 .net *"_ivl_163", 0 0, L_000001ed4b36aec0;  1 drivers
L_000001ed4b30f9a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f28e0_0 .net/2u *"_ivl_164", 5 0, L_000001ed4b30f9a8;  1 drivers
v000001ed4b2f2980_0 .net *"_ivl_166", 0 0, L_000001ed4b3570c0;  1 drivers
v000001ed4b2f2b60_0 .net *"_ivl_169", 0 0, L_000001ed4b36b9b0;  1 drivers
L_000001ed4b30f9f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f2c00_0 .net/2u *"_ivl_170", 5 0, L_000001ed4b30f9f0;  1 drivers
v000001ed4b2f69d0_0 .net *"_ivl_172", 0 0, L_000001ed4b357160;  1 drivers
v000001ed4b2f6110_0 .net *"_ivl_175", 0 0, L_000001ed4b36ae50;  1 drivers
L_000001ed4b30fa38 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f5d50_0 .net/2u *"_ivl_176", 5 0, L_000001ed4b30fa38;  1 drivers
v000001ed4b2f6750_0 .net *"_ivl_178", 0 0, L_000001ed4b3590a0;  1 drivers
v000001ed4b2f5490_0 .net *"_ivl_18", 0 0, L_000001ed4b35a040;  1 drivers
v000001ed4b2f5530_0 .net *"_ivl_181", 0 0, L_000001ed4b36ba20;  1 drivers
L_000001ed4b30fa80 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f6a70_0 .net/2u *"_ivl_182", 5 0, L_000001ed4b30fa80;  1 drivers
v000001ed4b2f6bb0_0 .net *"_ivl_184", 0 0, L_000001ed4b359140;  1 drivers
v000001ed4b2f5210_0 .net *"_ivl_187", 0 0, L_000001ed4b36ba90;  1 drivers
L_000001ed4b30fac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f5ad0_0 .net/2u *"_ivl_188", 0 0, L_000001ed4b30fac8;  1 drivers
L_000001ed4b30fb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f6c50_0 .net/2u *"_ivl_190", 0 0, L_000001ed4b30fb10;  1 drivers
v000001ed4b2f6430_0 .net *"_ivl_192", 0 0, L_000001ed4b358560;  1 drivers
v000001ed4b2f5850_0 .net *"_ivl_194", 0 0, L_000001ed4b359280;  1 drivers
L_000001ed4b30f138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f6930_0 .net/2u *"_ivl_2", 0 0, L_000001ed4b30f138;  1 drivers
v000001ed4b2f66b0_0 .net *"_ivl_21", 0 0, L_000001ed4b28b040;  1 drivers
L_000001ed4b30f2a0 .functor BUFT 1, C4<100001>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f6cf0_0 .net/2u *"_ivl_22", 5 0, L_000001ed4b30f2a0;  1 drivers
v000001ed4b2f6d90_0 .net *"_ivl_24", 0 0, L_000001ed4b35a5e0;  1 drivers
v000001ed4b2f5f30_0 .net *"_ivl_27", 0 0, L_000001ed4b28b120;  1 drivers
L_000001ed4b30f2e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f55d0_0 .net/2u *"_ivl_28", 5 0, L_000001ed4b30f2e8;  1 drivers
v000001ed4b2f5990_0 .net *"_ivl_30", 0 0, L_000001ed4b35a400;  1 drivers
v000001ed4b2f5fd0_0 .net *"_ivl_33", 0 0, L_000001ed4b28b190;  1 drivers
L_000001ed4b30f330 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f5670_0 .net/2u *"_ivl_34", 5 0, L_000001ed4b30f330;  1 drivers
v000001ed4b2f5a30_0 .net *"_ivl_36", 0 0, L_000001ed4b359aa0;  1 drivers
v000001ed4b2f61b0_0 .net *"_ivl_39", 0 0, L_000001ed4b28b3c0;  1 drivers
v000001ed4b2f4ef0_0 .net *"_ivl_4", 31 0, L_000001ed4b359c80;  1 drivers
L_000001ed4b30f378 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f5b70_0 .net/2u *"_ivl_40", 5 0, L_000001ed4b30f378;  1 drivers
v000001ed4b2f6070_0 .net *"_ivl_42", 0 0, L_000001ed4b359b40;  1 drivers
v000001ed4b2f5710_0 .net *"_ivl_45", 0 0, L_000001ed4b28b430;  1 drivers
L_000001ed4b30f3c0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f6250_0 .net/2u *"_ivl_46", 5 0, L_000001ed4b30f3c0;  1 drivers
v000001ed4b2f6b10_0 .net *"_ivl_48", 0 0, L_000001ed4b359be0;  1 drivers
v000001ed4b2f5350_0 .net *"_ivl_51", 0 0, L_000001ed4b28b4a0;  1 drivers
L_000001ed4b30f408 .functor BUFT 1, C4<100111>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f62f0_0 .net/2u *"_ivl_52", 5 0, L_000001ed4b30f408;  1 drivers
v000001ed4b2f4f90_0 .net *"_ivl_54", 0 0, L_000001ed4b35a680;  1 drivers
v000001ed4b2f50d0_0 .net *"_ivl_57", 0 0, L_000001ed4b28a860;  1 drivers
L_000001ed4b30f450 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f64d0_0 .net/2u *"_ivl_58", 5 0, L_000001ed4b30f450;  1 drivers
v000001ed4b2f58f0_0 .net *"_ivl_60", 0 0, L_000001ed4b35a360;  1 drivers
v000001ed4b2f6390_0 .net *"_ivl_63", 0 0, L_000001ed4b28a5c0;  1 drivers
L_000001ed4b30f498 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f5e90_0 .net/2u *"_ivl_64", 5 0, L_000001ed4b30f498;  1 drivers
v000001ed4b2f6570_0 .net *"_ivl_66", 0 0, L_000001ed4b35a9a0;  1 drivers
v000001ed4b2f6610_0 .net *"_ivl_69", 0 0, L_000001ed4b28a630;  1 drivers
L_000001ed4b30f180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f5030_0 .net *"_ivl_7", 25 0, L_000001ed4b30f180;  1 drivers
L_000001ed4b30f4e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f67f0_0 .net/2u *"_ivl_70", 5 0, L_000001ed4b30f4e0;  1 drivers
v000001ed4b2f6890_0 .net *"_ivl_72", 0 0, L_000001ed4b35a720;  1 drivers
v000001ed4b2f5170_0 .net *"_ivl_75", 0 0, L_000001ed4b28a7f0;  1 drivers
L_000001ed4b30f528 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f52b0_0 .net/2u *"_ivl_76", 5 0, L_000001ed4b30f528;  1 drivers
v000001ed4b2f53f0_0 .net *"_ivl_78", 0 0, L_000001ed4b359d20;  1 drivers
L_000001ed4b30f1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f57b0_0 .net/2u *"_ivl_8", 31 0, L_000001ed4b30f1c8;  1 drivers
v000001ed4b2f5c10_0 .net *"_ivl_81", 0 0, L_000001ed4b28a8d0;  1 drivers
L_000001ed4b30f570 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f5cb0_0 .net/2u *"_ivl_82", 5 0, L_000001ed4b30f570;  1 drivers
v000001ed4b2f5df0_0 .net *"_ivl_84", 0 0, L_000001ed4b35acc0;  1 drivers
v000001ed4b2f8da0_0 .net *"_ivl_87", 0 0, L_000001ed4b28ab70;  1 drivers
L_000001ed4b30f5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f7360_0 .net/2u *"_ivl_88", 0 0, L_000001ed4b30f5b8;  1 drivers
L_000001ed4b30f600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f70e0_0 .net/2u *"_ivl_90", 0 0, L_000001ed4b30f600;  1 drivers
v000001ed4b2f77c0_0 .net *"_ivl_92", 0 0, L_000001ed4b35a900;  1 drivers
L_000001ed4b30f648 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f8800_0 .net/2u *"_ivl_94", 5 0, L_000001ed4b30f648;  1 drivers
v000001ed4b2f8760_0 .net *"_ivl_96", 0 0, L_000001ed4b359dc0;  1 drivers
L_000001ed4b30f690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f81c0_0 .net/2u *"_ivl_98", 5 0, L_000001ed4b30f690;  1 drivers
v000001ed4b2f88a0_0 .net "clk", 0 0, L_000001ed4b28afd0;  alias, 1 drivers
v000001ed4b2f89e0_0 .net "excep_flag", 0 0, L_000001ed4b357ca0;  alias, 1 drivers
v000001ed4b2f6fa0_0 .net "funct", 5 0, L_000001ed4b35ab80;  alias, 1 drivers
v000001ed4b2f8300_0 .net "opcode", 5 0, L_000001ed4b30e210;  alias, 1 drivers
v000001ed4b2f7900_0 .net "rst", 0 0, v000001ed4b30def0_0;  alias, 1 drivers
L_000001ed4b359c80 .concat [ 6 26 0 0], L_000001ed4b30e210, L_000001ed4b30f180;
L_000001ed4b35aa40 .cmp/eq 32, L_000001ed4b359c80, L_000001ed4b30f1c8;
L_000001ed4b359a00 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f210;
L_000001ed4b35a040 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f258;
L_000001ed4b35a5e0 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f2a0;
L_000001ed4b35a400 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f2e8;
L_000001ed4b359aa0 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f330;
L_000001ed4b359b40 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f378;
L_000001ed4b359be0 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f3c0;
L_000001ed4b35a680 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f408;
L_000001ed4b35a360 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f450;
L_000001ed4b35a9a0 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f498;
L_000001ed4b35a720 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f4e0;
L_000001ed4b359d20 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f528;
L_000001ed4b35acc0 .cmp/eq 6, L_000001ed4b35ab80, L_000001ed4b30f570;
L_000001ed4b35a900 .functor MUXZ 1, L_000001ed4b30f600, L_000001ed4b30f5b8, L_000001ed4b28ab70, C4<>;
L_000001ed4b359dc0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f648;
L_000001ed4b3596e0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f690;
L_000001ed4b359780 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f6d8;
L_000001ed4b35a0e0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f720;
L_000001ed4b357b60 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f768;
L_000001ed4b358920 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f7b0;
L_000001ed4b3584c0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f7f8;
L_000001ed4b357340 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f840;
L_000001ed4b358060 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f888;
L_000001ed4b357fc0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f8d0;
L_000001ed4b357700 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f918;
L_000001ed4b3577a0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f960;
L_000001ed4b3570c0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f9a8;
L_000001ed4b357160 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30f9f0;
L_000001ed4b3590a0 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30fa38;
L_000001ed4b359140 .cmp/eq 6, L_000001ed4b30e210, L_000001ed4b30fa80;
L_000001ed4b358560 .functor MUXZ 1, L_000001ed4b30fb10, L_000001ed4b30fac8, L_000001ed4b36ba90, C4<>;
L_000001ed4b359280 .functor MUXZ 1, L_000001ed4b358560, L_000001ed4b35a900, L_000001ed4b35aa40, C4<>;
L_000001ed4b357ca0 .functor MUXZ 1, L_000001ed4b359280, L_000001ed4b30f138, L_000001ed4b28b200, C4<>;
S_000001ed4b216bb0 .scope module, "InstMem" "IM" 3 75, 8 2 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001ed4b36b080 .functor BUFZ 32, L_000001ed4b358e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4b2f7540 .array "InstMem", 0 1023, 31 0;
v000001ed4b2f7040_0 .net *"_ivl_0", 31 0, L_000001ed4b358e20;  1 drivers
v000001ed4b2f7680_0 .net *"_ivl_3", 9 0, L_000001ed4b357020;  1 drivers
v000001ed4b2f6f00_0 .net *"_ivl_4", 11 0, L_000001ed4b3587e0;  1 drivers
L_000001ed4b30ff48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f7720_0 .net *"_ivl_7", 1 0, L_000001ed4b30ff48;  1 drivers
v000001ed4b2f7d60_0 .net "address", 31 0, v000001ed4b2fbb40_0;  alias, 1 drivers
v000001ed4b2f7180_0 .var/i "i", 31 0;
v000001ed4b2f7220_0 .net "q", 31 0, L_000001ed4b36b080;  alias, 1 drivers
L_000001ed4b358e20 .array/port v000001ed4b2f7540, L_000001ed4b3587e0;
L_000001ed4b357020 .part v000001ed4b2fbb40_0, 0, 10;
L_000001ed4b3587e0 .concat [ 10 2 0 0], L_000001ed4b357020, L_000001ed4b30ff48;
S_000001ed4b20e0b0 .scope module, "RF" "registerFile" 3 85, 9 1 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001ed4b36af30 .functor BUFZ 32, L_000001ed4b359000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ed4b36b010 .functor BUFZ 32, L_000001ed4b357de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4b2f7400_1 .array/port v000001ed4b2f7400, 1;
L_000001ed4b36b4e0 .functor BUFZ 32, v000001ed4b2f7400_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4b2f7400_2 .array/port v000001ed4b2f7400, 2;
L_000001ed4b36b320 .functor BUFZ 32, v000001ed4b2f7400_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4b2f7400_3 .array/port v000001ed4b2f7400, 3;
L_000001ed4b36b780 .functor BUFZ 32, v000001ed4b2f7400_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4b2f7400_4 .array/port v000001ed4b2f7400, 4;
L_000001ed4b36b8d0 .functor BUFZ 32, v000001ed4b2f7400_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4b2f7400_5 .array/port v000001ed4b2f7400, 5;
L_000001ed4b36bb70 .functor BUFZ 32, v000001ed4b2f7400_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4b2f7400_6 .array/port v000001ed4b2f7400, 6;
L_000001ed4b36b860 .functor BUFZ 32, v000001ed4b2f7400_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ed4b2f7860_0 .net *"_ivl_0", 31 0, L_000001ed4b359000;  1 drivers
v000001ed4b2f7e00_0 .net *"_ivl_10", 6 0, L_000001ed4b3575c0;  1 drivers
L_000001ed4b310020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f8d00_0 .net *"_ivl_13", 1 0, L_000001ed4b310020;  1 drivers
v000001ed4b2f7c20_0 .net *"_ivl_2", 6 0, L_000001ed4b359500;  1 drivers
L_000001ed4b30ffd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ed4b2f7ea0_0 .net *"_ivl_5", 1 0, L_000001ed4b30ffd8;  1 drivers
v000001ed4b2f8080_0 .net *"_ivl_8", 31 0, L_000001ed4b357de0;  1 drivers
v000001ed4b2f72c0_0 .net "clk", 0 0, L_000001ed4b28afd0;  alias, 1 drivers
v000001ed4b2f75e0_0 .var/i "i", 31 0;
v000001ed4b2f8b20_0 .net "readData1", 31 0, L_000001ed4b36af30;  alias, 1 drivers
v000001ed4b2f8580_0 .net "readData2", 31 0, L_000001ed4b36b010;  alias, 1 drivers
v000001ed4b2f8c60_0 .net "readRegister1", 4 0, L_000001ed4b35a180;  alias, 1 drivers
v000001ed4b2f7f40_0 .net "readRegister2", 4 0, L_000001ed4b359e60;  alias, 1 drivers
v000001ed4b2f7400 .array "registers", 31 0, 31 0;
v000001ed4b2f79a0_0 .net "regs0", 31 0, L_000001ed4b36b4e0;  alias, 1 drivers
v000001ed4b2f7b80_0 .net "regs1", 31 0, L_000001ed4b36b320;  alias, 1 drivers
v000001ed4b2f8940_0 .net "regs2", 31 0, L_000001ed4b36b780;  alias, 1 drivers
v000001ed4b2f83a0_0 .net "regs3", 31 0, L_000001ed4b36b8d0;  alias, 1 drivers
v000001ed4b2f7fe0_0 .net "regs4", 31 0, L_000001ed4b36bb70;  alias, 1 drivers
v000001ed4b2f8620_0 .net "regs5", 31 0, L_000001ed4b36b860;  alias, 1 drivers
v000001ed4b2f8440_0 .net "rst", 0 0, v000001ed4b30def0_0;  alias, 1 drivers
v000001ed4b2f8bc0_0 .net "we", 0 0, v000001ed4b2f3420_0;  alias, 1 drivers
v000001ed4b2f7a40_0 .net "writeData", 31 0, L_000001ed4b372710;  alias, 1 drivers
v000001ed4b2f74a0_0 .net "writeRegister", 4 0, L_000001ed4b3578e0;  alias, 1 drivers
E_000001ed4b291910/0 .event negedge, v000001ed4b2f3ba0_0;
E_000001ed4b291910/1 .event posedge, v000001ed4b2f88a0_0;
E_000001ed4b291910 .event/or E_000001ed4b291910/0, E_000001ed4b291910/1;
L_000001ed4b359000 .array/port v000001ed4b2f7400, L_000001ed4b359500;
L_000001ed4b359500 .concat [ 5 2 0 0], L_000001ed4b35a180, L_000001ed4b30ffd8;
L_000001ed4b357de0 .array/port v000001ed4b2f7400, L_000001ed4b3575c0;
L_000001ed4b3575c0 .concat [ 5 2 0 0], L_000001ed4b359e60, L_000001ed4b310020;
S_000001ed4b20e240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 9 29, 9 29 0, S_000001ed4b20e0b0;
 .timescale 0 0;
v000001ed4b2f8a80_0 .var/i "i", 31 0;
S_000001ed4b1d9ad0 .scope module, "RFMux" "mux2x1" 3 83, 5 1 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ed4b291210 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ed4b36b710 .functor NOT 1, v000001ed4b2f36a0_0, C4<0>, C4<0>, C4<0>;
v000001ed4b2f8120_0 .net *"_ivl_0", 0 0, L_000001ed4b36b710;  1 drivers
v000001ed4b2f7ae0_0 .net "in1", 4 0, L_000001ed4b359e60;  alias, 1 drivers
v000001ed4b2f8260_0 .net "in2", 4 0, L_000001ed4b35a860;  alias, 1 drivers
v000001ed4b2f7cc0_0 .net "out", 4 0, L_000001ed4b3578e0;  alias, 1 drivers
v000001ed4b2f84e0_0 .net "s", 0 0, v000001ed4b2f36a0_0;  alias, 1 drivers
L_000001ed4b3578e0 .functor MUXZ 5, L_000001ed4b35a860, L_000001ed4b359e60, L_000001ed4b36b710, C4<>;
S_000001ed4b1d9c60 .scope module, "WBMux" "mux2x1" 3 106, 5 1 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ed4b291d50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ed4b36b5c0 .functor NOT 1, v000001ed4b2f3b00_0, C4<0>, C4<0>, C4<0>;
v000001ed4b2f86c0_0 .net *"_ivl_0", 0 0, L_000001ed4b36b5c0;  1 drivers
v000001ed4b2fb8c0_0 .net "in1", 31 0, v000001ed4b2fa920_0;  alias, 1 drivers
v000001ed4b2fac40_0 .net "in2", 31 0, v000001ed4b2fb1e0_0;  alias, 1 drivers
v000001ed4b2fa9c0_0 .net "out", 31 0, L_000001ed4b372710;  alias, 1 drivers
v000001ed4b2fb280_0 .net "s", 0 0, v000001ed4b2f3b00_0;  alias, 1 drivers
L_000001ed4b372710 .functor MUXZ 32, v000001ed4b2fb1e0_0, v000001ed4b2fa920_0, L_000001ed4b36b5c0, C4<>;
S_000001ed4b1d6af0 .scope module, "alu" "ALU" 3 100, 10 1 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ed4b1d6c80 .param/l "ADD" 0 10 12, C4<0000>;
P_000001ed4b1d6cb8 .param/l "AND" 0 10 12, C4<0010>;
P_000001ed4b1d6cf0 .param/l "NOR" 0 10 12, C4<0101>;
P_000001ed4b1d6d28 .param/l "OR" 0 10 12, C4<0011>;
P_000001ed4b1d6d60 .param/l "SGT" 0 10 12, C4<0111>;
P_000001ed4b1d6d98 .param/l "SLL" 0 10 12, C4<1000>;
P_000001ed4b1d6dd0 .param/l "SLT" 0 10 12, C4<0110>;
P_000001ed4b1d6e08 .param/l "SRL" 0 10 12, C4<1001>;
P_000001ed4b1d6e40 .param/l "SUB" 0 10 12, C4<0001>;
P_000001ed4b1d6e78 .param/l "XOR" 0 10 12, C4<0100>;
P_000001ed4b1d6eb0 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_000001ed4b1d6ee8 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000100>;
L_000001ed4b3104a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ed4b2fad80_0 .net/2u *"_ivl_0", 31 0, L_000001ed4b3104a0;  1 drivers
v000001ed4b2faa60_0 .net "opSel", 3 0, v000001ed4b275e10_0;  alias, 1 drivers
v000001ed4b2fa7e0_0 .net "operand1", 31 0, L_000001ed4b370690;  alias, 1 drivers
v000001ed4b2faba0_0 .net "operand2", 31 0, L_000001ed4b357a20;  alias, 1 drivers
v000001ed4b2fa920_0 .var "result", 31 0;
v000001ed4b2fb6e0_0 .net "zero", 0 0, L_000001ed4b3718b0;  alias, 1 drivers
E_000001ed4b291110 .event anyedge, v000001ed4b275e10_0, v000001ed4b2fa7e0_0, v000001ed4b275f50_0;
L_000001ed4b3718b0 .cmp/eq 32, v000001ed4b2fa920_0, L_000001ed4b3104a0;
S_000001ed4b20a300 .scope module, "branchcontroller" "BranchController" 3 54, 11 1 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001ed4b2fbee0 .param/l "RType" 0 4 2, C4<000000>;
P_000001ed4b2fbf18 .param/l "add" 0 4 5, C4<100000>;
P_000001ed4b2fbf50 .param/l "addi" 0 4 8, C4<001000>;
P_000001ed4b2fbf88 .param/l "addu" 0 4 5, C4<100001>;
P_000001ed4b2fbfc0 .param/l "and_" 0 4 5, C4<100100>;
P_000001ed4b2fbff8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ed4b2fc030 .param/l "beq" 0 4 10, C4<000100>;
P_000001ed4b2fc068 .param/l "bge" 0 4 10, C4<001010>;
P_000001ed4b2fc0a0 .param/l "bgt" 0 4 10, C4<001001>;
P_000001ed4b2fc0d8 .param/l "ble" 0 4 10, C4<000111>;
P_000001ed4b2fc110 .param/l "blt" 0 4 10, C4<000110>;
P_000001ed4b2fc148 .param/l "bne" 0 4 10, C4<000101>;
P_000001ed4b2fc180 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ed4b2fc1b8 .param/l "j" 0 4 12, C4<000010>;
P_000001ed4b2fc1f0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ed4b2fc228 .param/l "jr" 0 4 6, C4<001000>;
P_000001ed4b2fc260 .param/l "lw" 0 4 8, C4<100011>;
P_000001ed4b2fc298 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ed4b2fc2d0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ed4b2fc308 .param/l "ori" 0 4 8, C4<001101>;
P_000001ed4b2fc340 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ed4b2fc378 .param/l "sll" 0 4 6, C4<000000>;
P_000001ed4b2fc3b0 .param/l "slt" 0 4 5, C4<101010>;
P_000001ed4b2fc3e8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ed4b2fc420 .param/l "srl" 0 4 6, C4<000010>;
P_000001ed4b2fc458 .param/l "sub" 0 4 5, C4<100010>;
P_000001ed4b2fc490 .param/l "subu" 0 4 5, C4<100011>;
P_000001ed4b2fc4c8 .param/l "sw" 0 4 8, C4<101011>;
P_000001ed4b2fc500 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ed4b2fc538 .param/l "xori" 0 4 8, C4<001110>;
v000001ed4b2fb820_0 .var "PCsrc", 1 0;
v000001ed4b2fb460_0 .net "excep_flag", 0 0, L_000001ed4b357ca0;  alias, 1 drivers
v000001ed4b2fa880_0 .net "funct", 5 0, L_000001ed4b35ab80;  alias, 1 drivers
v000001ed4b2fa560_0 .net "opcode", 5 0, L_000001ed4b30e210;  alias, 1 drivers
v000001ed4b2fb320_0 .net "operand1", 31 0, L_000001ed4b36af30;  alias, 1 drivers
v000001ed4b2fbdc0_0 .net "operand2", 31 0, L_000001ed4b357a20;  alias, 1 drivers
v000001ed4b2fb500_0 .net "rst", 0 0, v000001ed4b30def0_0;  alias, 1 drivers
E_000001ed4b291390/0 .event anyedge, v000001ed4b2f3ba0_0, v000001ed4b2f89e0_0, v000001ed4b2f3740_0, v000001ed4b2f8b20_0;
E_000001ed4b291390/1 .event anyedge, v000001ed4b275f50_0, v000001ed4b2f32e0_0;
E_000001ed4b291390 .event/or E_000001ed4b291390/0, E_000001ed4b291390/1;
S_000001ed4b20a490 .scope module, "dataMem" "DM" 3 104, 12 2 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ed4b2fbbe0 .array "DataMem", 0 1023, 31 0;
v000001ed4b2fab00_0 .net "address", 31 0, v000001ed4b2fa920_0;  alias, 1 drivers
v000001ed4b2fae20_0 .net "clock", 0 0, L_000001ed4b28afd0;  alias, 1 drivers
v000001ed4b2fb0a0_0 .net "data", 31 0, L_000001ed4b36b010;  alias, 1 drivers
v000001ed4b2fbaa0_0 .var/i "i", 31 0;
v000001ed4b2fb1e0_0 .var "q", 31 0;
v000001ed4b2fba00_0 .net "rden", 0 0, v000001ed4b266f20_0;  alias, 1 drivers
v000001ed4b2f9fc0_0 .net "wren", 0 0, v000001ed4b2f2de0_0;  alias, 1 drivers
E_000001ed4b291150 .event negedge, v000001ed4b2f88a0_0;
S_000001ed4b203190 .scope module, "pc" "programCounter" 3 72, 13 1 0, S_000001ed4b1f2140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ed4b2912d0 .param/l "initialaddr" 0 13 10, +C4<11111111111111111111111111111111>;
v000001ed4b2fb960_0 .net "PCin", 31 0, L_000001ed4b357f20;  alias, 1 drivers
v000001ed4b2fbb40_0 .var "PCout", 31 0;
v000001ed4b2faf60_0 .net "clk", 0 0, L_000001ed4b28afd0;  alias, 1 drivers
v000001ed4b2fbc80_0 .net "rst", 0 0, v000001ed4b30def0_0;  alias, 1 drivers
    .scope S_000001ed4b20a300;
T_0 ;
    %wait E_000001ed4b291390;
    %load/vec4 v000001ed4b2fb500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ed4b2fb820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ed4b2fb460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ed4b2fb820_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001ed4b2fa560_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.14, 4;
    %load/vec4 v000001ed4b2fb320_0;
    %load/vec4 v000001ed4b2fbdc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/1 T_0.13, 8;
    %load/vec4 v000001ed4b2fa560_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.15, 4;
    %load/vec4 v000001ed4b2fb320_0;
    %load/vec4 v000001ed4b2fbdc0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.13;
    %jmp/1 T_0.12, 8;
    %load/vec4 v000001ed4b2fa560_0;
    %cmpi/e 6, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.16, 4;
    %load/vec4 v000001ed4b2fb320_0;
    %load/vec4 v000001ed4b2fbdc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.12;
    %jmp/1 T_0.11, 8;
    %load/vec4 v000001ed4b2fa560_0;
    %cmpi/e 7, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.17, 4;
    %load/vec4 v000001ed4b2fb320_0;
    %load/vec4 v000001ed4b2fbdc0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.17;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.11;
    %jmp/1 T_0.10, 8;
    %load/vec4 v000001ed4b2fa560_0;
    %cmpi/e 9, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.18, 4;
    %load/vec4 v000001ed4b2fbdc0_0;
    %load/vec4 v000001ed4b2fb320_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_0.18;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.10;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001ed4b2fa560_0;
    %cmpi/e 10, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.19, 4;
    %load/vec4 v000001ed4b2fbdc0_0;
    %load/vec4 v000001ed4b2fb320_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001ed4b2fa560_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001ed4b2fa560_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001ed4b2fa560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.20, 4;
    %load/vec4 v000001ed4b2fa880_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ed4b2fb820_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ed4b2fb820_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ed4b203190;
T_1 ;
    %wait E_000001ed4b291910;
    %load/vec4 v000001ed4b2fbc80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ed4b2fbb40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ed4b2fb960_0;
    %assign/vec4 v000001ed4b2fbb40_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ed4b216bb0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed4b2f7180_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ed4b2f7180_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ed4b2f7180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %load/vec4 v000001ed4b2f7180_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed4b2f7180_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7540, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ed4b1f22d0;
T_3 ;
    %wait E_000001ed4b291550;
    %load/vec4 v000001ed4b2f3ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ed4b2f39c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4b2f3420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4b2f2de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4b2f3b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ed4b266f20_0, 0;
    %assign/vec4 v000001ed4b2f36a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ed4b2f39c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ed4b275e10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ed4b266ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed4b2f3420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed4b2f2de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed4b2f3b00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ed4b266f20_0, 0, 1;
    %store/vec4 v000001ed4b2f36a0_0, 0, 1;
    %load/vec4 v000001ed4b2f3740_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.20;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f39c0_0, 0;
    %jmp T_3.20;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f36a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f3420_0, 0;
    %load/vec4 v000001ed4b2f32e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %jmp T_3.35;
T_3.21 ;
    %jmp T_3.35;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.24 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.25 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.26 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.27 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.28 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.29 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.30 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.31 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.35;
T_3.35 ;
    %pop/vec4 1;
    %jmp T_3.20;
T_3.4 ;
    %jmp T_3.20;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f3420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f36a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %jmp T_3.20;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f3420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ed4b2f36a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.20;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f3420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %jmp T_3.20;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f3420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %jmp T_3.20;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f3420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %jmp T_3.20;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f3420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %jmp T_3.20;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f3420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f3b00_0, 0;
    %jmp T_3.20;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b2f2de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ed4b266ca0_0, 0;
    %jmp T_3.20;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.20;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.20;
T_3.15 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.20;
T_3.16 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.20;
T_3.17 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.20;
T_3.18 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ed4b275e10_0, 0;
    %jmp T_3.20;
T_3.20 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ed4b20e0b0;
T_4 ;
    %wait E_000001ed4b291910;
    %fork t_1, S_000001ed4b20e240;
    %jmp t_0;
    .scope S_000001ed4b20e240;
t_1 ;
    %load/vec4 v000001ed4b2f8440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed4b2f8a80_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ed4b2f8a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ed4b2f8a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7400, 0, 4;
    %load/vec4 v000001ed4b2f8a80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed4b2f8a80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ed4b2f8bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ed4b2f7a40_0;
    %load/vec4 v000001ed4b2f74a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2f7400, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ed4b20e0b0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ed4b20e0b0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 9 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed4b2f75e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ed4b2f75e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ed4b2f75e0_0;
    %ix/getv/s 4, v000001ed4b2f75e0_0;
    %load/vec4a v000001ed4b2f7400, 4;
    %ix/getv/s 4, v000001ed4b2f75e0_0;
    %load/vec4a v000001ed4b2f7400, 4;
    %vpi_call 9 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ed4b2f75e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed4b2f75e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ed4b1d6af0;
T_6 ;
    %wait E_000001ed4b291110;
    %load/vec4 v000001ed4b2faa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ed4b2fa7e0_0;
    %load/vec4 v000001ed4b2faba0_0;
    %add;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ed4b2fa7e0_0;
    %load/vec4 v000001ed4b2faba0_0;
    %sub;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ed4b2fa7e0_0;
    %load/vec4 v000001ed4b2faba0_0;
    %and;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ed4b2fa7e0_0;
    %load/vec4 v000001ed4b2faba0_0;
    %or;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ed4b2fa7e0_0;
    %load/vec4 v000001ed4b2faba0_0;
    %xor;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ed4b2fa7e0_0;
    %load/vec4 v000001ed4b2faba0_0;
    %or;
    %inv;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ed4b2fa7e0_0;
    %load/vec4 v000001ed4b2faba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ed4b2faba0_0;
    %load/vec4 v000001ed4b2fa7e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ed4b2fa7e0_0;
    %ix/getv 4, v000001ed4b2faba0_0;
    %shiftl 4;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ed4b2fa7e0_0;
    %ix/getv 4, v000001ed4b2faba0_0;
    %shiftr 4;
    %assign/vec4 v000001ed4b2fa920_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ed4b20a490;
T_7 ;
    %wait E_000001ed4b291150;
    %load/vec4 v000001ed4b2fba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ed4b2fab00_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ed4b2fbbe0, 4;
    %assign/vec4 v000001ed4b2fb1e0_0, 0;
T_7.0 ;
    %load/vec4 v000001ed4b2f9fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ed4b2fb0a0_0;
    %ix/getv 3, v000001ed4b2fab00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ed4b2fbbe0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ed4b20a490;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001ed4b20a490;
T_9 ;
    %delay 200004, 0;
    %vpi_call 12 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ed4b2fbaa0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ed4b2fbaa0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ed4b2fbaa0_0;
    %load/vec4a v000001ed4b2fbbe0, 4;
    %vpi_call 12 33 "$display", "Mem[%d] = %d", &PV<v000001ed4b2fbaa0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ed4b2fbaa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ed4b2fbaa0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ed4b1f2140;
T_10 ;
    %wait E_000001ed4b291910;
    %load/vec4 v000001ed4b30d590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ed4b30c690_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ed4b30c690_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ed4b30c690_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ed4b28d590;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed4b30e350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed4b30def0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ed4b28d590;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ed4b30e350_0;
    %inv;
    %assign/vec4 v000001ed4b30e350_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ed4b28d590;
T_13 ;
    %vpi_call 2 42 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ed4b30def0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ed4b30def0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 49 "$display", "Number of cycles consumed: %d", v000001ed4b30d130_0 {0 0 0};
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//exception_detection_unit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
