From 287a62a6e9ccda3ade9b407ce12ee7db0865b41b Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Cl=C3=A9ment=20P=C3=A9ron?= <peron.clem@gmail.com>
Date: Sat, 24 Oct 2020 12:44:11 +0200
Subject: [PATCH] mmc: sunxi: hack to set driver phase

Signed-off-by: Clément Péron <peron.clem@gmail.com>
---
 drivers/mmc/host/sunxi-mmc.c | 31 ++++++++++++++++++++++++++++++-
 1 file changed, 30 insertions(+), 1 deletion(-)

diff --git a/drivers/mmc/host/sunxi-mmc.c b/drivers/mmc/host/sunxi-mmc.c
index fc62773602ec85..b64484fdbaab1e 100644
--- a/drivers/mmc/host/sunxi-mmc.c
+++ b/drivers/mmc/host/sunxi-mmc.c
@@ -65,6 +65,7 @@
 #define SDXC_REG_IDIE	(0x8C) /* SMC IDMAC Interrupt Enable Register */
 #define SDXC_REG_CHDA	(0x90)
 #define SDXC_REG_CBDA	(0x94)
+#define SDXC_REG_SMCV	(0x300) /* SMC Version Register */
 
 /* New registers introduced in A64 */
 #define SDXC_REG_A12A		0x058 /* SMC Auto Command 12 Register */
@@ -198,6 +199,14 @@
 #define SDXC_IDMAC_WRITE			(7 << 13)
 #define SDXC_IDMAC_DESC_CLOSE			(8 << 13)
 
+/* Version controller field */
+#define SDXC_SMCV_PATCH_MASK	0xff
+#define SDXC_SMCV_MINOR_MASK	0xff00
+#define SDXC_SMCV_MAJOR_MASK	0xff0000
+
+/* Drive delay field */
+#define SDXC_DAT_DRV_PH_SEL 		BIT(17)
+
 /*
 * If the idma-des-size-bits of property is ie 13, bufsize bits are:
 *  Bits  0-12: buf1 size
@@ -720,8 +729,25 @@ static int sunxi_mmc_clk_set_phase(struct sunxi_mmc_host *host,
 	int index;
 
 	/* clk controller delays not used under new timings mode */
-	if (host->use_new_timings)
+	if (host->use_new_timings) {
+		u32 rval;
+		int drv_ph_sel = 0;
+
+		if (ios->timing == MMC_TIMING_MMC_DDR52  ||
+		    ios->timing == MMC_TIMING_UHS_DDR50) {
+			dev_info(mmc_dev(host->mmc), "Setting Phase delay\n");
+			drv_ph_sel = 1;
+		}
+
+		rval = mmc_readl(host, REG_DRV_DL);
+		if (drv_ph_sel)
+			rval |= SDXC_DAT_DRV_PH_SEL;
+		else
+			rval &= ~SDXC_DAT_DRV_PH_SEL;
+
+		mmc_writel(host, REG_DRV_DL, rval);
 		return 0;
+	}
 
 	/* some old controllers don't support delays */
 	if (!host->cfg->clk_delays)
@@ -1444,6 +1470,9 @@ static int sunxi_mmc_probe(struct platform_device *pdev)
 		 mmc->max_req_size >> 10,
 		 host->use_new_timings ? ", uses new timings mode" : "");
 
+	u32 version = mmc_readl(host, REG_SMCV);
+	dev_info(&pdev->dev, "MMC version: %d.%d.%d\n", (version & SDXC_SMCV_MAJOR_MASK) >> 16, (version & SDXC_SMCV_MINOR_MASK) >> 8, (version & SDXC_SMCV_PATCH_MASK));
+
 	return 0;
 
 error_free_dma:
