
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0



IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (17 2)  (293 531)  (293 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 1)  (347 529)  (347 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g0_6 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_6 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (4 7)  (412 534)  (412 534)  routing T_8_33.span4_horz_r_6 <X> T_8_33.lc_trk_g0_6
 (5 7)  (413 534)  (413 534)  routing T_8_33.span4_horz_r_6 <X> T_8_33.lc_trk_g0_6
 (7 7)  (415 534)  (415 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_6 lc_trk_g0_6
 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (12 6)  (580 535)  (580 535)  routing T_11_33.span4_vert_37 <X> T_11_33.span4_horz_l_14


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (1 9)  (841 537)  (841 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_vert_21 <X> T_20_33.lc_trk_g0_5
 (6 4)  (1054 532)  (1054 532)  routing T_20_33.span4_vert_21 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_21 lc_trk_g0_5
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (5 10)  (1053 539)  (1053 539)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1056 539)  (1056 539)  routing T_20_33.span4_horz_r_11 <X> T_20_33.lc_trk_g1_3
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0

 (13 7)  (1125 534)  (1125 534)  routing T_21_33.span4_vert_37 <X> T_21_33.span4_horz_r_2


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0

 (11 12)  (1177 540)  (1177 540)  routing T_22_33.span4_vert_19 <X> T_22_33.span4_horz_l_15
 (12 12)  (1178 540)  (1178 540)  routing T_22_33.span4_vert_19 <X> T_22_33.span4_horz_l_15


IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (13 3)  (1341 530)  (1341 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (14 3)  (1342 530)  (1342 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_horz_l_14 <X> T_25_33.span4_horz_r_2


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (5 2)  (1365 531)  (1365 531)  routing T_26_33.span4_vert_35 <X> T_26_33.lc_trk_g0_3
 (6 2)  (1366 531)  (1366 531)  routing T_26_33.span4_vert_35 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1368 531)  (1368 531)  routing T_26_33.span4_vert_35 <X> T_26_33.lc_trk_g0_3
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_horz_r_10 <X> T_27_33.lc_trk_g0_2
 (5 3)  (1419 530)  (1419 530)  routing T_27_33.span4_horz_r_10 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (5 2)  (1473 531)  (1473 531)  routing T_28_33.span4_vert_27 <X> T_28_33.lc_trk_g0_3
 (6 2)  (1474 531)  (1474 531)  routing T_28_33.span4_vert_27 <X> T_28_33.lc_trk_g0_3
 (7 2)  (1475 531)  (1475 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_27 lc_trk_g0_3
 (8 3)  (1476 530)  (1476 530)  routing T_28_33.span4_vert_27 <X> T_28_33.lc_trk_g0_3
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g1_5 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_5 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_3 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1473 540)  (1473 540)  routing T_28_33.span4_horz_r_13 <X> T_28_33.lc_trk_g1_5
 (7 12)  (1475 540)  (1475 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (1476 540)  (1476 540)  routing T_28_33.span4_horz_r_13 <X> T_28_33.lc_trk_g1_5
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_11_32

 (4 2)  (550 514)  (550 514)  routing T_11_32.sp4_v_b_0 <X> T_11_32.sp4_v_t_37


LogicTile_21_32

 (4 2)  (1094 514)  (1094 514)  routing T_21_32.sp4_v_b_0 <X> T_21_32.sp4_v_t_37


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_11_31

 (19 0)  (565 496)  (565 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_13_31

 (3 4)  (657 500)  (657 500)  routing T_13_31.sp12_v_b_0 <X> T_13_31.sp12_h_r_0
 (3 5)  (657 501)  (657 501)  routing T_13_31.sp12_v_b_0 <X> T_13_31.sp12_h_r_0


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_v_b_0


LogicTile_21_31

 (19 0)  (1109 496)  (1109 496)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_23_31

 (2 12)  (1200 508)  (1200 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_26_31

 (12 15)  (1360 511)  (1360 511)  routing T_26_31.sp4_h_l_46 <X> T_26_31.sp4_v_t_46


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0
 (4 6)  (1460 502)  (1460 502)  routing T_28_31.sp4_v_b_7 <X> T_28_31.sp4_v_t_38
 (6 6)  (1462 502)  (1462 502)  routing T_28_31.sp4_v_b_7 <X> T_28_31.sp4_v_t_38


IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (2 1)  (15 481)  (15 481)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_2_30

 (13 8)  (85 488)  (85 488)  routing T_2_30.sp4_h_l_45 <X> T_2_30.sp4_v_b_8
 (12 9)  (84 489)  (84 489)  routing T_2_30.sp4_h_l_45 <X> T_2_30.sp4_v_b_8


LogicTile_16_30

 (9 1)  (825 481)  (825 481)  routing T_16_30.sp4_v_t_36 <X> T_16_30.sp4_v_b_1
 (5 4)  (821 484)  (821 484)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_h_r_3
 (4 5)  (820 485)  (820 485)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_h_r_3
 (6 5)  (822 485)  (822 485)  routing T_16_30.sp4_v_b_9 <X> T_16_30.sp4_h_r_3


LogicTile_20_30

 (11 10)  (1047 490)  (1047 490)  routing T_20_30.sp4_h_l_38 <X> T_20_30.sp4_v_t_45


LogicTile_22_30

 (4 10)  (1148 490)  (1148 490)  routing T_22_30.sp4_v_b_10 <X> T_22_30.sp4_v_t_43
 (6 10)  (1150 490)  (1150 490)  routing T_22_30.sp4_v_b_10 <X> T_22_30.sp4_v_t_43


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



RAM_Tile_25_29

 (8 11)  (1314 475)  (1314 475)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_v_t_42
 (10 11)  (1316 475)  (1316 475)  routing T_25_29.sp4_v_b_4 <X> T_25_29.sp4_v_t_42


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (1 0)  (16 448)  (16 448)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (0 8)  (17 456)  (17 456)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 457)  (1 457)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (6 1)  (78 449)  (78 449)  routing T_2_28.sp4_h_l_37 <X> T_2_28.sp4_h_r_0


LogicTile_3_28

 (6 13)  (132 461)  (132 461)  routing T_3_28.sp4_h_l_44 <X> T_3_28.sp4_h_r_9


LogicTile_6_28

 (4 0)  (292 448)  (292 448)  routing T_6_28.sp4_h_l_37 <X> T_6_28.sp4_v_b_0
 (5 1)  (293 449)  (293 449)  routing T_6_28.sp4_h_l_37 <X> T_6_28.sp4_v_b_0
 (2 8)  (290 456)  (290 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_28

 (4 12)  (346 460)  (346 460)  routing T_7_28.sp4_h_l_44 <X> T_7_28.sp4_v_b_9
 (5 13)  (347 461)  (347 461)  routing T_7_28.sp4_h_l_44 <X> T_7_28.sp4_v_b_9


LogicTile_9_28

 (11 5)  (449 453)  (449 453)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_h_r_5
 (13 5)  (451 453)  (451 453)  routing T_9_28.sp4_h_l_44 <X> T_9_28.sp4_h_r_5


LogicTile_10_28

 (3 1)  (495 449)  (495 449)  routing T_10_28.sp12_h_l_23 <X> T_10_28.sp12_v_b_0


LogicTile_13_28

 (11 12)  (665 460)  (665 460)  routing T_13_28.sp4_h_l_40 <X> T_13_28.sp4_v_b_11
 (13 12)  (667 460)  (667 460)  routing T_13_28.sp4_h_l_40 <X> T_13_28.sp4_v_b_11
 (12 13)  (666 461)  (666 461)  routing T_13_28.sp4_h_l_40 <X> T_13_28.sp4_v_b_11


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 435)  (17 435)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_1_27

 (12 8)  (30 440)  (30 440)  routing T_1_27.sp4_h_l_40 <X> T_1_27.sp4_h_r_8
 (13 9)  (31 441)  (31 441)  routing T_1_27.sp4_h_l_40 <X> T_1_27.sp4_h_r_8


LogicTile_5_27

 (11 0)  (245 432)  (245 432)  routing T_5_27.sp4_h_l_45 <X> T_5_27.sp4_v_b_2
 (13 0)  (247 432)  (247 432)  routing T_5_27.sp4_h_l_45 <X> T_5_27.sp4_v_b_2
 (12 1)  (246 433)  (246 433)  routing T_5_27.sp4_h_l_45 <X> T_5_27.sp4_v_b_2


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


LogicTile_22_27

 (3 12)  (1147 444)  (1147 444)  routing T_22_27.sp12_v_b_1 <X> T_22_27.sp12_h_r_1
 (3 13)  (1147 445)  (1147 445)  routing T_22_27.sp12_v_b_1 <X> T_22_27.sp12_h_r_1


RAM_Tile_25_27

 (19 14)  (1325 446)  (1325 446)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_r_15


LogicTile_28_27

 (10 11)  (1466 443)  (1466 443)  routing T_28_27.sp4_h_l_39 <X> T_28_27.sp4_v_t_42


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0



IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_2_26

 (13 8)  (85 424)  (85 424)  routing T_2_26.sp4_v_t_45 <X> T_2_26.sp4_v_b_8


LogicTile_6_26

 (19 8)  (307 424)  (307 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 10)  (307 426)  (307 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_26

 (8 5)  (824 421)  (824 421)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_4
 (10 5)  (826 421)  (826 421)  routing T_16_26.sp4_v_t_36 <X> T_16_26.sp4_v_b_4
 (4 14)  (820 430)  (820 430)  routing T_16_26.sp4_v_b_1 <X> T_16_26.sp4_v_t_44
 (6 14)  (822 430)  (822 430)  routing T_16_26.sp4_v_b_1 <X> T_16_26.sp4_v_t_44


LogicTile_22_26

 (9 15)  (1153 431)  (1153 431)  routing T_22_26.sp4_v_b_2 <X> T_22_26.sp4_v_t_47
 (10 15)  (1154 431)  (1154 431)  routing T_22_26.sp4_v_b_2 <X> T_22_26.sp4_v_t_47


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (1 0)  (16 400)  (16 400)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (0 11)  (17 411)  (17 411)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (5 0)  (23 400)  (23 400)  routing T_1_25.sp4_h_l_44 <X> T_1_25.sp4_h_r_0
 (4 1)  (22 401)  (22 401)  routing T_1_25.sp4_h_l_44 <X> T_1_25.sp4_h_r_0


LogicTile_2_25

 (4 0)  (76 400)  (76 400)  routing T_2_25.sp4_h_l_37 <X> T_2_25.sp4_v_b_0
 (5 1)  (77 401)  (77 401)  routing T_2_25.sp4_h_l_37 <X> T_2_25.sp4_v_b_0


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (4 8)  (238 408)  (238 408)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_v_b_6
 (6 8)  (240 408)  (240 408)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_v_b_6
 (5 9)  (239 409)  (239 409)  routing T_5_25.sp4_h_l_37 <X> T_5_25.sp4_v_b_6


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (19 1)  (835 401)  (835 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25

 (19 2)  (1163 402)  (1163 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25

 (9 7)  (1315 407)  (1315 407)  routing T_25_25.sp4_v_b_8 <X> T_25_25.sp4_v_t_41
 (10 7)  (1316 407)  (1316 407)  routing T_25_25.sp4_v_b_8 <X> T_25_25.sp4_v_t_41


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24

 (4 0)  (292 384)  (292 384)  routing T_6_24.sp4_v_t_37 <X> T_6_24.sp4_v_b_0
 (19 2)  (307 386)  (307 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_7_24

 (6 0)  (348 384)  (348 384)  routing T_7_24.sp4_v_t_44 <X> T_7_24.sp4_v_b_0
 (5 1)  (347 385)  (347 385)  routing T_7_24.sp4_v_t_44 <X> T_7_24.sp4_v_b_0


RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (11 0)  (665 384)  (665 384)  routing T_13_24.sp4_v_t_46 <X> T_13_24.sp4_v_b_2
 (12 1)  (666 385)  (666 385)  routing T_13_24.sp4_v_t_46 <X> T_13_24.sp4_v_b_2
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24



LogicTile_16_24

 (7 12)  (823 396)  (823 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_17_24

 (7 12)  (881 396)  (881 396)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_5_23

 (9 13)  (243 381)  (243 381)  routing T_5_23.sp4_v_t_39 <X> T_5_23.sp4_v_b_10
 (10 13)  (244 381)  (244 381)  routing T_5_23.sp4_v_t_39 <X> T_5_23.sp4_v_b_10


LogicTile_6_23

 (12 8)  (300 376)  (300 376)  routing T_6_23.sp4_v_t_45 <X> T_6_23.sp4_h_r_8
 (9 12)  (297 380)  (297 380)  routing T_6_23.sp4_v_t_47 <X> T_6_23.sp4_h_r_10


LogicTile_10_23

 (11 0)  (503 368)  (503 368)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_2
 (13 0)  (505 368)  (505 368)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_2
 (12 1)  (504 369)  (504 369)  routing T_10_23.sp4_h_l_45 <X> T_10_23.sp4_v_b_2
 (8 5)  (500 373)  (500 373)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_b_4
 (9 5)  (501 373)  (501 373)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_b_4
 (10 5)  (502 373)  (502 373)  routing T_10_23.sp4_h_l_47 <X> T_10_23.sp4_v_b_4


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0



IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 355)  (17 355)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_1_22

 (8 0)  (26 352)  (26 352)  routing T_1_22.sp4_h_l_40 <X> T_1_22.sp4_h_r_1
 (10 0)  (28 352)  (28 352)  routing T_1_22.sp4_h_l_40 <X> T_1_22.sp4_h_r_1


LogicTile_2_22

 (10 0)  (82 352)  (82 352)  routing T_2_22.sp4_v_t_45 <X> T_2_22.sp4_h_r_1


LogicTile_5_22

 (28 0)  (262 352)  (262 352)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 352)  (263 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 352)  (264 352)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 352)  (265 352)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 352)  (266 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (269 352)  (269 352)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.input_2_0
 (36 0)  (270 352)  (270 352)  LC_0 Logic Functioning bit
 (26 1)  (260 353)  (260 353)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 353)  (261 353)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 353)  (262 353)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 353)  (263 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 353)  (264 353)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 353)  (265 353)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 353)  (266 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (267 353)  (267 353)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.input_2_0
 (46 1)  (280 353)  (280 353)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (47 1)  (281 353)  (281 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (22 2)  (256 354)  (256 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 354)  (257 354)  routing T_5_22.sp12_h_l_12 <X> T_5_22.lc_trk_g0_7
 (26 4)  (260 356)  (260 356)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 356)  (262 356)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 356)  (264 356)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 356)  (268 356)  routing T_5_22.lc_trk_g1_0 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (269 356)  (269 356)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.input_2_2
 (40 4)  (274 356)  (274 356)  LC_2 Logic Functioning bit
 (14 5)  (248 357)  (248 357)  routing T_5_22.sp4_r_v_b_24 <X> T_5_22.lc_trk_g1_0
 (17 5)  (251 357)  (251 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (28 5)  (262 357)  (262 357)  routing T_5_22.lc_trk_g2_4 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 357)  (264 357)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 357)  (266 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (268 357)  (268 357)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.input_2_2
 (35 5)  (269 357)  (269 357)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.input_2_2
 (22 6)  (256 358)  (256 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 358)  (257 358)  routing T_5_22.sp12_h_l_12 <X> T_5_22.lc_trk_g1_7
 (8 9)  (242 361)  (242 361)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_7
 (9 9)  (243 361)  (243 361)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_7
 (10 9)  (244 361)  (244 361)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_7
 (14 10)  (248 362)  (248 362)  routing T_5_22.sp4_h_r_36 <X> T_5_22.lc_trk_g2_4
 (22 10)  (256 362)  (256 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (249 363)  (249 363)  routing T_5_22.sp4_h_r_36 <X> T_5_22.lc_trk_g2_4
 (16 11)  (250 363)  (250 363)  routing T_5_22.sp4_h_r_36 <X> T_5_22.lc_trk_g2_4
 (17 11)  (251 363)  (251 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (255 363)  (255 363)  routing T_5_22.sp4_r_v_b_39 <X> T_5_22.lc_trk_g2_7
 (22 12)  (256 364)  (256 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 364)  (257 364)  routing T_5_22.sp4_v_t_30 <X> T_5_22.lc_trk_g3_3
 (24 12)  (258 364)  (258 364)  routing T_5_22.sp4_v_t_30 <X> T_5_22.lc_trk_g3_3


LogicTile_7_22

 (19 10)  (361 362)  (361 362)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (12 12)  (354 364)  (354 364)  routing T_7_22.sp4_h_l_45 <X> T_7_22.sp4_h_r_11
 (13 13)  (355 365)  (355 365)  routing T_7_22.sp4_h_l_45 <X> T_7_22.sp4_h_r_11


LogicTile_9_22

 (4 8)  (442 360)  (442 360)  routing T_9_22.sp4_h_l_37 <X> T_9_22.sp4_v_b_6
 (6 8)  (444 360)  (444 360)  routing T_9_22.sp4_h_l_37 <X> T_9_22.sp4_v_b_6
 (5 9)  (443 361)  (443 361)  routing T_9_22.sp4_h_l_37 <X> T_9_22.sp4_v_b_6


LogicTile_11_22

 (11 4)  (557 356)  (557 356)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_5
 (13 4)  (559 356)  (559 356)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_5
 (12 5)  (558 357)  (558 357)  routing T_11_22.sp4_h_l_46 <X> T_11_22.sp4_v_b_5


LogicTile_16_22

 (8 9)  (824 361)  (824 361)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_7
 (10 9)  (826 361)  (826 361)  routing T_16_22.sp4_v_t_41 <X> T_16_22.sp4_v_b_7


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_2_21

 (13 5)  (85 341)  (85 341)  routing T_2_21.sp4_v_t_37 <X> T_2_21.sp4_h_r_5


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_h_r_0
 (3 5)  (183 341)  (183 341)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_h_r_0


LogicTile_5_21

 (26 0)  (260 336)  (260 336)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 336)  (261 336)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 336)  (262 336)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 336)  (263 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 336)  (268 336)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (46 0)  (280 336)  (280 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (47 0)  (281 336)  (281 336)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (256 337)  (256 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 337)  (257 337)  routing T_5_21.sp4_v_b_18 <X> T_5_21.lc_trk_g0_2
 (24 1)  (258 337)  (258 337)  routing T_5_21.sp4_v_b_18 <X> T_5_21.lc_trk_g0_2
 (26 1)  (260 337)  (260 337)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 337)  (261 337)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 337)  (263 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 337)  (265 337)  routing T_5_21.lc_trk_g1_2 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 337)  (266 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (267 337)  (267 337)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.input_2_0
 (35 1)  (269 337)  (269 337)  routing T_5_21.lc_trk_g2_2 <X> T_5_21.input_2_0
 (39 1)  (273 337)  (273 337)  LC_0 Logic Functioning bit
 (21 4)  (255 340)  (255 340)  routing T_5_21.sp4_h_r_11 <X> T_5_21.lc_trk_g1_3
 (22 4)  (256 340)  (256 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (257 340)  (257 340)  routing T_5_21.sp4_h_r_11 <X> T_5_21.lc_trk_g1_3
 (24 4)  (258 340)  (258 340)  routing T_5_21.sp4_h_r_11 <X> T_5_21.lc_trk_g1_3
 (22 5)  (256 341)  (256 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (258 341)  (258 341)  routing T_5_21.top_op_2 <X> T_5_21.lc_trk_g1_2
 (25 5)  (259 341)  (259 341)  routing T_5_21.top_op_2 <X> T_5_21.lc_trk_g1_2
 (21 6)  (255 342)  (255 342)  routing T_5_21.wire_logic_cluster/lc_7/out <X> T_5_21.lc_trk_g1_7
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 8)  (259 344)  (259 344)  routing T_5_21.sp4_v_t_23 <X> T_5_21.lc_trk_g2_2
 (22 9)  (256 345)  (256 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (257 345)  (257 345)  routing T_5_21.sp4_v_t_23 <X> T_5_21.lc_trk_g2_2
 (25 9)  (259 345)  (259 345)  routing T_5_21.sp4_v_t_23 <X> T_5_21.lc_trk_g2_2
 (14 12)  (248 348)  (248 348)  routing T_5_21.sp4_h_r_40 <X> T_5_21.lc_trk_g3_0
 (13 13)  (247 349)  (247 349)  routing T_5_21.sp4_v_t_43 <X> T_5_21.sp4_h_r_11
 (14 13)  (248 349)  (248 349)  routing T_5_21.sp4_h_r_40 <X> T_5_21.lc_trk_g3_0
 (15 13)  (249 349)  (249 349)  routing T_5_21.sp4_h_r_40 <X> T_5_21.lc_trk_g3_0
 (16 13)  (250 349)  (250 349)  routing T_5_21.sp4_h_r_40 <X> T_5_21.lc_trk_g3_0
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (27 14)  (261 350)  (261 350)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 350)  (263 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (266 350)  (266 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (40 14)  (274 350)  (274 350)  LC_7 Logic Functioning bit
 (42 14)  (276 350)  (276 350)  LC_7 Logic Functioning bit
 (30 15)  (264 351)  (264 351)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 351)  (265 351)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (274 351)  (274 351)  LC_7 Logic Functioning bit
 (42 15)  (276 351)  (276 351)  LC_7 Logic Functioning bit


LogicTile_6_21

 (11 12)  (299 348)  (299 348)  routing T_6_21.sp4_h_l_40 <X> T_6_21.sp4_v_b_11
 (13 12)  (301 348)  (301 348)  routing T_6_21.sp4_h_l_40 <X> T_6_21.sp4_v_b_11
 (12 13)  (300 349)  (300 349)  routing T_6_21.sp4_h_l_40 <X> T_6_21.sp4_v_b_11
 (19 15)  (307 351)  (307 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_21

 (12 8)  (408 344)  (408 344)  routing T_8_21.sp4_h_l_40 <X> T_8_21.sp4_h_r_8
 (13 9)  (409 345)  (409 345)  routing T_8_21.sp4_h_l_40 <X> T_8_21.sp4_h_r_8


LogicTile_9_21

 (4 4)  (442 340)  (442 340)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_3
 (5 5)  (443 341)  (443 341)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_3
 (4 12)  (442 348)  (442 348)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9
 (6 12)  (444 348)  (444 348)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9
 (5 13)  (443 349)  (443 349)  routing T_9_21.sp4_h_l_38 <X> T_9_21.sp4_v_b_9


LogicTile_10_21

 (19 6)  (511 342)  (511 342)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_12_21

 (11 0)  (611 336)  (611 336)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_v_b_2
 (13 0)  (613 336)  (613 336)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_v_b_2
 (12 1)  (612 337)  (612 337)  routing T_12_21.sp4_h_l_45 <X> T_12_21.sp4_v_b_2


LogicTile_13_21

 (3 1)  (657 337)  (657 337)  routing T_13_21.sp12_h_l_23 <X> T_13_21.sp12_v_b_0


LogicTile_21_21

 (31 8)  (1121 344)  (1121 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 344)  (1122 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 344)  (1123 344)  routing T_21_21.lc_trk_g2_5 <X> T_21_21.wire_logic_cluster/lc_4/in_3
 (40 8)  (1130 344)  (1130 344)  LC_4 Logic Functioning bit
 (41 8)  (1131 344)  (1131 344)  LC_4 Logic Functioning bit
 (42 8)  (1132 344)  (1132 344)  LC_4 Logic Functioning bit
 (43 8)  (1133 344)  (1133 344)  LC_4 Logic Functioning bit
 (40 9)  (1130 345)  (1130 345)  LC_4 Logic Functioning bit
 (41 9)  (1131 345)  (1131 345)  LC_4 Logic Functioning bit
 (42 9)  (1132 345)  (1132 345)  LC_4 Logic Functioning bit
 (43 9)  (1133 345)  (1133 345)  LC_4 Logic Functioning bit
 (46 9)  (1136 345)  (1136 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (1106 346)  (1106 346)  routing T_21_21.sp12_v_t_10 <X> T_21_21.lc_trk_g2_5
 (17 10)  (1107 346)  (1107 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5


RAM_Tile_25_21

 (12 11)  (1318 347)  (1318 347)  routing T_25_21.sp4_h_l_45 <X> T_25_21.sp4_v_t_45


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0



IO_Tile_0_20

 (0 0)  (17 320)  (17 320)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 3)  (17 323)  (17 323)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_1_20

 (8 0)  (26 320)  (26 320)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_1
 (10 0)  (28 320)  (28 320)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_1


LogicTile_3_20

 (8 0)  (134 320)  (134 320)  routing T_3_20.sp4_h_l_40 <X> T_3_20.sp4_h_r_1
 (10 0)  (136 320)  (136 320)  routing T_3_20.sp4_h_l_40 <X> T_3_20.sp4_h_r_1


LogicTile_4_20

 (2 4)  (182 324)  (182 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_20

 (22 6)  (256 326)  (256 326)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 326)  (257 326)  routing T_5_20.sp12_h_l_12 <X> T_5_20.lc_trk_g1_7
 (8 9)  (242 329)  (242 329)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_7
 (9 9)  (243 329)  (243 329)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_7
 (10 9)  (244 329)  (244 329)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_7
 (22 10)  (256 330)  (256 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (257 330)  (257 330)  routing T_5_20.sp4_v_b_47 <X> T_5_20.lc_trk_g2_7
 (24 10)  (258 330)  (258 330)  routing T_5_20.sp4_v_b_47 <X> T_5_20.lc_trk_g2_7
 (26 10)  (260 330)  (260 330)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 330)  (261 330)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 330)  (262 330)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 330)  (263 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 330)  (264 330)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 330)  (265 330)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 330)  (266 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 330)  (268 330)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 330)  (269 330)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.input_2_5
 (36 10)  (270 330)  (270 330)  LC_5 Logic Functioning bit
 (47 10)  (281 330)  (281 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (260 331)  (260 331)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 331)  (261 331)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 331)  (262 331)  routing T_5_20.lc_trk_g3_6 <X> T_5_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 331)  (263 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 331)  (264 331)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 331)  (265 331)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 331)  (266 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (267 331)  (267 331)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.input_2_5
 (35 11)  (269 331)  (269 331)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.input_2_5
 (21 14)  (255 334)  (255 334)  routing T_5_20.sp4_v_t_18 <X> T_5_20.lc_trk_g3_7
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 334)  (257 334)  routing T_5_20.sp4_v_t_18 <X> T_5_20.lc_trk_g3_7
 (22 15)  (256 335)  (256 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_6_20

 (13 5)  (301 325)  (301 325)  routing T_6_20.sp4_v_t_37 <X> T_6_20.sp4_h_r_5
 (2 8)  (290 328)  (290 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_20

 (4 0)  (346 320)  (346 320)  routing T_7_20.sp4_v_t_37 <X> T_7_20.sp4_v_b_0
 (8 1)  (350 321)  (350 321)  routing T_7_20.sp4_h_l_42 <X> T_7_20.sp4_v_b_1
 (9 1)  (351 321)  (351 321)  routing T_7_20.sp4_h_l_42 <X> T_7_20.sp4_v_b_1
 (10 1)  (352 321)  (352 321)  routing T_7_20.sp4_h_l_42 <X> T_7_20.sp4_v_b_1
 (13 5)  (355 325)  (355 325)  routing T_7_20.sp4_v_t_37 <X> T_7_20.sp4_h_r_5
 (8 9)  (350 329)  (350 329)  routing T_7_20.sp4_h_l_36 <X> T_7_20.sp4_v_b_7
 (9 9)  (351 329)  (351 329)  routing T_7_20.sp4_h_l_36 <X> T_7_20.sp4_v_b_7
 (10 9)  (352 329)  (352 329)  routing T_7_20.sp4_h_l_36 <X> T_7_20.sp4_v_b_7


LogicTile_9_20

 (5 0)  (443 320)  (443 320)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_0
 (4 1)  (442 321)  (442 321)  routing T_9_20.sp4_h_l_44 <X> T_9_20.sp4_h_r_0
 (22 1)  (460 321)  (460 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 321)  (461 321)  routing T_9_20.sp12_h_r_10 <X> T_9_20.lc_trk_g0_2
 (15 3)  (453 323)  (453 323)  routing T_9_20.sp4_v_t_9 <X> T_9_20.lc_trk_g0_4
 (16 3)  (454 323)  (454 323)  routing T_9_20.sp4_v_t_9 <X> T_9_20.lc_trk_g0_4
 (17 3)  (455 323)  (455 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.bot_op_6 <X> T_9_20.lc_trk_g0_6
 (14 4)  (452 324)  (452 324)  routing T_9_20.sp4_v_b_8 <X> T_9_20.lc_trk_g1_0
 (14 5)  (452 325)  (452 325)  routing T_9_20.sp4_v_b_8 <X> T_9_20.lc_trk_g1_0
 (16 5)  (454 325)  (454 325)  routing T_9_20.sp4_v_b_8 <X> T_9_20.lc_trk_g1_0
 (17 5)  (455 325)  (455 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (25 6)  (463 326)  (463 326)  routing T_9_20.bnr_op_6 <X> T_9_20.lc_trk_g1_6
 (22 7)  (460 327)  (460 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 327)  (463 327)  routing T_9_20.bnr_op_6 <X> T_9_20.lc_trk_g1_6
 (27 8)  (465 328)  (465 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 328)  (466 328)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 328)  (472 328)  routing T_9_20.lc_trk_g1_0 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 328)  (473 328)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.input_2_4
 (36 8)  (474 328)  (474 328)  LC_4 Logic Functioning bit
 (27 9)  (465 329)  (465 329)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (470 329)  (470 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (463 330)  (463 330)  routing T_9_20.sp4_v_b_30 <X> T_9_20.lc_trk_g2_6
 (21 11)  (459 331)  (459 331)  routing T_9_20.sp4_r_v_b_39 <X> T_9_20.lc_trk_g2_7
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (461 331)  (461 331)  routing T_9_20.sp4_v_b_30 <X> T_9_20.lc_trk_g2_6
 (14 12)  (452 332)  (452 332)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g3_0
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (26 12)  (464 332)  (464 332)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 332)  (468 332)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 332)  (474 332)  LC_6 Logic Functioning bit
 (14 13)  (452 333)  (452 333)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g3_0
 (15 13)  (453 333)  (453 333)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g3_0
 (16 13)  (454 333)  (454 333)  routing T_9_20.sp4_h_r_40 <X> T_9_20.lc_trk_g3_0
 (17 13)  (455 333)  (455 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (456 333)  (456 333)  routing T_9_20.sp4_r_v_b_41 <X> T_9_20.lc_trk_g3_1
 (26 13)  (464 333)  (464 333)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 333)  (468 333)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 333)  (469 333)  routing T_9_20.lc_trk_g1_6 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 333)  (470 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (473 333)  (473 333)  routing T_9_20.lc_trk_g0_2 <X> T_9_20.input_2_6
 (27 14)  (465 334)  (465 334)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 334)  (466 334)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (469 334)  (469 334)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (50 14)  (488 334)  (488 334)  Cascade bit: LH_LC07_inmux02_5

 (27 15)  (465 335)  (465 335)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 335)  (466 335)  routing T_9_20.lc_trk_g3_0 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (469 335)  (469 335)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (46 15)  (484 335)  (484 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_10_20

 (5 0)  (497 320)  (497 320)  routing T_10_20.sp4_v_b_0 <X> T_10_20.sp4_h_r_0
 (6 1)  (498 321)  (498 321)  routing T_10_20.sp4_v_b_0 <X> T_10_20.sp4_h_r_0
 (14 2)  (506 322)  (506 322)  routing T_10_20.lft_op_4 <X> T_10_20.lc_trk_g0_4
 (16 2)  (508 322)  (508 322)  routing T_10_20.sp12_h_r_13 <X> T_10_20.lc_trk_g0_5
 (17 2)  (509 322)  (509 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (15 3)  (507 323)  (507 323)  routing T_10_20.lft_op_4 <X> T_10_20.lc_trk_g0_4
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (3 5)  (495 325)  (495 325)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_h_r_0
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (510 327)  (510 327)  routing T_10_20.sp4_r_v_b_29 <X> T_10_20.lc_trk_g1_5
 (26 10)  (518 330)  (518 330)  routing T_10_20.lc_trk_g0_5 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 330)  (522 330)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 330)  (523 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (52 11)  (544 331)  (544 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_20

 (21 0)  (567 320)  (567 320)  routing T_11_20.sp12_h_r_3 <X> T_11_20.lc_trk_g0_3
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (570 320)  (570 320)  routing T_11_20.sp12_h_r_3 <X> T_11_20.lc_trk_g0_3
 (21 1)  (567 321)  (567 321)  routing T_11_20.sp12_h_r_3 <X> T_11_20.lc_trk_g0_3
 (15 2)  (561 322)  (561 322)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g0_5
 (16 2)  (562 322)  (562 322)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (564 323)  (564 323)  routing T_11_20.sp4_h_r_5 <X> T_11_20.lc_trk_g0_5
 (11 5)  (557 325)  (557 325)  routing T_11_20.sp4_h_l_40 <X> T_11_20.sp4_h_r_5
 (3 6)  (549 326)  (549 326)  routing T_11_20.sp12_h_r_0 <X> T_11_20.sp12_v_t_23
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 326)  (570 326)  routing T_11_20.bot_op_7 <X> T_11_20.lc_trk_g1_7
 (3 7)  (549 327)  (549 327)  routing T_11_20.sp12_h_r_0 <X> T_11_20.sp12_v_t_23
 (18 7)  (564 327)  (564 327)  routing T_11_20.sp4_r_v_b_29 <X> T_11_20.lc_trk_g1_5
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 328)  (576 328)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (581 328)  (581 328)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.input_2_4
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (47 8)  (593 328)  (593 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (572 329)  (572 329)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (573 329)  (573 329)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (580 329)  (580 329)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.input_2_4
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit


LogicTile_12_20

 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0
 (4 4)  (604 324)  (604 324)  routing T_12_20.sp4_h_l_38 <X> T_12_20.sp4_v_b_3
 (5 5)  (605 325)  (605 325)  routing T_12_20.sp4_h_l_38 <X> T_12_20.sp4_v_b_3


LogicTile_13_20

 (4 0)  (658 320)  (658 320)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_0
 (26 0)  (680 320)  (680 320)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 320)  (683 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 320)  (684 320)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 320)  (685 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 320)  (686 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 320)  (687 320)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 320)  (690 320)  LC_0 Logic Functioning bit
 (37 0)  (691 320)  (691 320)  LC_0 Logic Functioning bit
 (38 0)  (692 320)  (692 320)  LC_0 Logic Functioning bit
 (39 0)  (693 320)  (693 320)  LC_0 Logic Functioning bit
 (40 0)  (694 320)  (694 320)  LC_0 Logic Functioning bit
 (41 0)  (695 320)  (695 320)  LC_0 Logic Functioning bit
 (42 0)  (696 320)  (696 320)  LC_0 Logic Functioning bit
 (43 0)  (697 320)  (697 320)  LC_0 Logic Functioning bit
 (47 0)  (701 320)  (701 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (5 1)  (659 321)  (659 321)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_0
 (27 1)  (681 321)  (681 321)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 321)  (682 321)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 321)  (683 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 321)  (684 321)  routing T_13_20.lc_trk_g0_7 <X> T_13_20.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 321)  (690 321)  LC_0 Logic Functioning bit
 (38 1)  (692 321)  (692 321)  LC_0 Logic Functioning bit
 (40 1)  (694 321)  (694 321)  LC_0 Logic Functioning bit
 (41 1)  (695 321)  (695 321)  LC_0 Logic Functioning bit
 (42 1)  (696 321)  (696 321)  LC_0 Logic Functioning bit
 (43 1)  (697 321)  (697 321)  LC_0 Logic Functioning bit
 (21 2)  (675 322)  (675 322)  routing T_13_20.sp12_h_l_4 <X> T_13_20.lc_trk_g0_7
 (22 2)  (676 322)  (676 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (678 322)  (678 322)  routing T_13_20.sp12_h_l_4 <X> T_13_20.lc_trk_g0_7
 (21 3)  (675 323)  (675 323)  routing T_13_20.sp12_h_l_4 <X> T_13_20.lc_trk_g0_7
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (4 8)  (658 328)  (658 328)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_6
 (6 8)  (660 328)  (660 328)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_6
 (5 9)  (659 329)  (659 329)  routing T_13_20.sp4_h_l_37 <X> T_13_20.sp4_v_b_6
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_h_l_24 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_h_l_24 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.sp4_h_l_24 <X> T_13_20.lc_trk_g2_5
 (9 13)  (663 333)  (663 333)  routing T_13_20.sp4_v_t_39 <X> T_13_20.sp4_v_b_10
 (10 13)  (664 333)  (664 333)  routing T_13_20.sp4_v_t_39 <X> T_13_20.sp4_v_b_10
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (672 335)  (672 335)  routing T_13_20.sp4_r_v_b_45 <X> T_13_20.lc_trk_g3_5


LogicTile_16_20

 (19 10)  (835 330)  (835 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_21_20

 (3 7)  (1093 327)  (1093 327)  routing T_21_20.sp12_h_l_23 <X> T_21_20.sp12_v_t_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0



IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_4_19

 (12 0)  (192 304)  (192 304)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_2
 (11 1)  (191 305)  (191 305)  routing T_4_19.sp4_v_b_2 <X> T_4_19.sp4_h_r_2


LogicTile_7_19

 (22 1)  (364 305)  (364 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (365 305)  (365 305)  routing T_7_19.sp4_v_b_18 <X> T_7_19.lc_trk_g0_2
 (24 1)  (366 305)  (366 305)  routing T_7_19.sp4_v_b_18 <X> T_7_19.lc_trk_g0_2
 (14 2)  (356 306)  (356 306)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g0_4
 (16 2)  (358 306)  (358 306)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g0_5
 (17 2)  (359 306)  (359 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (360 306)  (360 306)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g0_5
 (29 2)  (371 306)  (371 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 306)  (373 306)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 306)  (374 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (377 306)  (377 306)  routing T_7_19.lc_trk_g0_5 <X> T_7_19.input_2_1
 (14 3)  (356 307)  (356 307)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g0_4
 (16 3)  (358 307)  (358 307)  routing T_7_19.sp4_v_t_1 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (18 3)  (360 307)  (360 307)  routing T_7_19.sp4_v_b_13 <X> T_7_19.lc_trk_g0_5
 (26 3)  (368 307)  (368 307)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (369 307)  (369 307)  routing T_7_19.lc_trk_g1_2 <X> T_7_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 307)  (371 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 307)  (372 307)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (374 307)  (374 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (40 3)  (382 307)  (382 307)  LC_1 Logic Functioning bit
 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0
 (27 4)  (369 308)  (369 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (370 308)  (370 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 308)  (371 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 308)  (372 308)  routing T_7_19.lc_trk_g3_4 <X> T_7_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 308)  (373 308)  routing T_7_19.lc_trk_g0_5 <X> T_7_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 308)  (374 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (378 308)  (378 308)  LC_2 Logic Functioning bit
 (37 4)  (379 308)  (379 308)  LC_2 Logic Functioning bit
 (38 4)  (380 308)  (380 308)  LC_2 Logic Functioning bit
 (42 4)  (384 308)  (384 308)  LC_2 Logic Functioning bit
 (43 4)  (385 308)  (385 308)  LC_2 Logic Functioning bit
 (50 4)  (392 308)  (392 308)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (364 309)  (364 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (368 309)  (368 309)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 309)  (370 309)  routing T_7_19.lc_trk_g2_2 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 309)  (378 309)  LC_2 Logic Functioning bit
 (37 5)  (379 309)  (379 309)  LC_2 Logic Functioning bit
 (42 5)  (384 309)  (384 309)  LC_2 Logic Functioning bit
 (43 5)  (385 309)  (385 309)  LC_2 Logic Functioning bit
 (46 5)  (388 309)  (388 309)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (26 8)  (368 312)  (368 312)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (373 312)  (373 312)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 312)  (374 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 312)  (375 312)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (378 312)  (378 312)  LC_4 Logic Functioning bit
 (22 9)  (364 313)  (364 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (365 313)  (365 313)  routing T_7_19.sp4_v_b_42 <X> T_7_19.lc_trk_g2_2
 (24 9)  (366 313)  (366 313)  routing T_7_19.sp4_v_b_42 <X> T_7_19.lc_trk_g2_2
 (29 9)  (371 313)  (371 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (373 313)  (373 313)  routing T_7_19.lc_trk_g2_7 <X> T_7_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (374 313)  (374 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (377 313)  (377 313)  routing T_7_19.lc_trk_g0_2 <X> T_7_19.input_2_4
 (37 9)  (379 313)  (379 313)  LC_4 Logic Functioning bit
 (21 10)  (363 314)  (363 314)  routing T_7_19.sp4_h_r_39 <X> T_7_19.lc_trk_g2_7
 (22 10)  (364 314)  (364 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (365 314)  (365 314)  routing T_7_19.sp4_h_r_39 <X> T_7_19.lc_trk_g2_7
 (24 10)  (366 314)  (366 314)  routing T_7_19.sp4_h_r_39 <X> T_7_19.lc_trk_g2_7
 (9 12)  (351 316)  (351 316)  routing T_7_19.sp4_v_t_47 <X> T_7_19.sp4_h_r_10
 (14 14)  (356 318)  (356 318)  routing T_7_19.wire_logic_cluster/lc_4/out <X> T_7_19.lc_trk_g3_4
 (17 15)  (359 319)  (359 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0


LogicTile_9_19

 (26 2)  (464 306)  (464 306)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (465 306)  (465 306)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 306)  (466 306)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 306)  (473 306)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_1
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (46 2)  (484 306)  (484 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 307)  (465 307)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 307)  (466 307)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g2_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 307)  (470 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (471 307)  (471 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_1
 (35 3)  (473 307)  (473 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_1
 (15 6)  (453 310)  (453 310)  routing T_9_19.sp4_v_b_21 <X> T_9_19.lc_trk_g1_5
 (16 6)  (454 310)  (454 310)  routing T_9_19.sp4_v_b_21 <X> T_9_19.lc_trk_g1_5
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 8)  (459 312)  (459 312)  routing T_9_19.sp4_v_t_14 <X> T_9_19.lc_trk_g2_3
 (22 8)  (460 312)  (460 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (461 312)  (461 312)  routing T_9_19.sp4_v_t_14 <X> T_9_19.lc_trk_g2_3
 (21 10)  (459 314)  (459 314)  routing T_9_19.sp4_h_r_39 <X> T_9_19.lc_trk_g2_7
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (461 314)  (461 314)  routing T_9_19.sp4_h_r_39 <X> T_9_19.lc_trk_g2_7
 (24 10)  (462 314)  (462 314)  routing T_9_19.sp4_h_r_39 <X> T_9_19.lc_trk_g2_7
 (25 10)  (463 314)  (463 314)  routing T_9_19.rgt_op_6 <X> T_9_19.lc_trk_g2_6
 (22 11)  (460 315)  (460 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (462 315)  (462 315)  routing T_9_19.rgt_op_6 <X> T_9_19.lc_trk_g2_6
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (28 12)  (466 316)  (466 316)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (473 316)  (473 316)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_6
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (21 13)  (459 317)  (459 317)  routing T_9_19.sp4_r_v_b_43 <X> T_9_19.lc_trk_g3_3
 (26 13)  (464 317)  (464 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 317)  (465 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 317)  (466 317)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 317)  (468 317)  routing T_9_19.lc_trk_g2_3 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (469 317)  (469 317)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (472 317)  (472 317)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_6
 (46 13)  (484 317)  (484 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (490 317)  (490 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (25 14)  (463 318)  (463 318)  routing T_9_19.sp4_v_b_38 <X> T_9_19.lc_trk_g3_6
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 319)  (461 319)  routing T_9_19.sp4_v_b_38 <X> T_9_19.lc_trk_g3_6
 (25 15)  (463 319)  (463 319)  routing T_9_19.sp4_v_b_38 <X> T_9_19.lc_trk_g3_6


LogicTile_10_19

 (12 2)  (504 306)  (504 306)  routing T_10_19.sp4_v_t_39 <X> T_10_19.sp4_h_l_39
 (11 3)  (503 307)  (503 307)  routing T_10_19.sp4_v_t_39 <X> T_10_19.sp4_h_l_39
 (14 6)  (506 310)  (506 310)  routing T_10_19.sp12_h_l_3 <X> T_10_19.lc_trk_g1_4
 (21 6)  (513 310)  (513 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (14 7)  (506 311)  (506 311)  routing T_10_19.sp12_h_l_3 <X> T_10_19.lc_trk_g1_4
 (15 7)  (507 311)  (507 311)  routing T_10_19.sp12_h_l_3 <X> T_10_19.lc_trk_g1_4
 (17 7)  (509 311)  (509 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (513 311)  (513 311)  routing T_10_19.sp12_h_l_4 <X> T_10_19.lc_trk_g1_7
 (21 10)  (513 314)  (513 314)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (22 10)  (514 314)  (514 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (515 314)  (515 314)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (24 10)  (516 314)  (516 314)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 314)  (519 314)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 314)  (520 314)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 314)  (521 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 314)  (523 314)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 314)  (526 314)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (41 10)  (533 314)  (533 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (21 11)  (513 315)  (513 315)  routing T_10_19.sp4_h_l_34 <X> T_10_19.lc_trk_g2_7
 (26 11)  (518 315)  (518 315)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g2_7 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 315)  (523 315)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 315)  (528 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (46 11)  (538 315)  (538 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (506 316)  (506 316)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (15 12)  (507 316)  (507 316)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g3_1
 (16 12)  (508 316)  (508 316)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g3_1
 (27 12)  (519 316)  (519 316)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 316)  (526 316)  routing T_10_19.lc_trk_g1_4 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (15 13)  (507 317)  (507 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (16 13)  (508 317)  (508 317)  routing T_10_19.sp4_h_l_21 <X> T_10_19.lc_trk_g3_0
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (510 317)  (510 317)  routing T_10_19.sp4_h_r_41 <X> T_10_19.lc_trk_g3_1
 (41 13)  (533 317)  (533 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (19 15)  (511 319)  (511 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_19

 (22 3)  (568 307)  (568 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (569 307)  (569 307)  routing T_11_19.sp4_h_r_6 <X> T_11_19.lc_trk_g0_6
 (24 3)  (570 307)  (570 307)  routing T_11_19.sp4_h_r_6 <X> T_11_19.lc_trk_g0_6
 (25 3)  (571 307)  (571 307)  routing T_11_19.sp4_h_r_6 <X> T_11_19.lc_trk_g0_6
 (16 5)  (562 309)  (562 309)  routing T_11_19.sp12_h_r_8 <X> T_11_19.lc_trk_g1_0
 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (571 309)  (571 309)  routing T_11_19.sp4_r_v_b_26 <X> T_11_19.lc_trk_g1_2
 (4 9)  (550 313)  (550 313)  routing T_11_19.sp4_h_l_47 <X> T_11_19.sp4_h_r_6
 (6 9)  (552 313)  (552 313)  routing T_11_19.sp4_h_l_47 <X> T_11_19.sp4_h_r_6
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (46 11)  (592 315)  (592 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (27 15)  (573 319)  (573 319)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g0_6 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (580 319)  (580 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_7
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (46 15)  (592 319)  (592 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (599 319)  (599 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g0_7
 (21 3)  (621 307)  (621 307)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g0_7
 (15 6)  (615 310)  (615 310)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.lft_op_5 <X> T_12_19.lc_trk_g1_5
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 310)  (628 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 310)  (633 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 310)  (635 310)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_3
 (27 7)  (627 311)  (627 311)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 311)  (628 311)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 311)  (629 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 311)  (632 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 311)  (633 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_3
 (35 7)  (635 311)  (635 311)  routing T_12_19.lc_trk_g2_7 <X> T_12_19.input_2_3
 (37 7)  (637 311)  (637 311)  LC_3 Logic Functioning bit
 (46 7)  (646 311)  (646 311)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (621 312)  (621 312)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g2_3
 (22 8)  (622 312)  (622 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (624 312)  (624 312)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g2_3
 (25 8)  (625 312)  (625 312)  routing T_12_19.sp4_v_b_26 <X> T_12_19.lc_trk_g2_2
 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_h_l_42 <X> T_12_19.sp4_v_b_7
 (21 9)  (621 313)  (621 313)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g2_3
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (623 313)  (623 313)  routing T_12_19.sp4_v_b_26 <X> T_12_19.lc_trk_g2_2
 (12 10)  (612 314)  (612 314)  routing T_12_19.sp4_v_b_8 <X> T_12_19.sp4_h_l_45
 (22 10)  (622 314)  (622 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 314)  (623 314)  routing T_12_19.sp4_v_b_47 <X> T_12_19.lc_trk_g2_7
 (24 10)  (624 314)  (624 314)  routing T_12_19.sp4_v_b_47 <X> T_12_19.lc_trk_g2_7
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (626 316)  (626 316)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 316)  (629 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 316)  (630 316)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (4 13)  (604 317)  (604 317)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_9
 (6 13)  (606 317)  (606 317)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_h_r_9
 (15 13)  (615 317)  (615 317)  routing T_12_19.sp4_v_t_29 <X> T_12_19.lc_trk_g3_0
 (16 13)  (616 317)  (616 317)  routing T_12_19.sp4_v_t_29 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (626 317)  (626 317)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 317)  (627 317)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 317)  (628 317)  routing T_12_19.lc_trk_g3_7 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 317)  (630 317)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (632 317)  (632 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (633 317)  (633 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.input_2_6
 (34 13)  (634 317)  (634 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.input_2_6
 (35 13)  (635 317)  (635 317)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.input_2_6
 (41 13)  (641 317)  (641 317)  LC_6 Logic Functioning bit
 (22 14)  (622 318)  (622 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (38 14)  (638 318)  (638 318)  LC_7 Logic Functioning bit
 (39 14)  (639 318)  (639 318)  LC_7 Logic Functioning bit
 (40 14)  (640 318)  (640 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (42 14)  (642 318)  (642 318)  LC_7 Logic Functioning bit
 (43 14)  (643 318)  (643 318)  LC_7 Logic Functioning bit
 (50 14)  (650 318)  (650 318)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (652 318)  (652 318)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (614 319)  (614 319)  routing T_12_19.sp12_v_b_20 <X> T_12_19.lc_trk_g3_4
 (16 15)  (616 319)  (616 319)  routing T_12_19.sp12_v_b_20 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 319)  (628 319)  routing T_12_19.lc_trk_g2_3 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 319)  (631 319)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (38 15)  (638 319)  (638 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (40 15)  (640 319)  (640 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (42 15)  (642 319)  (642 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit


LogicTile_13_19

 (21 0)  (675 304)  (675 304)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g0_2
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 305)  (677 305)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g0_2
 (24 1)  (678 305)  (678 305)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.sp4_h_l_7 <X> T_13_19.lc_trk_g0_2
 (16 2)  (670 306)  (670 306)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g0_5
 (17 2)  (671 306)  (671 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (672 306)  (672 306)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g0_5
 (25 2)  (679 306)  (679 306)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g0_6
 (18 3)  (672 307)  (672 307)  routing T_13_19.sp4_v_b_13 <X> T_13_19.lc_trk_g0_5
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 307)  (678 307)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g0_6
 (4 4)  (658 308)  (658 308)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_b_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (5 5)  (659 309)  (659 309)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_b_3
 (15 5)  (669 309)  (669 309)  routing T_13_19.sp4_v_t_5 <X> T_13_19.lc_trk_g1_0
 (16 5)  (670 309)  (670 309)  routing T_13_19.sp4_v_t_5 <X> T_13_19.lc_trk_g1_0
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp12_h_l_16 <X> T_13_19.lc_trk_g1_3
 (3 6)  (657 310)  (657 310)  routing T_13_19.sp12_h_r_0 <X> T_13_19.sp12_v_t_23
 (14 6)  (668 310)  (668 310)  routing T_13_19.sp4_h_l_9 <X> T_13_19.lc_trk_g1_4
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 310)  (689 310)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_3
 (3 7)  (657 311)  (657 311)  routing T_13_19.sp12_h_r_0 <X> T_13_19.sp12_v_t_23
 (14 7)  (668 311)  (668 311)  routing T_13_19.sp4_h_l_9 <X> T_13_19.lc_trk_g1_4
 (15 7)  (669 311)  (669 311)  routing T_13_19.sp4_h_l_9 <X> T_13_19.lc_trk_g1_4
 (16 7)  (670 311)  (670 311)  routing T_13_19.sp4_h_l_9 <X> T_13_19.lc_trk_g1_4
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 311)  (685 311)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 311)  (686 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 311)  (687 311)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_3
 (34 7)  (688 311)  (688 311)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.input_2_3
 (36 7)  (690 311)  (690 311)  LC_3 Logic Functioning bit
 (25 8)  (679 312)  (679 312)  routing T_13_19.sp4_h_r_34 <X> T_13_19.lc_trk_g2_2
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 312)  (685 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (40 8)  (694 312)  (694 312)  LC_4 Logic Functioning bit
 (41 8)  (695 312)  (695 312)  LC_4 Logic Functioning bit
 (47 8)  (701 312)  (701 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 312)  (704 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_h_r_34 <X> T_13_19.lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp4_h_r_34 <X> T_13_19.lc_trk_g2_2
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (40 9)  (694 313)  (694 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (25 10)  (679 314)  (679 314)  routing T_13_19.sp4_h_r_38 <X> T_13_19.lc_trk_g2_6
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (677 315)  (677 315)  routing T_13_19.sp4_h_r_38 <X> T_13_19.lc_trk_g2_6
 (24 11)  (678 315)  (678 315)  routing T_13_19.sp4_h_r_38 <X> T_13_19.lc_trk_g2_6
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 316)  (683 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 316)  (684 316)  routing T_13_19.lc_trk_g0_5 <X> T_13_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 316)  (685 316)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 316)  (688 316)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (26 13)  (680 317)  (680 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (691 317)  (691 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (14 14)  (668 318)  (668 318)  routing T_13_19.sp12_v_t_3 <X> T_13_19.lc_trk_g3_4
 (27 14)  (681 318)  (681 318)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (37 14)  (691 318)  (691 318)  LC_7 Logic Functioning bit
 (38 14)  (692 318)  (692 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (40 14)  (694 318)  (694 318)  LC_7 Logic Functioning bit
 (41 14)  (695 318)  (695 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (50 14)  (704 318)  (704 318)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (705 318)  (705 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (668 319)  (668 319)  routing T_13_19.sp12_v_t_3 <X> T_13_19.lc_trk_g3_4
 (15 15)  (669 319)  (669 319)  routing T_13_19.sp12_v_t_3 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (26 15)  (680 319)  (680 319)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 319)  (685 319)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 319)  (690 319)  LC_7 Logic Functioning bit
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (39 15)  (693 319)  (693 319)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit
 (42 15)  (696 319)  (696 319)  LC_7 Logic Functioning bit
 (43 15)  (697 319)  (697 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (8 5)  (716 309)  (716 309)  routing T_14_19.sp4_h_l_47 <X> T_14_19.sp4_v_b_4
 (9 5)  (717 309)  (717 309)  routing T_14_19.sp4_h_l_47 <X> T_14_19.sp4_v_b_4
 (10 5)  (718 309)  (718 309)  routing T_14_19.sp4_h_l_47 <X> T_14_19.sp4_v_b_4
 (11 10)  (719 314)  (719 314)  routing T_14_19.sp4_h_l_38 <X> T_14_19.sp4_v_t_45


LogicTile_15_19

 (11 12)  (773 316)  (773 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (13 12)  (775 316)  (775 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (12 13)  (774 317)  (774 317)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11


LogicTile_16_19

 (3 2)  (819 306)  (819 306)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_h_l_23
 (3 3)  (819 307)  (819 307)  routing T_16_19.sp12_h_r_0 <X> T_16_19.sp12_h_l_23
 (4 8)  (820 312)  (820 312)  routing T_16_19.sp4_h_l_43 <X> T_16_19.sp4_v_b_6
 (5 9)  (821 313)  (821 313)  routing T_16_19.sp4_h_l_43 <X> T_16_19.sp4_v_b_6
 (10 10)  (826 314)  (826 314)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_l_42


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0



IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (19 2)  (199 290)  (199 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 4)  (182 292)  (182 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_5_18

 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 290)  (257 290)  routing T_5_18.sp12_h_l_12 <X> T_5_18.lc_trk_g0_7
 (17 6)  (251 294)  (251 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (15 8)  (249 296)  (249 296)  routing T_5_18.sp4_v_t_28 <X> T_5_18.lc_trk_g2_1
 (16 8)  (250 296)  (250 296)  routing T_5_18.sp4_v_t_28 <X> T_5_18.lc_trk_g2_1
 (17 8)  (251 296)  (251 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 10)  (261 298)  (261 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 298)  (262 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 298)  (263 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 298)  (264 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 298)  (265 298)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 298)  (268 298)  routing T_5_18.lc_trk_g1_5 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 298)  (269 298)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.input_2_5
 (36 10)  (270 298)  (270 298)  LC_5 Logic Functioning bit
 (47 10)  (281 298)  (281 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (262 299)  (262 299)  routing T_5_18.lc_trk_g2_1 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 299)  (263 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 299)  (264 299)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 299)  (266 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (269 299)  (269 299)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.input_2_5
 (46 11)  (280 299)  (280 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (21 14)  (255 302)  (255 302)  routing T_5_18.sp4_v_t_18 <X> T_5_18.lc_trk_g3_7
 (22 14)  (256 302)  (256 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 302)  (257 302)  routing T_5_18.sp4_v_t_18 <X> T_5_18.lc_trk_g3_7


LogicTile_7_18

 (8 11)  (350 299)  (350 299)  routing T_7_18.sp4_h_l_42 <X> T_7_18.sp4_v_t_42


LogicTile_9_18

 (27 0)  (465 288)  (465 288)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 288)  (466 288)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 288)  (467 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 288)  (468 288)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 288)  (470 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 288)  (471 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 288)  (472 288)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (474 288)  (474 288)  LC_0 Logic Functioning bit
 (38 0)  (476 288)  (476 288)  LC_0 Logic Functioning bit
 (46 0)  (484 288)  (484 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (460 289)  (460 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (461 289)  (461 289)  routing T_9_18.sp12_h_r_10 <X> T_9_18.lc_trk_g0_2
 (26 1)  (464 289)  (464 289)  routing T_9_18.lc_trk_g0_2 <X> T_9_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 289)  (467 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 289)  (468 289)  routing T_9_18.lc_trk_g3_6 <X> T_9_18.wire_logic_cluster/lc_0/in_1
 (6 6)  (444 294)  (444 294)  routing T_9_18.sp4_h_l_47 <X> T_9_18.sp4_v_t_38
 (14 12)  (452 300)  (452 300)  routing T_9_18.sp4_v_t_21 <X> T_9_18.lc_trk_g3_0
 (14 13)  (452 301)  (452 301)  routing T_9_18.sp4_v_t_21 <X> T_9_18.lc_trk_g3_0
 (16 13)  (454 301)  (454 301)  routing T_9_18.sp4_v_t_21 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (25 14)  (463 302)  (463 302)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g3_6
 (22 15)  (460 303)  (460 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (461 303)  (461 303)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g3_6
 (25 15)  (463 303)  (463 303)  routing T_9_18.sp4_v_b_38 <X> T_9_18.lc_trk_g3_6


LogicTile_11_18

 (0 0)  (546 288)  (546 288)  Negative Clock bit

 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (560 292)  (560 292)  routing T_11_18.sp4_h_r_8 <X> T_11_18.lc_trk_g1_0
 (15 5)  (561 293)  (561 293)  routing T_11_18.sp4_h_r_8 <X> T_11_18.lc_trk_g1_0
 (16 5)  (562 293)  (562 293)  routing T_11_18.sp4_h_r_8 <X> T_11_18.lc_trk_g1_0
 (17 5)  (563 293)  (563 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 6)  (567 294)  (567 294)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g1_7
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (21 7)  (567 295)  (567 295)  routing T_11_18.bnr_op_7 <X> T_11_18.lc_trk_g1_7
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 295)  (578 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (580 295)  (580 295)  routing T_11_18.lc_trk_g1_0 <X> T_11_18.input_2_3
 (25 8)  (571 296)  (571 296)  routing T_11_18.sp4_h_r_42 <X> T_11_18.lc_trk_g2_2
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 297)  (569 297)  routing T_11_18.sp4_h_r_42 <X> T_11_18.lc_trk_g2_2
 (24 9)  (570 297)  (570 297)  routing T_11_18.sp4_h_r_42 <X> T_11_18.lc_trk_g2_2
 (25 9)  (571 297)  (571 297)  routing T_11_18.sp4_h_r_42 <X> T_11_18.lc_trk_g2_2
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 12)  (567 300)  (567 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (27 12)  (573 300)  (573 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 300)  (577 300)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 300)  (580 300)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (43 12)  (589 300)  (589 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (21 13)  (567 301)  (567 301)  routing T_11_18.sp4_v_t_22 <X> T_11_18.lc_trk_g3_3
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (579 301)  (579 301)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.input_2_6
 (35 13)  (581 301)  (581 301)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.input_2_6
 (48 13)  (594 301)  (594 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (25 14)  (571 302)  (571 302)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g3_6
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_18

 (0 0)  (600 288)  (600 288)  Negative Clock bit

 (6 0)  (606 288)  (606 288)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_v_b_0
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (45 0)  (645 288)  (645 288)  LC_0 Logic Functioning bit
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 289)  (624 289)  routing T_12_18.bot_op_2 <X> T_12_18.lc_trk_g0_2
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.input_2_0
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (45 1)  (645 289)  (645 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (614 292)  (614 292)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (12 7)  (612 295)  (612 295)  routing T_12_18.sp4_h_l_40 <X> T_12_18.sp4_v_t_40
 (15 7)  (615 295)  (615 295)  routing T_12_18.bot_op_4 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (14 8)  (614 296)  (614 296)  routing T_12_18.bnl_op_0 <X> T_12_18.lc_trk_g2_0
 (14 9)  (614 297)  (614 297)  routing T_12_18.bnl_op_0 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (8 10)  (608 298)  (608 298)  routing T_12_18.sp4_h_r_7 <X> T_12_18.sp4_h_l_42
 (0 14)  (600 302)  (600 302)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 302)  (601 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 302)  (615 302)  routing T_12_18.sp4_h_l_24 <X> T_12_18.lc_trk_g3_5
 (16 14)  (616 302)  (616 302)  routing T_12_18.sp4_h_l_24 <X> T_12_18.lc_trk_g3_5
 (17 14)  (617 302)  (617 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (618 302)  (618 302)  routing T_12_18.sp4_h_l_24 <X> T_12_18.lc_trk_g3_5
 (0 15)  (600 303)  (600 303)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 303)  (601 303)  routing T_12_18.lc_trk_g3_5 <X> T_12_18.wire_logic_cluster/lc_7/s_r


LogicTile_13_18

 (0 0)  (654 288)  (654 288)  Negative Clock bit

 (25 0)  (679 288)  (679 288)  routing T_13_18.sp4_v_b_10 <X> T_13_18.lc_trk_g0_2
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 288)  (695 288)  LC_0 Logic Functioning bit
 (45 0)  (699 288)  (699 288)  LC_0 Logic Functioning bit
 (8 1)  (662 289)  (662 289)  routing T_13_18.sp4_v_t_47 <X> T_13_18.sp4_v_b_1
 (10 1)  (664 289)  (664 289)  routing T_13_18.sp4_v_t_47 <X> T_13_18.sp4_v_b_1
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 289)  (677 289)  routing T_13_18.sp4_v_b_10 <X> T_13_18.lc_trk_g0_2
 (25 1)  (679 289)  (679 289)  routing T_13_18.sp4_v_b_10 <X> T_13_18.lc_trk_g0_2
 (26 1)  (680 289)  (680 289)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 289)  (687 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_0
 (34 1)  (688 289)  (688 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_0
 (41 1)  (695 289)  (695 289)  LC_0 Logic Functioning bit
 (42 1)  (696 289)  (696 289)  LC_0 Logic Functioning bit
 (43 1)  (697 289)  (697 289)  LC_0 Logic Functioning bit
 (45 1)  (699 289)  (699 289)  LC_0 Logic Functioning bit
 (47 1)  (701 289)  (701 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 290)  (669 290)  routing T_13_18.bot_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (671 290)  (671 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (679 290)  (679 290)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (4 3)  (658 291)  (658 291)  routing T_13_18.sp4_h_r_4 <X> T_13_18.sp4_h_l_37
 (6 3)  (660 291)  (660 291)  routing T_13_18.sp4_h_r_4 <X> T_13_18.sp4_h_l_37
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp4_h_r_4 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.sp4_h_r_4 <X> T_13_18.lc_trk_g0_4
 (16 3)  (670 291)  (670 291)  routing T_13_18.sp4_h_r_4 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (10 4)  (664 292)  (664 292)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_h_r_4
 (14 4)  (668 292)  (668 292)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g1_0
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g1_3
 (25 4)  (679 292)  (679 292)  routing T_13_18.sp4_h_l_7 <X> T_13_18.lc_trk_g1_2
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 292)  (688 292)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_2
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (8 5)  (662 293)  (662 293)  routing T_13_18.sp4_h_r_4 <X> T_13_18.sp4_v_b_4
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp4_h_l_7 <X> T_13_18.lc_trk_g1_2
 (24 5)  (678 293)  (678 293)  routing T_13_18.sp4_h_l_7 <X> T_13_18.lc_trk_g1_2
 (25 5)  (679 293)  (679 293)  routing T_13_18.sp4_h_l_7 <X> T_13_18.lc_trk_g1_2
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g2_2 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_2
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 294)  (690 294)  LC_3 Logic Functioning bit
 (50 6)  (704 294)  (704 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (25 8)  (679 296)  (679 296)  routing T_13_18.bnl_op_2 <X> T_13_18.lc_trk_g2_2
 (22 9)  (676 297)  (676 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (679 297)  (679 297)  routing T_13_18.bnl_op_2 <X> T_13_18.lc_trk_g2_2
 (6 12)  (660 300)  (660 300)  routing T_13_18.sp4_h_r_4 <X> T_13_18.sp4_v_b_9
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (668 302)  (668 302)  routing T_13_18.bnl_op_4 <X> T_13_18.lc_trk_g3_4
 (1 15)  (655 303)  (655 303)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (8 15)  (662 303)  (662 303)  routing T_13_18.sp4_h_r_4 <X> T_13_18.sp4_v_t_47
 (9 15)  (663 303)  (663 303)  routing T_13_18.sp4_h_r_4 <X> T_13_18.sp4_v_t_47
 (10 15)  (664 303)  (664 303)  routing T_13_18.sp4_h_r_4 <X> T_13_18.sp4_v_t_47
 (14 15)  (668 303)  (668 303)  routing T_13_18.bnl_op_4 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (14 0)  (722 288)  (722 288)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g0_0
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g0_1
 (27 0)  (735 288)  (735 288)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (17 1)  (725 289)  (725 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 289)  (738 289)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g3_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 289)  (742 289)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.input_2_0
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (48 1)  (756 289)  (756 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (734 290)  (734 290)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (41 2)  (749 290)  (749 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 291)  (740 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (42 3)  (750 291)  (750 291)  LC_1 Logic Functioning bit
 (43 3)  (751 291)  (751 291)  LC_1 Logic Functioning bit
 (15 4)  (723 292)  (723 292)  routing T_14_18.sp4_v_b_17 <X> T_14_18.lc_trk_g1_1
 (16 4)  (724 292)  (724 292)  routing T_14_18.sp4_v_b_17 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (729 292)  (729 292)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g1_3
 (22 4)  (730 292)  (730 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 293)  (732 293)  routing T_14_18.bot_op_2 <X> T_14_18.lc_trk_g1_2
 (14 6)  (722 294)  (722 294)  routing T_14_18.wire_logic_cluster/lc_4/out <X> T_14_18.lc_trk_g1_4
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (43 6)  (751 294)  (751 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (17 7)  (725 295)  (725 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (726 295)  (726 295)  routing T_14_18.sp4_r_v_b_29 <X> T_14_18.lc_trk_g1_5
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 295)  (739 295)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (29 8)  (737 296)  (737 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g1_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (39 8)  (747 296)  (747 296)  LC_4 Logic Functioning bit
 (42 8)  (750 296)  (750 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (45 8)  (753 296)  (753 296)  LC_4 Logic Functioning bit
 (26 9)  (734 297)  (734 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 297)  (735 297)  routing T_14_18.lc_trk_g1_3 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 297)  (740 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (38 9)  (746 297)  (746 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (43 9)  (751 297)  (751 297)  LC_4 Logic Functioning bit
 (48 9)  (756 297)  (756 297)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (25 12)  (733 300)  (733 300)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g3_2
 (22 13)  (730 301)  (730 301)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 301)  (732 301)  routing T_14_18.rgt_op_2 <X> T_14_18.lc_trk_g3_2
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 303)  (708 303)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r


LogicTile_15_18

 (15 0)  (777 288)  (777 288)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g0_1
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.lft_op_1 <X> T_15_18.lc_trk_g0_1
 (21 4)  (783 292)  (783 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (39 5)  (801 293)  (801 293)  LC_2 Logic Functioning bit
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g1_4
 (15 7)  (777 295)  (777 295)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4


LogicTile_16_18

 (17 0)  (833 288)  (833 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 288)  (834 288)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g0_1
 (28 0)  (844 288)  (844 288)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 288)  (849 288)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 288)  (851 288)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_0
 (41 0)  (857 288)  (857 288)  LC_0 Logic Functioning bit
 (15 1)  (831 289)  (831 289)  routing T_16_18.bot_op_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (833 289)  (833 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (842 289)  (842 289)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 289)  (844 289)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 289)  (848 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 289)  (849 289)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_0
 (35 1)  (851 289)  (851 289)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.input_2_0
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_5 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (26 2)  (842 290)  (842 290)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 290)  (843 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 290)  (844 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 290)  (845 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 290)  (846 290)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 290)  (848 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 290)  (849 290)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 290)  (856 290)  LC_1 Logic Functioning bit
 (42 2)  (858 290)  (858 290)  LC_1 Logic Functioning bit
 (0 3)  (816 291)  (816 291)  routing T_16_18.glb_netwk_5 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (26 3)  (842 291)  (842 291)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 291)  (843 291)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 291)  (844 291)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 291)  (845 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 291)  (847 291)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (4 4)  (820 292)  (820 292)  routing T_16_18.sp4_v_t_42 <X> T_16_18.sp4_v_b_3
 (6 4)  (822 292)  (822 292)  routing T_16_18.sp4_v_t_42 <X> T_16_18.sp4_v_b_3
 (21 4)  (837 292)  (837 292)  routing T_16_18.wire_logic_cluster/lc_3/out <X> T_16_18.lc_trk_g1_3
 (22 4)  (838 292)  (838 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 292)  (846 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 292)  (852 292)  LC_2 Logic Functioning bit
 (50 4)  (866 292)  (866 292)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 293)  (846 293)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (14 6)  (830 294)  (830 294)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g1_4
 (21 6)  (837 294)  (837 294)  routing T_16_18.wire_logic_cluster/lc_7/out <X> T_16_18.lc_trk_g1_7
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (14 8)  (830 296)  (830 296)  routing T_16_18.rgt_op_0 <X> T_16_18.lc_trk_g2_0
 (15 8)  (831 296)  (831 296)  routing T_16_18.rgt_op_1 <X> T_16_18.lc_trk_g2_1
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 296)  (834 296)  routing T_16_18.rgt_op_1 <X> T_16_18.lc_trk_g2_1
 (21 8)  (837 296)  (837 296)  routing T_16_18.rgt_op_3 <X> T_16_18.lc_trk_g2_3
 (22 8)  (838 296)  (838 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 296)  (840 296)  routing T_16_18.rgt_op_3 <X> T_16_18.lc_trk_g2_3
 (25 8)  (841 296)  (841 296)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g2_2
 (26 8)  (842 296)  (842 296)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 296)  (844 296)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 296)  (849 296)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (15 9)  (831 297)  (831 297)  routing T_16_18.rgt_op_0 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (838 297)  (838 297)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 297)  (840 297)  routing T_16_18.rgt_op_2 <X> T_16_18.lc_trk_g2_2
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (37 9)  (853 297)  (853 297)  LC_4 Logic Functioning bit
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (8 10)  (824 298)  (824 298)  routing T_16_18.sp4_v_t_42 <X> T_16_18.sp4_h_l_42
 (9 10)  (825 298)  (825 298)  routing T_16_18.sp4_v_t_42 <X> T_16_18.sp4_h_l_42
 (14 10)  (830 298)  (830 298)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g2_4
 (15 10)  (831 298)  (831 298)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g2_5
 (17 10)  (833 298)  (833 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 298)  (834 298)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g2_5
 (21 10)  (837 298)  (837 298)  routing T_16_18.rgt_op_7 <X> T_16_18.lc_trk_g2_7
 (22 10)  (838 298)  (838 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (840 298)  (840 298)  routing T_16_18.rgt_op_7 <X> T_16_18.lc_trk_g2_7
 (25 10)  (841 298)  (841 298)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g2_6
 (15 11)  (831 299)  (831 299)  routing T_16_18.rgt_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g2_6
 (14 12)  (830 300)  (830 300)  routing T_16_18.wire_logic_cluster/lc_0/out <X> T_16_18.lc_trk_g3_0
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 300)  (851 300)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_6
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (40 12)  (856 300)  (856 300)  LC_6 Logic Functioning bit
 (41 12)  (857 300)  (857 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (850 301)  (850 301)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_6
 (35 13)  (851 301)  (851 301)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_6
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (41 13)  (857 301)  (857 301)  LC_6 Logic Functioning bit
 (15 14)  (831 302)  (831 302)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g3_5
 (17 14)  (833 302)  (833 302)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (834 302)  (834 302)  routing T_16_18.rgt_op_5 <X> T_16_18.lc_trk_g3_5
 (25 14)  (841 302)  (841 302)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g3_6
 (27 14)  (843 302)  (843 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (45 14)  (861 302)  (861 302)  LC_7 Logic Functioning bit
 (50 14)  (866 302)  (866 302)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (868 302)  (868 302)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g3_6
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_3 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (39 15)  (855 303)  (855 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (25 0)  (899 288)  (899 288)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g0_2
 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g3_0 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (909 288)  (909 288)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_0
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (40 0)  (914 288)  (914 288)  LC_0 Logic Functioning bit
 (42 0)  (916 288)  (916 288)  LC_0 Logic Functioning bit
 (44 0)  (918 288)  (918 288)  LC_0 Logic Functioning bit
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g0_2
 (26 1)  (900 289)  (900 289)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 289)  (901 289)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (908 289)  (908 289)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_0
 (35 1)  (909 289)  (909 289)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.input_2_0
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_5 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (39 2)  (913 290)  (913 290)  LC_1 Logic Functioning bit
 (44 2)  (918 290)  (918 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (0 3)  (874 291)  (874 291)  routing T_17_18.glb_netwk_5 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (41 3)  (915 291)  (915 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (21 4)  (895 292)  (895 292)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g1_3
 (22 4)  (896 292)  (896 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 292)  (901 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 292)  (902 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 292)  (903 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 292)  (906 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (911 292)  (911 292)  LC_2 Logic Functioning bit
 (39 4)  (913 292)  (913 292)  LC_2 Logic Functioning bit
 (44 4)  (918 292)  (918 292)  LC_2 Logic Functioning bit
 (45 4)  (919 292)  (919 292)  LC_2 Logic Functioning bit
 (26 5)  (900 293)  (900 293)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 293)  (903 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 293)  (904 293)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (41 5)  (915 293)  (915 293)  LC_2 Logic Functioning bit
 (43 5)  (917 293)  (917 293)  LC_2 Logic Functioning bit
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 294)  (892 294)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g1_5
 (21 6)  (895 294)  (895 294)  routing T_17_18.wire_logic_cluster/lc_7/out <X> T_17_18.lc_trk_g1_7
 (22 6)  (896 294)  (896 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 294)  (901 294)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 294)  (910 294)  LC_3 Logic Functioning bit
 (37 6)  (911 294)  (911 294)  LC_3 Logic Functioning bit
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (39 6)  (913 294)  (913 294)  LC_3 Logic Functioning bit
 (44 6)  (918 294)  (918 294)  LC_3 Logic Functioning bit
 (45 6)  (919 294)  (919 294)  LC_3 Logic Functioning bit
 (30 7)  (904 295)  (904 295)  routing T_17_18.lc_trk_g1_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 295)  (914 295)  LC_3 Logic Functioning bit
 (41 7)  (915 295)  (915 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (43 7)  (917 295)  (917 295)  LC_3 Logic Functioning bit
 (27 8)  (901 296)  (901 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 296)  (902 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 296)  (903 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 296)  (904 296)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (911 296)  (911 296)  LC_4 Logic Functioning bit
 (39 8)  (913 296)  (913 296)  LC_4 Logic Functioning bit
 (44 8)  (918 296)  (918 296)  LC_4 Logic Functioning bit
 (45 8)  (919 296)  (919 296)  LC_4 Logic Functioning bit
 (26 9)  (900 297)  (900 297)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (915 297)  (915 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (27 10)  (901 298)  (901 298)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (44 10)  (918 298)  (918 298)  LC_5 Logic Functioning bit
 (45 10)  (919 298)  (919 298)  LC_5 Logic Functioning bit
 (40 11)  (914 299)  (914 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (14 12)  (888 300)  (888 300)  routing T_17_18.bnl_op_0 <X> T_17_18.lc_trk_g3_0
 (17 12)  (891 300)  (891 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 300)  (892 300)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g3_1
 (25 12)  (899 300)  (899 300)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g3_2
 (27 12)  (901 300)  (901 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 300)  (902 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 300)  (904 300)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (39 12)  (913 300)  (913 300)  LC_6 Logic Functioning bit
 (41 12)  (915 300)  (915 300)  LC_6 Logic Functioning bit
 (43 12)  (917 300)  (917 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (14 13)  (888 301)  (888 301)  routing T_17_18.bnl_op_0 <X> T_17_18.lc_trk_g3_0
 (17 13)  (891 301)  (891 301)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (904 301)  (904 301)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (39 13)  (913 301)  (913 301)  LC_6 Logic Functioning bit
 (41 13)  (915 301)  (915 301)  LC_6 Logic Functioning bit
 (43 13)  (917 301)  (917 301)  LC_6 Logic Functioning bit
 (14 14)  (888 302)  (888 302)  routing T_17_18.wire_logic_cluster/lc_4/out <X> T_17_18.lc_trk_g3_4
 (25 14)  (899 302)  (899 302)  routing T_17_18.wire_logic_cluster/lc_6/out <X> T_17_18.lc_trk_g3_6
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 302)  (908 302)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (40 14)  (914 302)  (914 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (42 14)  (916 302)  (916 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (45 14)  (919 302)  (919 302)  LC_7 Logic Functioning bit
 (17 15)  (891 303)  (891 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (905 303)  (905 303)  routing T_17_18.lc_trk_g1_7 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (40 15)  (914 303)  (914 303)  LC_7 Logic Functioning bit
 (41 15)  (915 303)  (915 303)  LC_7 Logic Functioning bit
 (42 15)  (916 303)  (916 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_2_17

 (2 12)  (74 284)  (74 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_4_17

 (3 3)  (183 275)  (183 275)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_l_23


LogicTile_5_17

 (10 7)  (244 279)  (244 279)  routing T_5_17.sp4_h_l_46 <X> T_5_17.sp4_v_t_41


LogicTile_11_17

 (27 0)  (573 272)  (573 272)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 272)  (582 272)  LC_0 Logic Functioning bit
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (26 1)  (572 273)  (572 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 273)  (576 273)  routing T_11_17.lc_trk_g1_2 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (21 5)  (567 277)  (567 277)  routing T_11_17.top_op_3 <X> T_11_17.lc_trk_g1_3
 (22 5)  (568 277)  (568 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (569 277)  (569 277)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g1_2
 (24 5)  (570 277)  (570 277)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g1_2
 (25 5)  (571 277)  (571 277)  routing T_11_17.sp4_h_r_2 <X> T_11_17.lc_trk_g1_2
 (15 10)  (561 282)  (561 282)  routing T_11_17.rgt_op_5 <X> T_11_17.lc_trk_g2_5
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.rgt_op_5 <X> T_11_17.lc_trk_g2_5


LogicTile_12_17

 (0 0)  (600 272)  (600 272)  Negative Clock bit

 (12 0)  (612 272)  (612 272)  routing T_12_17.sp4_v_t_39 <X> T_12_17.sp4_h_r_2
 (25 0)  (625 272)  (625 272)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g0_2
 (22 1)  (622 273)  (622 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 273)  (623 273)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g0_2
 (24 1)  (624 273)  (624 273)  routing T_12_17.sp4_h_r_10 <X> T_12_17.lc_trk_g0_2
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (614 274)  (614 274)  routing T_12_17.wire_logic_cluster/lc_4/out <X> T_12_17.lc_trk_g0_4
 (17 2)  (617 274)  (617 274)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 274)  (618 274)  routing T_12_17.bnr_op_5 <X> T_12_17.lc_trk_g0_5
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (618 275)  (618 275)  routing T_12_17.bnr_op_5 <X> T_12_17.lc_trk_g0_5
 (14 4)  (614 276)  (614 276)  routing T_12_17.lft_op_0 <X> T_12_17.lc_trk_g1_0
 (25 4)  (625 276)  (625 276)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g1_2
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_0 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 276)  (635 276)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_2
 (39 4)  (639 276)  (639 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (15 5)  (615 277)  (615 277)  routing T_12_17.lft_op_0 <X> T_12_17.lc_trk_g1_0
 (17 5)  (617 277)  (617 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (622 277)  (622 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g1_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (639 277)  (639 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (45 5)  (645 277)  (645 277)  LC_2 Logic Functioning bit
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_v_t_23
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 278)  (618 278)  routing T_12_17.wire_logic_cluster/lc_5/out <X> T_12_17.lc_trk_g1_5
 (21 6)  (621 278)  (621 278)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (14 8)  (614 280)  (614 280)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (21 8)  (621 280)  (621 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (22 8)  (622 280)  (622 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 280)  (624 280)  routing T_12_17.rgt_op_3 <X> T_12_17.lc_trk_g2_3
 (27 8)  (627 280)  (627 280)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 280)  (628 280)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 280)  (629 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 280)  (632 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 280)  (633 280)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 280)  (636 280)  LC_4 Logic Functioning bit
 (38 8)  (638 280)  (638 280)  LC_4 Logic Functioning bit
 (39 8)  (639 280)  (639 280)  LC_4 Logic Functioning bit
 (40 8)  (640 280)  (640 280)  LC_4 Logic Functioning bit
 (41 8)  (641 280)  (641 280)  LC_4 Logic Functioning bit
 (15 9)  (615 281)  (615 281)  routing T_12_17.rgt_op_0 <X> T_12_17.lc_trk_g2_0
 (17 9)  (617 281)  (617 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (626 281)  (626 281)  routing T_12_17.lc_trk_g0_2 <X> T_12_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 281)  (629 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 281)  (630 281)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 281)  (631 281)  routing T_12_17.lc_trk_g2_3 <X> T_12_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (632 281)  (632 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (633 281)  (633 281)  routing T_12_17.lc_trk_g2_0 <X> T_12_17.input_2_4
 (38 9)  (638 281)  (638 281)  LC_4 Logic Functioning bit
 (39 9)  (639 281)  (639 281)  LC_4 Logic Functioning bit
 (40 9)  (640 281)  (640 281)  LC_4 Logic Functioning bit
 (41 9)  (641 281)  (641 281)  LC_4 Logic Functioning bit
 (27 10)  (627 282)  (627 282)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 282)  (628 282)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 282)  (629 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 282)  (630 282)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 282)  (631 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 282)  (632 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 282)  (634 282)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_5/in_3
 (39 10)  (639 282)  (639 282)  LC_5 Logic Functioning bit
 (41 10)  (641 282)  (641 282)  LC_5 Logic Functioning bit
 (45 10)  (645 282)  (645 282)  LC_5 Logic Functioning bit
 (50 10)  (650 282)  (650 282)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (39 11)  (639 283)  (639 283)  LC_5 Logic Functioning bit
 (41 11)  (641 283)  (641 283)  LC_5 Logic Functioning bit
 (45 11)  (645 283)  (645 283)  LC_5 Logic Functioning bit
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (624 285)  (624 285)  routing T_12_17.tnr_op_2 <X> T_12_17.lc_trk_g3_2
 (0 14)  (600 286)  (600 286)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 286)  (615 286)  routing T_12_17.rgt_op_5 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 286)  (618 286)  routing T_12_17.rgt_op_5 <X> T_12_17.lc_trk_g3_5
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g0_5 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 286)  (627 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 286)  (630 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (1 15)  (601 287)  (601 287)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (40 15)  (640 287)  (640 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit
 (42 15)  (642 287)  (642 287)  LC_7 Logic Functioning bit
 (43 15)  (643 287)  (643 287)  LC_7 Logic Functioning bit
 (45 15)  (645 287)  (645 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (0 0)  (654 272)  (654 272)  Negative Clock bit

 (25 0)  (679 272)  (679 272)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g0_2
 (28 0)  (682 272)  (682 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 272)  (690 272)  LC_0 Logic Functioning bit
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (40 0)  (694 272)  (694 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (42 0)  (696 272)  (696 272)  LC_0 Logic Functioning bit
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.lft_op_2 <X> T_13_17.lc_trk_g0_2
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.input_2_0
 (36 1)  (690 273)  (690 273)  LC_0 Logic Functioning bit
 (37 1)  (691 273)  (691 273)  LC_0 Logic Functioning bit
 (38 1)  (692 273)  (692 273)  LC_0 Logic Functioning bit
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (40 1)  (694 273)  (694 273)  LC_0 Logic Functioning bit
 (41 1)  (695 273)  (695 273)  LC_0 Logic Functioning bit
 (42 1)  (696 273)  (696 273)  LC_0 Logic Functioning bit
 (43 1)  (697 273)  (697 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 274)  (669 274)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g0_5
 (17 2)  (671 274)  (671 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 274)  (672 274)  routing T_13_17.lft_op_5 <X> T_13_17.lc_trk_g0_5
 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (40 2)  (694 274)  (694 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (42 2)  (696 274)  (696 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_v_t_9 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_v_t_9 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (680 275)  (680 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 275)  (686 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 275)  (688 275)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.input_2_1
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g0_5 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (14 5)  (668 277)  (668 277)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g1_0
 (15 5)  (669 277)  (669 277)  routing T_13_17.top_op_0 <X> T_13_17.lc_trk_g1_0
 (17 5)  (671 277)  (671 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (675 277)  (675 277)  routing T_13_17.top_op_3 <X> T_13_17.lc_trk_g1_3
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (21 6)  (675 278)  (675 278)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g1_7
 (28 6)  (682 278)  (682 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 278)  (684 278)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (50 6)  (704 278)  (704 278)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (681 279)  (681 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 279)  (682 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 279)  (684 279)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 279)  (685 279)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g2_1
 (25 8)  (679 280)  (679 280)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g2_2
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (42 8)  (696 280)  (696 280)  LC_4 Logic Functioning bit
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 281)  (668 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (15 9)  (669 281)  (669 281)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (676 281)  (676 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 281)  (680 281)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (17 10)  (671 282)  (671 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 282)  (672 282)  routing T_13_17.wire_logic_cluster/lc_5/out <X> T_13_17.lc_trk_g2_5
 (25 10)  (679 282)  (679 282)  routing T_13_17.bnl_op_6 <X> T_13_17.lc_trk_g2_6
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 282)  (688 282)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (37 10)  (691 282)  (691 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (40 10)  (694 282)  (694 282)  LC_5 Logic Functioning bit
 (45 10)  (699 282)  (699 282)  LC_5 Logic Functioning bit
 (46 10)  (700 282)  (700 282)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (704 282)  (704 282)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (676 283)  (676 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (679 283)  (679 283)  routing T_13_17.bnl_op_6 <X> T_13_17.lc_trk_g2_6
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g2_5 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 283)  (685 283)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (45 11)  (699 283)  (699 283)  LC_5 Logic Functioning bit
 (25 12)  (679 284)  (679 284)  routing T_13_17.bnl_op_2 <X> T_13_17.lc_trk_g3_2
 (14 13)  (668 285)  (668 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (15 13)  (669 285)  (669 285)  routing T_13_17.tnl_op_0 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (679 285)  (679 285)  routing T_13_17.bnl_op_2 <X> T_13_17.lc_trk_g3_2
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (679 286)  (679 286)  routing T_13_17.bnl_op_6 <X> T_13_17.lc_trk_g3_6
 (1 15)  (655 287)  (655 287)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 287)  (679 287)  routing T_13_17.bnl_op_6 <X> T_13_17.lc_trk_g3_6


LogicTile_14_17

 (15 0)  (723 272)  (723 272)  routing T_14_17.top_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (14 1)  (722 273)  (722 273)  routing T_14_17.top_op_0 <X> T_14_17.lc_trk_g0_0
 (15 1)  (723 273)  (723 273)  routing T_14_17.top_op_0 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (18 1)  (726 273)  (726 273)  routing T_14_17.top_op_1 <X> T_14_17.lc_trk_g0_1
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (736 274)  (736 274)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 275)  (739 275)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g1_3
 (28 4)  (736 276)  (736 276)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (21 5)  (729 277)  (729 277)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g1_3
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 277)  (738 277)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 277)  (740 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (741 277)  (741 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_2
 (35 5)  (743 277)  (743 277)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.input_2_2
 (14 7)  (722 279)  (722 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (15 7)  (723 279)  (723 279)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g1_4
 (17 7)  (725 279)  (725 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp4_r_v_b_35 <X> T_14_17.lc_trk_g2_3
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 281)  (731 281)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g2_2
 (25 9)  (733 281)  (733 281)  routing T_14_17.sp4_h_l_15 <X> T_14_17.lc_trk_g2_2
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (42 9)  (750 281)  (750 281)  LC_4 Logic Functioning bit
 (14 10)  (722 282)  (722 282)  routing T_14_17.sp4_v_t_17 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_v_t_17 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (26 13)  (734 285)  (734 285)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 285)  (735 285)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (14 15)  (722 287)  (722 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (15 15)  (723 287)  (723 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_16_17

 (14 0)  (830 272)  (830 272)  routing T_16_17.wire_logic_cluster/lc_0/out <X> T_16_17.lc_trk_g0_0
 (15 0)  (831 272)  (831 272)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (17 0)  (833 272)  (833 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (837 272)  (837 272)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g0_3
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (42 0)  (858 272)  (858 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (834 273)  (834 273)  routing T_16_17.top_op_1 <X> T_16_17.lc_trk_g0_1
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (40 1)  (856 273)  (856 273)  LC_0 Logic Functioning bit
 (43 1)  (859 273)  (859 273)  LC_0 Logic Functioning bit
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_5 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 274)  (849 274)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 274)  (850 274)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 274)  (853 274)  LC_1 Logic Functioning bit
 (39 2)  (855 274)  (855 274)  LC_1 Logic Functioning bit
 (41 2)  (857 274)  (857 274)  LC_1 Logic Functioning bit
 (43 2)  (859 274)  (859 274)  LC_1 Logic Functioning bit
 (0 3)  (816 275)  (816 275)  routing T_16_17.glb_netwk_5 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (31 3)  (847 275)  (847 275)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (39 3)  (855 275)  (855 275)  LC_1 Logic Functioning bit
 (41 3)  (857 275)  (857 275)  LC_1 Logic Functioning bit
 (43 3)  (859 275)  (859 275)  LC_1 Logic Functioning bit
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g1_3
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (50 4)  (866 276)  (866 276)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (837 277)  (837 277)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g1_3
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 277)  (847 277)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (8 6)  (824 278)  (824 278)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_41
 (9 6)  (825 278)  (825 278)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_41
 (10 6)  (826 278)  (826 278)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_41
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 278)  (853 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (50 6)  (866 278)  (866 278)  Cascade bit: LH_LC03_inmux02_5

 (51 6)  (867 278)  (867 278)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (842 279)  (842 279)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (840 282)  (840 282)  routing T_16_17.tnr_op_7 <X> T_16_17.lc_trk_g2_7
 (25 10)  (841 282)  (841 282)  routing T_16_17.sp4_v_b_30 <X> T_16_17.lc_trk_g2_6
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (839 283)  (839 283)  routing T_16_17.sp4_v_b_30 <X> T_16_17.lc_trk_g2_6
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (840 284)  (840 284)  routing T_16_17.tnr_op_3 <X> T_16_17.lc_trk_g3_3
 (8 14)  (824 286)  (824 286)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_47
 (9 14)  (825 286)  (825 286)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_h_l_47


IO_Tile_33_17

 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0



LogicTile_4_16

 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0


LogicTile_6_16

 (19 15)  (307 271)  (307 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_9_16

 (11 10)  (449 266)  (449 266)  routing T_9_16.sp4_h_l_38 <X> T_9_16.sp4_v_t_45


LogicTile_12_16

 (0 0)  (600 256)  (600 256)  Negative Clock bit

 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 258)  (615 258)  routing T_12_16.top_op_5 <X> T_12_16.lc_trk_g0_5
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (14 3)  (614 259)  (614 259)  routing T_12_16.sp4_r_v_b_28 <X> T_12_16.lc_trk_g0_4
 (17 3)  (617 259)  (617 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (18 3)  (618 259)  (618 259)  routing T_12_16.top_op_5 <X> T_12_16.lc_trk_g0_5
 (21 4)  (621 260)  (621 260)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (43 4)  (643 260)  (643 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 261)  (630 261)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 261)  (636 261)  LC_2 Logic Functioning bit
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (38 5)  (638 261)  (638 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (41 5)  (641 261)  (641 261)  LC_2 Logic Functioning bit
 (43 5)  (643 261)  (643 261)  LC_2 Logic Functioning bit
 (45 5)  (645 261)  (645 261)  LC_2 Logic Functioning bit
 (51 5)  (651 261)  (651 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 262)  (624 262)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g1_7
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 262)  (631 262)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 262)  (633 262)  routing T_12_16.lc_trk_g2_4 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (39 6)  (639 262)  (639 262)  LC_3 Logic Functioning bit
 (40 6)  (640 262)  (640 262)  LC_3 Logic Functioning bit
 (41 6)  (641 262)  (641 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (43 6)  (643 262)  (643 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (14 7)  (614 263)  (614 263)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g1_4
 (15 7)  (615 263)  (615 263)  routing T_12_16.top_op_4 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (621 263)  (621 263)  routing T_12_16.top_op_7 <X> T_12_16.lc_trk_g1_7
 (27 7)  (627 263)  (627 263)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 263)  (628 263)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 263)  (630 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (38 7)  (638 263)  (638 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (45 7)  (645 263)  (645 263)  LC_3 Logic Functioning bit
 (6 8)  (606 264)  (606 264)  routing T_12_16.sp4_v_t_38 <X> T_12_16.sp4_v_b_6
 (5 9)  (605 265)  (605 265)  routing T_12_16.sp4_v_t_38 <X> T_12_16.sp4_v_b_6
 (15 10)  (615 266)  (615 266)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g2_5
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g2_5
 (25 10)  (625 266)  (625 266)  routing T_12_16.wire_logic_cluster/lc_6/out <X> T_12_16.lc_trk_g2_6
 (15 11)  (615 267)  (615 267)  routing T_12_16.tnr_op_4 <X> T_12_16.lc_trk_g2_4
 (17 11)  (617 267)  (617 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (622 267)  (622 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (625 268)  (625 268)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g3_2
 (26 12)  (626 268)  (626 268)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 268)  (631 268)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 268)  (634 268)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 268)  (635 268)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.input_2_6
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (45 12)  (645 268)  (645 268)  LC_6 Logic Functioning bit
 (51 12)  (651 268)  (651 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (615 269)  (615 269)  routing T_12_16.tnr_op_0 <X> T_12_16.lc_trk_g3_0
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g2_6 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 269)  (632 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (634 269)  (634 269)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.input_2_6
 (35 13)  (635 269)  (635 269)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.input_2_6
 (40 13)  (640 269)  (640 269)  LC_6 Logic Functioning bit
 (42 13)  (642 269)  (642 269)  LC_6 Logic Functioning bit
 (43 13)  (643 269)  (643 269)  LC_6 Logic Functioning bit
 (45 13)  (645 269)  (645 269)  LC_6 Logic Functioning bit
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (615 270)  (615 270)  routing T_12_16.tnr_op_5 <X> T_12_16.lc_trk_g3_5
 (17 14)  (617 270)  (617 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (1 15)  (601 271)  (601 271)  routing T_12_16.lc_trk_g0_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r


LogicTile_13_16

 (25 0)  (679 256)  (679 256)  routing T_13_16.lft_op_2 <X> T_13_16.lc_trk_g0_2
 (22 1)  (676 257)  (676 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 257)  (678 257)  routing T_13_16.lft_op_2 <X> T_13_16.lc_trk_g0_2
 (15 2)  (669 258)  (669 258)  routing T_13_16.top_op_5 <X> T_13_16.lc_trk_g0_5
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (25 2)  (679 258)  (679 258)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g0_6
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 258)  (687 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (18 3)  (672 259)  (672 259)  routing T_13_16.top_op_5 <X> T_13_16.lc_trk_g0_5
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.lft_op_6 <X> T_13_16.lc_trk_g0_6
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (51 3)  (705 259)  (705 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (11 8)  (665 264)  (665 264)  routing T_13_16.sp4_h_r_3 <X> T_13_16.sp4_v_b_8
 (26 10)  (680 266)  (680 266)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 266)  (687 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 266)  (688 266)  routing T_13_16.lc_trk_g3_5 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 267)  (684 267)  routing T_13_16.lc_trk_g0_2 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (53 11)  (707 267)  (707 267)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 14)  (669 270)  (669 270)  routing T_13_16.tnl_op_5 <X> T_13_16.lc_trk_g3_5
 (17 14)  (671 270)  (671 270)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.tnl_op_7 <X> T_13_16.lc_trk_g3_7
 (18 15)  (672 271)  (672 271)  routing T_13_16.tnl_op_5 <X> T_13_16.lc_trk_g3_5
 (21 15)  (675 271)  (675 271)  routing T_13_16.tnl_op_7 <X> T_13_16.lc_trk_g3_7


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (14 0)  (722 256)  (722 256)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g0_0
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (37 0)  (745 256)  (745 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (47 0)  (755 256)  (755 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (39 1)  (747 257)  (747 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (44 1)  (752 257)  (752 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (723 260)  (723 260)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (726 261)  (726 261)  routing T_14_16.top_op_1 <X> T_14_16.lc_trk_g1_1
 (22 5)  (730 261)  (730 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 261)  (732 261)  routing T_14_16.top_op_2 <X> T_14_16.lc_trk_g1_2
 (25 5)  (733 261)  (733 261)  routing T_14_16.top_op_2 <X> T_14_16.lc_trk_g1_2
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 262)  (726 262)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g1_5
 (14 7)  (722 263)  (722 263)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g1_4
 (15 7)  (723 263)  (723 263)  routing T_14_16.top_op_4 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (25 7)  (733 263)  (733 263)  routing T_14_16.top_op_6 <X> T_14_16.lc_trk_g1_6
 (14 8)  (722 264)  (722 264)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (14 9)  (722 265)  (722 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (16 9)  (724 265)  (724 265)  routing T_14_16.sp4_v_t_21 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (14 10)  (722 266)  (722 266)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g2_4
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_5
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (14 11)  (722 267)  (722 267)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g2_4
 (15 11)  (723 267)  (723 267)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g2_4
 (16 11)  (724 267)  (724 267)  routing T_14_16.sp4_h_r_44 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (742 267)  (742 267)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_5
 (35 11)  (743 267)  (743 267)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_5
 (37 11)  (745 267)  (745 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (42 11)  (750 267)  (750 267)  LC_5 Logic Functioning bit
 (15 13)  (723 269)  (723 269)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g3_0
 (16 13)  (724 269)  (724 269)  routing T_14_16.sp4_v_t_29 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (708 270)  (708 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r


LogicTile_15_16

 (10 5)  (772 261)  (772 261)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_b_4
 (11 6)  (773 262)  (773 262)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_40
 (13 6)  (775 262)  (775 262)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_40
 (12 7)  (774 263)  (774 263)  routing T_15_16.sp4_h_r_11 <X> T_15_16.sp4_v_t_40
 (4 15)  (766 271)  (766 271)  routing T_15_16.sp4_v_b_4 <X> T_15_16.sp4_h_l_44


LogicTile_16_16

 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (40 6)  (856 262)  (856 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (42 6)  (858 262)  (858 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (46 6)  (862 262)  (862 262)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (51 6)  (867 262)  (867 262)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g3_3 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (856 263)  (856 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (42 7)  (858 263)  (858 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (47 7)  (863 263)  (863 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 12)  (838 268)  (838 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 268)  (839 268)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g3_3
 (21 13)  (837 269)  (837 269)  routing T_16_16.sp12_v_b_19 <X> T_16_16.lc_trk_g3_3


LogicTile_22_16

 (3 7)  (1147 263)  (1147 263)  routing T_22_16.sp12_h_l_23 <X> T_22_16.sp12_v_t_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



RAM_Tile_8_15

 (13 2)  (409 242)  (409 242)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_39
 (12 3)  (408 243)  (408 243)  routing T_8_15.sp4_h_r_2 <X> T_8_15.sp4_v_t_39


LogicTile_11_15

 (9 0)  (555 240)  (555 240)  routing T_11_15.sp4_v_t_36 <X> T_11_15.sp4_h_r_1


LogicTile_12_15

 (0 0)  (600 240)  (600 240)  Negative Clock bit

 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 240)  (623 240)  routing T_12_15.sp4_v_b_19 <X> T_12_15.lc_trk_g0_3
 (24 0)  (624 240)  (624 240)  routing T_12_15.sp4_v_b_19 <X> T_12_15.lc_trk_g0_3
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (612 242)  (612 242)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_l_39
 (14 2)  (614 242)  (614 242)  routing T_12_15.sp4_h_l_1 <X> T_12_15.lc_trk_g0_4
 (15 3)  (615 243)  (615 243)  routing T_12_15.sp4_h_l_1 <X> T_12_15.lc_trk_g0_4
 (16 3)  (616 243)  (616 243)  routing T_12_15.sp4_h_l_1 <X> T_12_15.lc_trk_g0_4
 (17 3)  (617 243)  (617 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g0_4 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 246)  (635 246)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.input_2_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (41 6)  (641 246)  (641 246)  LC_3 Logic Functioning bit
 (43 6)  (643 246)  (643 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (26 7)  (626 247)  (626 247)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (633 247)  (633 247)  routing T_12_15.lc_trk_g2_5 <X> T_12_15.input_2_3
 (36 7)  (636 247)  (636 247)  LC_3 Logic Functioning bit
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (38 7)  (638 247)  (638 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (11 10)  (611 250)  (611 250)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_45
 (13 10)  (613 250)  (613 250)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_45
 (16 10)  (616 250)  (616 250)  routing T_12_15.sp4_v_b_37 <X> T_12_15.lc_trk_g2_5
 (17 10)  (617 250)  (617 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 250)  (618 250)  routing T_12_15.sp4_v_b_37 <X> T_12_15.lc_trk_g2_5
 (12 11)  (612 251)  (612 251)  routing T_12_15.sp4_h_r_2 <X> T_12_15.sp4_v_t_45
 (18 11)  (618 251)  (618 251)  routing T_12_15.sp4_v_b_37 <X> T_12_15.lc_trk_g2_5
 (0 14)  (600 254)  (600 254)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (600 255)  (600 255)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 255)  (601 255)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_7/s_r


LogicTile_13_15

 (0 0)  (654 240)  (654 240)  Negative Clock bit

 (14 0)  (668 240)  (668 240)  routing T_13_15.bnr_op_0 <X> T_13_15.lc_trk_g0_0
 (21 0)  (675 240)  (675 240)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 240)  (678 240)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g0_3
 (25 0)  (679 240)  (679 240)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g0_2
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 240)  (685 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 240)  (688 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (45 0)  (699 240)  (699 240)  LC_0 Logic Functioning bit
 (14 1)  (668 241)  (668 241)  routing T_13_15.bnr_op_0 <X> T_13_15.lc_trk_g0_0
 (17 1)  (671 241)  (671 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 241)  (677 241)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g0_2
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g0_5
 (25 4)  (679 244)  (679 244)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (40 4)  (694 244)  (694 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (42 4)  (696 244)  (696 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (677 245)  (677 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.sp4_h_l_7 <X> T_13_15.lc_trk_g1_2
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 245)  (689 245)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.input_2_2
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (668 248)  (668 248)  routing T_13_15.wire_logic_cluster/lc_0/out <X> T_13_15.lc_trk_g2_0
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 249)  (689 249)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.input_2_4
 (37 9)  (691 249)  (691 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (15 10)  (669 250)  (669 250)  routing T_13_15.tnr_op_5 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (675 250)  (675 250)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g2_7
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 250)  (689 250)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (40 10)  (694 250)  (694 250)  LC_5 Logic Functioning bit
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (687 251)  (687 251)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.input_2_5
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.tnl_op_3 <X> T_13_15.lc_trk_g3_3
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 252)  (684 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (39 12)  (693 252)  (693 252)  LC_6 Logic Functioning bit
 (40 12)  (694 252)  (694 252)  LC_6 Logic Functioning bit
 (41 12)  (695 252)  (695 252)  LC_6 Logic Functioning bit
 (42 12)  (696 252)  (696 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (675 253)  (675 253)  routing T_13_15.tnl_op_3 <X> T_13_15.lc_trk_g3_3
 (28 13)  (682 253)  (682 253)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (26 14)  (680 254)  (680 254)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (38 14)  (692 254)  (692 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (41 14)  (695 254)  (695 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (47 14)  (701 254)  (701 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (38 15)  (692 255)  (692 255)  LC_7 Logic Functioning bit
 (39 15)  (693 255)  (693 255)  LC_7 Logic Functioning bit
 (40 15)  (694 255)  (694 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (0 0)  (708 240)  (708 240)  Negative Clock bit

 (25 0)  (733 240)  (733 240)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g0_2
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.lft_op_2 <X> T_14_15.lc_trk_g0_2
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 242)  (722 242)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g0_4
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 242)  (738 242)  routing T_14_15.lc_trk_g0_4 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 242)  (743 242)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_1
 (36 2)  (744 242)  (744 242)  LC_1 Logic Functioning bit
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (40 2)  (748 242)  (748 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (47 2)  (755 242)  (755 242)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (15 3)  (723 243)  (723 243)  routing T_14_15.lft_op_4 <X> T_14_15.lc_trk_g0_4
 (17 3)  (725 243)  (725 243)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (27 3)  (735 243)  (735 243)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 243)  (741 243)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_1
 (35 3)  (743 243)  (743 243)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (37 3)  (745 243)  (745 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (722 244)  (722 244)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (15 5)  (723 245)  (723 245)  routing T_14_15.lft_op_0 <X> T_14_15.lc_trk_g1_0
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (15 6)  (723 246)  (723 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.lft_op_5 <X> T_14_15.lc_trk_g1_5
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 250)  (731 250)  routing T_14_15.sp4_h_r_31 <X> T_14_15.lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.sp4_h_r_31 <X> T_14_15.lc_trk_g2_7
 (21 11)  (729 251)  (729 251)  routing T_14_15.sp4_h_r_31 <X> T_14_15.lc_trk_g2_7


LogicTile_16_15

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (12 2)  (828 242)  (828 242)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_l_39
 (13 2)  (829 242)  (829 242)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_v_t_39
 (19 5)  (835 245)  (835 245)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (10 10)  (826 250)  (826 250)  routing T_16_15.sp4_v_b_2 <X> T_16_15.sp4_h_l_42


LogicTile_21_15

 (3 15)  (1093 255)  (1093 255)  routing T_21_15.sp12_h_l_22 <X> T_21_15.sp12_v_t_22


LogicTile_22_15

 (3 15)  (1147 255)  (1147 255)  routing T_22_15.sp12_h_l_22 <X> T_22_15.sp12_v_t_22


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0



IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_6_14

 (11 6)  (299 230)  (299 230)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_40
 (12 7)  (300 231)  (300 231)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_v_t_40


LogicTile_12_14

 (19 2)  (619 226)  (619 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 8)  (603 232)  (603 232)  routing T_12_14.sp12_v_t_22 <X> T_12_14.sp12_v_b_1


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (45 0)  (753 224)  (753 224)  LC_0 Logic Functioning bit
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (722 227)  (722 227)  routing T_14_14.sp4_r_v_b_28 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (14 4)  (722 228)  (722 228)  routing T_14_14.wire_logic_cluster/lc_0/out <X> T_14_14.lc_trk_g1_0
 (17 5)  (725 229)  (725 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 6)  (722 230)  (722 230)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g1_4
 (14 7)  (722 231)  (722 231)  routing T_14_14.bnr_op_4 <X> T_14_14.lc_trk_g1_4
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 12)  (729 236)  (729 236)  routing T_14_14.rgt_op_3 <X> T_14_14.lc_trk_g3_3
 (22 12)  (730 236)  (730 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 236)  (732 236)  routing T_14_14.rgt_op_3 <X> T_14_14.lc_trk_g3_3
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r


LogicTile_15_14

 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.bot_op_3 <X> T_15_14.lc_trk_g1_3
 (14 6)  (776 230)  (776 230)  routing T_15_14.bnr_op_4 <X> T_15_14.lc_trk_g1_4
 (26 6)  (788 230)  (788 230)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 230)  (797 230)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_3
 (39 6)  (801 230)  (801 230)  LC_3 Logic Functioning bit
 (14 7)  (776 231)  (776 231)  routing T_15_14.bnr_op_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (789 231)  (789 231)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 231)  (795 231)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_3
 (34 7)  (796 231)  (796 231)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_3
 (25 8)  (787 232)  (787 232)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g2_2
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 233)  (786 233)  routing T_15_14.rgt_op_2 <X> T_15_14.lc_trk_g2_2
 (14 14)  (776 238)  (776 238)  routing T_15_14.sp4_h_r_44 <X> T_15_14.lc_trk_g3_4
 (14 15)  (776 239)  (776 239)  routing T_15_14.sp4_h_r_44 <X> T_15_14.lc_trk_g3_4
 (15 15)  (777 239)  (777 239)  routing T_15_14.sp4_h_r_44 <X> T_15_14.lc_trk_g3_4
 (16 15)  (778 239)  (778 239)  routing T_15_14.sp4_h_r_44 <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_16_14

 (0 0)  (816 224)  (816 224)  Negative Clock bit

 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (817 226)  (817 226)  routing T_16_14.glb_netwk_6 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 228)  (852 228)  LC_2 Logic Functioning bit
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (38 5)  (854 229)  (854 229)  LC_2 Logic Functioning bit
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (11 12)  (827 236)  (827 236)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_v_b_11
 (13 12)  (829 236)  (829 236)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_v_b_11
 (0 14)  (816 238)  (816 238)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (821 238)  (821 238)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (16 14)  (832 238)  (832 238)  routing T_16_14.sp4_v_t_16 <X> T_16_14.lc_trk_g3_5
 (17 14)  (833 238)  (833 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 238)  (834 238)  routing T_16_14.sp4_v_t_16 <X> T_16_14.lc_trk_g3_5
 (0 15)  (816 239)  (816 239)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 239)  (817 239)  routing T_16_14.lc_trk_g3_5 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (4 15)  (820 239)  (820 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (6 15)  (822 239)  (822 239)  routing T_16_14.sp4_v_t_38 <X> T_16_14.sp4_h_l_44
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (839 239)  (839 239)  routing T_16_14.sp12_v_t_21 <X> T_16_14.lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.sp12_v_t_21 <X> T_16_14.lc_trk_g3_6


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0



IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_6_13

 (19 2)  (307 210)  (307 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_15_13

 (0 0)  (762 208)  (762 208)  Negative Clock bit

 (21 0)  (783 208)  (783 208)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 208)  (797 208)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_0
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 209)  (786 209)  routing T_15_13.bot_op_2 <X> T_15_13.lc_trk_g0_2
 (26 1)  (788 209)  (788 209)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 209)  (790 209)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 209)  (795 209)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.input_2_0
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 210)  (788 210)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (42 2)  (804 210)  (804 210)  LC_1 Logic Functioning bit
 (43 2)  (805 210)  (805 210)  LC_1 Logic Functioning bit
 (50 2)  (812 210)  (812 210)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 211)  (798 211)  LC_1 Logic Functioning bit
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (38 3)  (800 211)  (800 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (45 4)  (807 212)  (807 212)  LC_2 Logic Functioning bit
 (50 4)  (812 212)  (812 212)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (31 5)  (793 213)  (793 213)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (15 6)  (777 214)  (777 214)  routing T_15_13.bot_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (42 6)  (804 214)  (804 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (27 7)  (789 215)  (789 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 215)  (794 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 215)  (796 215)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.input_2_3
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 216)  (798 216)  LC_4 Logic Functioning bit
 (38 8)  (800 216)  (800 216)  LC_4 Logic Functioning bit
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.tnr_op_2 <X> T_15_13.lc_trk_g2_2
 (30 9)  (792 217)  (792 217)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 217)  (798 217)  LC_4 Logic Functioning bit
 (38 9)  (800 217)  (800 217)  LC_4 Logic Functioning bit
 (14 10)  (776 218)  (776 218)  routing T_15_13.rgt_op_4 <X> T_15_13.lc_trk_g2_4
 (21 10)  (783 218)  (783 218)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g2_7
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (40 10)  (802 218)  (802 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (15 11)  (777 219)  (777 219)  routing T_15_13.rgt_op_4 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (797 219)  (797 219)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.input_2_5
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (40 11)  (802 219)  (802 219)  LC_5 Logic Functioning bit
 (41 11)  (803 219)  (803 219)  LC_5 Logic Functioning bit
 (25 12)  (787 220)  (787 220)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g3_2
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 220)  (795 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (43 12)  (805 220)  (805 220)  LC_6 Logic Functioning bit
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (14 14)  (776 222)  (776 222)  routing T_15_13.wire_logic_cluster/lc_4/out <X> T_15_13.lc_trk_g3_4
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g3_5
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (42 14)  (804 222)  (804 222)  LC_7 Logic Functioning bit
 (50 14)  (812 222)  (812 222)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 223)  (789 223)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 223)  (793 223)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/in_3


LogicTile_16_13

 (0 0)  (816 208)  (816 208)  Negative Clock bit

 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (1 2)  (817 210)  (817 210)  routing T_16_13.glb_netwk_6 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 213)  (840 213)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g1_2
 (25 5)  (841 213)  (841 213)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g1_2
 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 216)  (850 216)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (45 8)  (861 216)  (861 216)  LC_4 Logic Functioning bit
 (31 9)  (847 217)  (847 217)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 217)  (852 217)  LC_4 Logic Functioning bit
 (37 9)  (853 217)  (853 217)  LC_4 Logic Functioning bit
 (38 9)  (854 217)  (854 217)  LC_4 Logic Functioning bit
 (39 9)  (855 217)  (855 217)  LC_4 Logic Functioning bit
 (0 14)  (816 222)  (816 222)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 222)  (817 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 222)  (832 222)  routing T_16_13.sp12_v_t_10 <X> T_16_13.lc_trk_g3_5
 (17 14)  (833 222)  (833 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (816 223)  (816 223)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 223)  (817 223)  routing T_16_13.lc_trk_g3_5 <X> T_16_13.wire_logic_cluster/lc_7/s_r


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0



LogicTile_15_12

 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 192)  (786 192)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g0_3
 (21 1)  (783 193)  (783 193)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g0_3
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 196)  (797 196)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g1_2
 (25 5)  (787 197)  (787 197)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g1_2
 (27 5)  (789 197)  (789 197)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 197)  (790 197)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 197)  (795 197)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (34 5)  (796 197)  (796 197)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (35 5)  (797 197)  (797 197)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 202)  (792 202)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 202)  (795 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 202)  (796 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 202)  (798 202)  LC_5 Logic Functioning bit
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (43 10)  (805 202)  (805 202)  LC_5 Logic Functioning bit
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (38 11)  (800 203)  (800 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (15 12)  (777 204)  (777 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.rgt_op_1 <X> T_15_12.lc_trk_g3_1
 (21 14)  (783 206)  (783 206)  routing T_15_12.rgt_op_7 <X> T_15_12.lc_trk_g3_7
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.rgt_op_7 <X> T_15_12.lc_trk_g3_7


LogicTile_16_12

 (0 0)  (816 192)  (816 192)  Negative Clock bit

 (19 0)  (835 192)  (835 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 194)  (849 194)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 194)  (850 194)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (12 4)  (828 196)  (828 196)  routing T_16_12.sp4_v_t_40 <X> T_16_12.sp4_h_r_5
 (15 6)  (831 198)  (831 198)  routing T_16_12.sp4_h_r_5 <X> T_16_12.lc_trk_g1_5
 (16 6)  (832 198)  (832 198)  routing T_16_12.sp4_h_r_5 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (834 199)  (834 199)  routing T_16_12.sp4_h_r_5 <X> T_16_12.lc_trk_g1_5
 (16 8)  (832 200)  (832 200)  routing T_16_12.sp12_v_t_14 <X> T_16_12.lc_trk_g2_1
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (18 9)  (834 201)  (834 201)  routing T_16_12.sp12_v_t_14 <X> T_16_12.lc_trk_g2_1
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g3_1
 (21 12)  (837 204)  (837 204)  routing T_16_12.sp12_v_t_0 <X> T_16_12.lc_trk_g3_3
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.sp12_v_t_0 <X> T_16_12.lc_trk_g3_3
 (21 13)  (837 205)  (837 205)  routing T_16_12.sp12_v_t_0 <X> T_16_12.lc_trk_g3_3
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (0 15)  (816 207)  (816 207)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 207)  (817 207)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (37 15)  (853 207)  (853 207)  LC_7 Logic Functioning bit
 (38 15)  (854 207)  (854 207)  LC_7 Logic Functioning bit
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (17 5)  (0 181)  (0 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_4_11

 (3 5)  (183 181)  (183 181)  routing T_4_11.sp12_h_l_23 <X> T_4_11.sp12_h_r_0


LogicTile_16_11

 (3 1)  (819 177)  (819 177)  routing T_16_11.sp12_h_l_23 <X> T_16_11.sp12_v_b_0
 (13 2)  (829 178)  (829 178)  routing T_16_11.sp4_v_b_2 <X> T_16_11.sp4_v_t_39


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_16_10

 (19 2)  (835 162)  (835 162)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (22 5)  (838 165)  (838 165)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (16 10)  (832 170)  (832 170)  routing T_16_10.sp12_v_b_21 <X> T_16_10.lc_trk_g2_5
 (17 10)  (833 170)  (833 170)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (25 10)  (841 170)  (841 170)  routing T_16_10.wire_logic_cluster/lc_6/out <X> T_16_10.lc_trk_g2_6
 (31 10)  (847 170)  (847 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 170)  (848 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 170)  (849 170)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 170)  (852 170)  LC_5 Logic Functioning bit
 (38 10)  (854 170)  (854 170)  LC_5 Logic Functioning bit
 (40 10)  (856 170)  (856 170)  LC_5 Logic Functioning bit
 (41 10)  (857 170)  (857 170)  LC_5 Logic Functioning bit
 (42 10)  (858 170)  (858 170)  LC_5 Logic Functioning bit
 (43 10)  (859 170)  (859 170)  LC_5 Logic Functioning bit
 (52 10)  (868 170)  (868 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (18 11)  (834 171)  (834 171)  routing T_16_10.sp12_v_b_21 <X> T_16_10.lc_trk_g2_5
 (22 11)  (838 171)  (838 171)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 171)  (842 171)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 171)  (843 171)  routing T_16_10.lc_trk_g1_2 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 171)  (845 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 171)  (847 171)  routing T_16_10.lc_trk_g2_6 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 171)  (853 171)  LC_5 Logic Functioning bit
 (39 11)  (855 171)  (855 171)  LC_5 Logic Functioning bit
 (40 11)  (856 171)  (856 171)  LC_5 Logic Functioning bit
 (41 11)  (857 171)  (857 171)  LC_5 Logic Functioning bit
 (42 11)  (858 171)  (858 171)  LC_5 Logic Functioning bit
 (43 11)  (859 171)  (859 171)  LC_5 Logic Functioning bit
 (21 12)  (837 172)  (837 172)  routing T_16_10.sp12_v_t_0 <X> T_16_10.lc_trk_g3_3
 (22 12)  (838 172)  (838 172)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 172)  (840 172)  routing T_16_10.sp12_v_t_0 <X> T_16_10.lc_trk_g3_3
 (26 12)  (842 172)  (842 172)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_6/in_0
 (31 12)  (847 172)  (847 172)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 172)  (848 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 172)  (849 172)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 172)  (852 172)  LC_6 Logic Functioning bit
 (38 12)  (854 172)  (854 172)  LC_6 Logic Functioning bit
 (21 13)  (837 173)  (837 173)  routing T_16_10.sp12_v_t_0 <X> T_16_10.lc_trk_g3_3
 (26 13)  (842 173)  (842 173)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 173)  (843 173)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 173)  (844 173)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 173)  (845 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 173)  (853 173)  LC_6 Logic Functioning bit
 (39 13)  (855 173)  (855 173)  LC_6 Logic Functioning bit
 (21 14)  (837 174)  (837 174)  routing T_16_10.sp12_v_b_7 <X> T_16_10.lc_trk_g3_7
 (22 14)  (838 174)  (838 174)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (840 174)  (840 174)  routing T_16_10.sp12_v_b_7 <X> T_16_10.lc_trk_g3_7
 (32 14)  (848 174)  (848 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 174)  (849 174)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 174)  (850 174)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 174)  (852 174)  LC_7 Logic Functioning bit
 (37 14)  (853 174)  (853 174)  LC_7 Logic Functioning bit
 (38 14)  (854 174)  (854 174)  LC_7 Logic Functioning bit
 (39 14)  (855 174)  (855 174)  LC_7 Logic Functioning bit
 (40 14)  (856 174)  (856 174)  LC_7 Logic Functioning bit
 (41 14)  (857 174)  (857 174)  LC_7 Logic Functioning bit
 (47 14)  (863 174)  (863 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (866 174)  (866 174)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (837 175)  (837 175)  routing T_16_10.sp12_v_b_7 <X> T_16_10.lc_trk_g3_7
 (31 15)  (847 175)  (847 175)  routing T_16_10.lc_trk_g3_3 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 175)  (852 175)  LC_7 Logic Functioning bit
 (37 15)  (853 175)  (853 175)  LC_7 Logic Functioning bit
 (38 15)  (854 175)  (854 175)  LC_7 Logic Functioning bit
 (39 15)  (855 175)  (855 175)  LC_7 Logic Functioning bit
 (40 15)  (856 175)  (856 175)  LC_7 Logic Functioning bit
 (41 15)  (857 175)  (857 175)  LC_7 Logic Functioning bit


RAM_Tile_25_10

 (3 13)  (1309 173)  (1309 173)  routing T_25_10.sp12_h_l_22 <X> T_25_10.sp12_h_r_1


LogicTile_32_10

 (2 6)  (1674 166)  (1674 166)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 173)  (1739 173)  routing T_33_10.span4_horz_19 <X> T_33_10.span4_vert_b_3
 (14 13)  (1740 173)  (1740 173)  routing T_33_10.span4_horz_19 <X> T_33_10.span4_vert_b_3


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (3 6)  (183 150)  (183 150)  routing T_4_9.sp12_v_b_0 <X> T_4_9.sp12_v_t_23


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (28 0)  (902 144)  (902 144)  routing T_17_9.lc_trk_g2_1 <X> T_17_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 144)  (903 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 144)  (906 144)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (910 144)  (910 144)  LC_0 Logic Functioning bit
 (37 0)  (911 144)  (911 144)  LC_0 Logic Functioning bit
 (38 0)  (912 144)  (912 144)  LC_0 Logic Functioning bit
 (39 0)  (913 144)  (913 144)  LC_0 Logic Functioning bit
 (44 0)  (918 144)  (918 144)  LC_0 Logic Functioning bit
 (40 1)  (914 145)  (914 145)  LC_0 Logic Functioning bit
 (41 1)  (915 145)  (915 145)  LC_0 Logic Functioning bit
 (42 1)  (916 145)  (916 145)  LC_0 Logic Functioning bit
 (43 1)  (917 145)  (917 145)  LC_0 Logic Functioning bit
 (49 1)  (923 145)  (923 145)  Carry_In_Mux bit 

 (0 2)  (874 146)  (874 146)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (2 2)  (876 146)  (876 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 146)  (901 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 146)  (902 146)  routing T_17_9.lc_trk_g3_1 <X> T_17_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 146)  (903 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 146)  (906 146)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 146)  (910 146)  LC_1 Logic Functioning bit
 (37 2)  (911 146)  (911 146)  LC_1 Logic Functioning bit
 (38 2)  (912 146)  (912 146)  LC_1 Logic Functioning bit
 (39 2)  (913 146)  (913 146)  LC_1 Logic Functioning bit
 (44 2)  (918 146)  (918 146)  LC_1 Logic Functioning bit
 (45 2)  (919 146)  (919 146)  LC_1 Logic Functioning bit
 (0 3)  (874 147)  (874 147)  routing T_17_9.glb_netwk_3 <X> T_17_9.wire_logic_cluster/lc_7/clk
 (40 3)  (914 147)  (914 147)  LC_1 Logic Functioning bit
 (41 3)  (915 147)  (915 147)  LC_1 Logic Functioning bit
 (42 3)  (916 147)  (916 147)  LC_1 Logic Functioning bit
 (43 3)  (917 147)  (917 147)  LC_1 Logic Functioning bit
 (21 4)  (895 148)  (895 148)  routing T_17_9.wire_logic_cluster/lc_3/out <X> T_17_9.lc_trk_g1_3
 (22 4)  (896 148)  (896 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (899 148)  (899 148)  routing T_17_9.wire_logic_cluster/lc_2/out <X> T_17_9.lc_trk_g1_2
 (27 4)  (901 148)  (901 148)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 148)  (903 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 148)  (906 148)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 148)  (910 148)  LC_2 Logic Functioning bit
 (37 4)  (911 148)  (911 148)  LC_2 Logic Functioning bit
 (38 4)  (912 148)  (912 148)  LC_2 Logic Functioning bit
 (39 4)  (913 148)  (913 148)  LC_2 Logic Functioning bit
 (44 4)  (918 148)  (918 148)  LC_2 Logic Functioning bit
 (45 4)  (919 148)  (919 148)  LC_2 Logic Functioning bit
 (22 5)  (896 149)  (896 149)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 149)  (904 149)  routing T_17_9.lc_trk_g1_2 <X> T_17_9.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 149)  (914 149)  LC_2 Logic Functioning bit
 (41 5)  (915 149)  (915 149)  LC_2 Logic Functioning bit
 (42 5)  (916 149)  (916 149)  LC_2 Logic Functioning bit
 (43 5)  (917 149)  (917 149)  LC_2 Logic Functioning bit
 (21 6)  (895 150)  (895 150)  routing T_17_9.wire_logic_cluster/lc_7/out <X> T_17_9.lc_trk_g1_7
 (22 6)  (896 150)  (896 150)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (901 150)  (901 150)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 150)  (903 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 150)  (906 150)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 150)  (910 150)  LC_3 Logic Functioning bit
 (37 6)  (911 150)  (911 150)  LC_3 Logic Functioning bit
 (38 6)  (912 150)  (912 150)  LC_3 Logic Functioning bit
 (39 6)  (913 150)  (913 150)  LC_3 Logic Functioning bit
 (44 6)  (918 150)  (918 150)  LC_3 Logic Functioning bit
 (45 6)  (919 150)  (919 150)  LC_3 Logic Functioning bit
 (30 7)  (904 151)  (904 151)  routing T_17_9.lc_trk_g1_3 <X> T_17_9.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 151)  (914 151)  LC_3 Logic Functioning bit
 (41 7)  (915 151)  (915 151)  LC_3 Logic Functioning bit
 (42 7)  (916 151)  (916 151)  LC_3 Logic Functioning bit
 (43 7)  (917 151)  (917 151)  LC_3 Logic Functioning bit
 (14 8)  (888 152)  (888 152)  routing T_17_9.rgt_op_0 <X> T_17_9.lc_trk_g2_0
 (15 8)  (889 152)  (889 152)  routing T_17_9.rgt_op_1 <X> T_17_9.lc_trk_g2_1
 (17 8)  (891 152)  (891 152)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 152)  (892 152)  routing T_17_9.rgt_op_1 <X> T_17_9.lc_trk_g2_1
 (27 8)  (901 152)  (901 152)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 152)  (902 152)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 152)  (903 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 152)  (904 152)  routing T_17_9.lc_trk_g3_4 <X> T_17_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 152)  (906 152)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 152)  (910 152)  LC_4 Logic Functioning bit
 (37 8)  (911 152)  (911 152)  LC_4 Logic Functioning bit
 (38 8)  (912 152)  (912 152)  LC_4 Logic Functioning bit
 (39 8)  (913 152)  (913 152)  LC_4 Logic Functioning bit
 (44 8)  (918 152)  (918 152)  LC_4 Logic Functioning bit
 (45 8)  (919 152)  (919 152)  LC_4 Logic Functioning bit
 (15 9)  (889 153)  (889 153)  routing T_17_9.rgt_op_0 <X> T_17_9.lc_trk_g2_0
 (17 9)  (891 153)  (891 153)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (40 9)  (914 153)  (914 153)  LC_4 Logic Functioning bit
 (41 9)  (915 153)  (915 153)  LC_4 Logic Functioning bit
 (42 9)  (916 153)  (916 153)  LC_4 Logic Functioning bit
 (43 9)  (917 153)  (917 153)  LC_4 Logic Functioning bit
 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (28 10)  (902 154)  (902 154)  routing T_17_9.lc_trk_g2_0 <X> T_17_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 154)  (903 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 154)  (906 154)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 154)  (910 154)  LC_5 Logic Functioning bit
 (37 10)  (911 154)  (911 154)  LC_5 Logic Functioning bit
 (38 10)  (912 154)  (912 154)  LC_5 Logic Functioning bit
 (39 10)  (913 154)  (913 154)  LC_5 Logic Functioning bit
 (44 10)  (918 154)  (918 154)  LC_5 Logic Functioning bit
 (40 11)  (914 155)  (914 155)  LC_5 Logic Functioning bit
 (41 11)  (915 155)  (915 155)  LC_5 Logic Functioning bit
 (42 11)  (916 155)  (916 155)  LC_5 Logic Functioning bit
 (43 11)  (917 155)  (917 155)  LC_5 Logic Functioning bit
 (46 11)  (920 155)  (920 155)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (891 156)  (891 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 156)  (892 156)  routing T_17_9.wire_logic_cluster/lc_1/out <X> T_17_9.lc_trk_g3_1
 (25 12)  (899 156)  (899 156)  routing T_17_9.rgt_op_2 <X> T_17_9.lc_trk_g3_2
 (27 12)  (901 156)  (901 156)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 156)  (902 156)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 156)  (903 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 156)  (906 156)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 156)  (910 156)  LC_6 Logic Functioning bit
 (37 12)  (911 156)  (911 156)  LC_6 Logic Functioning bit
 (38 12)  (912 156)  (912 156)  LC_6 Logic Functioning bit
 (39 12)  (913 156)  (913 156)  LC_6 Logic Functioning bit
 (44 12)  (918 156)  (918 156)  LC_6 Logic Functioning bit
 (22 13)  (896 157)  (896 157)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 157)  (898 157)  routing T_17_9.rgt_op_2 <X> T_17_9.lc_trk_g3_2
 (30 13)  (904 157)  (904 157)  routing T_17_9.lc_trk_g3_2 <X> T_17_9.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 157)  (914 157)  LC_6 Logic Functioning bit
 (41 13)  (915 157)  (915 157)  LC_6 Logic Functioning bit
 (42 13)  (916 157)  (916 157)  LC_6 Logic Functioning bit
 (43 13)  (917 157)  (917 157)  LC_6 Logic Functioning bit
 (14 14)  (888 158)  (888 158)  routing T_17_9.wire_logic_cluster/lc_4/out <X> T_17_9.lc_trk_g3_4
 (27 14)  (901 158)  (901 158)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 158)  (903 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 158)  (904 158)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 158)  (906 158)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (911 158)  (911 158)  LC_7 Logic Functioning bit
 (39 14)  (913 158)  (913 158)  LC_7 Logic Functioning bit
 (41 14)  (915 158)  (915 158)  LC_7 Logic Functioning bit
 (43 14)  (917 158)  (917 158)  LC_7 Logic Functioning bit
 (45 14)  (919 158)  (919 158)  LC_7 Logic Functioning bit
 (17 15)  (891 159)  (891 159)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 159)  (904 159)  routing T_17_9.lc_trk_g1_7 <X> T_17_9.wire_logic_cluster/lc_7/in_1
 (37 15)  (911 159)  (911 159)  LC_7 Logic Functioning bit
 (39 15)  (913 159)  (913 159)  LC_7 Logic Functioning bit
 (41 15)  (915 159)  (915 159)  LC_7 Logic Functioning bit
 (43 15)  (917 159)  (917 159)  LC_7 Logic Functioning bit


LogicTile_18_9

 (14 0)  (942 144)  (942 144)  routing T_18_9.lft_op_0 <X> T_18_9.lc_trk_g0_0
 (17 0)  (945 144)  (945 144)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 144)  (946 144)  routing T_18_9.wire_logic_cluster/lc_1/out <X> T_18_9.lc_trk_g0_1
 (25 0)  (953 144)  (953 144)  routing T_18_9.wire_logic_cluster/lc_2/out <X> T_18_9.lc_trk_g0_2
 (26 0)  (954 144)  (954 144)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 144)  (956 144)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 144)  (957 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 144)  (958 144)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 144)  (959 144)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 144)  (960 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 144)  (961 144)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 144)  (963 144)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.input_2_0
 (37 0)  (965 144)  (965 144)  LC_0 Logic Functioning bit
 (42 0)  (970 144)  (970 144)  LC_0 Logic Functioning bit
 (43 0)  (971 144)  (971 144)  LC_0 Logic Functioning bit
 (45 0)  (973 144)  (973 144)  LC_0 Logic Functioning bit
 (15 1)  (943 145)  (943 145)  routing T_18_9.lft_op_0 <X> T_18_9.lc_trk_g0_0
 (17 1)  (945 145)  (945 145)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (950 145)  (950 145)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (957 145)  (957 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 145)  (958 145)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 145)  (960 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (962 145)  (962 145)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.input_2_0
 (35 1)  (963 145)  (963 145)  routing T_18_9.lc_trk_g1_7 <X> T_18_9.input_2_0
 (36 1)  (964 145)  (964 145)  LC_0 Logic Functioning bit
 (37 1)  (965 145)  (965 145)  LC_0 Logic Functioning bit
 (42 1)  (970 145)  (970 145)  LC_0 Logic Functioning bit
 (43 1)  (971 145)  (971 145)  LC_0 Logic Functioning bit
 (0 2)  (928 146)  (928 146)  routing T_18_9.glb_netwk_3 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (2 2)  (930 146)  (930 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (950 146)  (950 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (951 146)  (951 146)  routing T_18_9.sp4_v_b_23 <X> T_18_9.lc_trk_g0_7
 (24 2)  (952 146)  (952 146)  routing T_18_9.sp4_v_b_23 <X> T_18_9.lc_trk_g0_7
 (25 2)  (953 146)  (953 146)  routing T_18_9.lft_op_6 <X> T_18_9.lc_trk_g0_6
 (26 2)  (954 146)  (954 146)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 146)  (957 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 146)  (959 146)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 146)  (960 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (963 146)  (963 146)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.input_2_1
 (38 2)  (966 146)  (966 146)  LC_1 Logic Functioning bit
 (41 2)  (969 146)  (969 146)  LC_1 Logic Functioning bit
 (43 2)  (971 146)  (971 146)  LC_1 Logic Functioning bit
 (45 2)  (973 146)  (973 146)  LC_1 Logic Functioning bit
 (0 3)  (928 147)  (928 147)  routing T_18_9.glb_netwk_3 <X> T_18_9.wire_logic_cluster/lc_7/clk
 (15 3)  (943 147)  (943 147)  routing T_18_9.bot_op_4 <X> T_18_9.lc_trk_g0_4
 (17 3)  (945 147)  (945 147)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (950 147)  (950 147)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (952 147)  (952 147)  routing T_18_9.lft_op_6 <X> T_18_9.lc_trk_g0_6
 (26 3)  (954 147)  (954 147)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 147)  (956 147)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 147)  (957 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 147)  (960 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (961 147)  (961 147)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.input_2_1
 (36 3)  (964 147)  (964 147)  LC_1 Logic Functioning bit
 (38 3)  (966 147)  (966 147)  LC_1 Logic Functioning bit
 (41 3)  (969 147)  (969 147)  LC_1 Logic Functioning bit
 (43 3)  (971 147)  (971 147)  LC_1 Logic Functioning bit
 (15 4)  (943 148)  (943 148)  routing T_18_9.lft_op_1 <X> T_18_9.lc_trk_g1_1
 (17 4)  (945 148)  (945 148)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 148)  (946 148)  routing T_18_9.lft_op_1 <X> T_18_9.lc_trk_g1_1
 (26 4)  (954 148)  (954 148)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_2/in_0
 (28 4)  (956 148)  (956 148)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 148)  (957 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 148)  (958 148)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 148)  (959 148)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 148)  (960 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 148)  (961 148)  routing T_18_9.lc_trk_g2_5 <X> T_18_9.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 148)  (963 148)  routing T_18_9.lc_trk_g0_6 <X> T_18_9.input_2_2
 (37 4)  (965 148)  (965 148)  LC_2 Logic Functioning bit
 (42 4)  (970 148)  (970 148)  LC_2 Logic Functioning bit
 (43 4)  (971 148)  (971 148)  LC_2 Logic Functioning bit
 (45 4)  (973 148)  (973 148)  LC_2 Logic Functioning bit
 (29 5)  (957 149)  (957 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 149)  (958 149)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 149)  (960 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (963 149)  (963 149)  routing T_18_9.lc_trk_g0_6 <X> T_18_9.input_2_2
 (36 5)  (964 149)  (964 149)  LC_2 Logic Functioning bit
 (37 5)  (965 149)  (965 149)  LC_2 Logic Functioning bit
 (42 5)  (970 149)  (970 149)  LC_2 Logic Functioning bit
 (43 5)  (971 149)  (971 149)  LC_2 Logic Functioning bit
 (14 6)  (942 150)  (942 150)  routing T_18_9.lft_op_4 <X> T_18_9.lc_trk_g1_4
 (16 6)  (944 150)  (944 150)  routing T_18_9.sp4_v_b_13 <X> T_18_9.lc_trk_g1_5
 (17 6)  (945 150)  (945 150)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (946 150)  (946 150)  routing T_18_9.sp4_v_b_13 <X> T_18_9.lc_trk_g1_5
 (21 6)  (949 150)  (949 150)  routing T_18_9.sp4_h_l_10 <X> T_18_9.lc_trk_g1_7
 (22 6)  (950 150)  (950 150)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (951 150)  (951 150)  routing T_18_9.sp4_h_l_10 <X> T_18_9.lc_trk_g1_7
 (24 6)  (952 150)  (952 150)  routing T_18_9.sp4_h_l_10 <X> T_18_9.lc_trk_g1_7
 (15 7)  (943 151)  (943 151)  routing T_18_9.lft_op_4 <X> T_18_9.lc_trk_g1_4
 (17 7)  (945 151)  (945 151)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (946 151)  (946 151)  routing T_18_9.sp4_v_b_13 <X> T_18_9.lc_trk_g1_5
 (21 7)  (949 151)  (949 151)  routing T_18_9.sp4_h_l_10 <X> T_18_9.lc_trk_g1_7
 (14 8)  (942 152)  (942 152)  routing T_18_9.wire_logic_cluster/lc_0/out <X> T_18_9.lc_trk_g2_0
 (17 9)  (945 153)  (945 153)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (17 10)  (945 154)  (945 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (946 154)  (946 154)  routing T_18_9.wire_logic_cluster/lc_5/out <X> T_18_9.lc_trk_g2_5
 (21 10)  (949 154)  (949 154)  routing T_18_9.wire_logic_cluster/lc_7/out <X> T_18_9.lc_trk_g2_7
 (22 10)  (950 154)  (950 154)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (955 154)  (955 154)  routing T_18_9.lc_trk_g1_5 <X> T_18_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 154)  (957 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 154)  (958 154)  routing T_18_9.lc_trk_g1_5 <X> T_18_9.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 154)  (960 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 154)  (961 154)  routing T_18_9.lc_trk_g2_0 <X> T_18_9.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 154)  (963 154)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.input_2_5
 (36 10)  (964 154)  (964 154)  LC_5 Logic Functioning bit
 (29 11)  (957 155)  (957 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (32 11)  (960 155)  (960 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (963 155)  (963 155)  routing T_18_9.lc_trk_g0_7 <X> T_18_9.input_2_5
 (48 11)  (976 155)  (976 155)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (942 156)  (942 156)  routing T_18_9.sp4_v_t_21 <X> T_18_9.lc_trk_g3_0
 (26 12)  (954 156)  (954 156)  routing T_18_9.lc_trk_g0_4 <X> T_18_9.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 156)  (956 156)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 156)  (957 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 156)  (958 156)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (959 156)  (959 156)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 156)  (960 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 156)  (961 156)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 156)  (962 156)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (40 12)  (968 156)  (968 156)  LC_6 Logic Functioning bit
 (41 12)  (969 156)  (969 156)  LC_6 Logic Functioning bit
 (42 12)  (970 156)  (970 156)  LC_6 Logic Functioning bit
 (45 12)  (973 156)  (973 156)  LC_6 Logic Functioning bit
 (50 12)  (978 156)  (978 156)  Cascade bit: LH_LC06_inmux02_5

 (53 12)  (981 156)  (981 156)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (14 13)  (942 157)  (942 157)  routing T_18_9.sp4_v_t_21 <X> T_18_9.lc_trk_g3_0
 (16 13)  (944 157)  (944 157)  routing T_18_9.sp4_v_t_21 <X> T_18_9.lc_trk_g3_0
 (17 13)  (945 157)  (945 157)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (29 13)  (957 157)  (957 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 157)  (958 157)  routing T_18_9.lc_trk_g2_7 <X> T_18_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 157)  (959 157)  routing T_18_9.lc_trk_g3_6 <X> T_18_9.wire_logic_cluster/lc_6/in_3
 (40 13)  (968 157)  (968 157)  LC_6 Logic Functioning bit
 (41 13)  (969 157)  (969 157)  LC_6 Logic Functioning bit
 (42 13)  (970 157)  (970 157)  LC_6 Logic Functioning bit
 (43 13)  (971 157)  (971 157)  LC_6 Logic Functioning bit
 (25 14)  (953 158)  (953 158)  routing T_18_9.wire_logic_cluster/lc_6/out <X> T_18_9.lc_trk_g3_6
 (26 14)  (954 158)  (954 158)  routing T_18_9.lc_trk_g1_4 <X> T_18_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 158)  (955 158)  routing T_18_9.lc_trk_g1_1 <X> T_18_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 158)  (957 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 158)  (960 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (39 14)  (967 158)  (967 158)  LC_7 Logic Functioning bit
 (22 15)  (950 159)  (950 159)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (955 159)  (955 159)  routing T_18_9.lc_trk_g1_4 <X> T_18_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 159)  (957 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 159)  (959 159)  routing T_18_9.lc_trk_g0_2 <X> T_18_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 159)  (960 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (961 159)  (961 159)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.input_2_7
 (34 15)  (962 159)  (962 159)  routing T_18_9.lc_trk_g3_0 <X> T_18_9.input_2_7
 (48 15)  (976 159)  (976 159)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8

 (27 0)  (901 128)  (901 128)  routing T_17_8.lc_trk_g1_0 <X> T_17_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 128)  (903 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (909 128)  (909 128)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.input_2_0
 (44 0)  (918 128)  (918 128)  LC_0 Logic Functioning bit
 (22 1)  (896 129)  (896 129)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 129)  (898 129)  routing T_17_8.bot_op_2 <X> T_17_8.lc_trk_g0_2
 (32 1)  (906 129)  (906 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (907 129)  (907 129)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.input_2_0
 (35 1)  (909 129)  (909 129)  routing T_17_8.lc_trk_g2_6 <X> T_17_8.input_2_0
 (0 2)  (874 130)  (874 130)  routing T_17_8.glb_netwk_3 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (2 2)  (876 130)  (876 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 130)  (901 130)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 130)  (902 130)  routing T_17_8.lc_trk_g3_1 <X> T_17_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 130)  (903 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 130)  (906 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 130)  (910 130)  LC_1 Logic Functioning bit
 (37 2)  (911 130)  (911 130)  LC_1 Logic Functioning bit
 (38 2)  (912 130)  (912 130)  LC_1 Logic Functioning bit
 (39 2)  (913 130)  (913 130)  LC_1 Logic Functioning bit
 (44 2)  (918 130)  (918 130)  LC_1 Logic Functioning bit
 (45 2)  (919 130)  (919 130)  LC_1 Logic Functioning bit
 (0 3)  (874 131)  (874 131)  routing T_17_8.glb_netwk_3 <X> T_17_8.wire_logic_cluster/lc_7/clk
 (40 3)  (914 131)  (914 131)  LC_1 Logic Functioning bit
 (41 3)  (915 131)  (915 131)  LC_1 Logic Functioning bit
 (42 3)  (916 131)  (916 131)  LC_1 Logic Functioning bit
 (43 3)  (917 131)  (917 131)  LC_1 Logic Functioning bit
 (25 4)  (899 132)  (899 132)  routing T_17_8.wire_logic_cluster/lc_2/out <X> T_17_8.lc_trk_g1_2
 (27 4)  (901 132)  (901 132)  routing T_17_8.lc_trk_g1_2 <X> T_17_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 132)  (903 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 132)  (906 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 132)  (910 132)  LC_2 Logic Functioning bit
 (37 4)  (911 132)  (911 132)  LC_2 Logic Functioning bit
 (38 4)  (912 132)  (912 132)  LC_2 Logic Functioning bit
 (39 4)  (913 132)  (913 132)  LC_2 Logic Functioning bit
 (44 4)  (918 132)  (918 132)  LC_2 Logic Functioning bit
 (45 4)  (919 132)  (919 132)  LC_2 Logic Functioning bit
 (15 5)  (889 133)  (889 133)  routing T_17_8.bot_op_0 <X> T_17_8.lc_trk_g1_0
 (17 5)  (891 133)  (891 133)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (896 133)  (896 133)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (904 133)  (904 133)  routing T_17_8.lc_trk_g1_2 <X> T_17_8.wire_logic_cluster/lc_2/in_1
 (40 5)  (914 133)  (914 133)  LC_2 Logic Functioning bit
 (41 5)  (915 133)  (915 133)  LC_2 Logic Functioning bit
 (42 5)  (916 133)  (916 133)  LC_2 Logic Functioning bit
 (43 5)  (917 133)  (917 133)  LC_2 Logic Functioning bit
 (25 6)  (899 134)  (899 134)  routing T_17_8.wire_logic_cluster/lc_6/out <X> T_17_8.lc_trk_g1_6
 (27 6)  (901 134)  (901 134)  routing T_17_8.lc_trk_g3_5 <X> T_17_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 134)  (902 134)  routing T_17_8.lc_trk_g3_5 <X> T_17_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 134)  (903 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 134)  (904 134)  routing T_17_8.lc_trk_g3_5 <X> T_17_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 134)  (906 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (910 134)  (910 134)  LC_3 Logic Functioning bit
 (37 6)  (911 134)  (911 134)  LC_3 Logic Functioning bit
 (38 6)  (912 134)  (912 134)  LC_3 Logic Functioning bit
 (39 6)  (913 134)  (913 134)  LC_3 Logic Functioning bit
 (44 6)  (918 134)  (918 134)  LC_3 Logic Functioning bit
 (22 7)  (896 135)  (896 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (914 135)  (914 135)  LC_3 Logic Functioning bit
 (41 7)  (915 135)  (915 135)  LC_3 Logic Functioning bit
 (42 7)  (916 135)  (916 135)  LC_3 Logic Functioning bit
 (43 7)  (917 135)  (917 135)  LC_3 Logic Functioning bit
 (15 8)  (889 136)  (889 136)  routing T_17_8.rgt_op_1 <X> T_17_8.lc_trk_g2_1
 (17 8)  (891 136)  (891 136)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 136)  (892 136)  routing T_17_8.rgt_op_1 <X> T_17_8.lc_trk_g2_1
 (27 8)  (901 136)  (901 136)  routing T_17_8.lc_trk_g3_4 <X> T_17_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 136)  (902 136)  routing T_17_8.lc_trk_g3_4 <X> T_17_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 136)  (903 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 136)  (904 136)  routing T_17_8.lc_trk_g3_4 <X> T_17_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 136)  (906 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (910 136)  (910 136)  LC_4 Logic Functioning bit
 (37 8)  (911 136)  (911 136)  LC_4 Logic Functioning bit
 (38 8)  (912 136)  (912 136)  LC_4 Logic Functioning bit
 (39 8)  (913 136)  (913 136)  LC_4 Logic Functioning bit
 (44 8)  (918 136)  (918 136)  LC_4 Logic Functioning bit
 (45 8)  (919 136)  (919 136)  LC_4 Logic Functioning bit
 (40 9)  (914 137)  (914 137)  LC_4 Logic Functioning bit
 (41 9)  (915 137)  (915 137)  LC_4 Logic Functioning bit
 (42 9)  (916 137)  (916 137)  LC_4 Logic Functioning bit
 (43 9)  (917 137)  (917 137)  LC_4 Logic Functioning bit
 (7 10)  (881 138)  (881 138)  Column buffer control bit: LH_colbuf_cntl_3

 (32 10)  (906 138)  (906 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (910 138)  (910 138)  LC_5 Logic Functioning bit
 (39 10)  (913 138)  (913 138)  LC_5 Logic Functioning bit
 (41 10)  (915 138)  (915 138)  LC_5 Logic Functioning bit
 (42 10)  (916 138)  (916 138)  LC_5 Logic Functioning bit
 (44 10)  (918 138)  (918 138)  LC_5 Logic Functioning bit
 (22 11)  (896 139)  (896 139)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (898 139)  (898 139)  routing T_17_8.tnr_op_6 <X> T_17_8.lc_trk_g2_6
 (32 11)  (906 139)  (906 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (907 139)  (907 139)  routing T_17_8.lc_trk_g2_1 <X> T_17_8.input_2_5
 (37 11)  (911 139)  (911 139)  LC_5 Logic Functioning bit
 (38 11)  (912 139)  (912 139)  LC_5 Logic Functioning bit
 (40 11)  (914 139)  (914 139)  LC_5 Logic Functioning bit
 (43 11)  (917 139)  (917 139)  LC_5 Logic Functioning bit
 (46 11)  (920 139)  (920 139)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (891 140)  (891 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 140)  (892 140)  routing T_17_8.wire_logic_cluster/lc_1/out <X> T_17_8.lc_trk_g3_1
 (27 12)  (901 140)  (901 140)  routing T_17_8.lc_trk_g1_6 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 140)  (903 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 140)  (904 140)  routing T_17_8.lc_trk_g1_6 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 140)  (906 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (910 140)  (910 140)  LC_6 Logic Functioning bit
 (37 12)  (911 140)  (911 140)  LC_6 Logic Functioning bit
 (38 12)  (912 140)  (912 140)  LC_6 Logic Functioning bit
 (39 12)  (913 140)  (913 140)  LC_6 Logic Functioning bit
 (44 12)  (918 140)  (918 140)  LC_6 Logic Functioning bit
 (45 12)  (919 140)  (919 140)  LC_6 Logic Functioning bit
 (30 13)  (904 141)  (904 141)  routing T_17_8.lc_trk_g1_6 <X> T_17_8.wire_logic_cluster/lc_6/in_1
 (40 13)  (914 141)  (914 141)  LC_6 Logic Functioning bit
 (41 13)  (915 141)  (915 141)  LC_6 Logic Functioning bit
 (42 13)  (916 141)  (916 141)  LC_6 Logic Functioning bit
 (43 13)  (917 141)  (917 141)  LC_6 Logic Functioning bit
 (53 13)  (927 141)  (927 141)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (14 14)  (888 142)  (888 142)  routing T_17_8.wire_logic_cluster/lc_4/out <X> T_17_8.lc_trk_g3_4
 (15 14)  (889 142)  (889 142)  routing T_17_8.rgt_op_5 <X> T_17_8.lc_trk_g3_5
 (17 14)  (891 142)  (891 142)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 142)  (892 142)  routing T_17_8.rgt_op_5 <X> T_17_8.lc_trk_g3_5
 (29 14)  (903 142)  (903 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 142)  (906 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (910 142)  (910 142)  LC_7 Logic Functioning bit
 (37 14)  (911 142)  (911 142)  LC_7 Logic Functioning bit
 (38 14)  (912 142)  (912 142)  LC_7 Logic Functioning bit
 (39 14)  (913 142)  (913 142)  LC_7 Logic Functioning bit
 (44 14)  (918 142)  (918 142)  LC_7 Logic Functioning bit
 (17 15)  (891 143)  (891 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (904 143)  (904 143)  routing T_17_8.lc_trk_g0_2 <X> T_17_8.wire_logic_cluster/lc_7/in_1
 (40 15)  (914 143)  (914 143)  LC_7 Logic Functioning bit
 (41 15)  (915 143)  (915 143)  LC_7 Logic Functioning bit
 (42 15)  (916 143)  (916 143)  LC_7 Logic Functioning bit
 (43 15)  (917 143)  (917 143)  LC_7 Logic Functioning bit


LogicTile_18_8

 (15 0)  (943 128)  (943 128)  routing T_18_8.lft_op_1 <X> T_18_8.lc_trk_g0_1
 (17 0)  (945 128)  (945 128)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (946 128)  (946 128)  routing T_18_8.lft_op_1 <X> T_18_8.lc_trk_g0_1
 (29 0)  (957 128)  (957 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 128)  (959 128)  routing T_18_8.lc_trk_g2_7 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 128)  (960 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 128)  (961 128)  routing T_18_8.lc_trk_g2_7 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (40 0)  (968 128)  (968 128)  LC_0 Logic Functioning bit
 (26 1)  (954 129)  (954 129)  routing T_18_8.lc_trk_g3_3 <X> T_18_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 129)  (955 129)  routing T_18_8.lc_trk_g3_3 <X> T_18_8.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 129)  (956 129)  routing T_18_8.lc_trk_g3_3 <X> T_18_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 129)  (957 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 129)  (959 129)  routing T_18_8.lc_trk_g2_7 <X> T_18_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 129)  (960 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (961 129)  (961 129)  routing T_18_8.lc_trk_g2_0 <X> T_18_8.input_2_0
 (0 2)  (928 130)  (928 130)  routing T_18_8.glb_netwk_3 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (2 2)  (930 130)  (930 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 130)  (942 130)  routing T_18_8.wire_logic_cluster/lc_4/out <X> T_18_8.lc_trk_g0_4
 (15 2)  (943 130)  (943 130)  routing T_18_8.top_op_5 <X> T_18_8.lc_trk_g0_5
 (17 2)  (945 130)  (945 130)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (949 130)  (949 130)  routing T_18_8.sp4_h_l_10 <X> T_18_8.lc_trk_g0_7
 (22 2)  (950 130)  (950 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (951 130)  (951 130)  routing T_18_8.sp4_h_l_10 <X> T_18_8.lc_trk_g0_7
 (24 2)  (952 130)  (952 130)  routing T_18_8.sp4_h_l_10 <X> T_18_8.lc_trk_g0_7
 (26 2)  (954 130)  (954 130)  routing T_18_8.lc_trk_g0_5 <X> T_18_8.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 130)  (957 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 130)  (958 130)  routing T_18_8.lc_trk_g0_4 <X> T_18_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 130)  (959 130)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 130)  (960 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 130)  (962 130)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 130)  (963 130)  routing T_18_8.lc_trk_g0_7 <X> T_18_8.input_2_1
 (37 2)  (965 130)  (965 130)  LC_1 Logic Functioning bit
 (42 2)  (970 130)  (970 130)  LC_1 Logic Functioning bit
 (43 2)  (971 130)  (971 130)  LC_1 Logic Functioning bit
 (45 2)  (973 130)  (973 130)  LC_1 Logic Functioning bit
 (0 3)  (928 131)  (928 131)  routing T_18_8.glb_netwk_3 <X> T_18_8.wire_logic_cluster/lc_7/clk
 (17 3)  (945 131)  (945 131)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (946 131)  (946 131)  routing T_18_8.top_op_5 <X> T_18_8.lc_trk_g0_5
 (21 3)  (949 131)  (949 131)  routing T_18_8.sp4_h_l_10 <X> T_18_8.lc_trk_g0_7
 (22 3)  (950 131)  (950 131)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 131)  (952 131)  routing T_18_8.top_op_6 <X> T_18_8.lc_trk_g0_6
 (25 3)  (953 131)  (953 131)  routing T_18_8.top_op_6 <X> T_18_8.lc_trk_g0_6
 (29 3)  (957 131)  (957 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 131)  (959 131)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 131)  (960 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (963 131)  (963 131)  routing T_18_8.lc_trk_g0_7 <X> T_18_8.input_2_1
 (36 3)  (964 131)  (964 131)  LC_1 Logic Functioning bit
 (37 3)  (965 131)  (965 131)  LC_1 Logic Functioning bit
 (42 3)  (970 131)  (970 131)  LC_1 Logic Functioning bit
 (43 3)  (971 131)  (971 131)  LC_1 Logic Functioning bit
 (51 3)  (979 131)  (979 131)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (942 132)  (942 132)  routing T_18_8.wire_logic_cluster/lc_0/out <X> T_18_8.lc_trk_g1_0
 (21 4)  (949 132)  (949 132)  routing T_18_8.lft_op_3 <X> T_18_8.lc_trk_g1_3
 (22 4)  (950 132)  (950 132)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 132)  (952 132)  routing T_18_8.lft_op_3 <X> T_18_8.lc_trk_g1_3
 (25 4)  (953 132)  (953 132)  routing T_18_8.lft_op_2 <X> T_18_8.lc_trk_g1_2
 (26 4)  (954 132)  (954 132)  routing T_18_8.lc_trk_g1_5 <X> T_18_8.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 132)  (955 132)  routing T_18_8.lc_trk_g3_2 <X> T_18_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 132)  (956 132)  routing T_18_8.lc_trk_g3_2 <X> T_18_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 132)  (957 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 132)  (960 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 132)  (961 132)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 132)  (963 132)  routing T_18_8.lc_trk_g2_6 <X> T_18_8.input_2_2
 (38 4)  (966 132)  (966 132)  LC_2 Logic Functioning bit
 (41 4)  (969 132)  (969 132)  LC_2 Logic Functioning bit
 (43 4)  (971 132)  (971 132)  LC_2 Logic Functioning bit
 (45 4)  (973 132)  (973 132)  LC_2 Logic Functioning bit
 (17 5)  (945 133)  (945 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (950 133)  (950 133)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (952 133)  (952 133)  routing T_18_8.lft_op_2 <X> T_18_8.lc_trk_g1_2
 (27 5)  (955 133)  (955 133)  routing T_18_8.lc_trk_g1_5 <X> T_18_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 133)  (957 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 133)  (958 133)  routing T_18_8.lc_trk_g3_2 <X> T_18_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 133)  (959 133)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 133)  (960 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (961 133)  (961 133)  routing T_18_8.lc_trk_g2_6 <X> T_18_8.input_2_2
 (35 5)  (963 133)  (963 133)  routing T_18_8.lc_trk_g2_6 <X> T_18_8.input_2_2
 (36 5)  (964 133)  (964 133)  LC_2 Logic Functioning bit
 (38 5)  (966 133)  (966 133)  LC_2 Logic Functioning bit
 (41 5)  (969 133)  (969 133)  LC_2 Logic Functioning bit
 (43 5)  (971 133)  (971 133)  LC_2 Logic Functioning bit
 (14 6)  (942 134)  (942 134)  routing T_18_8.lft_op_4 <X> T_18_8.lc_trk_g1_4
 (15 6)  (943 134)  (943 134)  routing T_18_8.bot_op_5 <X> T_18_8.lc_trk_g1_5
 (17 6)  (945 134)  (945 134)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (950 134)  (950 134)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (952 134)  (952 134)  routing T_18_8.top_op_7 <X> T_18_8.lc_trk_g1_7
 (26 6)  (954 134)  (954 134)  routing T_18_8.lc_trk_g1_4 <X> T_18_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 134)  (955 134)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 134)  (956 134)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 134)  (957 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 134)  (958 134)  routing T_18_8.lc_trk_g3_5 <X> T_18_8.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 134)  (959 134)  routing T_18_8.lc_trk_g0_6 <X> T_18_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 134)  (960 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (15 7)  (943 135)  (943 135)  routing T_18_8.lft_op_4 <X> T_18_8.lc_trk_g1_4
 (17 7)  (945 135)  (945 135)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (949 135)  (949 135)  routing T_18_8.top_op_7 <X> T_18_8.lc_trk_g1_7
 (27 7)  (955 135)  (955 135)  routing T_18_8.lc_trk_g1_4 <X> T_18_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 135)  (957 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 135)  (959 135)  routing T_18_8.lc_trk_g0_6 <X> T_18_8.wire_logic_cluster/lc_3/in_3
 (41 7)  (969 135)  (969 135)  LC_3 Logic Functioning bit
 (43 7)  (971 135)  (971 135)  LC_3 Logic Functioning bit
 (14 8)  (942 136)  (942 136)  routing T_18_8.bnl_op_0 <X> T_18_8.lc_trk_g2_0
 (21 8)  (949 136)  (949 136)  routing T_18_8.bnl_op_3 <X> T_18_8.lc_trk_g2_3
 (22 8)  (950 136)  (950 136)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (955 136)  (955 136)  routing T_18_8.lc_trk_g1_0 <X> T_18_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 136)  (957 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 136)  (960 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 136)  (962 136)  routing T_18_8.lc_trk_g1_2 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (50 8)  (978 136)  (978 136)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (936 137)  (936 137)  routing T_18_8.sp4_h_r_7 <X> T_18_8.sp4_v_b_7
 (14 9)  (942 137)  (942 137)  routing T_18_8.bnl_op_0 <X> T_18_8.lc_trk_g2_0
 (17 9)  (945 137)  (945 137)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (949 137)  (949 137)  routing T_18_8.bnl_op_3 <X> T_18_8.lc_trk_g2_3
 (22 9)  (950 137)  (950 137)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (952 137)  (952 137)  routing T_18_8.tnl_op_2 <X> T_18_8.lc_trk_g2_2
 (25 9)  (953 137)  (953 137)  routing T_18_8.tnl_op_2 <X> T_18_8.lc_trk_g2_2
 (26 9)  (954 137)  (954 137)  routing T_18_8.lc_trk_g2_2 <X> T_18_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 137)  (956 137)  routing T_18_8.lc_trk_g2_2 <X> T_18_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 137)  (957 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 137)  (959 137)  routing T_18_8.lc_trk_g1_2 <X> T_18_8.wire_logic_cluster/lc_4/in_3
 (43 9)  (971 137)  (971 137)  LC_4 Logic Functioning bit
 (7 10)  (935 138)  (935 138)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (942 138)  (942 138)  routing T_18_8.rgt_op_4 <X> T_18_8.lc_trk_g2_4
 (22 10)  (950 138)  (950 138)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (952 138)  (952 138)  routing T_18_8.tnl_op_7 <X> T_18_8.lc_trk_g2_7
 (25 10)  (953 138)  (953 138)  routing T_18_8.bnl_op_6 <X> T_18_8.lc_trk_g2_6
 (26 10)  (954 138)  (954 138)  routing T_18_8.lc_trk_g0_5 <X> T_18_8.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 138)  (955 138)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 138)  (957 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 138)  (958 138)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 138)  (960 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 138)  (962 138)  routing T_18_8.lc_trk_g1_3 <X> T_18_8.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 138)  (965 138)  LC_5 Logic Functioning bit
 (38 10)  (966 138)  (966 138)  LC_5 Logic Functioning bit
 (39 10)  (967 138)  (967 138)  LC_5 Logic Functioning bit
 (45 10)  (973 138)  (973 138)  LC_5 Logic Functioning bit
 (50 10)  (978 138)  (978 138)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (943 139)  (943 139)  routing T_18_8.rgt_op_4 <X> T_18_8.lc_trk_g2_4
 (17 11)  (945 139)  (945 139)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (21 11)  (949 139)  (949 139)  routing T_18_8.tnl_op_7 <X> T_18_8.lc_trk_g2_7
 (22 11)  (950 139)  (950 139)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (953 139)  (953 139)  routing T_18_8.bnl_op_6 <X> T_18_8.lc_trk_g2_6
 (29 11)  (957 139)  (957 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 139)  (958 139)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 139)  (959 139)  routing T_18_8.lc_trk_g1_3 <X> T_18_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 139)  (964 139)  LC_5 Logic Functioning bit
 (37 11)  (965 139)  (965 139)  LC_5 Logic Functioning bit
 (38 11)  (966 139)  (966 139)  LC_5 Logic Functioning bit
 (39 11)  (967 139)  (967 139)  LC_5 Logic Functioning bit
 (22 12)  (950 140)  (950 140)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 140)  (952 140)  routing T_18_8.tnl_op_3 <X> T_18_8.lc_trk_g3_3
 (25 12)  (953 140)  (953 140)  routing T_18_8.rgt_op_2 <X> T_18_8.lc_trk_g3_2
 (26 12)  (954 140)  (954 140)  routing T_18_8.lc_trk_g1_5 <X> T_18_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 140)  (955 140)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 140)  (956 140)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 140)  (957 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 140)  (958 140)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 140)  (960 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 140)  (961 140)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 140)  (963 140)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.input_2_6
 (37 12)  (965 140)  (965 140)  LC_6 Logic Functioning bit
 (42 12)  (970 140)  (970 140)  LC_6 Logic Functioning bit
 (43 12)  (971 140)  (971 140)  LC_6 Logic Functioning bit
 (45 12)  (973 140)  (973 140)  LC_6 Logic Functioning bit
 (21 13)  (949 141)  (949 141)  routing T_18_8.tnl_op_3 <X> T_18_8.lc_trk_g3_3
 (22 13)  (950 141)  (950 141)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 141)  (952 141)  routing T_18_8.rgt_op_2 <X> T_18_8.lc_trk_g3_2
 (27 13)  (955 141)  (955 141)  routing T_18_8.lc_trk_g1_5 <X> T_18_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 141)  (957 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 141)  (958 141)  routing T_18_8.lc_trk_g3_6 <X> T_18_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 141)  (959 141)  routing T_18_8.lc_trk_g2_3 <X> T_18_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 141)  (960 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (961 141)  (961 141)  routing T_18_8.lc_trk_g2_4 <X> T_18_8.input_2_6
 (36 13)  (964 141)  (964 141)  LC_6 Logic Functioning bit
 (37 13)  (965 141)  (965 141)  LC_6 Logic Functioning bit
 (42 13)  (970 141)  (970 141)  LC_6 Logic Functioning bit
 (43 13)  (971 141)  (971 141)  LC_6 Logic Functioning bit
 (14 14)  (942 142)  (942 142)  routing T_18_8.wire_logic_cluster/lc_4/out <X> T_18_8.lc_trk_g3_4
 (17 14)  (945 142)  (945 142)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 142)  (946 142)  routing T_18_8.wire_logic_cluster/lc_5/out <X> T_18_8.lc_trk_g3_5
 (21 14)  (949 142)  (949 142)  routing T_18_8.wire_logic_cluster/lc_7/out <X> T_18_8.lc_trk_g3_7
 (22 14)  (950 142)  (950 142)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (953 142)  (953 142)  routing T_18_8.bnl_op_6 <X> T_18_8.lc_trk_g3_6
 (26 14)  (954 142)  (954 142)  routing T_18_8.lc_trk_g0_5 <X> T_18_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 142)  (955 142)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 142)  (956 142)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 142)  (957 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 142)  (958 142)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 142)  (959 142)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 142)  (960 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 142)  (962 142)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_7/in_3
 (35 14)  (963 142)  (963 142)  routing T_18_8.lc_trk_g3_4 <X> T_18_8.input_2_7
 (38 14)  (966 142)  (966 142)  LC_7 Logic Functioning bit
 (41 14)  (969 142)  (969 142)  LC_7 Logic Functioning bit
 (43 14)  (971 142)  (971 142)  LC_7 Logic Functioning bit
 (45 14)  (973 142)  (973 142)  LC_7 Logic Functioning bit
 (17 15)  (945 143)  (945 143)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (950 143)  (950 143)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (953 143)  (953 143)  routing T_18_8.bnl_op_6 <X> T_18_8.lc_trk_g3_6
 (29 15)  (957 143)  (957 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 143)  (958 143)  routing T_18_8.lc_trk_g3_7 <X> T_18_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 143)  (959 143)  routing T_18_8.lc_trk_g1_7 <X> T_18_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 143)  (960 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (961 143)  (961 143)  routing T_18_8.lc_trk_g3_4 <X> T_18_8.input_2_7
 (34 15)  (962 143)  (962 143)  routing T_18_8.lc_trk_g3_4 <X> T_18_8.input_2_7
 (36 15)  (964 143)  (964 143)  LC_7 Logic Functioning bit
 (37 15)  (965 143)  (965 143)  LC_7 Logic Functioning bit
 (38 15)  (966 143)  (966 143)  LC_7 Logic Functioning bit
 (41 15)  (969 143)  (969 143)  LC_7 Logic Functioning bit
 (43 15)  (971 143)  (971 143)  LC_7 Logic Functioning bit
 (46 15)  (974 143)  (974 143)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_8

 (27 0)  (1009 128)  (1009 128)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 128)  (1010 128)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 128)  (1011 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 128)  (1012 128)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 128)  (1014 128)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 128)  (1018 128)  LC_0 Logic Functioning bit
 (37 0)  (1019 128)  (1019 128)  LC_0 Logic Functioning bit
 (38 0)  (1020 128)  (1020 128)  LC_0 Logic Functioning bit
 (39 0)  (1021 128)  (1021 128)  LC_0 Logic Functioning bit
 (44 0)  (1026 128)  (1026 128)  LC_0 Logic Functioning bit
 (30 1)  (1012 129)  (1012 129)  routing T_19_8.lc_trk_g3_6 <X> T_19_8.wire_logic_cluster/lc_0/in_1
 (40 1)  (1022 129)  (1022 129)  LC_0 Logic Functioning bit
 (41 1)  (1023 129)  (1023 129)  LC_0 Logic Functioning bit
 (42 1)  (1024 129)  (1024 129)  LC_0 Logic Functioning bit
 (43 1)  (1025 129)  (1025 129)  LC_0 Logic Functioning bit
 (49 1)  (1031 129)  (1031 129)  Carry_In_Mux bit 

 (0 2)  (982 130)  (982 130)  routing T_19_8.glb_netwk_3 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (2 2)  (984 130)  (984 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (1009 130)  (1009 130)  routing T_19_8.lc_trk_g3_1 <X> T_19_8.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 130)  (1010 130)  routing T_19_8.lc_trk_g3_1 <X> T_19_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 130)  (1011 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 130)  (1014 130)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 130)  (1018 130)  LC_1 Logic Functioning bit
 (37 2)  (1019 130)  (1019 130)  LC_1 Logic Functioning bit
 (38 2)  (1020 130)  (1020 130)  LC_1 Logic Functioning bit
 (39 2)  (1021 130)  (1021 130)  LC_1 Logic Functioning bit
 (44 2)  (1026 130)  (1026 130)  LC_1 Logic Functioning bit
 (45 2)  (1027 130)  (1027 130)  LC_1 Logic Functioning bit
 (46 2)  (1028 130)  (1028 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (982 131)  (982 131)  routing T_19_8.glb_netwk_3 <X> T_19_8.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 131)  (1022 131)  LC_1 Logic Functioning bit
 (41 3)  (1023 131)  (1023 131)  LC_1 Logic Functioning bit
 (42 3)  (1024 131)  (1024 131)  LC_1 Logic Functioning bit
 (43 3)  (1025 131)  (1025 131)  LC_1 Logic Functioning bit
 (21 4)  (1003 132)  (1003 132)  routing T_19_8.wire_logic_cluster/lc_3/out <X> T_19_8.lc_trk_g1_3
 (22 4)  (1004 132)  (1004 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 132)  (1007 132)  routing T_19_8.lft_op_2 <X> T_19_8.lc_trk_g1_2
 (27 4)  (1009 132)  (1009 132)  routing T_19_8.lc_trk_g1_2 <X> T_19_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 132)  (1011 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 132)  (1014 132)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 132)  (1018 132)  LC_2 Logic Functioning bit
 (37 4)  (1019 132)  (1019 132)  LC_2 Logic Functioning bit
 (38 4)  (1020 132)  (1020 132)  LC_2 Logic Functioning bit
 (39 4)  (1021 132)  (1021 132)  LC_2 Logic Functioning bit
 (44 4)  (1026 132)  (1026 132)  LC_2 Logic Functioning bit
 (22 5)  (1004 133)  (1004 133)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (1006 133)  (1006 133)  routing T_19_8.lft_op_2 <X> T_19_8.lc_trk_g1_2
 (30 5)  (1012 133)  (1012 133)  routing T_19_8.lc_trk_g1_2 <X> T_19_8.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 133)  (1022 133)  LC_2 Logic Functioning bit
 (41 5)  (1023 133)  (1023 133)  LC_2 Logic Functioning bit
 (42 5)  (1024 133)  (1024 133)  LC_2 Logic Functioning bit
 (43 5)  (1025 133)  (1025 133)  LC_2 Logic Functioning bit
 (21 6)  (1003 134)  (1003 134)  routing T_19_8.wire_logic_cluster/lc_7/out <X> T_19_8.lc_trk_g1_7
 (22 6)  (1004 134)  (1004 134)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1007 134)  (1007 134)  routing T_19_8.lft_op_6 <X> T_19_8.lc_trk_g1_6
 (27 6)  (1009 134)  (1009 134)  routing T_19_8.lc_trk_g1_3 <X> T_19_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 134)  (1011 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 134)  (1014 134)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 134)  (1018 134)  LC_3 Logic Functioning bit
 (37 6)  (1019 134)  (1019 134)  LC_3 Logic Functioning bit
 (38 6)  (1020 134)  (1020 134)  LC_3 Logic Functioning bit
 (39 6)  (1021 134)  (1021 134)  LC_3 Logic Functioning bit
 (44 6)  (1026 134)  (1026 134)  LC_3 Logic Functioning bit
 (45 6)  (1027 134)  (1027 134)  LC_3 Logic Functioning bit
 (22 7)  (1004 135)  (1004 135)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (1006 135)  (1006 135)  routing T_19_8.lft_op_6 <X> T_19_8.lc_trk_g1_6
 (30 7)  (1012 135)  (1012 135)  routing T_19_8.lc_trk_g1_3 <X> T_19_8.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 135)  (1022 135)  LC_3 Logic Functioning bit
 (41 7)  (1023 135)  (1023 135)  LC_3 Logic Functioning bit
 (42 7)  (1024 135)  (1024 135)  LC_3 Logic Functioning bit
 (43 7)  (1025 135)  (1025 135)  LC_3 Logic Functioning bit
 (51 7)  (1033 135)  (1033 135)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (1003 136)  (1003 136)  routing T_19_8.bnl_op_3 <X> T_19_8.lc_trk_g2_3
 (22 8)  (1004 136)  (1004 136)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (25 8)  (1007 136)  (1007 136)  routing T_19_8.bnl_op_2 <X> T_19_8.lc_trk_g2_2
 (27 8)  (1009 136)  (1009 136)  routing T_19_8.lc_trk_g1_6 <X> T_19_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 136)  (1011 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 136)  (1012 136)  routing T_19_8.lc_trk_g1_6 <X> T_19_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 136)  (1014 136)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 136)  (1018 136)  LC_4 Logic Functioning bit
 (37 8)  (1019 136)  (1019 136)  LC_4 Logic Functioning bit
 (38 8)  (1020 136)  (1020 136)  LC_4 Logic Functioning bit
 (39 8)  (1021 136)  (1021 136)  LC_4 Logic Functioning bit
 (44 8)  (1026 136)  (1026 136)  LC_4 Logic Functioning bit
 (21 9)  (1003 137)  (1003 137)  routing T_19_8.bnl_op_3 <X> T_19_8.lc_trk_g2_3
 (22 9)  (1004 137)  (1004 137)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (1007 137)  (1007 137)  routing T_19_8.bnl_op_2 <X> T_19_8.lc_trk_g2_2
 (30 9)  (1012 137)  (1012 137)  routing T_19_8.lc_trk_g1_6 <X> T_19_8.wire_logic_cluster/lc_4/in_1
 (40 9)  (1022 137)  (1022 137)  LC_4 Logic Functioning bit
 (41 9)  (1023 137)  (1023 137)  LC_4 Logic Functioning bit
 (42 9)  (1024 137)  (1024 137)  LC_4 Logic Functioning bit
 (43 9)  (1025 137)  (1025 137)  LC_4 Logic Functioning bit
 (7 10)  (989 138)  (989 138)  Column buffer control bit: LH_colbuf_cntl_3

 (28 10)  (1010 138)  (1010 138)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 138)  (1011 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 138)  (1014 138)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 138)  (1018 138)  LC_5 Logic Functioning bit
 (37 10)  (1019 138)  (1019 138)  LC_5 Logic Functioning bit
 (38 10)  (1020 138)  (1020 138)  LC_5 Logic Functioning bit
 (39 10)  (1021 138)  (1021 138)  LC_5 Logic Functioning bit
 (44 10)  (1026 138)  (1026 138)  LC_5 Logic Functioning bit
 (30 11)  (1012 139)  (1012 139)  routing T_19_8.lc_trk_g2_2 <X> T_19_8.wire_logic_cluster/lc_5/in_1
 (40 11)  (1022 139)  (1022 139)  LC_5 Logic Functioning bit
 (41 11)  (1023 139)  (1023 139)  LC_5 Logic Functioning bit
 (42 11)  (1024 139)  (1024 139)  LC_5 Logic Functioning bit
 (43 11)  (1025 139)  (1025 139)  LC_5 Logic Functioning bit
 (17 12)  (999 140)  (999 140)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 140)  (1000 140)  routing T_19_8.wire_logic_cluster/lc_1/out <X> T_19_8.lc_trk_g3_1
 (28 12)  (1010 140)  (1010 140)  routing T_19_8.lc_trk_g2_3 <X> T_19_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 140)  (1011 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 140)  (1014 140)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 140)  (1018 140)  LC_6 Logic Functioning bit
 (37 12)  (1019 140)  (1019 140)  LC_6 Logic Functioning bit
 (38 12)  (1020 140)  (1020 140)  LC_6 Logic Functioning bit
 (39 12)  (1021 140)  (1021 140)  LC_6 Logic Functioning bit
 (44 12)  (1026 140)  (1026 140)  LC_6 Logic Functioning bit
 (30 13)  (1012 141)  (1012 141)  routing T_19_8.lc_trk_g2_3 <X> T_19_8.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 141)  (1022 141)  LC_6 Logic Functioning bit
 (41 13)  (1023 141)  (1023 141)  LC_6 Logic Functioning bit
 (42 13)  (1024 141)  (1024 141)  LC_6 Logic Functioning bit
 (43 13)  (1025 141)  (1025 141)  LC_6 Logic Functioning bit
 (25 14)  (1007 142)  (1007 142)  routing T_19_8.bnl_op_6 <X> T_19_8.lc_trk_g3_6
 (27 14)  (1009 142)  (1009 142)  routing T_19_8.lc_trk_g1_7 <X> T_19_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 142)  (1011 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 142)  (1012 142)  routing T_19_8.lc_trk_g1_7 <X> T_19_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 142)  (1014 142)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 142)  (1019 142)  LC_7 Logic Functioning bit
 (39 14)  (1021 142)  (1021 142)  LC_7 Logic Functioning bit
 (41 14)  (1023 142)  (1023 142)  LC_7 Logic Functioning bit
 (43 14)  (1025 142)  (1025 142)  LC_7 Logic Functioning bit
 (45 14)  (1027 142)  (1027 142)  LC_7 Logic Functioning bit
 (22 15)  (1004 143)  (1004 143)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (1007 143)  (1007 143)  routing T_19_8.bnl_op_6 <X> T_19_8.lc_trk_g3_6
 (30 15)  (1012 143)  (1012 143)  routing T_19_8.lc_trk_g1_7 <X> T_19_8.wire_logic_cluster/lc_7/in_1
 (37 15)  (1019 143)  (1019 143)  LC_7 Logic Functioning bit
 (39 15)  (1021 143)  (1021 143)  LC_7 Logic Functioning bit
 (41 15)  (1023 143)  (1023 143)  LC_7 Logic Functioning bit
 (43 15)  (1025 143)  (1025 143)  LC_7 Logic Functioning bit


LogicTile_20_8



LogicTile_21_8

 (4 4)  (1094 132)  (1094 132)  routing T_21_8.sp4_h_l_38 <X> T_21_8.sp4_v_b_3
 (5 5)  (1095 133)  (1095 133)  routing T_21_8.sp4_h_l_38 <X> T_21_8.sp4_v_b_3


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_16_7

 (36 10)  (852 122)  (852 122)  LC_5 Logic Functioning bit
 (37 10)  (853 122)  (853 122)  LC_5 Logic Functioning bit
 (38 10)  (854 122)  (854 122)  LC_5 Logic Functioning bit
 (39 10)  (855 122)  (855 122)  LC_5 Logic Functioning bit
 (40 10)  (856 122)  (856 122)  LC_5 Logic Functioning bit
 (41 10)  (857 122)  (857 122)  LC_5 Logic Functioning bit
 (42 10)  (858 122)  (858 122)  LC_5 Logic Functioning bit
 (43 10)  (859 122)  (859 122)  LC_5 Logic Functioning bit
 (36 11)  (852 123)  (852 123)  LC_5 Logic Functioning bit
 (37 11)  (853 123)  (853 123)  LC_5 Logic Functioning bit
 (38 11)  (854 123)  (854 123)  LC_5 Logic Functioning bit
 (39 11)  (855 123)  (855 123)  LC_5 Logic Functioning bit
 (40 11)  (856 123)  (856 123)  LC_5 Logic Functioning bit
 (41 11)  (857 123)  (857 123)  LC_5 Logic Functioning bit
 (42 11)  (858 123)  (858 123)  LC_5 Logic Functioning bit
 (43 11)  (859 123)  (859 123)  LC_5 Logic Functioning bit
 (46 11)  (862 123)  (862 123)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_17_7

 (17 0)  (891 112)  (891 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (28 0)  (902 112)  (902 112)  routing T_17_7.lc_trk_g2_5 <X> T_17_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 112)  (903 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 112)  (904 112)  routing T_17_7.lc_trk_g2_5 <X> T_17_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 112)  (906 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 112)  (908 112)  routing T_17_7.lc_trk_g1_0 <X> T_17_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 112)  (910 112)  LC_0 Logic Functioning bit
 (39 0)  (913 112)  (913 112)  LC_0 Logic Functioning bit
 (41 0)  (915 112)  (915 112)  LC_0 Logic Functioning bit
 (42 0)  (916 112)  (916 112)  LC_0 Logic Functioning bit
 (45 0)  (919 112)  (919 112)  LC_0 Logic Functioning bit
 (18 1)  (892 113)  (892 113)  routing T_17_7.sp4_r_v_b_34 <X> T_17_7.lc_trk_g0_1
 (36 1)  (910 113)  (910 113)  LC_0 Logic Functioning bit
 (39 1)  (913 113)  (913 113)  LC_0 Logic Functioning bit
 (41 1)  (915 113)  (915 113)  LC_0 Logic Functioning bit
 (42 1)  (916 113)  (916 113)  LC_0 Logic Functioning bit
 (0 2)  (874 114)  (874 114)  routing T_17_7.glb_netwk_3 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (2 2)  (876 114)  (876 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 114)  (888 114)  routing T_17_7.sp4_h_l_1 <X> T_17_7.lc_trk_g0_4
 (0 3)  (874 115)  (874 115)  routing T_17_7.glb_netwk_3 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (15 3)  (889 115)  (889 115)  routing T_17_7.sp4_h_l_1 <X> T_17_7.lc_trk_g0_4
 (16 3)  (890 115)  (890 115)  routing T_17_7.sp4_h_l_1 <X> T_17_7.lc_trk_g0_4
 (17 3)  (891 115)  (891 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (14 4)  (888 116)  (888 116)  routing T_17_7.wire_logic_cluster/lc_0/out <X> T_17_7.lc_trk_g1_0
 (15 4)  (889 116)  (889 116)  routing T_17_7.sp4_h_r_1 <X> T_17_7.lc_trk_g1_1
 (16 4)  (890 116)  (890 116)  routing T_17_7.sp4_h_r_1 <X> T_17_7.lc_trk_g1_1
 (17 4)  (891 116)  (891 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (895 116)  (895 116)  routing T_17_7.wire_logic_cluster/lc_3/out <X> T_17_7.lc_trk_g1_3
 (22 4)  (896 116)  (896 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (900 116)  (900 116)  routing T_17_7.lc_trk_g2_6 <X> T_17_7.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 116)  (903 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 116)  (905 116)  routing T_17_7.lc_trk_g3_4 <X> T_17_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 116)  (906 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 116)  (907 116)  routing T_17_7.lc_trk_g3_4 <X> T_17_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 116)  (908 116)  routing T_17_7.lc_trk_g3_4 <X> T_17_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 116)  (909 116)  routing T_17_7.lc_trk_g1_7 <X> T_17_7.input_2_2
 (37 4)  (911 116)  (911 116)  LC_2 Logic Functioning bit
 (42 4)  (916 116)  (916 116)  LC_2 Logic Functioning bit
 (43 4)  (917 116)  (917 116)  LC_2 Logic Functioning bit
 (45 4)  (919 116)  (919 116)  LC_2 Logic Functioning bit
 (17 5)  (891 117)  (891 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (892 117)  (892 117)  routing T_17_7.sp4_h_r_1 <X> T_17_7.lc_trk_g1_1
 (22 5)  (896 117)  (896 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (897 117)  (897 117)  routing T_17_7.sp4_h_r_2 <X> T_17_7.lc_trk_g1_2
 (24 5)  (898 117)  (898 117)  routing T_17_7.sp4_h_r_2 <X> T_17_7.lc_trk_g1_2
 (25 5)  (899 117)  (899 117)  routing T_17_7.sp4_h_r_2 <X> T_17_7.lc_trk_g1_2
 (26 5)  (900 117)  (900 117)  routing T_17_7.lc_trk_g2_6 <X> T_17_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 117)  (902 117)  routing T_17_7.lc_trk_g2_6 <X> T_17_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 117)  (903 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (906 117)  (906 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (908 117)  (908 117)  routing T_17_7.lc_trk_g1_7 <X> T_17_7.input_2_2
 (35 5)  (909 117)  (909 117)  routing T_17_7.lc_trk_g1_7 <X> T_17_7.input_2_2
 (36 5)  (910 117)  (910 117)  LC_2 Logic Functioning bit
 (37 5)  (911 117)  (911 117)  LC_2 Logic Functioning bit
 (42 5)  (916 117)  (916 117)  LC_2 Logic Functioning bit
 (43 5)  (917 117)  (917 117)  LC_2 Logic Functioning bit
 (53 5)  (927 117)  (927 117)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (888 118)  (888 118)  routing T_17_7.wire_logic_cluster/lc_4/out <X> T_17_7.lc_trk_g1_4
 (22 6)  (896 118)  (896 118)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 118)  (898 118)  routing T_17_7.top_op_7 <X> T_17_7.lc_trk_g1_7
 (25 6)  (899 118)  (899 118)  routing T_17_7.wire_logic_cluster/lc_6/out <X> T_17_7.lc_trk_g1_6
 (26 6)  (900 118)  (900 118)  routing T_17_7.lc_trk_g3_6 <X> T_17_7.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 118)  (902 118)  routing T_17_7.lc_trk_g2_2 <X> T_17_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 118)  (903 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 118)  (906 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 118)  (908 118)  routing T_17_7.lc_trk_g1_1 <X> T_17_7.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 118)  (909 118)  routing T_17_7.lc_trk_g1_4 <X> T_17_7.input_2_3
 (36 6)  (910 118)  (910 118)  LC_3 Logic Functioning bit
 (17 7)  (891 119)  (891 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (895 119)  (895 119)  routing T_17_7.top_op_7 <X> T_17_7.lc_trk_g1_7
 (22 7)  (896 119)  (896 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (900 119)  (900 119)  routing T_17_7.lc_trk_g3_6 <X> T_17_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 119)  (901 119)  routing T_17_7.lc_trk_g3_6 <X> T_17_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 119)  (902 119)  routing T_17_7.lc_trk_g3_6 <X> T_17_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 119)  (903 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 119)  (904 119)  routing T_17_7.lc_trk_g2_2 <X> T_17_7.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 119)  (906 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (908 119)  (908 119)  routing T_17_7.lc_trk_g1_4 <X> T_17_7.input_2_3
 (14 8)  (888 120)  (888 120)  routing T_17_7.rgt_op_0 <X> T_17_7.lc_trk_g2_0
 (15 8)  (889 120)  (889 120)  routing T_17_7.rgt_op_1 <X> T_17_7.lc_trk_g2_1
 (17 8)  (891 120)  (891 120)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 120)  (892 120)  routing T_17_7.rgt_op_1 <X> T_17_7.lc_trk_g2_1
 (22 8)  (896 120)  (896 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (897 120)  (897 120)  routing T_17_7.sp4_h_r_27 <X> T_17_7.lc_trk_g2_3
 (24 8)  (898 120)  (898 120)  routing T_17_7.sp4_h_r_27 <X> T_17_7.lc_trk_g2_3
 (26 8)  (900 120)  (900 120)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 120)  (901 120)  routing T_17_7.lc_trk_g1_6 <X> T_17_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 120)  (903 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 120)  (904 120)  routing T_17_7.lc_trk_g1_6 <X> T_17_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 120)  (906 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 120)  (908 120)  routing T_17_7.lc_trk_g1_2 <X> T_17_7.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 120)  (911 120)  LC_4 Logic Functioning bit
 (38 8)  (912 120)  (912 120)  LC_4 Logic Functioning bit
 (39 8)  (913 120)  (913 120)  LC_4 Logic Functioning bit
 (45 8)  (919 120)  (919 120)  LC_4 Logic Functioning bit
 (50 8)  (924 120)  (924 120)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (889 121)  (889 121)  routing T_17_7.rgt_op_0 <X> T_17_7.lc_trk_g2_0
 (17 9)  (891 121)  (891 121)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (895 121)  (895 121)  routing T_17_7.sp4_h_r_27 <X> T_17_7.lc_trk_g2_3
 (22 9)  (896 121)  (896 121)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 121)  (898 121)  routing T_17_7.tnr_op_2 <X> T_17_7.lc_trk_g2_2
 (27 9)  (901 121)  (901 121)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 121)  (902 121)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 121)  (903 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 121)  (904 121)  routing T_17_7.lc_trk_g1_6 <X> T_17_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 121)  (905 121)  routing T_17_7.lc_trk_g1_2 <X> T_17_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 121)  (910 121)  LC_4 Logic Functioning bit
 (37 9)  (911 121)  (911 121)  LC_4 Logic Functioning bit
 (38 9)  (912 121)  (912 121)  LC_4 Logic Functioning bit
 (39 9)  (913 121)  (913 121)  LC_4 Logic Functioning bit
 (46 9)  (920 121)  (920 121)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (888 122)  (888 122)  routing T_17_7.rgt_op_4 <X> T_17_7.lc_trk_g2_4
 (15 10)  (889 122)  (889 122)  routing T_17_7.sp4_h_l_16 <X> T_17_7.lc_trk_g2_5
 (16 10)  (890 122)  (890 122)  routing T_17_7.sp4_h_l_16 <X> T_17_7.lc_trk_g2_5
 (17 10)  (891 122)  (891 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (895 122)  (895 122)  routing T_17_7.wire_logic_cluster/lc_7/out <X> T_17_7.lc_trk_g2_7
 (22 10)  (896 122)  (896 122)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (903 122)  (903 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 122)  (904 122)  routing T_17_7.lc_trk_g0_4 <X> T_17_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 122)  (906 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 122)  (907 122)  routing T_17_7.lc_trk_g2_0 <X> T_17_7.wire_logic_cluster/lc_5/in_3
 (15 11)  (889 123)  (889 123)  routing T_17_7.rgt_op_4 <X> T_17_7.lc_trk_g2_4
 (17 11)  (891 123)  (891 123)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (18 11)  (892 123)  (892 123)  routing T_17_7.sp4_h_l_16 <X> T_17_7.lc_trk_g2_5
 (22 11)  (896 123)  (896 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 123)  (899 123)  routing T_17_7.sp4_r_v_b_38 <X> T_17_7.lc_trk_g2_6
 (28 11)  (902 123)  (902 123)  routing T_17_7.lc_trk_g2_1 <X> T_17_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 123)  (903 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (40 11)  (914 123)  (914 123)  LC_5 Logic Functioning bit
 (42 11)  (916 123)  (916 123)  LC_5 Logic Functioning bit
 (26 12)  (900 124)  (900 124)  routing T_17_7.lc_trk_g2_4 <X> T_17_7.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 124)  (902 124)  routing T_17_7.lc_trk_g2_3 <X> T_17_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 124)  (903 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 124)  (906 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 124)  (907 124)  routing T_17_7.lc_trk_g3_2 <X> T_17_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 124)  (908 124)  routing T_17_7.lc_trk_g3_2 <X> T_17_7.wire_logic_cluster/lc_6/in_3
 (50 12)  (924 124)  (924 124)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (896 125)  (896 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (902 125)  (902 125)  routing T_17_7.lc_trk_g2_4 <X> T_17_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 125)  (903 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 125)  (904 125)  routing T_17_7.lc_trk_g2_3 <X> T_17_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 125)  (905 125)  routing T_17_7.lc_trk_g3_2 <X> T_17_7.wire_logic_cluster/lc_6/in_3
 (42 13)  (916 125)  (916 125)  LC_6 Logic Functioning bit
 (15 14)  (889 126)  (889 126)  routing T_17_7.rgt_op_5 <X> T_17_7.lc_trk_g3_5
 (17 14)  (891 126)  (891 126)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 126)  (892 126)  routing T_17_7.rgt_op_5 <X> T_17_7.lc_trk_g3_5
 (26 14)  (900 126)  (900 126)  routing T_17_7.lc_trk_g2_7 <X> T_17_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (901 126)  (901 126)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 126)  (902 126)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 126)  (903 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 126)  (904 126)  routing T_17_7.lc_trk_g3_5 <X> T_17_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 126)  (906 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 126)  (908 126)  routing T_17_7.lc_trk_g1_3 <X> T_17_7.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 126)  (912 126)  LC_7 Logic Functioning bit
 (41 14)  (915 126)  (915 126)  LC_7 Logic Functioning bit
 (43 14)  (917 126)  (917 126)  LC_7 Logic Functioning bit
 (45 14)  (919 126)  (919 126)  LC_7 Logic Functioning bit
 (50 14)  (924 126)  (924 126)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (889 127)  (889 127)  routing T_17_7.tnr_op_4 <X> T_17_7.lc_trk_g3_4
 (17 15)  (891 127)  (891 127)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (22 15)  (896 127)  (896 127)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (898 127)  (898 127)  routing T_17_7.tnr_op_6 <X> T_17_7.lc_trk_g3_6
 (26 15)  (900 127)  (900 127)  routing T_17_7.lc_trk_g2_7 <X> T_17_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 127)  (902 127)  routing T_17_7.lc_trk_g2_7 <X> T_17_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 127)  (903 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 127)  (905 127)  routing T_17_7.lc_trk_g1_3 <X> T_17_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 127)  (910 127)  LC_7 Logic Functioning bit
 (37 15)  (911 127)  (911 127)  LC_7 Logic Functioning bit
 (39 15)  (913 127)  (913 127)  LC_7 Logic Functioning bit
 (40 15)  (914 127)  (914 127)  LC_7 Logic Functioning bit
 (42 15)  (916 127)  (916 127)  LC_7 Logic Functioning bit
 (46 15)  (920 127)  (920 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_7

 (14 0)  (942 112)  (942 112)  routing T_18_7.wire_logic_cluster/lc_0/out <X> T_18_7.lc_trk_g0_0
 (21 0)  (949 112)  (949 112)  routing T_18_7.lft_op_3 <X> T_18_7.lc_trk_g0_3
 (22 0)  (950 112)  (950 112)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 112)  (952 112)  routing T_18_7.lft_op_3 <X> T_18_7.lc_trk_g0_3
 (26 0)  (954 112)  (954 112)  routing T_18_7.lc_trk_g1_5 <X> T_18_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 112)  (955 112)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 112)  (957 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 112)  (958 112)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 112)  (960 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (39 0)  (967 112)  (967 112)  LC_0 Logic Functioning bit
 (40 0)  (968 112)  (968 112)  LC_0 Logic Functioning bit
 (41 0)  (969 112)  (969 112)  LC_0 Logic Functioning bit
 (45 0)  (973 112)  (973 112)  LC_0 Logic Functioning bit
 (17 1)  (945 113)  (945 113)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (955 113)  (955 113)  routing T_18_7.lc_trk_g1_5 <X> T_18_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 113)  (957 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 113)  (958 113)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 113)  (959 113)  routing T_18_7.lc_trk_g0_3 <X> T_18_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 113)  (960 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (966 113)  (966 113)  LC_0 Logic Functioning bit
 (39 1)  (967 113)  (967 113)  LC_0 Logic Functioning bit
 (40 1)  (968 113)  (968 113)  LC_0 Logic Functioning bit
 (41 1)  (969 113)  (969 113)  LC_0 Logic Functioning bit
 (0 2)  (928 114)  (928 114)  routing T_18_7.glb_netwk_3 <X> T_18_7.wire_logic_cluster/lc_7/clk
 (2 2)  (930 114)  (930 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (954 114)  (954 114)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 114)  (955 114)  routing T_18_7.lc_trk_g1_5 <X> T_18_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 114)  (957 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 114)  (958 114)  routing T_18_7.lc_trk_g1_5 <X> T_18_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 114)  (959 114)  routing T_18_7.lc_trk_g2_4 <X> T_18_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 114)  (960 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 114)  (961 114)  routing T_18_7.lc_trk_g2_4 <X> T_18_7.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 114)  (965 114)  LC_1 Logic Functioning bit
 (38 2)  (966 114)  (966 114)  LC_1 Logic Functioning bit
 (39 2)  (967 114)  (967 114)  LC_1 Logic Functioning bit
 (45 2)  (973 114)  (973 114)  LC_1 Logic Functioning bit
 (0 3)  (928 115)  (928 115)  routing T_18_7.glb_netwk_3 <X> T_18_7.wire_logic_cluster/lc_7/clk
 (26 3)  (954 115)  (954 115)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 115)  (955 115)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 115)  (957 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 115)  (960 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (963 115)  (963 115)  routing T_18_7.lc_trk_g0_3 <X> T_18_7.input_2_1
 (36 3)  (964 115)  (964 115)  LC_1 Logic Functioning bit
 (37 3)  (965 115)  (965 115)  LC_1 Logic Functioning bit
 (38 3)  (966 115)  (966 115)  LC_1 Logic Functioning bit
 (39 3)  (967 115)  (967 115)  LC_1 Logic Functioning bit
 (21 4)  (949 116)  (949 116)  routing T_18_7.wire_logic_cluster/lc_3/out <X> T_18_7.lc_trk_g1_3
 (22 4)  (950 116)  (950 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 116)  (954 116)  routing T_18_7.lc_trk_g1_5 <X> T_18_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 116)  (955 116)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 116)  (957 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 116)  (958 116)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 116)  (960 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (963 116)  (963 116)  routing T_18_7.lc_trk_g3_5 <X> T_18_7.input_2_2
 (37 4)  (965 116)  (965 116)  LC_2 Logic Functioning bit
 (42 4)  (970 116)  (970 116)  LC_2 Logic Functioning bit
 (43 4)  (971 116)  (971 116)  LC_2 Logic Functioning bit
 (45 4)  (973 116)  (973 116)  LC_2 Logic Functioning bit
 (27 5)  (955 117)  (955 117)  routing T_18_7.lc_trk_g1_5 <X> T_18_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 117)  (957 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 117)  (958 117)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 117)  (959 117)  routing T_18_7.lc_trk_g0_3 <X> T_18_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 117)  (960 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (961 117)  (961 117)  routing T_18_7.lc_trk_g3_5 <X> T_18_7.input_2_2
 (34 5)  (962 117)  (962 117)  routing T_18_7.lc_trk_g3_5 <X> T_18_7.input_2_2
 (36 5)  (964 117)  (964 117)  LC_2 Logic Functioning bit
 (37 5)  (965 117)  (965 117)  LC_2 Logic Functioning bit
 (42 5)  (970 117)  (970 117)  LC_2 Logic Functioning bit
 (43 5)  (971 117)  (971 117)  LC_2 Logic Functioning bit
 (17 6)  (945 118)  (945 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (946 118)  (946 118)  routing T_18_7.wire_logic_cluster/lc_5/out <X> T_18_7.lc_trk_g1_5
 (21 6)  (949 118)  (949 118)  routing T_18_7.wire_logic_cluster/lc_7/out <X> T_18_7.lc_trk_g1_7
 (22 6)  (950 118)  (950 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (953 118)  (953 118)  routing T_18_7.lft_op_6 <X> T_18_7.lc_trk_g1_6
 (26 6)  (954 118)  (954 118)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 118)  (955 118)  routing T_18_7.lc_trk_g1_5 <X> T_18_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 118)  (957 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 118)  (958 118)  routing T_18_7.lc_trk_g1_5 <X> T_18_7.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 118)  (959 118)  routing T_18_7.lc_trk_g2_6 <X> T_18_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 118)  (960 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 118)  (961 118)  routing T_18_7.lc_trk_g2_6 <X> T_18_7.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 118)  (965 118)  LC_3 Logic Functioning bit
 (38 6)  (966 118)  (966 118)  LC_3 Logic Functioning bit
 (39 6)  (967 118)  (967 118)  LC_3 Logic Functioning bit
 (45 6)  (973 118)  (973 118)  LC_3 Logic Functioning bit
 (22 7)  (950 119)  (950 119)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 119)  (952 119)  routing T_18_7.lft_op_6 <X> T_18_7.lc_trk_g1_6
 (26 7)  (954 119)  (954 119)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 119)  (955 119)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 119)  (957 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (959 119)  (959 119)  routing T_18_7.lc_trk_g2_6 <X> T_18_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 119)  (960 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 119)  (963 119)  routing T_18_7.lc_trk_g0_3 <X> T_18_7.input_2_3
 (36 7)  (964 119)  (964 119)  LC_3 Logic Functioning bit
 (37 7)  (965 119)  (965 119)  LC_3 Logic Functioning bit
 (38 7)  (966 119)  (966 119)  LC_3 Logic Functioning bit
 (39 7)  (967 119)  (967 119)  LC_3 Logic Functioning bit
 (15 8)  (943 120)  (943 120)  routing T_18_7.rgt_op_1 <X> T_18_7.lc_trk_g2_1
 (17 8)  (945 120)  (945 120)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (946 120)  (946 120)  routing T_18_7.rgt_op_1 <X> T_18_7.lc_trk_g2_1
 (21 8)  (949 120)  (949 120)  routing T_18_7.rgt_op_3 <X> T_18_7.lc_trk_g2_3
 (22 8)  (950 120)  (950 120)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 120)  (952 120)  routing T_18_7.rgt_op_3 <X> T_18_7.lc_trk_g2_3
 (25 8)  (953 120)  (953 120)  routing T_18_7.wire_logic_cluster/lc_2/out <X> T_18_7.lc_trk_g2_2
 (26 8)  (954 120)  (954 120)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 120)  (956 120)  routing T_18_7.lc_trk_g2_1 <X> T_18_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 120)  (957 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 120)  (959 120)  routing T_18_7.lc_trk_g2_7 <X> T_18_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 120)  (960 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 120)  (961 120)  routing T_18_7.lc_trk_g2_7 <X> T_18_7.wire_logic_cluster/lc_4/in_3
 (35 8)  (963 120)  (963 120)  routing T_18_7.lc_trk_g1_7 <X> T_18_7.input_2_4
 (40 8)  (968 120)  (968 120)  LC_4 Logic Functioning bit
 (15 9)  (943 121)  (943 121)  routing T_18_7.tnr_op_0 <X> T_18_7.lc_trk_g2_0
 (17 9)  (945 121)  (945 121)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (950 121)  (950 121)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (954 121)  (954 121)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 121)  (955 121)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 121)  (956 121)  routing T_18_7.lc_trk_g3_7 <X> T_18_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 121)  (957 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 121)  (959 121)  routing T_18_7.lc_trk_g2_7 <X> T_18_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 121)  (960 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (962 121)  (962 121)  routing T_18_7.lc_trk_g1_7 <X> T_18_7.input_2_4
 (35 9)  (963 121)  (963 121)  routing T_18_7.lc_trk_g1_7 <X> T_18_7.input_2_4
 (14 10)  (942 122)  (942 122)  routing T_18_7.rgt_op_4 <X> T_18_7.lc_trk_g2_4
 (22 10)  (950 122)  (950 122)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (952 122)  (952 122)  routing T_18_7.tnr_op_7 <X> T_18_7.lc_trk_g2_7
 (26 10)  (954 122)  (954 122)  routing T_18_7.lc_trk_g3_6 <X> T_18_7.wire_logic_cluster/lc_5/in_0
 (28 10)  (956 122)  (956 122)  routing T_18_7.lc_trk_g2_2 <X> T_18_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 122)  (957 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (960 122)  (960 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (962 122)  (962 122)  routing T_18_7.lc_trk_g1_3 <X> T_18_7.wire_logic_cluster/lc_5/in_3
 (15 11)  (943 123)  (943 123)  routing T_18_7.rgt_op_4 <X> T_18_7.lc_trk_g2_4
 (17 11)  (945 123)  (945 123)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (950 123)  (950 123)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (952 123)  (952 123)  routing T_18_7.tnr_op_6 <X> T_18_7.lc_trk_g2_6
 (26 11)  (954 123)  (954 123)  routing T_18_7.lc_trk_g3_6 <X> T_18_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 123)  (955 123)  routing T_18_7.lc_trk_g3_6 <X> T_18_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 123)  (956 123)  routing T_18_7.lc_trk_g3_6 <X> T_18_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 123)  (957 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 123)  (958 123)  routing T_18_7.lc_trk_g2_2 <X> T_18_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 123)  (959 123)  routing T_18_7.lc_trk_g1_3 <X> T_18_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (960 123)  (960 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (961 123)  (961 123)  routing T_18_7.lc_trk_g2_3 <X> T_18_7.input_2_5
 (35 11)  (963 123)  (963 123)  routing T_18_7.lc_trk_g2_3 <X> T_18_7.input_2_5
 (38 11)  (966 123)  (966 123)  LC_5 Logic Functioning bit
 (27 12)  (955 124)  (955 124)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 124)  (957 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 124)  (958 124)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 124)  (960 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (966 124)  (966 124)  LC_6 Logic Functioning bit
 (41 12)  (969 124)  (969 124)  LC_6 Logic Functioning bit
 (43 12)  (971 124)  (971 124)  LC_6 Logic Functioning bit
 (45 12)  (973 124)  (973 124)  LC_6 Logic Functioning bit
 (50 12)  (978 124)  (978 124)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (956 125)  (956 125)  routing T_18_7.lc_trk_g2_0 <X> T_18_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 125)  (957 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 125)  (958 125)  routing T_18_7.lc_trk_g1_6 <X> T_18_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 125)  (959 125)  routing T_18_7.lc_trk_g0_3 <X> T_18_7.wire_logic_cluster/lc_6/in_3
 (37 13)  (965 125)  (965 125)  LC_6 Logic Functioning bit
 (39 13)  (967 125)  (967 125)  LC_6 Logic Functioning bit
 (40 13)  (968 125)  (968 125)  LC_6 Logic Functioning bit
 (42 13)  (970 125)  (970 125)  LC_6 Logic Functioning bit
 (46 13)  (974 125)  (974 125)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (15 14)  (943 126)  (943 126)  routing T_18_7.tnr_op_5 <X> T_18_7.lc_trk_g3_5
 (17 14)  (945 126)  (945 126)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (949 126)  (949 126)  routing T_18_7.rgt_op_7 <X> T_18_7.lc_trk_g3_7
 (22 14)  (950 126)  (950 126)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (952 126)  (952 126)  routing T_18_7.rgt_op_7 <X> T_18_7.lc_trk_g3_7
 (25 14)  (953 126)  (953 126)  routing T_18_7.rgt_op_6 <X> T_18_7.lc_trk_g3_6
 (29 14)  (957 126)  (957 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 126)  (959 126)  routing T_18_7.lc_trk_g1_7 <X> T_18_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 126)  (960 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 126)  (962 126)  routing T_18_7.lc_trk_g1_7 <X> T_18_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 126)  (964 126)  LC_7 Logic Functioning bit
 (39 14)  (967 126)  (967 126)  LC_7 Logic Functioning bit
 (41 14)  (969 126)  (969 126)  LC_7 Logic Functioning bit
 (42 14)  (970 126)  (970 126)  LC_7 Logic Functioning bit
 (45 14)  (973 126)  (973 126)  LC_7 Logic Functioning bit
 (22 15)  (950 127)  (950 127)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (952 127)  (952 127)  routing T_18_7.rgt_op_6 <X> T_18_7.lc_trk_g3_6
 (31 15)  (959 127)  (959 127)  routing T_18_7.lc_trk_g1_7 <X> T_18_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 127)  (964 127)  LC_7 Logic Functioning bit
 (39 15)  (967 127)  (967 127)  LC_7 Logic Functioning bit
 (41 15)  (969 127)  (969 127)  LC_7 Logic Functioning bit
 (42 15)  (970 127)  (970 127)  LC_7 Logic Functioning bit


LogicTile_19_7

 (14 0)  (996 112)  (996 112)  routing T_19_7.lft_op_0 <X> T_19_7.lc_trk_g0_0
 (15 0)  (997 112)  (997 112)  routing T_19_7.lft_op_1 <X> T_19_7.lc_trk_g0_1
 (17 0)  (999 112)  (999 112)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 112)  (1000 112)  routing T_19_7.lft_op_1 <X> T_19_7.lc_trk_g0_1
 (29 0)  (1011 112)  (1011 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 112)  (1012 112)  routing T_19_7.lc_trk_g0_7 <X> T_19_7.wire_logic_cluster/lc_0/in_1
 (44 0)  (1026 112)  (1026 112)  LC_0 Logic Functioning bit
 (15 1)  (997 113)  (997 113)  routing T_19_7.lft_op_0 <X> T_19_7.lc_trk_g0_0
 (17 1)  (999 113)  (999 113)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (1012 113)  (1012 113)  routing T_19_7.lc_trk_g0_7 <X> T_19_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 113)  (1014 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (982 114)  (982 114)  routing T_19_7.glb_netwk_3 <X> T_19_7.wire_logic_cluster/lc_7/clk
 (2 2)  (984 114)  (984 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (1003 114)  (1003 114)  routing T_19_7.lft_op_7 <X> T_19_7.lc_trk_g0_7
 (22 2)  (1004 114)  (1004 114)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (1006 114)  (1006 114)  routing T_19_7.lft_op_7 <X> T_19_7.lc_trk_g0_7
 (27 2)  (1009 114)  (1009 114)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 114)  (1010 114)  routing T_19_7.lc_trk_g3_1 <X> T_19_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 114)  (1011 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1014 114)  (1014 114)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 114)  (1018 114)  LC_1 Logic Functioning bit
 (37 2)  (1019 114)  (1019 114)  LC_1 Logic Functioning bit
 (38 2)  (1020 114)  (1020 114)  LC_1 Logic Functioning bit
 (39 2)  (1021 114)  (1021 114)  LC_1 Logic Functioning bit
 (44 2)  (1026 114)  (1026 114)  LC_1 Logic Functioning bit
 (45 2)  (1027 114)  (1027 114)  LC_1 Logic Functioning bit
 (0 3)  (982 115)  (982 115)  routing T_19_7.glb_netwk_3 <X> T_19_7.wire_logic_cluster/lc_7/clk
 (40 3)  (1022 115)  (1022 115)  LC_1 Logic Functioning bit
 (41 3)  (1023 115)  (1023 115)  LC_1 Logic Functioning bit
 (42 3)  (1024 115)  (1024 115)  LC_1 Logic Functioning bit
 (43 3)  (1025 115)  (1025 115)  LC_1 Logic Functioning bit
 (21 4)  (1003 116)  (1003 116)  routing T_19_7.wire_logic_cluster/lc_3/out <X> T_19_7.lc_trk_g1_3
 (22 4)  (1004 116)  (1004 116)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1007 116)  (1007 116)  routing T_19_7.wire_logic_cluster/lc_2/out <X> T_19_7.lc_trk_g1_2
 (27 4)  (1009 116)  (1009 116)  routing T_19_7.lc_trk_g1_2 <X> T_19_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 116)  (1011 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 116)  (1014 116)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 116)  (1018 116)  LC_2 Logic Functioning bit
 (37 4)  (1019 116)  (1019 116)  LC_2 Logic Functioning bit
 (38 4)  (1020 116)  (1020 116)  LC_2 Logic Functioning bit
 (39 4)  (1021 116)  (1021 116)  LC_2 Logic Functioning bit
 (44 4)  (1026 116)  (1026 116)  LC_2 Logic Functioning bit
 (45 4)  (1027 116)  (1027 116)  LC_2 Logic Functioning bit
 (22 5)  (1004 117)  (1004 117)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (1012 117)  (1012 117)  routing T_19_7.lc_trk_g1_2 <X> T_19_7.wire_logic_cluster/lc_2/in_1
 (40 5)  (1022 117)  (1022 117)  LC_2 Logic Functioning bit
 (41 5)  (1023 117)  (1023 117)  LC_2 Logic Functioning bit
 (42 5)  (1024 117)  (1024 117)  LC_2 Logic Functioning bit
 (43 5)  (1025 117)  (1025 117)  LC_2 Logic Functioning bit
 (47 5)  (1029 117)  (1029 117)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (5 6)  (987 118)  (987 118)  routing T_19_7.sp4_v_t_38 <X> T_19_7.sp4_h_l_38
 (12 6)  (994 118)  (994 118)  routing T_19_7.sp4_v_t_40 <X> T_19_7.sp4_h_l_40
 (25 6)  (1007 118)  (1007 118)  routing T_19_7.wire_logic_cluster/lc_6/out <X> T_19_7.lc_trk_g1_6
 (27 6)  (1009 118)  (1009 118)  routing T_19_7.lc_trk_g1_3 <X> T_19_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 118)  (1011 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 118)  (1014 118)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1018 118)  (1018 118)  LC_3 Logic Functioning bit
 (37 6)  (1019 118)  (1019 118)  LC_3 Logic Functioning bit
 (38 6)  (1020 118)  (1020 118)  LC_3 Logic Functioning bit
 (39 6)  (1021 118)  (1021 118)  LC_3 Logic Functioning bit
 (44 6)  (1026 118)  (1026 118)  LC_3 Logic Functioning bit
 (45 6)  (1027 118)  (1027 118)  LC_3 Logic Functioning bit
 (6 7)  (988 119)  (988 119)  routing T_19_7.sp4_v_t_38 <X> T_19_7.sp4_h_l_38
 (11 7)  (993 119)  (993 119)  routing T_19_7.sp4_v_t_40 <X> T_19_7.sp4_h_l_40
 (22 7)  (1004 119)  (1004 119)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (1012 119)  (1012 119)  routing T_19_7.lc_trk_g1_3 <X> T_19_7.wire_logic_cluster/lc_3/in_1
 (40 7)  (1022 119)  (1022 119)  LC_3 Logic Functioning bit
 (41 7)  (1023 119)  (1023 119)  LC_3 Logic Functioning bit
 (42 7)  (1024 119)  (1024 119)  LC_3 Logic Functioning bit
 (43 7)  (1025 119)  (1025 119)  LC_3 Logic Functioning bit
 (14 8)  (996 120)  (996 120)  routing T_19_7.sp4_h_l_21 <X> T_19_7.lc_trk_g2_0
 (29 8)  (1011 120)  (1011 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 120)  (1014 120)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1018 120)  (1018 120)  LC_4 Logic Functioning bit
 (37 8)  (1019 120)  (1019 120)  LC_4 Logic Functioning bit
 (38 8)  (1020 120)  (1020 120)  LC_4 Logic Functioning bit
 (39 8)  (1021 120)  (1021 120)  LC_4 Logic Functioning bit
 (44 8)  (1026 120)  (1026 120)  LC_4 Logic Functioning bit
 (15 9)  (997 121)  (997 121)  routing T_19_7.sp4_h_l_21 <X> T_19_7.lc_trk_g2_0
 (16 9)  (998 121)  (998 121)  routing T_19_7.sp4_h_l_21 <X> T_19_7.lc_trk_g2_0
 (17 9)  (999 121)  (999 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (40 9)  (1022 121)  (1022 121)  LC_4 Logic Functioning bit
 (41 9)  (1023 121)  (1023 121)  LC_4 Logic Functioning bit
 (42 9)  (1024 121)  (1024 121)  LC_4 Logic Functioning bit
 (43 9)  (1025 121)  (1025 121)  LC_4 Logic Functioning bit
 (28 10)  (1010 122)  (1010 122)  routing T_19_7.lc_trk_g2_0 <X> T_19_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 122)  (1011 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1014 122)  (1014 122)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 122)  (1018 122)  LC_5 Logic Functioning bit
 (37 10)  (1019 122)  (1019 122)  LC_5 Logic Functioning bit
 (38 10)  (1020 122)  (1020 122)  LC_5 Logic Functioning bit
 (39 10)  (1021 122)  (1021 122)  LC_5 Logic Functioning bit
 (44 10)  (1026 122)  (1026 122)  LC_5 Logic Functioning bit
 (46 10)  (1028 122)  (1028 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (40 11)  (1022 123)  (1022 123)  LC_5 Logic Functioning bit
 (41 11)  (1023 123)  (1023 123)  LC_5 Logic Functioning bit
 (42 11)  (1024 123)  (1024 123)  LC_5 Logic Functioning bit
 (43 11)  (1025 123)  (1025 123)  LC_5 Logic Functioning bit
 (17 12)  (999 124)  (999 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1000 124)  (1000 124)  routing T_19_7.wire_logic_cluster/lc_1/out <X> T_19_7.lc_trk_g3_1
 (27 12)  (1009 124)  (1009 124)  routing T_19_7.lc_trk_g1_6 <X> T_19_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 124)  (1011 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 124)  (1012 124)  routing T_19_7.lc_trk_g1_6 <X> T_19_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 124)  (1014 124)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 124)  (1018 124)  LC_6 Logic Functioning bit
 (37 12)  (1019 124)  (1019 124)  LC_6 Logic Functioning bit
 (38 12)  (1020 124)  (1020 124)  LC_6 Logic Functioning bit
 (39 12)  (1021 124)  (1021 124)  LC_6 Logic Functioning bit
 (44 12)  (1026 124)  (1026 124)  LC_6 Logic Functioning bit
 (45 12)  (1027 124)  (1027 124)  LC_6 Logic Functioning bit
 (30 13)  (1012 125)  (1012 125)  routing T_19_7.lc_trk_g1_6 <X> T_19_7.wire_logic_cluster/lc_6/in_1
 (40 13)  (1022 125)  (1022 125)  LC_6 Logic Functioning bit
 (41 13)  (1023 125)  (1023 125)  LC_6 Logic Functioning bit
 (42 13)  (1024 125)  (1024 125)  LC_6 Logic Functioning bit
 (43 13)  (1025 125)  (1025 125)  LC_6 Logic Functioning bit
 (21 14)  (1003 126)  (1003 126)  routing T_19_7.wire_logic_cluster/lc_7/out <X> T_19_7.lc_trk_g3_7
 (22 14)  (1004 126)  (1004 126)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1009 126)  (1009 126)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 126)  (1010 126)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 126)  (1011 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 126)  (1012 126)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 126)  (1014 126)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 126)  (1018 126)  LC_7 Logic Functioning bit
 (37 14)  (1019 126)  (1019 126)  LC_7 Logic Functioning bit
 (38 14)  (1020 126)  (1020 126)  LC_7 Logic Functioning bit
 (39 14)  (1021 126)  (1021 126)  LC_7 Logic Functioning bit
 (44 14)  (1026 126)  (1026 126)  LC_7 Logic Functioning bit
 (45 14)  (1027 126)  (1027 126)  LC_7 Logic Functioning bit
 (30 15)  (1012 127)  (1012 127)  routing T_19_7.lc_trk_g3_7 <X> T_19_7.wire_logic_cluster/lc_7/in_1
 (40 15)  (1022 127)  (1022 127)  LC_7 Logic Functioning bit
 (41 15)  (1023 127)  (1023 127)  LC_7 Logic Functioning bit
 (42 15)  (1024 127)  (1024 127)  LC_7 Logic Functioning bit
 (43 15)  (1025 127)  (1025 127)  LC_7 Logic Functioning bit


LogicTile_20_7

 (8 5)  (1044 117)  (1044 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4
 (9 5)  (1045 117)  (1045 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4
 (10 5)  (1046 117)  (1046 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4
 (11 13)  (1047 125)  (1047 125)  routing T_20_7.sp4_h_l_38 <X> T_20_7.sp4_h_r_11
 (13 13)  (1049 125)  (1049 125)  routing T_20_7.sp4_h_l_38 <X> T_20_7.sp4_h_r_11


LogicTile_24_7

 (13 12)  (1265 124)  (1265 124)  routing T_24_7.sp4_h_l_46 <X> T_24_7.sp4_v_b_11
 (12 13)  (1264 125)  (1264 125)  routing T_24_7.sp4_h_l_46 <X> T_24_7.sp4_v_b_11


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_12_6

 (19 9)  (619 105)  (619 105)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_6

 (11 2)  (885 98)  (885 98)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_39


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_vert_t_15 <X> T_33_6.span4_vert_b_3


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_4_5

 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_v_t_23


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23
 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23


LogicTile_24_5

 (3 2)  (1255 82)  (1255 82)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23
 (3 3)  (1255 83)  (1255 83)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


LogicTile_16_4

 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_21_4

 (6 8)  (1096 72)  (1096 72)  routing T_21_4.sp4_v_t_38 <X> T_21_4.sp4_v_b_6
 (5 9)  (1095 73)  (1095 73)  routing T_21_4.sp4_v_t_38 <X> T_21_4.sp4_v_b_6


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (4 4)  (1730 68)  (1730 68)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g0_4 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (5 5)  (1731 69)  (1731 69)  routing T_33_4.span4_vert_b_12 <X> T_33_4.lc_trk_g0_4
 (7 5)  (1733 69)  (1733 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0



IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_12_3

 (13 1)  (613 49)  (613 49)  routing T_12_3.sp4_v_t_44 <X> T_12_3.sp4_h_r_2


LogicTile_16_3

 (13 0)  (829 48)  (829 48)  routing T_16_3.sp4_h_l_39 <X> T_16_3.sp4_v_b_2
 (12 1)  (828 49)  (828 49)  routing T_16_3.sp4_h_l_39 <X> T_16_3.sp4_v_b_2
 (3 12)  (819 60)  (819 60)  routing T_16_3.sp12_v_t_22 <X> T_16_3.sp12_h_r_1


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0
 (6 0)  (1042 48)  (1042 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0


LogicTile_24_3

 (11 0)  (1263 48)  (1263 48)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_v_b_2
 (12 1)  (1264 49)  (1264 49)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_v_b_2


LogicTile_27_3

 (2 14)  (1404 62)  (1404 62)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_3

 (9 0)  (1573 48)  (1573 48)  routing T_30_3.sp4_h_l_47 <X> T_30_3.sp4_h_r_1
 (10 0)  (1574 48)  (1574 48)  routing T_30_3.sp4_h_l_47 <X> T_30_3.sp4_h_r_1


IO_Tile_33_3

 (12 0)  (1738 48)  (1738 48)  routing T_33_3.span4_horz_25 <X> T_33_3.span4_vert_t_12
 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 54)  (1731 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (7 6)  (1733 54)  (1733 54)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 54)  (1734 54)  routing T_33_3.span4_vert_b_15 <X> T_33_3.lc_trk_g0_7
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g0_7 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



IO_Tile_33_2

 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23


LogicTile_28_1

 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_h_l_23


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (17 5)  (185 10)  (185 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0



IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0



IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0

 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (4 3)  (832 13)  (832 13)  routing T_16_0.span4_vert_26 <X> T_16_0.lc_trk_g0_2
 (5 3)  (833 13)  (833 13)  routing T_16_0.span4_vert_26 <X> T_16_0.lc_trk_g0_2
 (6 3)  (834 13)  (834 13)  routing T_16_0.span4_vert_26 <X> T_16_0.lc_trk_g0_2
 (7 3)  (835 13)  (835 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g0_2 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0

 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0

 (13 13)  (1125 2)  (1125 2)  routing T_21_0.span4_vert_43 <X> T_21_0.span4_horz_r_3


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (1161 8)  (1161 8)  routing T_22_0.span4_horz_r_7 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (1164 9)  (1164 9)  routing T_22_0.span4_horz_r_7 <X> T_22_0.lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (5 3)  (1269 13)  (1269 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (17 1)  (1461 14)  (1461 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


