5 18 101 6 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (task2.3.vcd) 2 -o (task2.3.cdd) 2 -v (task2.3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 task2.3.v 1 41 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 1 0
4 1 5 8 1 0 0 1
4 2 12 8 1 0 0 2
3 1 main.$u0 "main.$u0" 0 task2.3.v 0 10 1
2 3 3b 6 1000c 1 5002 0 0 1 18 0 1 0 0 0 0 delay_for_a
2 4 3b 7 1000c 1 5002 0 0 1 18 0 1 0 0 0 0 delay_for_a
2 5 3b 8 1000c 1 5002 0 0 1 18 0 1 0 0 0 0 delay_for_a
2 6 3b 9 1000c 0 5002 0 0 1 18 0 1 0 0 0 0 delay_for_a
4 3 6 1 11 4 0 3
4 4 7 1 0 5 0 3
4 5 8 1 0 6 0 3
4 6 9 1 0 0 0 3
3 1 main.$u1 "main.$u1" 0 task2.3.v 0 22 1
2 7 0 13 50008 1 21004 0 0 1 16 0 0
2 8 1 13 10001 0 1410 0 0 1 1 a
2 9 37 13 10008 1 16 7 8
2 10 0 14 20002 1 1008 0 0 32 48 5 0
2 11 2c 14 10002 2 900a 10 0 32 18 0 ffffffff 0 0 0 0
2 12 0 15 50008 1 21008 0 0 1 16 1 0
2 13 1 15 10001 0 1410 0 0 1 1 a
2 14 37 15 10008 1 1a 12 13
2 15 0 16 20002 1 1008 0 0 32 48 5 0
2 16 2c 16 10002 2 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 0 17 50008 1 21004 0 0 1 16 0 0
2 18 1 17 10001 0 1410 0 0 1 1 a
2 19 37 17 10008 1 16 17 18
2 20 0 18 20002 1 1008 0 0 32 48 5 0
2 21 2c 18 10002 2 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 0 19 50008 1 21004 0 0 1 16 0 0
2 23 1 19 10001 0 1410 0 0 1 1 a
2 24 37 19 10008 1 16 22 23
2 25 0 20 20002 1 1008 0 0 32 48 5 0
2 26 2c 20 10002 2 900a 25 0 32 18 0 ffffffff 0 0 0 0
2 27 0 21 50008 1 21008 0 0 1 16 1 0
2 28 1 21 10001 0 1410 0 0 1 1 a
2 29 37 21 10008 1 1a 27 28
4 9 13 1 11 11 11 9
4 11 14 1 0 14 0 9
4 14 15 1 0 16 16 9
4 16 16 1 0 19 0 9
4 19 17 1 0 21 21 9
4 21 18 1 0 24 0 9
4 24 19 1 0 26 26 9
4 26 20 1 0 29 0 9
4 29 21 1 0 0 0 9
3 1 main.$u2 "main.$u2" 0 task2.3.v 0 31 1
3 3 main.delay_for_a "main.delay_for_a" 0 task2.3.v 33 39 1
2 30 3d 35 4 3 5002 0 0 1 18 0 1 0 0 0 0 $u3
4 30 35 0 11 0 0 30
3 1 main.delay_for_a.$u3 "main.delay_for_a.$u3" 0 task2.3.v 0 37 1
2 31 1 36 c000c 4 100c 0 0 1 1 a
2 32 27 36 4000c 7 100a 31 0 1 18 0 1 0 0 0 0
4 32 36 4 11 0 0 32
