[INF:CM0023] Creating log file ../../build/tests/BindStmt/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<288> s<287> l<1:0>
n<> u<1> t<Module_keyword> p<33> s<2> l<1:0> el<1:6>
n<bp_lce> u<2> t<StringConst> p<33> s<15> l<1:7> el<1:13>
n<> u<3> t<Data_type_or_implicit> p<13> s<12> l<1:26> el<1:26>
n<sets_p> u<4> t<StringConst> p<11> s<10> l<1:26> el<1:32>
n<"inv"> u<5> t<StringLiteral> p<6> l<1:35> el<1:40>
n<> u<6> t<Primary_literal> p<7> c<5> l<1:35> el<1:40>
n<> u<7> t<Constant_primary> p<8> c<6> l<1:35> el<1:40>
n<> u<8> t<Constant_expression> p<9> c<7> l<1:35> el<1:40>
n<> u<9> t<Constant_mintypmax_expression> p<10> c<8> l<1:35> el<1:40>
n<> u<10> t<Constant_param_expression> p<11> c<9> l<1:35> el<1:40>
n<> u<11> t<Param_assignment> p<12> c<4> l<1:26> el<1:40>
n<> u<12> t<List_of_param_assignments> p<13> c<11> l<1:26> el<1:40>
n<> u<13> t<Parameter_declaration> p<14> c<3> l<1:16> el<1:40>
n<> u<14> t<Parameter_port_declaration> p<15> c<13> l<1:16> el<1:40>
n<> u<15> t<Parameter_port_list> p<33> c<14> s<32> l<1:14> el<1:41>
n<> u<16> t<PortDir_Inp> p<21> s<20> l<1:42> el<1:47>
n<> u<17> t<IntVec_TypeLogic> p<18> l<1:48> el<1:53>
n<> u<18> t<Data_type> p<19> c<17> l<1:48> el<1:53>
n<> u<19> t<Data_type_or_implicit> p<20> c<18> l<1:48> el<1:53>
n<> u<20> t<Net_port_type> p<21> c<19> l<1:48> el<1:53>
n<> u<21> t<Net_port_header> p<23> c<16> s<22> l<1:42> el<1:53>
n<a> u<22> t<StringConst> p<23> l<1:54> el<1:55>
n<> u<23> t<Ansi_port_declaration> p<32> c<21> s<31> l<1:42> el<1:55>
n<> u<24> t<PortDir_Out> p<29> s<28> l<1:57> el<1:63>
n<> u<25> t<IntVec_TypeLogic> p<26> l<1:64> el<1:69>
n<> u<26> t<Data_type> p<27> c<25> l<1:64> el<1:69>
n<> u<27> t<Data_type_or_implicit> p<28> c<26> l<1:64> el<1:69>
n<> u<28> t<Net_port_type> p<29> c<27> l<1:64> el<1:69>
n<> u<29> t<Net_port_header> p<31> c<24> s<30> l<1:57> el<1:69>
n<b> u<30> t<StringConst> p<31> l<1:70> el<1:71>
n<> u<31> t<Ansi_port_declaration> p<32> c<29> l<1:57> el<1:71>
n<> u<32> t<List_of_port_declarations> p<33> c<23> l<1:41> el<1:72>
n<> u<33> t<Module_ansi_header> p<49> c<1> s<48> l<1:0> el<1:73>
n<c> u<34> t<StringConst> p<35> l<2:7> el<2:8>
n<> u<35> t<Ps_or_hierarchical_identifier> p<38> c<34> s<37> l<2:7> el<2:8>
n<> u<36> t<Constant_bit_select> p<37> l<2:9> el<2:9>
n<> u<37> t<Constant_select> p<38> c<36> l<2:9> el<2:9>
n<> u<38> t<Net_lvalue> p<43> c<35> s<42> l<2:7> el<2:8>
n<d> u<39> t<StringConst> p<40> l<2:10> el<2:11>
n<> u<40> t<Primary_literal> p<41> c<39> l<2:10> el<2:11>
n<> u<41> t<Primary> p<42> c<40> l<2:10> el<2:11>
n<> u<42> t<Expression> p<43> c<41> l<2:10> el<2:11>
n<> u<43> t<Net_assignment> p<44> c<38> l<2:7> el<2:11>
n<> u<44> t<List_of_net_assignments> p<45> c<43> l<2:7> el<2:11>
n<> u<45> t<Continuous_assign> p<46> c<44> l<2:0> el<2:12>
n<> u<46> t<Module_common_item> p<47> c<45> l<2:0> el<2:12>
n<> u<47> t<Module_or_generate_item> p<48> c<46> l<2:0> el<2:12>
n<> u<48> t<Non_port_module_item> p<49> c<47> l<2:0> el<2:12>
n<> u<49> t<Module_declaration> p<50> c<33> l<1:0> el<3:9>
n<> u<50> t<Description> p<287> c<49> s<100> l<1:0> el<3:9>
n<> u<51> t<Module_keyword> p<83> s<52> l<5:0> el<5:6>
n<bp_me_nonsynth_lce_tracer> u<52> t<StringConst> p<83> s<65> l<5:7> el<5:32>
n<> u<53> t<Data_type_or_implicit> p<63> s<62> l<5:45> el<5:45>
n<sets_p> u<54> t<StringConst> p<61> s<60> l<5:45> el<5:51>
n<"inv"> u<55> t<StringLiteral> p<56> l<5:54> el<5:59>
n<> u<56> t<Primary_literal> p<57> c<55> l<5:54> el<5:59>
n<> u<57> t<Constant_primary> p<58> c<56> l<5:54> el<5:59>
n<> u<58> t<Constant_expression> p<59> c<57> l<5:54> el<5:59>
n<> u<59> t<Constant_mintypmax_expression> p<60> c<58> l<5:54> el<5:59>
n<> u<60> t<Constant_param_expression> p<61> c<59> l<5:54> el<5:59>
n<> u<61> t<Param_assignment> p<62> c<54> l<5:45> el<5:59>
n<> u<62> t<List_of_param_assignments> p<63> c<61> l<5:45> el<5:59>
n<> u<63> t<Parameter_declaration> p<64> c<53> l<5:35> el<5:59>
n<> u<64> t<Parameter_port_declaration> p<65> c<63> l<5:35> el<5:59>
n<> u<65> t<Parameter_port_list> p<83> c<64> s<82> l<5:33> el<5:60>
n<> u<66> t<PortDir_Inp> p<71> s<70> l<5:61> el<5:66>
n<> u<67> t<IntVec_TypeLogic> p<68> l<5:67> el<5:72>
n<> u<68> t<Data_type> p<69> c<67> l<5:67> el<5:72>
n<> u<69> t<Data_type_or_implicit> p<70> c<68> l<5:67> el<5:72>
n<> u<70> t<Net_port_type> p<71> c<69> l<5:67> el<5:72>
n<> u<71> t<Net_port_header> p<73> c<66> s<72> l<5:61> el<5:72>
n<c> u<72> t<StringConst> p<73> l<5:73> el<5:74>
n<> u<73> t<Ansi_port_declaration> p<82> c<71> s<81> l<5:61> el<5:74>
n<> u<74> t<PortDir_Out> p<79> s<78> l<5:76> el<5:82>
n<> u<75> t<IntVec_TypeLogic> p<76> l<5:83> el<5:88>
n<> u<76> t<Data_type> p<77> c<75> l<5:83> el<5:88>
n<> u<77> t<Data_type_or_implicit> p<78> c<76> l<5:83> el<5:88>
n<> u<78> t<Net_port_type> p<79> c<77> l<5:83> el<5:88>
n<> u<79> t<Net_port_header> p<81> c<74> s<80> l<5:76> el<5:88>
n<d> u<80> t<StringConst> p<81> l<5:89> el<5:90>
n<> u<81> t<Ansi_port_declaration> p<82> c<79> l<5:76> el<5:90>
n<> u<82> t<List_of_port_declarations> p<83> c<73> l<5:60> el<5:91>
n<> u<83> t<Module_ansi_header> p<99> c<51> s<98> l<5:0> el<5:92>
n<a> u<84> t<StringConst> p<85> l<6:9> el<6:10>
n<> u<85> t<Ps_or_hierarchical_identifier> p<88> c<84> s<87> l<6:9> el<6:10>
n<> u<86> t<Constant_bit_select> p<87> l<6:11> el<6:11>
n<> u<87> t<Constant_select> p<88> c<86> l<6:11> el<6:11>
n<> u<88> t<Net_lvalue> p<93> c<85> s<92> l<6:9> el<6:10>
n<b> u<89> t<StringConst> p<90> l<6:12> el<6:13>
n<> u<90> t<Primary_literal> p<91> c<89> l<6:12> el<6:13>
n<> u<91> t<Primary> p<92> c<90> l<6:12> el<6:13>
n<> u<92> t<Expression> p<93> c<91> l<6:12> el<6:13>
n<> u<93> t<Net_assignment> p<94> c<88> l<6:9> el<6:13>
n<> u<94> t<List_of_net_assignments> p<95> c<93> l<6:9> el<6:13>
n<> u<95> t<Continuous_assign> p<96> c<94> l<6:2> el<6:14>
n<> u<96> t<Module_common_item> p<97> c<95> l<6:2> el<6:14>
n<> u<97> t<Module_or_generate_item> p<98> c<96> l<6:2> el<6:14>
n<> u<98> t<Non_port_module_item> p<99> c<97> l<6:2> el<6:14>
n<> u<99> t<Module_declaration> p<100> c<83> l<5:0> el<7:9>
n<> u<100> t<Description> p<287> c<99> s<158> l<5:0> el<7:9>
n<> u<101> t<Module_keyword> p<141> s<102> l<9:0> el<9:6>
n<bp_me_nonsynth_lce_tracer2> u<102> t<StringConst> p<141> s<115> l<9:7> el<9:33>
n<> u<103> t<Data_type_or_implicit> p<113> s<112> l<9:46> el<9:46>
n<sets_p> u<104> t<StringConst> p<111> s<110> l<9:46> el<9:52>
n<"inv"> u<105> t<StringLiteral> p<106> l<9:55> el<9:60>
n<> u<106> t<Primary_literal> p<107> c<105> l<9:55> el<9:60>
n<> u<107> t<Constant_primary> p<108> c<106> l<9:55> el<9:60>
n<> u<108> t<Constant_expression> p<109> c<107> l<9:55> el<9:60>
n<> u<109> t<Constant_mintypmax_expression> p<110> c<108> l<9:55> el<9:60>
n<> u<110> t<Constant_param_expression> p<111> c<109> l<9:55> el<9:60>
n<> u<111> t<Param_assignment> p<112> c<104> l<9:46> el<9:60>
n<> u<112> t<List_of_param_assignments> p<113> c<111> l<9:46> el<9:60>
n<> u<113> t<Parameter_declaration> p<114> c<103> l<9:36> el<9:60>
n<> u<114> t<Parameter_port_declaration> p<115> c<113> l<9:36> el<9:60>
n<> u<115> t<Parameter_port_list> p<141> c<114> s<140> l<9:34> el<9:61>
n<> u<116> t<PortDir_Inp> p<121> s<120> l<9:62> el<9:67>
n<> u<117> t<IntVec_TypeLogic> p<118> l<9:68> el<9:73>
n<> u<118> t<Data_type> p<119> c<117> l<9:68> el<9:73>
n<> u<119> t<Data_type_or_implicit> p<120> c<118> l<9:68> el<9:73>
n<> u<120> t<Net_port_type> p<121> c<119> l<9:68> el<9:73>
n<> u<121> t<Net_port_header> p<123> c<116> s<122> l<9:62> el<9:73>
n<a> u<122> t<StringConst> p<123> l<9:74> el<9:75>
n<> u<123> t<Ansi_port_declaration> p<140> c<121> s<131> l<9:62> el<9:75>
n<> u<124> t<PortDir_Out> p<129> s<128> l<9:77> el<9:83>
n<> u<125> t<IntVec_TypeLogic> p<126> l<9:84> el<9:89>
n<> u<126> t<Data_type> p<127> c<125> l<9:84> el<9:89>
n<> u<127> t<Data_type_or_implicit> p<128> c<126> l<9:84> el<9:89>
n<> u<128> t<Net_port_type> p<129> c<127> l<9:84> el<9:89>
n<> u<129> t<Net_port_header> p<131> c<124> s<130> l<9:77> el<9:89>
n<b> u<130> t<StringConst> p<131> l<9:90> el<9:91>
n<> u<131> t<Ansi_port_declaration> p<140> c<129> s<139> l<9:77> el<9:91>
n<> u<132> t<PortDir_Inp> p<137> s<136> l<9:93> el<9:98>
n<> u<133> t<IntVec_TypeLogic> p<134> l<9:99> el<9:104>
n<> u<134> t<Data_type> p<135> c<133> l<9:99> el<9:104>
n<> u<135> t<Data_type_or_implicit> p<136> c<134> l<9:99> el<9:104>
n<> u<136> t<Net_port_type> p<137> c<135> l<9:99> el<9:104>
n<> u<137> t<Net_port_header> p<139> c<132> s<138> l<9:93> el<9:104>
n<clk> u<138> t<StringConst> p<139> l<9:105> el<9:108>
n<> u<139> t<Ansi_port_declaration> p<140> c<137> l<9:93> el<9:108>
n<> u<140> t<List_of_port_declarations> p<141> c<123> l<9:61> el<9:109>
n<> u<141> t<Module_ansi_header> p<157> c<101> s<156> l<9:0> el<9:110>
n<a> u<142> t<StringConst> p<143> l<10:9> el<10:10>
n<> u<143> t<Ps_or_hierarchical_identifier> p<146> c<142> s<145> l<10:9> el<10:10>
n<> u<144> t<Constant_bit_select> p<145> l<10:11> el<10:11>
n<> u<145> t<Constant_select> p<146> c<144> l<10:11> el<10:11>
n<> u<146> t<Net_lvalue> p<151> c<143> s<150> l<10:9> el<10:10>
n<b> u<147> t<StringConst> p<148> l<10:12> el<10:13>
n<> u<148> t<Primary_literal> p<149> c<147> l<10:12> el<10:13>
n<> u<149> t<Primary> p<150> c<148> l<10:12> el<10:13>
n<> u<150> t<Expression> p<151> c<149> l<10:12> el<10:13>
n<> u<151> t<Net_assignment> p<152> c<146> l<10:9> el<10:13>
n<> u<152> t<List_of_net_assignments> p<153> c<151> l<10:9> el<10:13>
n<> u<153> t<Continuous_assign> p<154> c<152> l<10:2> el<10:14>
n<> u<154> t<Module_common_item> p<155> c<153> l<10:2> el<10:14>
n<> u<155> t<Module_or_generate_item> p<156> c<154> l<10:2> el<10:14>
n<> u<156> t<Non_port_module_item> p<157> c<155> l<10:2> el<10:14>
n<> u<157> t<Module_declaration> p<158> c<141> l<9:0> el<11:9>
n<> u<158> t<Description> p<287> c<157> s<286> l<9:0> el<11:9>
n<> u<159> t<Module_keyword> p<170> s<160> l<13:0> el<13:6>
n<testbench> u<160> t<StringConst> p<170> s<169> l<13:7> el<13:16>
n<> u<161> t<PortDir_Inp> p<166> s<165> l<13:18> el<13:23>
n<> u<162> t<IntVec_TypeLogic> p<163> l<13:24> el<13:29>
n<> u<163> t<Data_type> p<164> c<162> l<13:24> el<13:29>
n<> u<164> t<Data_type_or_implicit> p<165> c<163> l<13:24> el<13:29>
n<> u<165> t<Net_port_type> p<166> c<164> l<13:24> el<13:29>
n<> u<166> t<Net_port_header> p<168> c<161> s<167> l<13:18> el<13:29>
n<clk> u<167> t<StringConst> p<168> l<13:30> el<13:33>
n<> u<168> t<Ansi_port_declaration> p<169> c<166> l<13:18> el<13:33>
n<> u<169> t<List_of_port_declarations> p<170> c<168> l<13:17> el<13:34>
n<> u<170> t<Module_ansi_header> p<285> c<159> s<214> l<13:0> el<13:35>
n<bp_lce> u<171> t<StringConst> p<211> s<210> l<15:7> el<15:13>
n<bp_me_nonsynth_lce_tracer> u<172> t<StringConst> p<209> s<188> l<16:12> el<16:37>
n<sets_p> u<173> t<StringConst> p<186> s<185> l<17:17> el<17:23>
n<sets_p> u<174> t<StringConst> p<175> l<17:24> el<17:30>
n<> u<175> t<Primary_literal> p<176> c<174> l<17:24> el<17:30>
n<> u<176> t<Primary> p<177> c<175> l<17:24> el<17:30>
n<> u<177> t<Expression> p<183> c<176> s<182> l<17:24> el<17:30>
n<1> u<178> t<IntConst> p<179> l<17:33> el<17:34>
n<> u<179> t<Primary_literal> p<180> c<178> l<17:33> el<17:34>
n<> u<180> t<Primary> p<181> c<179> l<17:33> el<17:34>
n<> u<181> t<Expression> p<183> c<180> l<17:33> el<17:34>
n<> u<182> t<BinOp_Plus> p<183> s<181> l<17:31> el<17:32>
n<> u<183> t<Expression> p<184> c<177> l<17:24> el<17:34>
n<> u<184> t<Mintypmax_expression> p<185> c<183> l<17:24> el<17:34>
n<> u<185> t<Param_expression> p<186> c<184> l<17:24> el<17:34>
n<> u<186> t<Named_parameter_assignment> p<187> c<173> l<17:16> el<17:35>
n<> u<187> t<List_of_parameter_assignments> p<188> c<186> l<17:16> el<17:35>
n<> u<188> t<Parameter_value_assignment> p<209> c<187> s<208> l<17:14> el<17:36>
n<lce_tracer1> u<189> t<StringConst> p<190> l<18:14> el<18:25>
n<> u<190> t<Name_of_instance> p<208> c<189> s<207> l<18:14> el<18:25>
n<c> u<191> t<StringConst> p<198> s<196> l<18:27> el<18:28>
n<a> u<192> t<StringConst> p<193> l<18:29> el<18:30>
n<> u<193> t<Primary_literal> p<194> c<192> l<18:29> el<18:30>
n<> u<194> t<Primary> p<195> c<193> l<18:29> el<18:30>
n<> u<195> t<Expression> p<198> c<194> s<197> l<18:29> el<18:30>
n<> u<196> t<OpenParens> p<198> s<195> l<18:28> el<18:29>
n<> u<197> t<CloseParens> p<198> l<18:30> el<18:31>
n<> u<198> t<Named_port_connection> p<207> c<191> s<206> l<18:26> el<18:31>
n<d> u<199> t<StringConst> p<206> s<204> l<18:34> el<18:35>
n<b> u<200> t<StringConst> p<201> l<18:36> el<18:37>
n<> u<201> t<Primary_literal> p<202> c<200> l<18:36> el<18:37>
n<> u<202> t<Primary> p<203> c<201> l<18:36> el<18:37>
n<> u<203> t<Expression> p<206> c<202> s<205> l<18:36> el<18:37>
n<> u<204> t<OpenParens> p<206> s<203> l<18:35> el<18:36>
n<> u<205> t<CloseParens> p<206> l<18:37> el<18:38>
n<> u<206> t<Named_port_connection> p<207> c<199> l<18:33> el<18:38>
n<> u<207> t<List_of_port_connections> p<208> c<198> l<18:26> el<18:38>
n<> u<208> t<Hierarchical_instance> p<209> c<190> l<18:14> el<18:39>
n<> u<209> t<Module_instantiation> p<210> c<172> l<16:12> el<18:40>
n<> u<210> t<Bind_instantiation> p<211> c<209> l<16:12> el<18:40>
n<> u<211> t<Bind_directive> p<212> c<171> l<15:2> el<18:40>
n<> u<212> t<Module_common_item> p<213> c<211> l<15:2> el<18:40>
n<> u<213> t<Module_or_generate_item> p<214> c<212> l<15:2> el<18:40>
n<> u<214> t<Non_port_module_item> p<285> c<213> s<240> l<15:2> el<18:40>
n<bp_lce> u<215> t<StringConst> p<237> s<216> l<21:7> el<21:13>
n<u1> u<216> t<StringConst> p<237> s<217> l<21:14> el<21:16>
n<> u<217> t<Constant_bit_select> p<237> s<236> l<22:12> el<21:29>
n<bp_me_nonsynth_lce_tracer2> u<218> t<StringConst> p<235> s<228> l<22:12> el<22:38>
n<sets_p> u<219> t<StringConst> p<226> s<225> l<23:17> el<23:23>
n<sets_p> u<220> t<StringConst> p<221> l<23:24> el<23:30>
n<> u<221> t<Primary_literal> p<222> c<220> l<23:24> el<23:30>
n<> u<222> t<Primary> p<223> c<221> l<23:24> el<23:30>
n<> u<223> t<Expression> p<224> c<222> l<23:24> el<23:30>
n<> u<224> t<Mintypmax_expression> p<225> c<223> l<23:24> el<23:30>
n<> u<225> t<Param_expression> p<226> c<224> l<23:24> el<23:30>
n<> u<226> t<Named_parameter_assignment> p<227> c<219> l<23:16> el<23:31>
n<> u<227> t<List_of_parameter_assignments> p<228> c<226> l<23:16> el<23:31>
n<> u<228> t<Parameter_value_assignment> p<235> c<227> s<234> l<23:14> el<23:32>
n<lce_tracer2> u<229> t<StringConst> p<230> l<24:14> el<24:25>
n<> u<230> t<Name_of_instance> p<234> c<229> s<233> l<24:14> el<24:25>
n<> u<231> t<DotStar> p<232> l<24:26> el<24:28>
n<> u<232> t<Named_port_connection> p<233> c<231> l<24:26> el<24:28>
n<> u<233> t<List_of_port_connections> p<234> c<232> l<24:26> el<24:28>
n<> u<234> t<Hierarchical_instance> p<235> c<230> l<24:14> el<24:29>
n<> u<235> t<Module_instantiation> p<236> c<218> l<22:12> el<24:30>
n<> u<236> t<Bind_instantiation> p<237> c<235> l<22:12> el<24:30>
n<> u<237> t<Bind_directive> p<238> c<215> l<21:2> el<24:30>
n<> u<238> t<Module_common_item> p<239> c<237> l<21:2> el<24:30>
n<> u<239> t<Module_or_generate_item> p<240> c<238> l<21:2> el<24:30>
n<> u<240> t<Non_port_module_item> p<285> c<239> s<265> l<21:2> el<24:30>
n<bp_lce> u<241> t<StringConst> p<262> s<242> l<26:7> el<26:13>
n<u1> u<242> t<StringConst> p<262> s<243> l<26:14> el<26:16>
n<> u<243> t<Constant_bit_select> p<262> s<261> l<27:12> el<26:29>
n<bp_me_nonsynth_lce_tracer_bad> u<244> t<StringConst> p<260> s<254> l<27:12> el<27:41>
n<sets_p> u<245> t<StringConst> p<252> s<251> l<28:17> el<28:23>
n<sets_p> u<246> t<StringConst> p<247> l<28:24> el<28:30>
n<> u<247> t<Primary_literal> p<248> c<246> l<28:24> el<28:30>
n<> u<248> t<Primary> p<249> c<247> l<28:24> el<28:30>
n<> u<249> t<Expression> p<250> c<248> l<28:24> el<28:30>
n<> u<250> t<Mintypmax_expression> p<251> c<249> l<28:24> el<28:30>
n<> u<251> t<Param_expression> p<252> c<250> l<28:24> el<28:30>
n<> u<252> t<Named_parameter_assignment> p<253> c<245> l<28:16> el<28:31>
n<> u<253> t<List_of_parameter_assignments> p<254> c<252> l<28:16> el<28:31>
n<> u<254> t<Parameter_value_assignment> p<260> c<253> s<259> l<28:14> el<28:32>
n<lce_tracer3> u<255> t<StringConst> p<256> l<29:14> el<29:25>
n<> u<256> t<Name_of_instance> p<259> c<255> s<258> l<29:14> el<29:25>
n<> u<257> t<Ordered_port_connection> p<258> l<29:26> el<29:26>
n<> u<258> t<List_of_port_connections> p<259> c<257> l<29:26> el<29:26>
n<> u<259> t<Hierarchical_instance> p<260> c<256> l<29:14> el<29:27>
n<> u<260> t<Module_instantiation> p<261> c<244> l<27:12> el<29:28>
n<> u<261> t<Bind_instantiation> p<262> c<260> l<27:12> el<29:28>
n<> u<262> t<Bind_directive> p<263> c<241> l<26:2> el<29:28>
n<> u<263> t<Module_common_item> p<264> c<262> l<26:2> el<29:28>
n<> u<264> t<Module_or_generate_item> p<265> c<263> l<26:2> el<29:28>
n<> u<265> t<Non_port_module_item> p<285> c<264> s<284> l<26:2> el<29:28>
n<bp_lce> u<266> t<StringConst> p<282> s<276> l<32:2> el<32:8>
n<sets_p> u<267> t<StringConst> p<274> s<273> l<32:12> el<32:18>
n<1> u<268> t<IntConst> p<269> l<32:19> el<32:20>
n<> u<269> t<Primary_literal> p<270> c<268> l<32:19> el<32:20>
n<> u<270> t<Primary> p<271> c<269> l<32:19> el<32:20>
n<> u<271> t<Expression> p<272> c<270> l<32:19> el<32:20>
n<> u<272> t<Mintypmax_expression> p<273> c<271> l<32:19> el<32:20>
n<> u<273> t<Param_expression> p<274> c<272> l<32:19> el<32:20>
n<> u<274> t<Named_parameter_assignment> p<275> c<267> l<32:11> el<32:21>
n<> u<275> t<List_of_parameter_assignments> p<276> c<274> l<32:11> el<32:21>
n<> u<276> t<Parameter_value_assignment> p<282> c<275> s<281> l<32:9> el<32:22>
n<u1> u<277> t<StringConst> p<278> l<32:23> el<32:25>
n<> u<278> t<Name_of_instance> p<281> c<277> s<280> l<32:23> el<32:25>
n<> u<279> t<Ordered_port_connection> p<280> l<32:27> el<32:27>
n<> u<280> t<List_of_port_connections> p<281> c<279> l<32:27> el<32:27>
n<> u<281> t<Hierarchical_instance> p<282> c<278> l<32:23> el<32:28>
n<> u<282> t<Module_instantiation> p<283> c<266> l<32:2> el<32:29>
n<> u<283> t<Module_or_generate_item> p<284> c<282> l<32:2> el<32:29>
n<> u<284> t<Non_port_module_item> p<285> c<283> l<32:2> el<32:29>
n<> u<285> t<Module_declaration> p<286> c<170> l<13:0> el<34:9>
n<> u<286> t<Description> p<287> c<285> l<13:0> el<34:9>
n<> u<287> t<Source_text> p<288> c<50> l<1:0> el<34:9>
n<> u<288> t<Top_level_rule> l<1:0> el<35:0>
[WRN:PA0205] dut.sv:1: No timescale set for "bp_lce".

[WRN:PA0205] dut.sv:5: No timescale set for "bp_me_nonsynth_lce_tracer".

[WRN:PA0205] dut.sv:9: No timescale set for "bp_me_nonsynth_lce_tracer2".

[WRN:PA0205] dut.sv:13: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@bp_lce".

[INF:CP0303] dut.sv:5: Compile module "work@bp_me_nonsynth_lce_tracer".

[INF:CP0303] dut.sv:9: Compile module "work@bp_me_nonsynth_lce_tracer2".

[INF:CP0303] dut.sv:13: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:13: Top level module "work@testbench".

[WRN:EL0500] dut.sv:27: Cannot find a module definition for "work@bp_me_nonsynth_lce_tracer_bad".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/BindStmt/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/BindStmt/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/BindStmt/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@testbench)
|vpiName:work@testbench
|vpiElaborated:1
|uhdmallModules:
\_module: work@bp_lce (work@bp_lce) dut.sv:1: , endln:3:9, parent:work@testbench
  |vpiDefName:work@bp_lce
  |vpiFullName:work@bp_lce
  |vpiPort:
  \_port: (a), line:1:54, parent:work@bp_lce
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_lce.a), line:1:54, parent:work@bp_lce
        |vpiName:a
        |vpiFullName:work@bp_lce.a
        |vpiNetType:36
  |vpiPort:
  \_port: (b), line:1:70, parent:work@bp_lce
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_lce.b), line:1:70, parent:work@bp_lce
        |vpiName:b
        |vpiFullName:work@bp_lce.b
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:2:7, endln:2:11, parent:work@bp_lce
    |vpiRhs:
    \_ref_obj: (work@bp_lce.d), line:2:10, endln:2:11
      |vpiName:d
      |vpiFullName:work@bp_lce.d
    |vpiLhs:
    \_ref_obj: (work@bp_lce.c), line:2:7, endln:2:8
      |vpiName:c
      |vpiFullName:work@bp_lce.c
  |vpiNet:
  \_logic_net: (work@bp_lce.a), line:1:54, parent:work@bp_lce
  |vpiNet:
  \_logic_net: (work@bp_lce.b), line:1:70, parent:work@bp_lce
  |vpiParamAssign:
  \_param_assign: , line:1:26, endln:1:40, parent:work@bp_lce
    |vpiRhs:
    \_constant: , line:1:35, endln:1:40
      |vpiConstType:6
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
    |vpiLhs:
    \_parameter: (work@bp_lce.sets_p), line:1:26, endln:1:40, parent:work@bp_lce
      |vpiName:sets_p
      |vpiFullName:work@bp_lce.sets_p
  |vpiParameter:
  \_parameter: (work@bp_lce.sets_p), line:1:26, endln:1:40, parent:work@bp_lce
|uhdmallModules:
\_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:5: , endln:7:9, parent:work@testbench
  |vpiDefName:work@bp_me_nonsynth_lce_tracer
  |vpiFullName:work@bp_me_nonsynth_lce_tracer
  |vpiPort:
  \_port: (c), line:5:73, parent:work@bp_me_nonsynth_lce_tracer
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer.c), line:5:73, parent:work@bp_me_nonsynth_lce_tracer
        |vpiName:c
        |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
        |vpiNetType:36
  |vpiPort:
  \_port: (d), line:5:89, parent:work@bp_me_nonsynth_lce_tracer
    |vpiName:d
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer.d), line:5:89, parent:work@bp_me_nonsynth_lce_tracer
        |vpiName:d
        |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:6:9, endln:6:13, parent:work@bp_me_nonsynth_lce_tracer
    |vpiRhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.b), line:6:12, endln:6:13
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.b
    |vpiLhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.a), line:6:9, endln:6:10
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.a
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer.c), line:5:73, parent:work@bp_me_nonsynth_lce_tracer
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer.d), line:5:89, parent:work@bp_me_nonsynth_lce_tracer
  |vpiParamAssign:
  \_param_assign: , line:5:45, endln:5:59, parent:work@bp_me_nonsynth_lce_tracer
    |vpiRhs:
    \_constant: , line:5:54, endln:5:59
      |vpiConstType:6
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
    |vpiLhs:
    \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:5:45, endln:5:59, parent:work@bp_me_nonsynth_lce_tracer
      |vpiName:sets_p
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.sets_p
  |vpiParameter:
  \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:5:45, endln:5:59, parent:work@bp_me_nonsynth_lce_tracer
|uhdmallModules:
\_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:9: , endln:11:9, parent:work@testbench
  |vpiDefName:work@bp_me_nonsynth_lce_tracer2
  |vpiFullName:work@bp_me_nonsynth_lce_tracer2
  |vpiPort:
  \_port: (a), line:9:74, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.a), line:9:74, parent:work@bp_me_nonsynth_lce_tracer2
        |vpiName:a
        |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
        |vpiNetType:36
  |vpiPort:
  \_port: (b), line:9:90, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.b), line:9:90, parent:work@bp_me_nonsynth_lce_tracer2
        |vpiName:b
        |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
        |vpiNetType:36
  |vpiPort:
  \_port: (clk), line:9:105, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.clk), line:9:105, parent:work@bp_me_nonsynth_lce_tracer2
        |vpiName:clk
        |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:10:9, endln:10:13, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiRhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer2.b), line:10:12, endln:10:13
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
    |vpiLhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer2.a), line:10:9, endln:10:10
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.a), line:9:74, parent:work@bp_me_nonsynth_lce_tracer2
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.b), line:9:90, parent:work@bp_me_nonsynth_lce_tracer2
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.clk), line:9:105, parent:work@bp_me_nonsynth_lce_tracer2
  |vpiParamAssign:
  \_param_assign: , line:9:46, endln:9:60, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiRhs:
    \_constant: , line:9:55, endln:9:60
      |vpiConstType:6
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
    |vpiLhs:
    \_parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:9:46, endln:9:60, parent:work@bp_me_nonsynth_lce_tracer2
      |vpiName:sets_p
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.sets_p
  |vpiParameter:
  \_parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:9:46, endln:9:60, parent:work@bp_me_nonsynth_lce_tracer2
|uhdmallModules:
\_module: work@testbench (work@testbench) dut.sv:13: , endln:34:9, parent:work@testbench
  |vpiDefName:work@testbench
  |vpiFullName:work@testbench
  |vpiPort:
  \_port: (clk), line:13:30, parent:work@testbench
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@testbench.clk), line:13:30, parent:work@testbench
        |vpiName:clk
        |vpiFullName:work@testbench.clk
        |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@testbench.clk), line:13:30, parent:work@testbench
|uhdmtopModules:
\_module: work@testbench (work@testbench) dut.sv:13: , endln:34:9
  |vpiDefName:work@testbench
  |vpiName:work@testbench
  |vpiPort:
  \_port: (clk), line:13:30, endln:13:33, parent:work@testbench
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@testbench.clk), line:13:30, endln:13:33, parent:work@testbench
        |vpiName:clk
        |vpiFullName:work@testbench.clk
        |vpiNetType:36
  |vpiModule:
  \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:16: , parent:work@testbench
    |vpiDefName:work@bp_me_nonsynth_lce_tracer
    |vpiName:lce_tracer1
    |vpiFullName:work@testbench.lce_tracer1
    |vpiPort:
    \_port: (c), line:5:73, endln:5:74, parent:work@testbench.lce_tracer1
      |vpiName:c
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (a), line:18:29, endln:18:30
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@testbench.u1.a), line:1:54, endln:1:55, parent:work@testbench.u1
          |vpiName:a
          |vpiFullName:work@testbench.u1.a
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@testbench.lce_tracer1.c), line:5:73, endln:5:74, parent:work@testbench.lce_tracer1
          |vpiName:c
          |vpiFullName:work@testbench.lce_tracer1.c
          |vpiNetType:36
    |vpiPort:
    \_port: (d), line:5:89, endln:5:90, parent:work@testbench.lce_tracer1
      |vpiName:d
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (b), line:18:36, endln:18:37
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@testbench.u1.b), line:1:70, endln:1:71, parent:work@testbench.u1
          |vpiName:b
          |vpiFullName:work@testbench.u1.b
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@testbench.lce_tracer1.d), line:5:89, endln:5:90, parent:work@testbench.lce_tracer1
          |vpiName:d
          |vpiFullName:work@testbench.lce_tracer1.d
          |vpiNetType:36
    |vpiContAssign:
    \_cont_assign: , line:6:9, endln:6:13, parent:work@testbench.lce_tracer1
      |vpiRhs:
      \_ref_obj: (work@testbench.lce_tracer1.b), line:6:12, endln:6:13
        |vpiName:b
        |vpiFullName:work@testbench.lce_tracer1.b
      |vpiLhs:
      \_ref_obj: (work@testbench.lce_tracer1.a), line:6:9, endln:6:10
        |vpiName:a
        |vpiFullName:work@testbench.lce_tracer1.a
    |vpiNet:
    \_logic_net: (work@testbench.lce_tracer1.c), line:5:73, endln:5:74, parent:work@testbench.lce_tracer1
    |vpiNet:
    \_logic_net: (work@testbench.lce_tracer1.d), line:5:89, endln:5:90, parent:work@testbench.lce_tracer1
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:13: , endln:34:9
    |vpiParamAssign:
    \_param_assign: , line:5:45, endln:5:59, parent:work@testbench.lce_tracer1
      |vpiRhs:
      \_constant: , line:5:54, endln:5:59
        |vpiConstType:7
        |vpiDecompile:2
        |vpiSize:64
        |INT:2
      |vpiLhs:
      \_parameter: (work@testbench.lce_tracer1.sets_p), line:5:45, endln:5:59, parent:work@testbench.lce_tracer1
        |vpiName:sets_p
        |vpiFullName:work@testbench.lce_tracer1.sets_p
        |INT:2
    |vpiParameter:
    \_parameter: (work@testbench.lce_tracer1.sets_p), line:5:45, endln:5:59, parent:work@testbench.lce_tracer1
  |vpiModule:
  \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:22: , parent:work@testbench
    |vpiDefName:work@bp_me_nonsynth_lce_tracer2
    |vpiName:lce_tracer2
    |vpiFullName:work@testbench.lce_tracer2
    |vpiPort:
    \_port: (a), line:9:74, endln:9:75, parent:work@testbench.lce_tracer2
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (a), line:24:26, endln:24:27
        |vpiName:a
        |vpiActual:
        \_logic_net: (work@testbench.u1.a), line:1:54, endln:1:55, parent:work@testbench.u1
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@testbench.lce_tracer2.a), line:9:74, endln:9:75, parent:work@testbench.lce_tracer2
          |vpiName:a
          |vpiFullName:work@testbench.lce_tracer2.a
          |vpiNetType:36
    |vpiPort:
    \_port: (b), line:9:90, endln:9:91, parent:work@testbench.lce_tracer2
      |vpiName:b
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (b), line:24:26, endln:24:27
        |vpiName:b
        |vpiActual:
        \_logic_net: (work@testbench.u1.b), line:1:70, endln:1:71, parent:work@testbench.u1
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@testbench.lce_tracer2.b), line:9:90, endln:9:91, parent:work@testbench.lce_tracer2
          |vpiName:b
          |vpiFullName:work@testbench.lce_tracer2.b
          |vpiNetType:36
    |vpiPort:
    \_port: (clk), line:9:105, endln:9:108, parent:work@testbench.lce_tracer2
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), line:24:26, endln:24:27
        |vpiName:clk
        |vpiActual:
        \_logic_net: (work@testbench.clk), line:13:30, endln:13:33, parent:work@testbench
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@testbench.lce_tracer2.clk), line:9:105, endln:9:108, parent:work@testbench.lce_tracer2
          |vpiName:clk
          |vpiFullName:work@testbench.lce_tracer2.clk
          |vpiNetType:36
    |vpiContAssign:
    \_cont_assign: , line:10:9, endln:10:13, parent:work@testbench.lce_tracer2
      |vpiRhs:
      \_ref_obj: (work@testbench.lce_tracer2.b), line:10:12, endln:10:13
        |vpiName:b
        |vpiFullName:work@testbench.lce_tracer2.b
        |vpiActual:
        \_logic_net: (work@testbench.lce_tracer2.b), line:9:90, endln:9:91, parent:work@testbench.lce_tracer2
      |vpiLhs:
      \_ref_obj: (work@testbench.lce_tracer2.a), line:10:9, endln:10:10
        |vpiName:a
        |vpiFullName:work@testbench.lce_tracer2.a
        |vpiActual:
        \_logic_net: (work@testbench.lce_tracer2.a), line:9:74, endln:9:75, parent:work@testbench.lce_tracer2
    |vpiNet:
    \_logic_net: (work@testbench.lce_tracer2.a), line:9:74, endln:9:75, parent:work@testbench.lce_tracer2
    |vpiNet:
    \_logic_net: (work@testbench.lce_tracer2.b), line:9:90, endln:9:91, parent:work@testbench.lce_tracer2
    |vpiNet:
    \_logic_net: (work@testbench.lce_tracer2.clk), line:9:105, endln:9:108, parent:work@testbench.lce_tracer2
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:13: , endln:34:9
    |vpiParamAssign:
    \_param_assign: , line:9:46, endln:9:60, parent:work@testbench.lce_tracer2
      |vpiRhs:
      \_constant: , line:9:55, endln:9:60
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiLhs:
      \_parameter: (work@testbench.lce_tracer2.sets_p), line:9:46, endln:9:60, parent:work@testbench.lce_tracer2
        |vpiName:sets_p
        |vpiFullName:work@testbench.lce_tracer2.sets_p
        |UINT:1
    |vpiParameter:
    \_parameter: (work@testbench.lce_tracer2.sets_p), line:9:46, endln:9:60, parent:work@testbench.lce_tracer2
  |vpiModule:
  \_module: work@bp_lce (work@testbench.u1) dut.sv:32: , parent:work@testbench
    |vpiDefName:work@bp_lce
    |vpiName:u1
    |vpiFullName:work@testbench.u1
    |vpiPort:
    \_port: (a), line:1:54, endln:1:55, parent:work@testbench.u1
      |vpiName:a
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@testbench.u1.a), line:1:54, endln:1:55, parent:work@testbench.u1
    |vpiPort:
    \_port: (b), line:1:70, endln:1:71, parent:work@testbench.u1
      |vpiName:b
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@testbench.u1.b), line:1:70, endln:1:71, parent:work@testbench.u1
    |vpiContAssign:
    \_cont_assign: , line:2:7, endln:2:11, parent:work@testbench.u1
      |vpiRhs:
      \_ref_obj: (work@testbench.u1.d), line:2:10, endln:2:11
        |vpiName:d
        |vpiFullName:work@testbench.u1.d
      |vpiLhs:
      \_ref_obj: (work@testbench.u1.c), line:2:7, endln:2:8
        |vpiName:c
        |vpiFullName:work@testbench.u1.c
    |vpiNet:
    \_logic_net: (work@testbench.u1.a), line:1:54, endln:1:55, parent:work@testbench.u1
    |vpiNet:
    \_logic_net: (work@testbench.u1.b), line:1:70, endln:1:71, parent:work@testbench.u1
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:13: , endln:34:9
    |vpiParamAssign:
    \_param_assign: , line:1:26, endln:1:40, parent:work@testbench.u1
      |vpiRhs:
      \_constant: , line:1:35, endln:1:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiLhs:
      \_parameter: (work@testbench.u1.sets_p), line:1:26, endln:1:40, parent:work@testbench.u1
        |vpiName:sets_p
        |vpiFullName:work@testbench.u1.sets_p
        |UINT:1
    |vpiParameter:
    \_parameter: (work@testbench.u1.sets_p), line:1:26, endln:1:40, parent:work@testbench.u1
  |vpiNet:
  \_logic_net: (work@testbench.clk), line:13:30, endln:13:33, parent:work@testbench
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5

