INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/Computer Organization and Digital Design/Labs/Lab5/Lab5.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Academic/Computer Organization and Digital Design/Labs/Lab5/Lab5.srcs/sim_1/new/Counter_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter_sim
