# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../Encoder.ip_user_files/ipstatic/hdl" --include "/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/xilinx_vip/include" \
"LDPC_encoder_tb_time_synth.v" \

# Do not sort compile order
nosort
