Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Feb  1 14:33:01 2019
| Host         : xht-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -hierarchical -verbose -file utilization_summary.rpt
| Design       : grey_aoi_sel
| Device       : 7a100tfgg484-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
|   Instance   | Module | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------+--------+------------+------------+---------+------+-----+--------+--------+--------------+
| grey_aoi_sel |  (top) |         68 |         68 |       0 |    0 | 213 |      0 |      0 |            0 |
+--------------+--------+------------+------------+---------+------+-----+--------+--------+--------------+


