library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use IEEE.NUMERIC_STD.ALL;
use IEEE.std_logic_arith.ALL;

entity add4 is
    Port ( in_1 : in  std_logic_vector(3 downto 0);
           in_2 : in  std_logic_vector(3 downto 0);
           s_out : out  std_logic_vector(4 downto 0));
end add4;

architecture Behavioral of add4 is

begin

    s_out <=  ('0' & in_1) + ('0' & in_2);
    
end Behavioral;
