{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616785958244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616785958245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 15:12:36 2021 " "Processing started: Fri Mar 26 15:12:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616785958245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616785958245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portaXor -c portaXor " "Command: quartus_map --read_settings_files=on --write_settings_files=off portaXor -c portaXor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616785958246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616785961911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616785961911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaXor-behavior " "Found design unit 1: portaXor-behavior" {  } { { "portaXor.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616786033853 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaXor " "Found entity 1: portaXor" {  } { { "portaXor.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616786033853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616786033853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "por.vhd 2 1 " "Found 2 design units, including 1 entities, in source file por.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POr-behavior " "Found design unit 1: POr-behavior" {  } { { "POr.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/POr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616786033858 ""} { "Info" "ISGN_ENTITY_NAME" "1 POr " "Found entity 1: POr" {  } { { "POr.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/POr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616786033858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616786033858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PAnd-behavior " "Found design unit 1: PAnd-behavior" {  } { { "PAnd.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/PAnd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616786033862 ""} { "Info" "ISGN_ENTITY_NAME" "1 PAnd " "Found entity 1: PAnd" {  } { { "PAnd.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/PAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616786033862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616786033862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PNot-main " "Found design unit 1: PNot-main" {  } { { "PNot.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/PNot.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616786033878 ""} { "Info" "ISGN_ENTITY_NAME" "1 PNot " "Found entity 1: PNot" {  } { { "PNot.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/PNot.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616786033878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616786033878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "portaXor " "Elaborating entity \"portaXor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616786034254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNot PNot:n_A " "Elaborating entity \"PNot\" for hierarchy \"PNot:n_A\"" {  } { { "portaXor.vhd" "n_A" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616786034342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PAnd PAnd:p_an " "Elaborating entity \"PAnd\" for hierarchy \"PAnd:p_an\"" {  } { { "portaXor.vhd" "p_an" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616786034449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POr POr:p_o " "Elaborating entity \"POr\" for hierarchy \"POr:p_o\"" {  } { { "portaXor.vhd" "p_o" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616786034551 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616786044097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616786048245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616786048245 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616786051157 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616786051157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616786051157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616786051157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616786051289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 26 15:14:11 2021 " "Processing ended: Fri Mar 26 15:14:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616786051289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616786051289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616786051289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616786051289 ""}
