idmem.v,verilog,xil_defaultlib,../../../../MulticycleCPU.srcs/sources_1/ip/idmem_1/sim/idmem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
