IP Upgrade report for Eslam_First_Fpga
Sun Mar 27 13:27:13 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sun Mar 27 13:27:13 2022               ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                ; Eslam_First_Fpga                                ;
; Top-level Entity Name        ; Eslam_First_Fpga_HDL                            ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                         ;
+-------------+------------------------------+---------+-------------------------------------+--------------------------------+-------------------------------------+---------+
; Entity Name ; Component Name               ; Version ; Original Source File                ; Generation File Path           ; New Source File                     ; Message ;
+-------------+------------------------------+---------+-------------------------------------+--------------------------------+-------------------------------------+---------+
; hps_reset   ; In-System Sources and Probes ; 16.0    ; ip/altsource_probe/hps_reset.qip    ; ip/altsource_probe/hps_reset.v ; ip/altsource_probe/hps_reset.qip    ;         ;
; soc_system  ; Qsys                         ; 18.1    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys                ; soc_system/synthesis/soc_system.qip ;         ;
+-------------+------------------------------+---------+-------------------------------------+--------------------------------+-------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "ip/altsource_probe/hps_reset.v" to "ip/altsource_probe/hps_reset.BAK.v"
Info (11837): Started upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.v" to "soc_system.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2022.03.27.13:23:45 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2022.03.27.13:23:45 Info: Finished upgrading the ip cores
Info: 2022.03.27.13:24:02 Info: Saving generation log to D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system
Info: 2022.03.27.13:24:02 Info: Starting: Create simulation model
Info: 2022.03.27.13:24:02 Info: qsys-generate D:\INNOVATE_FPGA\FPGA_PROJECTS\EM009_SMART_TRAFFIC\soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\INNOVATE_FPGA\FPGA_PROJECTS\EM009_SMART_TRAFFIC\soc_system\simulation --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2022.03.27.13:24:02 Info: Loading EM009_SMART_TRAFFIC
Info: 2022.03.27.13:24:02 Info: Reading input file
Info: 2022.03.27.13:24:02 Info: Adding ILC [interrupt_latency_counter 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module ILC
Info: 2022.03.27.13:24:02 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2022.03.27.13:24:02 Info: Parameterizing module alt_vip_itc_0
Info: 2022.03.27.13:24:02 Info: Adding alt_vip_vfr_hdmi [alt_vip_vfr 14.0]
Info: 2022.03.27.13:24:02 Info: Parameterizing module alt_vip_vfr_hdmi
Info: 2022.03.27.13:24:02 Info: Adding button_pio [altera_avalon_pio 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module button_pio
Info: 2022.03.27.13:24:02 Info: Adding clk_0 [clock_source 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module clk_0
Info: 2022.03.27.13:24:02 Info: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module clock_bridge_0
Info: 2022.03.27.13:24:02 Info: Adding dipsw_pio [altera_avalon_pio 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module dipsw_pio
Info: 2022.03.27.13:24:02 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module f2sdram_only_master
Info: 2022.03.27.13:24:02 Info: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module fpga_only_master
Info: 2022.03.27.13:24:02 Info: Adding hps_0 [altera_hps 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module hps_0
Info: 2022.03.27.13:24:02 Info: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module hps_only_master
Info: 2022.03.27.13:24:02 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module jtag_uart
Info: 2022.03.27.13:24:02 Info: Adding led_pio [altera_avalon_pio 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module led_pio
Info: 2022.03.27.13:24:02 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module mm_bridge_0
Info: 2022.03.27.13:24:02 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2022.03.27.13:24:02 Info: Parameterizing module sysid_qsys
Info: 2022.03.27.13:24:02 Info: Building connections
Info: 2022.03.27.13:24:02 Info: Parameterizing connections
Info: 2022.03.27.13:24:02 Info: Validating
Info: 2022.03.27.13:24:09 Info: Done reading input file
Warning: 2022.03.27.13:24:12 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl
Info: 2022.03.27.13:24:12 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.03.27.13:24:12 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.03.27.13:24:12 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.03.27.13:24:12 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.03.27.13:24:12 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2022.03.27.13:24:12 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2022.03.27.13:24:12 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: 2022.03.27.13:24:12 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver
Info: 2022.03.27.13:24:13 Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: 2022.03.27.13:24:19 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: 2022.03.27.13:24:20 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: 2022.03.27.13:24:20 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: 2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: 2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2022.03.27.13:24:21 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: 2022.03.27.13:24:22 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: 2022.03.27.13:24:22 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: 2022.03.27.13:24:22 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: 2022.03.27.13:24:22 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: 2022.03.27.13:24:27 Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: 2022.03.27.13:24:31 Info: alt_vip_itc_0: "soc_system" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2022.03.27.13:24:34 Info: alt_vip_vfr_hdmi: Generating Verilog simulation model
Warning: 2022.03.27.13:24:46 Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning: 2022.03.27.13:24:46 Warning: Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "alt_vipvfr131_prc_read_master" File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for "master_clock" File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for "master_reset" File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object "wdata_fifo_wrusedw" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object "wdata_fifo_full" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object "wdata_fifo_almost_full" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object "wdata_fifo_empty" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object "wdata_fifo_almost_empty" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object "wdata_fifo_wrreq" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object "wdata_fifo_data" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object "wdata_fifo_rdreq" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object "wdata_fifo_q" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object "wdata_fifo_empty_next" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object "rdata_fifo_full" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object "rdata_fifo_almost_full" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object "rdata_fifo_rdusedw" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object "rdata_fifo_almost_empty" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object "cmd_fifo_wrusedw" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object "cmd_fifo_almost_full" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object "cmd_fifo_rdusedw" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object "cmd_fifo_almost_empty" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "writing" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object "reading" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object "wdata_en" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal "byte_enable_next" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable "byte_enable", which holds its previous value in one or more paths through the process File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object "ram_fifo_empty" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object "logic_fifo_full" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object "port_a_q" assigned a value but never read File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32) File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable "interrupt_register", which holds its previous value in one or more paths through the always construct File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32) File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable "control_data", which holds its previous value in one or more paths through the always construct File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4) File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Net "control_header_state[7..5]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Net "control_header_state[3..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Net "control_header_data[7..5]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Warning: 2022.03.27.13:24:46 Warning: Net "control_header_data[3..1]" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0' File: C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0008_sopcqmap
Info: 2022.03.27.13:24:47 Info: alt_vip_vfr_hdmi: Generated simulation model soc_system_alt_vip_vfr_hdmi.vo
Info: 2022.03.27.13:24:47 Info: alt_vip_vfr_hdmi: "soc_system" instantiated alt_vip_vfr "alt_vip_vfr_hdmi"
Info: 2022.03.27.13:24:47 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: 2022.03.27.13:24:47 Info: button_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0010_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0010_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0010_button_pio_gen
Info: 2022.03.27.13:24:47 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: 2022.03.27.13:24:47 Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: 2022.03.27.13:24:47 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: 2022.03.27.13:24:47 Info: dipsw_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0011_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0011_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0011_dipsw_pio_gen
Info: 2022.03.27.13:24:47 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: 2022.03.27.13:24:47 Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: 2022.03.27.13:24:48 Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: 2022.03.27.13:24:48 Info: hps_0: "Running  for module: hps_0"
Info: 2022.03.27.13:24:48 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.03.27.13:24:49 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.03.27.13:24:51 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2022.03.27.13:24:51 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2022.03.27.13:24:51 Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0012_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0012_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0012_jtag_uart_gen
Info: 2022.03.27.13:24:51 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2022.03.27.13:24:51 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2022.03.27.13:24:51 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: 2022.03.27.13:24:51 Info: led_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0013_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0013_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0013_led_pio_gen
Info: 2022.03.27.13:24:52 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: 2022.03.27.13:24:52 Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: 2022.03.27.13:24:52 Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2022.03.27.13:24:52 Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2022.03.27.13:24:53 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2022.03.27.13:24:54 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:24:55 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2022.03.27.13:24:59 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:24:59 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:24:59 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:25:00 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:25:00 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:25:00 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:25:01 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:25:03 Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2022.03.27.13:25:05 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:25:05 Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2022.03.27.13:25:05 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2022.03.27.13:25:05 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2022.03.27.13:25:05 Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: 2022.03.27.13:25:05 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2022.03.27.13:25:05 Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2022.03.27.13:25:05 Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: 2022.03.27.13:25:05 Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: 2022.03.27.13:25:05 Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2022.03.27.13:25:05 Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2022.03.27.13:25:05 Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: 2022.03.27.13:25:05 Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: 2022.03.27.13:25:06 Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info: 2022.03.27.13:25:46 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2022.03.27.13:25:46 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:46 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:46 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2022.03.27.13:25:47 Info: alt_vip_vfr_hdmi_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_hdmi_avalon_master_translator"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: alt_vip_vfr_hdmi_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_hdmi_avalon_master_agent"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2022.03.27.13:25:47 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2022.03.27.13:25:47 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2022.03.27.13:25:47 Info: alt_vip_vfr_hdmi_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "alt_vip_vfr_hdmi_avalon_master_limiter"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: hps_0_f2h_axi_slave_wr_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "hps_0_f2h_axi_slave_wr_burst_adapter"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.03.27.13:25:47 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2022.03.27.13:25:47 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: hps_only_master_master_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_only_master_master_cmd_width_adapter"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: mm_bridge_0_s0_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: mm_bridge_0_s0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2022.03.27.13:25:47 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2022.03.27.13:25:47 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.03.27.13:25:47 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:47 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.03.27.13:25:47 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.03.27.13:25:47 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2022.03.27.13:25:48 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2022.03.27.13:25:48 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2022.03.27.13:25:48 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: 2022.03.27.13:25:48 Info: router_004: "mm_interconnect_2" instantiated altera_merlin_router "router_004"
Info: 2022.03.27.13:25:48 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.03.27.13:25:48 Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2022.03.27.13:25:48 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: cmd_mux_002: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.03.27.13:25:48 Info: rsp_demux_002: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2022.03.27.13:25:48 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: rsp_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: crosser: "mm_interconnect_2" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: 2022.03.27.13:25:48 Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: 2022.03.27.13:25:48 Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.03.27.13:25:48 Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.03.27.13:25:48 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:48 Info: avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2022.03.27.13:25:49 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:49 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation/submodules
Info: 2022.03.27.13:25:49 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2022.03.27.13:25:49 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2022.03.27.13:25:49 Info: soc_system: Done "soc_system" with 75 modules, 216 files
Info: 2022.03.27.13:25:49 Info: qsys-generate succeeded.
Info: 2022.03.27.13:25:49 Info: Finished: Create simulation model
Info: 2022.03.27.13:25:49 Info: Starting: Create Modelsim Project.
Info: 2022.03.27.13:25:49 Info: sim-script-gen --spd=D:\INNOVATE_FPGA\FPGA_PROJECTS\EM009_SMART_TRAFFIC\soc_system\soc_system.spd --output-directory=D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation
Info: 2022.03.27.13:25:49 Info: Doing: ip-make-simscript --spd=D:\INNOVATE_FPGA\FPGA_PROJECTS\EM009_SMART_TRAFFIC\soc_system\soc_system.spd --output-directory=D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation
Info: 2022.03.27.13:25:49 Info: Generating the following file(s) for MODELSIM simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation
Info: 2022.03.27.13:25:49 Info:     mentor
Info: 2022.03.27.13:25:49 Info: Generating the following file(s) for VCS simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation
Info: 2022.03.27.13:25:49 Info:     synopsys/vcs
Info: 2022.03.27.13:25:49 Info: Generating the following file(s) for VCSMX simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation
Info: 2022.03.27.13:25:49 Info:     synopsys/vcsmx
Info: 2022.03.27.13:25:49 Info:     synopsys/vcsmx
Info: 2022.03.27.13:25:50 Info: Generating the following file(s) for NCSIM simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation
Info: 2022.03.27.13:25:50 Info:     cadence
Info: 2022.03.27.13:25:50 Info:     cadence
Info: 2022.03.27.13:25:50 Info:     cadence
Info: 2022.03.27.13:25:50 Info:     55 .cds.lib files in cadence/cds_libs
Info: 2022.03.27.13:25:50 Info: Generating the following file(s) for RIVIERA simulator in D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation
Info: 2022.03.27.13:25:50 Info:     aldec
Info: 2022.03.27.13:25:50 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/simulation
Info: 2022.03.27.13:25:50 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2022.03.27.13:25:50 Info: Finished: Create Modelsim Project.
Info: 2022.03.27.13:25:50 Info: Starting: Create block symbol file (.bsf)
Info: 2022.03.27.13:25:50 Info: qsys-generate D:\INNOVATE_FPGA\FPGA_PROJECTS\EM009_SMART_TRAFFIC\soc_system.qsys --block-symbol-file --output-directory=D:\INNOVATE_FPGA\FPGA_PROJECTS\EM009_SMART_TRAFFIC\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2022.03.27.13:25:50 Info: Loading EM009_SMART_TRAFFIC
Info: 2022.03.27.13:25:50 Info: Reading input file
Info: 2022.03.27.13:25:50 Info: Adding ILC [interrupt_latency_counter 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module ILC
Info: 2022.03.27.13:25:50 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2022.03.27.13:25:50 Info: Parameterizing module alt_vip_itc_0
Info: 2022.03.27.13:25:50 Info: Adding alt_vip_vfr_hdmi [alt_vip_vfr 14.0]
Info: 2022.03.27.13:25:50 Info: Parameterizing module alt_vip_vfr_hdmi
Info: 2022.03.27.13:25:50 Info: Adding button_pio [altera_avalon_pio 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module button_pio
Info: 2022.03.27.13:25:50 Info: Adding clk_0 [clock_source 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module clk_0
Info: 2022.03.27.13:25:50 Info: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module clock_bridge_0
Info: 2022.03.27.13:25:50 Info: Adding dipsw_pio [altera_avalon_pio 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module dipsw_pio
Info: 2022.03.27.13:25:50 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module f2sdram_only_master
Info: 2022.03.27.13:25:50 Info: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module fpga_only_master
Info: 2022.03.27.13:25:50 Info: Adding hps_0 [altera_hps 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module hps_0
Info: 2022.03.27.13:25:50 Info: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module hps_only_master
Info: 2022.03.27.13:25:50 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module jtag_uart
Info: 2022.03.27.13:25:50 Info: Adding led_pio [altera_avalon_pio 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module led_pio
Info: 2022.03.27.13:25:50 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module mm_bridge_0
Info: 2022.03.27.13:25:50 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2022.03.27.13:25:50 Info: Parameterizing module sysid_qsys
Info: 2022.03.27.13:25:50 Info: Building connections
Info: 2022.03.27.13:25:50 Info: Parameterizing connections
Info: 2022.03.27.13:25:50 Info: Validating
Info: 2022.03.27.13:25:57 Info: Done reading input file
Warning: 2022.03.27.13:26:00 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl
Info: 2022.03.27.13:26:00 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2022.03.27.13:26:00 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.03.27.13:26:00 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.03.27.13:26:00 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.03.27.13:26:00 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2022.03.27.13:26:00 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2022.03.27.13:26:00 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: 2022.03.27.13:26:00 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver
Info: 2022.03.27.13:26:01 Info: qsys-generate succeeded.
Info: 2022.03.27.13:26:01 Info: Finished: Create block symbol file (.bsf)
Info: 2022.03.27.13:26:01 Info:
Info: 2022.03.27.13:26:01 Info: Starting: Create HDL design files for synthesis
Info: 2022.03.27.13:26:01 Info: qsys-generate D:\INNOVATE_FPGA\FPGA_PROJECTS\EM009_SMART_TRAFFIC\soc_system.qsys --synthesis=VERILOG --output-directory=D:\INNOVATE_FPGA\FPGA_PROJECTS\EM009_SMART_TRAFFIC\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Info: 2022.03.27.13:26:01 Info: Loading EM009_SMART_TRAFFIC
Info: 2022.03.27.13:26:01 Info: Reading input file
Info: 2022.03.27.13:26:01 Info: Adding ILC [interrupt_latency_counter 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module ILC
Info: 2022.03.27.13:26:01 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2022.03.27.13:26:01 Info: Parameterizing module alt_vip_itc_0
Info: 2022.03.27.13:26:01 Info: Adding alt_vip_vfr_hdmi [alt_vip_vfr 14.0]
Info: 2022.03.27.13:26:01 Info: Parameterizing module alt_vip_vfr_hdmi
Info: 2022.03.27.13:26:01 Info: Adding button_pio [altera_avalon_pio 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module button_pio
Info: 2022.03.27.13:26:01 Info: Adding clk_0 [clock_source 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module clk_0
Info: 2022.03.27.13:26:01 Info: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module clock_bridge_0
Info: 2022.03.27.13:26:01 Info: Adding dipsw_pio [altera_avalon_pio 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module dipsw_pio
Info: 2022.03.27.13:26:01 Info: Adding f2sdram_only_master [altera_jtag_avalon_master 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module f2sdram_only_master
Info: 2022.03.27.13:26:01 Info: Adding fpga_only_master [altera_jtag_avalon_master 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module fpga_only_master
Info: 2022.03.27.13:26:01 Info: Adding hps_0 [altera_hps 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module hps_0
Info: 2022.03.27.13:26:01 Info: Adding hps_only_master [altera_jtag_avalon_master 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module hps_only_master
Info: 2022.03.27.13:26:01 Info: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module jtag_uart
Info: 2022.03.27.13:26:01 Info: Adding led_pio [altera_avalon_pio 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module led_pio
Info: 2022.03.27.13:26:01 Info: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module mm_bridge_0
Info: 2022.03.27.13:26:01 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Info: 2022.03.27.13:26:01 Info: Parameterizing module sysid_qsys
Info: 2022.03.27.13:26:01 Info: Building connections
Info: 2022.03.27.13:26:01 Info: Parameterizing connections
Info: 2022.03.27.13:26:01 Info: Validating
Info: 2022.03.27.13:26:08 Info: Done reading input file
Warning: 2022.03.27.13:26:12 Warning: soc_system.alt_vip_vfr_hdmi: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl
Info: 2022.03.27.13:26:12 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2022.03.27.13:26:12 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2022.03.27.13:26:12 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.03.27.13:26:12 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.03.27.13:26:12 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2022.03.27.13:26:12 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2022.03.27.13:26:12 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: 2022.03.27.13:26:12 Warning: soc_system.alt_vip_vfr_hdmi: Interrupt sender alt_vip_vfr_hdmi.interrupt_sender is not connected to an interrupt receiver
Info: 2022.03.27.13:26:13 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2022.03.27.13:26:18 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Info: 2022.03.27.13:26:19 Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: 2022.03.27.13:26:19 Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: 2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide.
Info: 2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide.
2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide.
Info: 2022.03.27.13:26:20 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide.
Warning: 2022.03.27.13:26:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: 2022.03.27.13:26:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: 2022.03.27.13:26:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: 2022.03.27.13:26:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: 2022.03.27.13:26:25 Info: ILC: "soc_system" instantiated interrupt_latency_counter "ILC"
Info: 2022.03.27.13:26:25 Info: alt_vip_itc_0: "soc_system" instantiated alt_vip_itc "alt_vip_itc_0"
Info: 2022.03.27.13:26:25 Info: alt_vip_vfr_hdmi: "soc_system" instantiated alt_vip_vfr "alt_vip_vfr_hdmi"
Info: 2022.03.27.13:26:25 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: 2022.03.27.13:26:25 Info: button_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0074_button_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0074_button_pio_gen/
Info: 2022.03.27.13:26:26 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: 2022.03.27.13:26:26 Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: 2022.03.27.13:26:26 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: 2022.03.27.13:26:26 Info: dipsw_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0075_dipsw_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0075_dipsw_pio_gen/
Info: 2022.03.27.13:26:26 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: 2022.03.27.13:26:26 Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: 2022.03.27.13:26:27 Info: f2sdram_only_master: "soc_system" instantiated altera_jtag_avalon_master "f2sdram_only_master"
Info: 2022.03.27.13:26:27 Info: hps_0: "Running  for module: hps_0"
Info: 2022.03.27.13:26:27 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.03.27.13:26:28 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.03.27.13:26:29 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2022.03.27.13:26:29 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: 2022.03.27.13:26:29 Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0076_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0076_jtag_uart_gen/
Info: 2022.03.27.13:26:30 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: 2022.03.27.13:26:30 Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: 2022.03.27.13:26:30 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: 2022.03.27.13:26:30 Info: led_pio:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0077_led_pio_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/eslam/AppData/Local/Temp/alt9078_1056400329109842910.dir/0077_led_pio_gen/
Info: 2022.03.27.13:26:30 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: 2022.03.27.13:26:30 Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: 2022.03.27.13:26:30 Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: 2022.03.27.13:26:30 Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: 2022.03.27.13:26:31 Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2022.03.27.13:26:32 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:26:33 Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2022.03.27.13:26:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:26:37 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:26:38 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:26:38 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:26:38 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:26:39 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:26:39 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:26:42 Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: 2022.03.27.13:26:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2022.03.27.13:26:44 Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: 2022.03.27.13:26:44 Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: 2022.03.27.13:26:44 Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2022.03.27.13:26:44 Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: 2022.03.27.13:26:44 Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: 2022.03.27.13:26:44 Info: jtag_phy_embedded_in_jtag_master: "f2sdram_only_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2022.03.27.13:26:44 Info: timing_adt: "f2sdram_only_master" instantiated timing_adapter "timing_adt"
Info: 2022.03.27.13:26:44 Info: fifo: "f2sdram_only_master" instantiated altera_avalon_sc_fifo "fifo"
Info: 2022.03.27.13:26:44 Info: b2p: "f2sdram_only_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2022.03.27.13:26:44 Info: p2b: "f2sdram_only_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2022.03.27.13:26:44 Info: transacto: "f2sdram_only_master" instantiated altera_avalon_packets_to_master "transacto"
Info: 2022.03.27.13:26:44 Info: b2p_adapter: "f2sdram_only_master" instantiated channel_adapter "b2p_adapter"
Info: 2022.03.27.13:26:44 Info: p2b_adapter: "f2sdram_only_master" instantiated channel_adapter "p2b_adapter"
Info: 2022.03.27.13:26:44 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2022.03.27.13:26:44 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2022.03.27.13:26:45 Info: alt_vip_vfr_hdmi_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_hdmi_avalon_master_translator"
Info: 2022.03.27.13:26:45 Info: alt_vip_vfr_hdmi_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_hdmi_avalon_master_agent"
Info: 2022.03.27.13:26:45 Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2022.03.27.13:26:45 Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: 2022.03.27.13:26:45 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2022.03.27.13:26:45 Info: alt_vip_vfr_hdmi_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "alt_vip_vfr_hdmi_avalon_master_limiter"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: hps_0_f2h_axi_slave_wr_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "hps_0_f2h_axi_slave_wr_burst_adapter"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.03.27.13:26:45 Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2022.03.27.13:26:45 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.03.27.13:26:45 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: hps_only_master_master_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_only_master_master_cmd_width_adapter"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: mm_bridge_0_s0_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "mm_bridge_0_s0_translator"
Info: 2022.03.27.13:26:45 Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: mm_bridge_0_s0_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "mm_bridge_0_s0_agent"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2022.03.27.13:26:45 Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: 2022.03.27.13:26:45 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.03.27.13:26:45 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.03.27.13:26:45 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2022.03.27.13:26:45 Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: 2022.03.27.13:26:45 Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: 2022.03.27.13:26:45 Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: 2022.03.27.13:26:45 Info: router_004: "mm_interconnect_2" instantiated altera_merlin_router "router_004"
Info: 2022.03.27.13:26:45 Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.03.27.13:26:45 Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: 2022.03.27.13:26:45 Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: cmd_mux_002: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2022.03.27.13:26:45 Info: rsp_demux_002: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: 2022.03.27.13:26:45 Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: rsp_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: crosser: "mm_interconnect_2" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: 2022.03.27.13:26:45 Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: 2022.03.27.13:26:45 Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2022.03.27.13:26:45 Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:45 Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2022.03.27.13:26:45 Info: Reusing file D:/INNOVATE_FPGA/FPGA_PROJECTS/EM009_SMART_TRAFFIC/soc_system/synthesis/submodules
Info: 2022.03.27.13:26:46 Info: avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2022.03.27.13:27:05 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2022.03.27.13:27:05 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2022.03.27.13:27:05 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2022.03.27.13:27:05 Info: soc_system: Done "soc_system" with 75 modules, 178 files
Info: 2022.03.27.13:27:06 Info: qsys-generate succeeded.
Info: 2022.03.27.13:27:06 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Info (11131): Completed upgrading IP component Qsys with file "soc_system.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4837 megabytes
    Info: Processing ended: Sun Mar 27 13:27:20 2022
    Info: Elapsed time: 00:04:03
    Info: Total CPU time (on all processors): 00:06:06


