// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "correlateTop.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic correlateTop::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic correlateTop::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<2> correlateTop::ap_ST_fsm_pp0_stage0 = "1";
const sc_lv<2> correlateTop::ap_ST_fsm_pp0_stage1 = "10";
const bool correlateTop::ap_const_boolean_1 = true;
const sc_lv<1> correlateTop::ap_const_lv1_0 = "0";
const sc_lv<1> correlateTop::ap_const_lv1_1 = "1";
const sc_lv<2> correlateTop::ap_const_lv2_0 = "00";
const sc_lv<2> correlateTop::ap_const_lv2_2 = "10";
const sc_lv<2> correlateTop::ap_const_lv2_3 = "11";
const sc_lv<2> correlateTop::ap_const_lv2_1 = "1";
const sc_lv<32> correlateTop::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<16> correlateTop::ap_const_lv16_0 = "0000000000000000";
const bool correlateTop::ap_const_boolean_0 = false;
const sc_lv<32> correlateTop::ap_const_lv32_1 = "1";
const sc_lv<4> correlateTop::ap_const_lv4_0 = "0000";
const sc_lv<32> correlateTop::ap_const_lv32_5 = "101";
const sc_lv<32> correlateTop::ap_const_lv32_14 = "10100";
const sc_lv<32> correlateTop::ap_const_lv32_20 = "100000";
const sc_lv<16> correlateTop::ap_const_lv16_1900 = "1100100000000";

correlateTop::correlateTop(sc_module_name name) : sc_module(name), mVcdFile(0) {
    StgValue_21_shiftPhaseClass_fu_430 = new shiftPhaseClass("StgValue_21_shiftPhaseClass_fu_430");
    StgValue_21_shiftPhaseClass_fu_430->ap_clk(ap_clk);
    StgValue_21_shiftPhaseClass_fu_430->ap_rst(ap_rst_n_inv);
    StgValue_21_shiftPhaseClass_fu_430->ap_start(StgValue_21_shiftPhaseClass_fu_430_ap_start);
    StgValue_21_shiftPhaseClass_fu_430->ap_done(StgValue_21_shiftPhaseClass_fu_430_ap_done);
    StgValue_21_shiftPhaseClass_fu_430->ap_idle(StgValue_21_shiftPhaseClass_fu_430_ap_idle);
    StgValue_21_shiftPhaseClass_fu_430->ap_ready(StgValue_21_shiftPhaseClass_fu_430_ap_ready);
    StgValue_21_shiftPhaseClass_fu_430->newValue_V(StgValue_21_shiftPhaseClass_fu_430_newValue_V);
    StgValue_21_shiftPhaseClass_fu_430->phaseClass_V(phaseClass_V_read_reg_1047);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_14_i(cor_phaseClass0_V_14);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_14_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_14_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_15(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_15_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_13_i(cor_phaseClass0_V_13);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_13_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_13_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_12_i(cor_phaseClass0_V_12);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_12_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_12_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_11_i(cor_phaseClass0_V_11);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_11_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_11_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_10_i(cor_phaseClass0_V_10);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_10_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_10_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_9_i(cor_phaseClass0_V_9);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_9_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_9_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_8_i(cor_phaseClass0_V_8);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_8_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_8_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_7_i(cor_phaseClass0_V_7);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_7_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_7_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_6_i(cor_phaseClass0_V_6);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_6_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_6_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_5_i(cor_phaseClass0_V_5);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_5_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_5_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_4_i(cor_phaseClass0_V_4);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_4_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_4_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_3_i(cor_phaseClass0_V_3);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_3_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_3_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_2_i(cor_phaseClass0_V_2);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_2_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_2_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_1_i(cor_phaseClass0_V_1);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_1_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_1_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_0_i(cor_phaseClass0_V_0);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_0_o(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o);
    StgValue_21_shiftPhaseClass_fu_430->cor_phaseClass0_V_0_o_ap_vld(StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o_ap_vld);
    StgValue_21_shiftPhaseClass_fu_430->ap_ce(StgValue_21_shiftPhaseClass_fu_430_ap_ce);
    correlateTop_mul_bkb_U19 = new correlateTop_mul_bkb<1,1,16,16,21>("correlateTop_mul_bkb_U19");
    correlateTop_mul_bkb_U19->din0(p_Val2_3_fu_1036_p0);
    correlateTop_mul_bkb_U19->din1(p_Val2_3_fu_1036_p1);
    correlateTop_mul_bkb_U19->dout(p_Val2_3_fu_1036_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_OP1_V_cast_fu_987_p1);
    sensitive << ( tmp_1_i_fu_982_p3 );

    SC_METHOD(thread_StgValue_21_shiftPhaseClass_fu_430_ap_ce);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( currentState_load_reg_1043 );
    sensitive << ( ap_block_pp0_stage0_flag00011001 );

    SC_METHOD(thread_StgValue_21_shiftPhaseClass_fu_430_ap_start);
    sensitive << ( ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start );

    SC_METHOD(thread_StgValue_21_shiftPhaseClass_fu_430_newValue_V);
    sensitive << ( i_data_data_V_0_data_out );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_flag00000000 );
    sensitive << ( currentState_load_reg_1043 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0_flag00000000);

    SC_METHOD(thread_ap_block_pp0_stage0_flag00001001);
    sensitive << ( i_data_data_V_0_vld_out );
    sensitive << ( o_data_data_V_1_ack_in );
    sensitive << ( o_data_last_V_1_ack_in );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( currentState_load_reg_1043 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_block_pp0_stage0_flag00011001);
    sensitive << ( i_data_data_V_0_vld_out );
    sensitive << ( o_data_data_V_1_ack_in );
    sensitive << ( o_data_last_V_1_ack_in );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( currentState_load_reg_1043 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_state7_io );

    SC_METHOD(thread_ap_block_pp0_stage0_flag00011011);
    sensitive << ( i_data_data_V_0_vld_out );
    sensitive << ( o_data_data_V_1_ack_in );
    sensitive << ( o_data_last_V_1_ack_in );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( currentState_load_reg_1043 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_state7_io );

    SC_METHOD(thread_ap_block_pp0_stage1_flag00000000);

    SC_METHOD(thread_ap_block_pp0_stage1_flag00001001);

    SC_METHOD(thread_ap_block_pp0_stage1_flag00011001);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state6_io );

    SC_METHOD(thread_ap_block_pp0_stage1_flag00011011);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_state6_io );

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state2_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( i_data_data_V_0_vld_out );
    sensitive << ( currentState_load_reg_1043 );

    SC_METHOD(thread_ap_block_state4_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state6_io);
    sensitive << ( o_data_data_V_1_ack_in );
    sensitive << ( ap_reg_pp0_iter2_currentState_load_reg_1043 );

    SC_METHOD(thread_ap_block_state6_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state7_io);
    sensitive << ( o_data_data_V_1_ack_in );
    sensitive << ( ap_reg_pp0_iter2_currentState_load_reg_1043 );

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter3);
    sensitive << ( o_data_data_V_1_ack_in );
    sensitive << ( o_data_last_V_1_ack_in );

    SC_METHOD(thread_ap_condition_923);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage1_flag00011001 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_reset_idle_pp0);

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_cond_i_fu_797_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( currentState_load_reg_1043 );
    sensitive << ( ap_block_pp0_stage0_flag00011001 );
    sensitive << ( phaseClass_V_read_reg_1047 );

    SC_METHOD(thread_i_data_TDATA_blk_n);
    sensitive << ( i_data_data_V_0_state );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_flag00000000 );
    sensitive << ( currentState_load_reg_1043 );

    SC_METHOD(thread_i_data_TREADY);
    sensitive << ( i_data_last_V_0_state );

    SC_METHOD(thread_i_data_data_V_0_ack_in);
    sensitive << ( i_data_data_V_0_state );

    SC_METHOD(thread_i_data_data_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( currentState_load_reg_1043 );
    sensitive << ( ap_block_pp0_stage0_flag00011001 );

    SC_METHOD(thread_i_data_data_V_0_data_out);
    sensitive << ( i_data_data_V_0_payload_A );
    sensitive << ( i_data_data_V_0_payload_B );
    sensitive << ( i_data_data_V_0_sel );

    SC_METHOD(thread_i_data_data_V_0_load_A);
    sensitive << ( i_data_data_V_0_sel_wr );
    sensitive << ( i_data_data_V_0_state_cmp_full );

    SC_METHOD(thread_i_data_data_V_0_load_B);
    sensitive << ( i_data_data_V_0_sel_wr );
    sensitive << ( i_data_data_V_0_state_cmp_full );

    SC_METHOD(thread_i_data_data_V_0_sel);
    sensitive << ( i_data_data_V_0_sel_rd );

    SC_METHOD(thread_i_data_data_V_0_state_cmp_full);
    sensitive << ( i_data_data_V_0_state );

    SC_METHOD(thread_i_data_data_V_0_vld_in);
    sensitive << ( i_data_TVALID );

    SC_METHOD(thread_i_data_data_V_0_vld_out);
    sensitive << ( i_data_data_V_0_state );

    SC_METHOD(thread_i_data_last_V_0_ack_in);
    sensitive << ( i_data_last_V_0_state );

    SC_METHOD(thread_i_data_last_V_0_ack_out);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( currentState_load_reg_1043 );
    sensitive << ( ap_block_pp0_stage0_flag00011001 );

    SC_METHOD(thread_i_data_last_V_0_data_out);
    sensitive << ( i_data_last_V_0_payload_A );
    sensitive << ( i_data_last_V_0_payload_B );
    sensitive << ( i_data_last_V_0_sel );

    SC_METHOD(thread_i_data_last_V_0_load_A);
    sensitive << ( i_data_last_V_0_sel_wr );
    sensitive << ( i_data_last_V_0_state_cmp_full );

    SC_METHOD(thread_i_data_last_V_0_load_B);
    sensitive << ( i_data_last_V_0_sel_wr );
    sensitive << ( i_data_last_V_0_state_cmp_full );

    SC_METHOD(thread_i_data_last_V_0_sel);
    sensitive << ( i_data_last_V_0_sel_rd );

    SC_METHOD(thread_i_data_last_V_0_state_cmp_full);
    sensitive << ( i_data_last_V_0_state );

    SC_METHOD(thread_i_data_last_V_0_vld_in);
    sensitive << ( i_data_TVALID );

    SC_METHOD(thread_i_data_last_V_0_vld_out);
    sensitive << ( i_data_last_V_0_state );

    SC_METHOD(thread_o_data_TDATA);
    sensitive << ( o_data_data_V_1_data_out );

    SC_METHOD(thread_o_data_TDATA_blk_n);
    sensitive << ( o_data_data_V_1_state );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_flag00000000 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage1_flag00000000 );
    sensitive << ( ap_reg_pp0_iter2_currentState_load_reg_1043 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_o_data_TLAST);
    sensitive << ( o_data_last_V_1_data_out );

    SC_METHOD(thread_o_data_TVALID);
    sensitive << ( o_data_last_V_1_state );

    SC_METHOD(thread_o_data_data_V_1_ack_in);
    sensitive << ( o_data_data_V_1_state );

    SC_METHOD(thread_o_data_data_V_1_ack_out);
    sensitive << ( o_data_TREADY );

    SC_METHOD(thread_o_data_data_V_1_data_out);
    sensitive << ( o_data_data_V_1_payload_A );
    sensitive << ( o_data_data_V_1_payload_B );
    sensitive << ( o_data_data_V_1_sel );

    SC_METHOD(thread_o_data_data_V_1_load_A);
    sensitive << ( o_data_data_V_1_sel_wr );
    sensitive << ( o_data_data_V_1_state_cmp_full );

    SC_METHOD(thread_o_data_data_V_1_load_B);
    sensitive << ( o_data_data_V_1_sel_wr );
    sensitive << ( o_data_data_V_1_state_cmp_full );

    SC_METHOD(thread_o_data_data_V_1_sel);
    sensitive << ( o_data_data_V_1_sel_rd );

    SC_METHOD(thread_o_data_data_V_1_state_cmp_full);
    sensitive << ( o_data_data_V_1_state );

    SC_METHOD(thread_o_data_data_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_reg_pp0_iter2_currentState_load_reg_1043 );
    sensitive << ( ap_block_pp0_stage1_flag00011001 );

    SC_METHOD(thread_o_data_data_V_1_vld_out);
    sensitive << ( o_data_data_V_1_state );

    SC_METHOD(thread_o_data_data_V_tmp_fu_1027_p3);
    sensitive << ( tmp_2_fu_1010_p2 );
    sensitive << ( tmp_3_fu_1022_p2 );

    SC_METHOD(thread_o_data_last_V_1_ack_in);
    sensitive << ( o_data_last_V_1_state );

    SC_METHOD(thread_o_data_last_V_1_ack_out);
    sensitive << ( o_data_TREADY );

    SC_METHOD(thread_o_data_last_V_1_data_out);
    sensitive << ( o_data_last_V_1_payload_A );
    sensitive << ( o_data_last_V_1_payload_B );
    sensitive << ( o_data_last_V_1_sel );

    SC_METHOD(thread_o_data_last_V_1_load_A);
    sensitive << ( o_data_last_V_1_sel_wr );
    sensitive << ( o_data_last_V_1_state_cmp_full );

    SC_METHOD(thread_o_data_last_V_1_load_B);
    sensitive << ( o_data_last_V_1_sel_wr );
    sensitive << ( o_data_last_V_1_state_cmp_full );

    SC_METHOD(thread_o_data_last_V_1_sel);
    sensitive << ( o_data_last_V_1_sel_rd );

    SC_METHOD(thread_o_data_last_V_1_state_cmp_full);
    sensitive << ( o_data_last_V_1_state );

    SC_METHOD(thread_o_data_last_V_1_vld_in);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_reg_pp0_iter2_currentState_load_reg_1043 );
    sensitive << ( ap_block_pp0_stage1_flag00011001 );

    SC_METHOD(thread_o_data_last_V_1_vld_out);
    sensitive << ( o_data_last_V_1_state );

    SC_METHOD(thread_p_Val2_1_fu_950_p3);
    sensitive << ( cond_i_reg_1062 );
    sensitive << ( p_Val2_2_5_i_fu_944_p2 );

    SC_METHOD(thread_p_Val2_2_5_i_fu_944_p2);
    sensitive << ( tmp6_fu_920_p2 );
    sensitive << ( tmp9_fu_938_p2 );

    SC_METHOD(thread_p_Val2_2_fu_957_p3);
    sensitive << ( cond_i_reg_1062 );
    sensitive << ( p_Val2_5_2_i_fu_898_p2 );

    SC_METHOD(thread_p_Val2_3_fu_1036_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_flag00000000 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( OP1_V_cast_fu_987_p1 );

    SC_METHOD(thread_p_Val2_3_fu_1036_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_flag00000000 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( OP1_V_cast_fu_987_p1 );

    SC_METHOD(thread_p_Val2_5_2_i_fu_898_p2);
    sensitive << ( tmp_fu_874_p2 );
    sensitive << ( tmp3_fu_892_p2 );

    SC_METHOD(thread_p_Val2_8_i_fu_976_p2);
    sensitive << ( p_Val2_2_fu_957_p3 );
    sensitive << ( p_Val2_1_fu_950_p3 );

    SC_METHOD(thread_p_Val2_9_i_fu_970_p2);
    sensitive << ( p_Val2_2_fu_957_p3 );
    sensitive << ( p_Val2_1_fu_950_p3 );

    SC_METHOD(thread_start_V_read_read_fu_406_p2);
    sensitive << ( start_V );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_flag00011001 );

    SC_METHOD(thread_tmp10_fu_926_p2);
    sensitive << ( cor_phaseClass0_V_7 );
    sensitive << ( cor_phaseClass0_V_5 );

    SC_METHOD(thread_tmp11_fu_932_p2);
    sensitive << ( cor_phaseClass0_V_2 );
    sensitive << ( cor_phaseClass0_V_0 );

    SC_METHOD(thread_tmp1_fu_862_p2);
    sensitive << ( cor_phaseClass0_V_11 );
    sensitive << ( cor_phaseClass0_V_10 );

    SC_METHOD(thread_tmp2_fu_868_p2);
    sensitive << ( cor_phaseClass0_V_9 );
    sensitive << ( cor_phaseClass0_V_8 );

    SC_METHOD(thread_tmp3_fu_892_p2);
    sensitive << ( tmp4_fu_880_p2 );
    sensitive << ( tmp5_fu_886_p2 );

    SC_METHOD(thread_tmp4_fu_880_p2);
    sensitive << ( cor_phaseClass0_V_6 );
    sensitive << ( cor_phaseClass0_V_4 );

    SC_METHOD(thread_tmp5_fu_886_p2);
    sensitive << ( cor_phaseClass0_V_3 );
    sensitive << ( cor_phaseClass0_V_1 );

    SC_METHOD(thread_tmp6_fu_920_p2);
    sensitive << ( tmp7_fu_908_p2 );
    sensitive << ( tmp8_fu_914_p2 );

    SC_METHOD(thread_tmp7_fu_908_p2);
    sensitive << ( cor_phaseClass0_V_14 );
    sensitive << ( cor_phaseClass0_V_15 );

    SC_METHOD(thread_tmp8_fu_914_p2);
    sensitive << ( cor_phaseClass0_V_13 );
    sensitive << ( cor_phaseClass0_V_12 );

    SC_METHOD(thread_tmp9_fu_938_p2);
    sensitive << ( tmp10_fu_926_p2 );
    sensitive << ( tmp11_fu_932_p2 );

    SC_METHOD(thread_tmp_1_i_fu_982_p3);
    sensitive << ( tmp_i_reg_1068 );
    sensitive << ( p_Val2_9_i_reg_1073 );
    sensitive << ( p_Val2_8_i_reg_1078 );

    SC_METHOD(thread_tmp_2_fu_1010_p2);
    sensitive << ( loadCount_V );

    SC_METHOD(thread_tmp_3_fu_1022_p2);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_reg_pp0_iter2_currentState_load_reg_1043 );
    sensitive << ( ap_block_pp0_stage1_flag00011001 );
    sensitive << ( res_V_reg_1083 );

    SC_METHOD(thread_tmp_fu_874_p2);
    sensitive << ( tmp1_fu_862_p2 );
    sensitive << ( tmp2_fu_868_p2 );

    SC_METHOD(thread_tmp_i_fu_964_p2);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_reg_pp0_iter1_currentState_load_reg_1043 );
    sensitive << ( ap_block_pp0_stage1_flag00011001 );
    sensitive << ( p_Val2_2_fu_957_p3 );
    sensitive << ( p_Val2_1_fu_950_p3 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_block_pp0_stage1_flag00011011 );
    sensitive << ( ap_block_pp0_stage0_flag00011011 );
    sensitive << ( ap_reset_idle_pp0 );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    i_data_data_V_0_sel_rd = SC_LOGIC_0;
    i_data_data_V_0_sel_wr = SC_LOGIC_0;
    i_data_data_V_0_state = "00";
    i_data_last_V_0_sel_rd = SC_LOGIC_0;
    i_data_last_V_0_sel_wr = SC_LOGIC_0;
    i_data_last_V_0_state = "00";
    o_data_data_V_1_sel_rd = SC_LOGIC_0;
    o_data_data_V_1_sel_wr = SC_LOGIC_0;
    o_data_data_V_1_state = "00";
    o_data_last_V_1_sel_rd = SC_LOGIC_0;
    o_data_last_V_1_sel_wr = SC_LOGIC_0;
    o_data_last_V_1_state = "00";
    currentState = "0";
    loadCount_V = "00000000000000000000000000000000";
    cor_phaseClass0_V_14 = "0000000000000000";
    cor_phaseClass0_V_15 = "0000000000000000";
    cor_phaseClass0_V_13 = "0000000000000000";
    cor_phaseClass0_V_12 = "0000000000000000";
    cor_phaseClass0_V_11 = "0000000000000000";
    cor_phaseClass0_V_10 = "0000000000000000";
    cor_phaseClass0_V_9 = "0000000000000000";
    cor_phaseClass0_V_8 = "0000000000000000";
    cor_phaseClass0_V_7 = "0000000000000000";
    cor_phaseClass0_V_6 = "0000000000000000";
    cor_phaseClass0_V_5 = "0000000000000000";
    cor_phaseClass0_V_4 = "0000000000000000";
    cor_phaseClass0_V_3 = "0000000000000000";
    cor_phaseClass0_V_2 = "0000000000000000";
    cor_phaseClass0_V_1 = "0000000000000000";
    cor_phaseClass0_V_0 = "0000000000000000";
    ap_CS_fsm = "01";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "correlateTop_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, i_data_TDATA, "(port)i_data_TDATA");
    sc_trace(mVcdFile, i_data_TVALID, "(port)i_data_TVALID");
    sc_trace(mVcdFile, i_data_TREADY, "(port)i_data_TREADY");
    sc_trace(mVcdFile, i_data_TLAST, "(port)i_data_TLAST");
    sc_trace(mVcdFile, o_data_TDATA, "(port)o_data_TDATA");
    sc_trace(mVcdFile, o_data_TVALID, "(port)o_data_TVALID");
    sc_trace(mVcdFile, o_data_TREADY, "(port)o_data_TREADY");
    sc_trace(mVcdFile, o_data_TLAST, "(port)o_data_TLAST");
    sc_trace(mVcdFile, start_V, "(port)start_V");
    sc_trace(mVcdFile, phaseClass_V, "(port)phaseClass_V");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, i_data_data_V_0_data_out, "i_data_data_V_0_data_out");
    sc_trace(mVcdFile, i_data_data_V_0_vld_in, "i_data_data_V_0_vld_in");
    sc_trace(mVcdFile, i_data_data_V_0_vld_out, "i_data_data_V_0_vld_out");
    sc_trace(mVcdFile, i_data_data_V_0_ack_in, "i_data_data_V_0_ack_in");
    sc_trace(mVcdFile, i_data_data_V_0_ack_out, "i_data_data_V_0_ack_out");
    sc_trace(mVcdFile, i_data_data_V_0_payload_A, "i_data_data_V_0_payload_A");
    sc_trace(mVcdFile, i_data_data_V_0_payload_B, "i_data_data_V_0_payload_B");
    sc_trace(mVcdFile, i_data_data_V_0_sel_rd, "i_data_data_V_0_sel_rd");
    sc_trace(mVcdFile, i_data_data_V_0_sel_wr, "i_data_data_V_0_sel_wr");
    sc_trace(mVcdFile, i_data_data_V_0_sel, "i_data_data_V_0_sel");
    sc_trace(mVcdFile, i_data_data_V_0_load_A, "i_data_data_V_0_load_A");
    sc_trace(mVcdFile, i_data_data_V_0_load_B, "i_data_data_V_0_load_B");
    sc_trace(mVcdFile, i_data_data_V_0_state, "i_data_data_V_0_state");
    sc_trace(mVcdFile, i_data_data_V_0_state_cmp_full, "i_data_data_V_0_state_cmp_full");
    sc_trace(mVcdFile, i_data_last_V_0_data_out, "i_data_last_V_0_data_out");
    sc_trace(mVcdFile, i_data_last_V_0_vld_in, "i_data_last_V_0_vld_in");
    sc_trace(mVcdFile, i_data_last_V_0_vld_out, "i_data_last_V_0_vld_out");
    sc_trace(mVcdFile, i_data_last_V_0_ack_in, "i_data_last_V_0_ack_in");
    sc_trace(mVcdFile, i_data_last_V_0_ack_out, "i_data_last_V_0_ack_out");
    sc_trace(mVcdFile, i_data_last_V_0_payload_A, "i_data_last_V_0_payload_A");
    sc_trace(mVcdFile, i_data_last_V_0_payload_B, "i_data_last_V_0_payload_B");
    sc_trace(mVcdFile, i_data_last_V_0_sel_rd, "i_data_last_V_0_sel_rd");
    sc_trace(mVcdFile, i_data_last_V_0_sel_wr, "i_data_last_V_0_sel_wr");
    sc_trace(mVcdFile, i_data_last_V_0_sel, "i_data_last_V_0_sel");
    sc_trace(mVcdFile, i_data_last_V_0_load_A, "i_data_last_V_0_load_A");
    sc_trace(mVcdFile, i_data_last_V_0_load_B, "i_data_last_V_0_load_B");
    sc_trace(mVcdFile, i_data_last_V_0_state, "i_data_last_V_0_state");
    sc_trace(mVcdFile, i_data_last_V_0_state_cmp_full, "i_data_last_V_0_state_cmp_full");
    sc_trace(mVcdFile, o_data_data_V_1_data_out, "o_data_data_V_1_data_out");
    sc_trace(mVcdFile, o_data_data_V_1_vld_in, "o_data_data_V_1_vld_in");
    sc_trace(mVcdFile, o_data_data_V_1_vld_out, "o_data_data_V_1_vld_out");
    sc_trace(mVcdFile, o_data_data_V_1_ack_in, "o_data_data_V_1_ack_in");
    sc_trace(mVcdFile, o_data_data_V_1_ack_out, "o_data_data_V_1_ack_out");
    sc_trace(mVcdFile, o_data_data_V_1_payload_A, "o_data_data_V_1_payload_A");
    sc_trace(mVcdFile, o_data_data_V_1_payload_B, "o_data_data_V_1_payload_B");
    sc_trace(mVcdFile, o_data_data_V_1_sel_rd, "o_data_data_V_1_sel_rd");
    sc_trace(mVcdFile, o_data_data_V_1_sel_wr, "o_data_data_V_1_sel_wr");
    sc_trace(mVcdFile, o_data_data_V_1_sel, "o_data_data_V_1_sel");
    sc_trace(mVcdFile, o_data_data_V_1_load_A, "o_data_data_V_1_load_A");
    sc_trace(mVcdFile, o_data_data_V_1_load_B, "o_data_data_V_1_load_B");
    sc_trace(mVcdFile, o_data_data_V_1_state, "o_data_data_V_1_state");
    sc_trace(mVcdFile, o_data_data_V_1_state_cmp_full, "o_data_data_V_1_state_cmp_full");
    sc_trace(mVcdFile, o_data_last_V_1_data_out, "o_data_last_V_1_data_out");
    sc_trace(mVcdFile, o_data_last_V_1_vld_in, "o_data_last_V_1_vld_in");
    sc_trace(mVcdFile, o_data_last_V_1_vld_out, "o_data_last_V_1_vld_out");
    sc_trace(mVcdFile, o_data_last_V_1_ack_in, "o_data_last_V_1_ack_in");
    sc_trace(mVcdFile, o_data_last_V_1_ack_out, "o_data_last_V_1_ack_out");
    sc_trace(mVcdFile, o_data_last_V_1_payload_A, "o_data_last_V_1_payload_A");
    sc_trace(mVcdFile, o_data_last_V_1_payload_B, "o_data_last_V_1_payload_B");
    sc_trace(mVcdFile, o_data_last_V_1_sel_rd, "o_data_last_V_1_sel_rd");
    sc_trace(mVcdFile, o_data_last_V_1_sel_wr, "o_data_last_V_1_sel_wr");
    sc_trace(mVcdFile, o_data_last_V_1_sel, "o_data_last_V_1_sel");
    sc_trace(mVcdFile, o_data_last_V_1_load_A, "o_data_last_V_1_load_A");
    sc_trace(mVcdFile, o_data_last_V_1_load_B, "o_data_last_V_1_load_B");
    sc_trace(mVcdFile, o_data_last_V_1_state, "o_data_last_V_1_state");
    sc_trace(mVcdFile, o_data_last_V_1_state_cmp_full, "o_data_last_V_1_state_cmp_full");
    sc_trace(mVcdFile, currentState, "currentState");
    sc_trace(mVcdFile, loadCount_V, "loadCount_V");
    sc_trace(mVcdFile, cor_phaseClass0_V_14, "cor_phaseClass0_V_14");
    sc_trace(mVcdFile, cor_phaseClass0_V_15, "cor_phaseClass0_V_15");
    sc_trace(mVcdFile, cor_phaseClass0_V_13, "cor_phaseClass0_V_13");
    sc_trace(mVcdFile, cor_phaseClass0_V_12, "cor_phaseClass0_V_12");
    sc_trace(mVcdFile, cor_phaseClass0_V_11, "cor_phaseClass0_V_11");
    sc_trace(mVcdFile, cor_phaseClass0_V_10, "cor_phaseClass0_V_10");
    sc_trace(mVcdFile, cor_phaseClass0_V_9, "cor_phaseClass0_V_9");
    sc_trace(mVcdFile, cor_phaseClass0_V_8, "cor_phaseClass0_V_8");
    sc_trace(mVcdFile, cor_phaseClass0_V_7, "cor_phaseClass0_V_7");
    sc_trace(mVcdFile, cor_phaseClass0_V_6, "cor_phaseClass0_V_6");
    sc_trace(mVcdFile, cor_phaseClass0_V_5, "cor_phaseClass0_V_5");
    sc_trace(mVcdFile, cor_phaseClass0_V_4, "cor_phaseClass0_V_4");
    sc_trace(mVcdFile, cor_phaseClass0_V_3, "cor_phaseClass0_V_3");
    sc_trace(mVcdFile, cor_phaseClass0_V_2, "cor_phaseClass0_V_2");
    sc_trace(mVcdFile, cor_phaseClass0_V_1, "cor_phaseClass0_V_1");
    sc_trace(mVcdFile, cor_phaseClass0_V_0, "cor_phaseClass0_V_0");
    sc_trace(mVcdFile, i_data_TDATA_blk_n, "i_data_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_flag00000000, "ap_block_pp0_stage0_flag00000000");
    sc_trace(mVcdFile, currentState_load_reg_1043, "currentState_load_reg_1043");
    sc_trace(mVcdFile, o_data_TDATA_blk_n, "o_data_TDATA_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_flag00000000, "ap_block_pp0_stage1_flag00000000");
    sc_trace(mVcdFile, ap_reg_pp0_iter2_currentState_load_reg_1043, "ap_reg_pp0_iter2_currentState_load_reg_1043");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter2, "ap_block_state5_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter3, "ap_block_state7_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state7_io, "ap_block_state7_io");
    sc_trace(mVcdFile, ap_block_pp0_stage0_flag00011001, "ap_block_pp0_stage0_flag00011001");
    sc_trace(mVcdFile, ap_reg_pp0_iter1_currentState_load_reg_1043, "ap_reg_pp0_iter1_currentState_load_reg_1043");
    sc_trace(mVcdFile, phaseClass_V_read_reg_1047, "phaseClass_V_read_reg_1047");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage1_iter0, "ap_block_state2_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage1_iter1, "ap_block_state4_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage1_iter2, "ap_block_state6_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_state6_io, "ap_block_state6_io");
    sc_trace(mVcdFile, ap_block_pp0_stage1_flag00011001, "ap_block_pp0_stage1_flag00011001");
    sc_trace(mVcdFile, start_V_read_read_fu_406_p2, "start_V_read_read_fu_406_p2");
    sc_trace(mVcdFile, start_V_read_reg_1053, "start_V_read_reg_1053");
    sc_trace(mVcdFile, ap_reg_pp0_iter1_start_V_read_reg_1053, "ap_reg_pp0_iter1_start_V_read_reg_1053");
    sc_trace(mVcdFile, o_data_last_V_tmp_reg_1057, "o_data_last_V_tmp_reg_1057");
    sc_trace(mVcdFile, ap_reg_pp0_iter2_o_data_last_V_tmp_reg_1057, "ap_reg_pp0_iter2_o_data_last_V_tmp_reg_1057");
    sc_trace(mVcdFile, cond_i_fu_797_p2, "cond_i_fu_797_p2");
    sc_trace(mVcdFile, cond_i_reg_1062, "cond_i_reg_1062");
    sc_trace(mVcdFile, tmp_i_fu_964_p2, "tmp_i_fu_964_p2");
    sc_trace(mVcdFile, tmp_i_reg_1068, "tmp_i_reg_1068");
    sc_trace(mVcdFile, p_Val2_9_i_fu_970_p2, "p_Val2_9_i_fu_970_p2");
    sc_trace(mVcdFile, p_Val2_9_i_reg_1073, "p_Val2_9_i_reg_1073");
    sc_trace(mVcdFile, p_Val2_8_i_fu_976_p2, "p_Val2_8_i_fu_976_p2");
    sc_trace(mVcdFile, p_Val2_8_i_reg_1078, "p_Val2_8_i_reg_1078");
    sc_trace(mVcdFile, res_V_reg_1083, "res_V_reg_1083");
    sc_trace(mVcdFile, o_data_data_V_tmp_fu_1027_p3, "o_data_data_V_tmp_fu_1027_p3");
    sc_trace(mVcdFile, ap_block_pp0_stage1_flag00011011, "ap_block_pp0_stage1_flag00011011");
    sc_trace(mVcdFile, ap_block_pp0_stage0_flag00011011, "ap_block_pp0_stage0_flag00011011");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_ap_start, "StgValue_21_shiftPhaseClass_fu_430_ap_start");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_ap_done, "StgValue_21_shiftPhaseClass_fu_430_ap_done");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_ap_idle, "StgValue_21_shiftPhaseClass_fu_430_ap_idle");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_ap_ready, "StgValue_21_shiftPhaseClass_fu_430_ap_ready");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_newValue_V, "StgValue_21_shiftPhaseClass_fu_430_newValue_V");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o_ap_vld, "StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o_ap_vld");
    sc_trace(mVcdFile, StgValue_21_shiftPhaseClass_fu_430_ap_ce, "StgValue_21_shiftPhaseClass_fu_430_ap_ce");
    sc_trace(mVcdFile, ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start, "ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start");
    sc_trace(mVcdFile, tmp_2_fu_1010_p2, "tmp_2_fu_1010_p2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_flag00001001, "ap_block_pp0_stage1_flag00001001");
    sc_trace(mVcdFile, ap_block_pp0_stage0_flag00001001, "ap_block_pp0_stage0_flag00001001");
    sc_trace(mVcdFile, tmp1_fu_862_p2, "tmp1_fu_862_p2");
    sc_trace(mVcdFile, tmp2_fu_868_p2, "tmp2_fu_868_p2");
    sc_trace(mVcdFile, tmp4_fu_880_p2, "tmp4_fu_880_p2");
    sc_trace(mVcdFile, tmp5_fu_886_p2, "tmp5_fu_886_p2");
    sc_trace(mVcdFile, tmp_fu_874_p2, "tmp_fu_874_p2");
    sc_trace(mVcdFile, tmp3_fu_892_p2, "tmp3_fu_892_p2");
    sc_trace(mVcdFile, tmp7_fu_908_p2, "tmp7_fu_908_p2");
    sc_trace(mVcdFile, tmp8_fu_914_p2, "tmp8_fu_914_p2");
    sc_trace(mVcdFile, tmp10_fu_926_p2, "tmp10_fu_926_p2");
    sc_trace(mVcdFile, tmp11_fu_932_p2, "tmp11_fu_932_p2");
    sc_trace(mVcdFile, tmp6_fu_920_p2, "tmp6_fu_920_p2");
    sc_trace(mVcdFile, tmp9_fu_938_p2, "tmp9_fu_938_p2");
    sc_trace(mVcdFile, p_Val2_2_5_i_fu_944_p2, "p_Val2_2_5_i_fu_944_p2");
    sc_trace(mVcdFile, p_Val2_5_2_i_fu_898_p2, "p_Val2_5_2_i_fu_898_p2");
    sc_trace(mVcdFile, p_Val2_2_fu_957_p3, "p_Val2_2_fu_957_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_950_p3, "p_Val2_1_fu_950_p3");
    sc_trace(mVcdFile, tmp_1_i_fu_982_p3, "tmp_1_i_fu_982_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_1036_p2, "p_Val2_3_fu_1036_p2");
    sc_trace(mVcdFile, tmp_3_fu_1022_p2, "tmp_3_fu_1022_p2");
    sc_trace(mVcdFile, p_Val2_3_fu_1036_p0, "p_Val2_3_fu_1036_p0");
    sc_trace(mVcdFile, OP1_V_cast_fu_987_p1, "OP1_V_cast_fu_987_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_1036_p1, "p_Val2_3_fu_1036_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, ap_condition_923, "ap_condition_923");
#endif

    }
    mHdltvinHandle.open("correlateTop.hdltvin.dat");
    mHdltvoutHandle.open("correlateTop.hdltvout.dat");
}

correlateTop::~correlateTop() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete StgValue_21_shiftPhaseClass_fu_430;
    delete correlateTop_mul_bkb_U19;
}

void correlateTop::thread_ap_clk_no_reset_() {
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_pp0_stage0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011011.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011011.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011011.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011011.read(), ap_const_boolean_0) && 
                    esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011001.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_const_logic_1))) {
            ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_ap_ready.read())) {
            ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start = ap_const_logic_0;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_0 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o_ap_vld.read()))) {
            cor_phaseClass0_V_0 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_0_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_1 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o_ap_vld.read()))) {
            cor_phaseClass0_V_1 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_1_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_10 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o_ap_vld.read()))) {
            cor_phaseClass0_V_10 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_10_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_11 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o_ap_vld.read()))) {
            cor_phaseClass0_V_11 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_11_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_12 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o_ap_vld.read()))) {
            cor_phaseClass0_V_12 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_12_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_13 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o_ap_vld.read()))) {
            cor_phaseClass0_V_13 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_13_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_14 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o_ap_vld.read()))) {
            cor_phaseClass0_V_14 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_14_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_15 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15_ap_vld.read()))) {
            cor_phaseClass0_V_15 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_15.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_2 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o_ap_vld.read()))) {
            cor_phaseClass0_V_2 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_2_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_3 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o_ap_vld.read()))) {
            cor_phaseClass0_V_3 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_3_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_4 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o_ap_vld.read()))) {
            cor_phaseClass0_V_4 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_4_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_5 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o_ap_vld.read()))) {
            cor_phaseClass0_V_5 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_5_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_6 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o_ap_vld.read()))) {
            cor_phaseClass0_V_6 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_6_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_7 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o_ap_vld.read()))) {
            cor_phaseClass0_V_7 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_7_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_8 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o_ap_vld.read()))) {
            cor_phaseClass0_V_8 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_8_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        cor_phaseClass0_V_9 = ap_const_lv16_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o_ap_vld.read()))) {
            cor_phaseClass0_V_9 = StgValue_21_shiftPhaseClass_fu_430_cor_phaseClass0_V_9_o.read();
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        currentState = ap_const_lv1_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011001.read(), ap_const_boolean_0) && 
              esl_seteq<1,1,1>(ap_const_logic_1, ap_const_logic_1)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011001.read(), ap_const_boolean_0) && 
              esl_seteq<1,1,1>(ap_const_logic_1, ap_const_logic_1) && 
              esl_seteq<1,1,1>(ap_const_lv1_0, currentState_load_reg_1043.read()) && 
              esl_seteq<1,1,1>(ap_const_lv1_1, start_V_read_read_fu_406_p2.read())))) {
            currentState = ap_const_lv1_1;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_data_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_vld_out.read()))) {
            i_data_data_V_0_sel_rd =  (sc_logic) (~i_data_data_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_data_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_ack_in.read()))) {
            i_data_data_V_0_sel_wr =  (sc_logic) (~i_data_data_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_data_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(i_data_data_V_0_state.read(), ap_const_lv2_3)) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(i_data_data_V_0_state.read(), ap_const_lv2_2)))) {
            i_data_data_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(i_data_data_V_0_state.read(), ap_const_lv2_3)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(i_data_data_V_0_state.read(), ap_const_lv2_1)))) {
            i_data_data_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(i_data_data_V_0_state.read(), ap_const_lv2_2)) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(i_data_data_V_0_state.read(), ap_const_lv2_1)) || 
                    (esl_seteq<1,2,2>(i_data_data_V_0_state.read(), ap_const_lv2_3) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_ack_out.read()))))) {
            i_data_data_V_0_state = ap_const_lv2_3;
        } else {
            i_data_data_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_last_V_0_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_vld_out.read()))) {
            i_data_last_V_0_sel_rd =  (sc_logic) (~i_data_last_V_0_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_last_V_0_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_ack_in.read()))) {
            i_data_last_V_0_sel_wr =  (sc_logic) (~i_data_last_V_0_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        i_data_last_V_0_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, i_data_last_V_0_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, i_data_last_V_0_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, i_data_last_V_0_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, i_data_last_V_0_state.read())))) {
            i_data_last_V_0_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, i_data_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, i_data_last_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, i_data_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, i_data_last_V_0_state.read())))) {
            i_data_last_V_0_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, i_data_last_V_0_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, i_data_last_V_0_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, i_data_last_V_0_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, i_data_last_V_0_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, i_data_last_V_0_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_ack_out.read()))))) {
            i_data_last_V_0_state = ap_const_lv2_3;
        } else {
            i_data_last_V_0_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        loadCount_V = ap_const_lv32_0;
    } else {
        if (esl_seteq<1,1,1>(ap_condition_923.read(), ap_const_boolean_1)) {
            if (esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter2_currentState_load_reg_1043.read())) {
                loadCount_V = tmp_2_fu_1010_p2.read();
            } else if ((esl_seteq<1,1,1>(ap_const_lv1_0, ap_reg_pp0_iter2_currentState_load_reg_1043.read()) && 
                        esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter1_start_V_read_reg_1053.read()))) {
                loadCount_V = ap_const_lv32_0;
            }
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_data_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_vld_out.read()))) {
            o_data_data_V_1_sel_rd =  (sc_logic) (~o_data_data_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_data_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_ack_in.read()))) {
            o_data_data_V_1_sel_wr =  (sc_logic) (~o_data_data_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_data_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, o_data_data_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, o_data_data_V_1_state.read())))) {
            o_data_data_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, o_data_data_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, o_data_data_V_1_state.read())))) {
            o_data_data_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, o_data_data_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, o_data_data_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, o_data_data_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_ack_out.read()))))) {
            o_data_data_V_1_state = ap_const_lv2_3;
        } else {
            o_data_data_V_1_state = ap_const_lv2_2;
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_last_V_1_sel_rd = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_ack_out.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_vld_out.read()))) {
            o_data_last_V_1_sel_rd =  (sc_logic) (~o_data_last_V_1_sel_rd.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_last_V_1_sel_wr = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_vld_in.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_ack_in.read()))) {
            o_data_last_V_1_sel_wr =  (sc_logic) (~o_data_last_V_1_sel_wr.read());
        }
    }
    if ( ap_rst_n_inv.read() == ap_const_logic_1) {
        o_data_last_V_1_state = ap_const_lv2_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_vld_in.read()) && 
              esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_ack_out.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_3, o_data_last_V_1_state.read())) || 
             (esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_vld_in.read()) && 
              esl_seteq<1,2,2>(ap_const_lv2_2, o_data_last_V_1_state.read())))) {
            o_data_last_V_1_state = ap_const_lv2_2;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_vld_in.read()) && 
                     esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_3, o_data_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, o_data_last_V_1_state.read())))) {
            o_data_last_V_1_state = ap_const_lv2_1;
        } else if (((esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_vld_in.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_2, o_data_last_V_1_state.read())) || 
                    (esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_ack_out.read()) && 
                     esl_seteq<1,2,2>(ap_const_lv2_1, o_data_last_V_1_state.read())) || 
                    (esl_seteq<1,2,2>(ap_const_lv2_3, o_data_last_V_1_state.read()) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_ack_out.read())) && 
                     !(esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_vld_in.read()) && esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_ack_out.read()))))) {
            o_data_last_V_1_state = ap_const_lv2_3;
        } else {
            o_data_last_V_1_state = ap_const_lv2_2;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        ap_reg_pp0_iter1_currentState_load_reg_1043 = currentState_load_reg_1043.read();
        ap_reg_pp0_iter2_currentState_load_reg_1043 = ap_reg_pp0_iter1_currentState_load_reg_1043.read();
        ap_reg_pp0_iter2_o_data_last_V_tmp_reg_1057 = o_data_last_V_tmp_reg_1057.read();
        currentState_load_reg_1043 = currentState.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011001.read(), ap_const_boolean_0))) {
        ap_reg_pp0_iter1_start_V_read_reg_1053 = start_V_read_reg_1053.read();
        phaseClass_V_read_reg_1047 = phaseClass_V.read();
        start_V_read_reg_1053 = start_V.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        cond_i_reg_1062 = cond_i_fu_797_p2.read();
        o_data_last_V_tmp_reg_1057 = i_data_last_V_0_data_out.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_load_A.read())) {
        i_data_data_V_0_payload_A = i_data_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_load_B.read())) {
        i_data_data_V_0_payload_B = i_data_TDATA.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_load_A.read())) {
        i_data_last_V_0_payload_A = i_data_TLAST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_load_B.read())) {
        i_data_last_V_0_payload_B = i_data_TLAST.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_load_A.read())) {
        o_data_data_V_1_payload_A = o_data_data_V_tmp_fu_1027_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_load_B.read())) {
        o_data_data_V_1_payload_B = o_data_data_V_tmp_fu_1027_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_load_A.read())) {
        o_data_last_V_1_payload_A = ap_reg_pp0_iter2_o_data_last_V_tmp_reg_1057.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_load_B.read())) {
        o_data_last_V_1_payload_B = ap_reg_pp0_iter2_o_data_last_V_tmp_reg_1057.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter1_currentState_load_reg_1043.read()))) {
        p_Val2_8_i_reg_1078 = p_Val2_8_i_fu_976_p2.read();
        p_Val2_9_i_reg_1073 = p_Val2_9_i_fu_970_p2.read();
        tmp_i_reg_1068 = tmp_i_fu_964_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter1_currentState_load_reg_1043.read()))) {
        res_V_reg_1083 = p_Val2_3_fu_1036_p2.read().range(20, 5);
    }
}

void correlateTop::thread_OP1_V_cast_fu_987_p1() {
    OP1_V_cast_fu_987_p1 = esl_sext<21,16>(tmp_1_i_fu_982_p3.read());
}

void correlateTop::thread_StgValue_21_shiftPhaseClass_fu_430_ap_ce() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        StgValue_21_shiftPhaseClass_fu_430_ap_ce = ap_const_logic_1;
    } else {
        StgValue_21_shiftPhaseClass_fu_430_ap_ce = ap_const_logic_0;
    }
}

void correlateTop::thread_StgValue_21_shiftPhaseClass_fu_430_ap_start() {
    StgValue_21_shiftPhaseClass_fu_430_ap_start = ap_reg_StgValue_21_shiftPhaseClass_fu_430_ap_start.read();
}

void correlateTop::thread_StgValue_21_shiftPhaseClass_fu_430_newValue_V() {
    StgValue_21_shiftPhaseClass_fu_430_newValue_V = i_data_data_V_0_data_out.read().range(16-1, 0);
}

void correlateTop::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[0];
}

void correlateTop::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[1];
}

void correlateTop::thread_ap_block_pp0_stage0_flag00000000() {
    ap_block_pp0_stage0_flag00000000 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void correlateTop::thread_ap_block_pp0_stage0_flag00001001() {
    ap_block_pp0_stage0_flag00001001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_vld_out.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  (esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_ack_in.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_ack_in.read()))));
}

void correlateTop::thread_ap_block_pp0_stage0_flag00011001() {
    ap_block_pp0_stage0_flag00011001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_vld_out.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  (esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_ack_in.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_ack_in.read()) || 
   esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state7_io.read()))));
}

void correlateTop::thread_ap_block_pp0_stage0_flag00011011() {
    ap_block_pp0_stage0_flag00011011 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_vld_out.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  (esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_ack_in.read()) || 
   esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_ack_in.read()) || 
   esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state7_io.read()))));
}

void correlateTop::thread_ap_block_pp0_stage1_flag00000000() {
    ap_block_pp0_stage1_flag00000000 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void correlateTop::thread_ap_block_pp0_stage1_flag00001001() {
    ap_block_pp0_stage1_flag00001001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void correlateTop::thread_ap_block_pp0_stage1_flag00011001() {
    ap_block_pp0_stage1_flag00011001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state6_io.read()));
}

void correlateTop::thread_ap_block_pp0_stage1_flag00011011() {
    ap_block_pp0_stage1_flag00011011 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_const_boolean_1, ap_block_state6_io.read()));
}

void correlateTop::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void correlateTop::thread_ap_block_state2_pp0_stage1_iter0() {
    ap_block_state2_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void correlateTop::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && esl_seteq<1,1,1>(ap_const_logic_0, i_data_data_V_0_vld_out.read()));
}

void correlateTop::thread_ap_block_state4_pp0_stage1_iter1() {
    ap_block_state4_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void correlateTop::thread_ap_block_state5_pp0_stage0_iter2() {
    ap_block_state5_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void correlateTop::thread_ap_block_state6_io() {
    ap_block_state6_io = (esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter2_currentState_load_reg_1043.read()) && esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_ack_in.read()));
}

void correlateTop::thread_ap_block_state6_pp0_stage1_iter2() {
    ap_block_state6_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void correlateTop::thread_ap_block_state7_io() {
    ap_block_state7_io = (esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter2_currentState_load_reg_1043.read()) && esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_ack_in.read()));
}

void correlateTop::thread_ap_block_state7_pp0_stage0_iter3() {
    ap_block_state7_pp0_stage0_iter3 = (esl_seteq<1,1,1>(ap_const_logic_0, o_data_data_V_1_ack_in.read()) || esl_seteq<1,1,1>(ap_const_logic_0, o_data_last_V_1_ack_in.read()));
}

void correlateTop::thread_ap_condition_923() {
    ap_condition_923 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011001.read(), ap_const_boolean_0));
}

void correlateTop::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void correlateTop::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void correlateTop::thread_ap_reset_idle_pp0() {
    if (!esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void correlateTop::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void correlateTop::thread_cond_i_fu_797_p2() {
    cond_i_fu_797_p2 = (!phaseClass_V_read_reg_1047.read().is_01() || !ap_const_lv4_0.is_01())? sc_lv<1>(): sc_lv<1>(phaseClass_V_read_reg_1047.read() == ap_const_lv4_0);
}

void correlateTop::thread_i_data_TDATA_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()))) {
        i_data_TDATA_blk_n = i_data_data_V_0_state.read()[0];
    } else {
        i_data_TDATA_blk_n = ap_const_logic_1;
    }
}

void correlateTop::thread_i_data_TREADY() {
    i_data_TREADY = i_data_last_V_0_state.read()[1];
}

void correlateTop::thread_i_data_data_V_0_ack_in() {
    i_data_data_V_0_ack_in = i_data_data_V_0_state.read()[1];
}

void correlateTop::thread_i_data_data_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        i_data_data_V_0_ack_out = ap_const_logic_1;
    } else {
        i_data_data_V_0_ack_out = ap_const_logic_0;
    }
}

void correlateTop::thread_i_data_data_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, i_data_data_V_0_sel.read())) {
        i_data_data_V_0_data_out = i_data_data_V_0_payload_B.read();
    } else {
        i_data_data_V_0_data_out = i_data_data_V_0_payload_A.read();
    }
}

void correlateTop::thread_i_data_data_V_0_load_A() {
    i_data_data_V_0_load_A = (i_data_data_V_0_state_cmp_full.read() & ~i_data_data_V_0_sel_wr.read());
}

void correlateTop::thread_i_data_data_V_0_load_B() {
    i_data_data_V_0_load_B = (i_data_data_V_0_sel_wr.read() & i_data_data_V_0_state_cmp_full.read());
}

void correlateTop::thread_i_data_data_V_0_sel() {
    i_data_data_V_0_sel = i_data_data_V_0_sel_rd.read();
}

void correlateTop::thread_i_data_data_V_0_state_cmp_full() {
    i_data_data_V_0_state_cmp_full =  (sc_logic) ((!i_data_data_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(i_data_data_V_0_state.read() != ap_const_lv2_1))[0];
}

void correlateTop::thread_i_data_data_V_0_vld_in() {
    i_data_data_V_0_vld_in = i_data_TVALID.read();
}

void correlateTop::thread_i_data_data_V_0_vld_out() {
    i_data_data_V_0_vld_out = i_data_data_V_0_state.read()[0];
}

void correlateTop::thread_i_data_last_V_0_ack_in() {
    i_data_last_V_0_ack_in = i_data_last_V_0_state.read()[1];
}

void correlateTop::thread_i_data_last_V_0_ack_out() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, currentState_load_reg_1043.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011001.read(), ap_const_boolean_0))) {
        i_data_last_V_0_ack_out = ap_const_logic_1;
    } else {
        i_data_last_V_0_ack_out = ap_const_logic_0;
    }
}

void correlateTop::thread_i_data_last_V_0_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, i_data_last_V_0_sel.read())) {
        i_data_last_V_0_data_out = i_data_last_V_0_payload_B.read();
    } else {
        i_data_last_V_0_data_out = i_data_last_V_0_payload_A.read();
    }
}

void correlateTop::thread_i_data_last_V_0_load_A() {
    i_data_last_V_0_load_A = (i_data_last_V_0_state_cmp_full.read() & ~i_data_last_V_0_sel_wr.read());
}

void correlateTop::thread_i_data_last_V_0_load_B() {
    i_data_last_V_0_load_B = (i_data_last_V_0_sel_wr.read() & i_data_last_V_0_state_cmp_full.read());
}

void correlateTop::thread_i_data_last_V_0_sel() {
    i_data_last_V_0_sel = i_data_last_V_0_sel_rd.read();
}

void correlateTop::thread_i_data_last_V_0_state_cmp_full() {
    i_data_last_V_0_state_cmp_full =  (sc_logic) ((!i_data_last_V_0_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(i_data_last_V_0_state.read() != ap_const_lv2_1))[0];
}

void correlateTop::thread_i_data_last_V_0_vld_in() {
    i_data_last_V_0_vld_in = i_data_TVALID.read();
}

void correlateTop::thread_i_data_last_V_0_vld_out() {
    i_data_last_V_0_vld_out = i_data_last_V_0_state.read()[0];
}

void correlateTop::thread_o_data_TDATA() {
    o_data_TDATA = o_data_data_V_1_data_out.read();
}

void correlateTop::thread_o_data_TDATA_blk_n() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00000000.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter2_currentState_load_reg_1043.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00000000.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter2_currentState_load_reg_1043.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        o_data_TDATA_blk_n = o_data_data_V_1_state.read()[1];
    } else {
        o_data_TDATA_blk_n = ap_const_logic_1;
    }
}

void correlateTop::thread_o_data_TLAST() {
    o_data_TLAST = o_data_last_V_1_data_out.read();
}

void correlateTop::thread_o_data_TVALID() {
    o_data_TVALID = o_data_last_V_1_state.read()[0];
}

void correlateTop::thread_o_data_data_V_1_ack_in() {
    o_data_data_V_1_ack_in = o_data_data_V_1_state.read()[1];
}

void correlateTop::thread_o_data_data_V_1_ack_out() {
    o_data_data_V_1_ack_out = o_data_TREADY.read();
}

void correlateTop::thread_o_data_data_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, o_data_data_V_1_sel.read())) {
        o_data_data_V_1_data_out = o_data_data_V_1_payload_B.read();
    } else {
        o_data_data_V_1_data_out = o_data_data_V_1_payload_A.read();
    }
}

void correlateTop::thread_o_data_data_V_1_load_A() {
    o_data_data_V_1_load_A = (o_data_data_V_1_state_cmp_full.read() & ~o_data_data_V_1_sel_wr.read());
}

void correlateTop::thread_o_data_data_V_1_load_B() {
    o_data_data_V_1_load_B = (o_data_data_V_1_sel_wr.read() & o_data_data_V_1_state_cmp_full.read());
}

void correlateTop::thread_o_data_data_V_1_sel() {
    o_data_data_V_1_sel = o_data_data_V_1_sel_rd.read();
}

void correlateTop::thread_o_data_data_V_1_state_cmp_full() {
    o_data_data_V_1_state_cmp_full =  (sc_logic) ((!o_data_data_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(o_data_data_V_1_state.read() != ap_const_lv2_1))[0];
}

void correlateTop::thread_o_data_data_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter2_currentState_load_reg_1043.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011001.read(), ap_const_boolean_0))) {
        o_data_data_V_1_vld_in = ap_const_logic_1;
    } else {
        o_data_data_V_1_vld_in = ap_const_logic_0;
    }
}

void correlateTop::thread_o_data_data_V_1_vld_out() {
    o_data_data_V_1_vld_out = o_data_data_V_1_state.read()[0];
}

void correlateTop::thread_o_data_data_V_tmp_fu_1027_p3() {
    o_data_data_V_tmp_fu_1027_p3 = (!tmp_3_fu_1022_p2.read()[0].is_01())? sc_lv<32>(): ((tmp_3_fu_1022_p2.read()[0].to_bool())? tmp_2_fu_1010_p2.read(): ap_const_lv32_0);
}

void correlateTop::thread_o_data_last_V_1_ack_in() {
    o_data_last_V_1_ack_in = o_data_last_V_1_state.read()[1];
}

void correlateTop::thread_o_data_last_V_1_ack_out() {
    o_data_last_V_1_ack_out = o_data_TREADY.read();
}

void correlateTop::thread_o_data_last_V_1_data_out() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, o_data_last_V_1_sel.read())) {
        o_data_last_V_1_data_out = o_data_last_V_1_payload_B.read();
    } else {
        o_data_last_V_1_data_out = o_data_last_V_1_payload_A.read();
    }
}

void correlateTop::thread_o_data_last_V_1_load_A() {
    o_data_last_V_1_load_A = (o_data_last_V_1_state_cmp_full.read() & ~o_data_last_V_1_sel_wr.read());
}

void correlateTop::thread_o_data_last_V_1_load_B() {
    o_data_last_V_1_load_B = (o_data_last_V_1_sel_wr.read() & o_data_last_V_1_state_cmp_full.read());
}

void correlateTop::thread_o_data_last_V_1_sel() {
    o_data_last_V_1_sel = o_data_last_V_1_sel_rd.read();
}

void correlateTop::thread_o_data_last_V_1_state_cmp_full() {
    o_data_last_V_1_state_cmp_full =  (sc_logic) ((!o_data_last_V_1_state.read().is_01() || !ap_const_lv2_1.is_01())? sc_lv<1>(): sc_lv<1>(o_data_last_V_1_state.read() != ap_const_lv2_1))[0];
}

void correlateTop::thread_o_data_last_V_1_vld_in() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, ap_reg_pp0_iter2_currentState_load_reg_1043.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011001.read(), ap_const_boolean_0))) {
        o_data_last_V_1_vld_in = ap_const_logic_1;
    } else {
        o_data_last_V_1_vld_in = ap_const_logic_0;
    }
}

void correlateTop::thread_o_data_last_V_1_vld_out() {
    o_data_last_V_1_vld_out = o_data_last_V_1_state.read()[0];
}

void correlateTop::thread_p_Val2_1_fu_950_p3() {
    p_Val2_1_fu_950_p3 = (!cond_i_reg_1062.read()[0].is_01())? sc_lv<16>(): ((cond_i_reg_1062.read()[0].to_bool())? p_Val2_2_5_i_fu_944_p2.read(): ap_const_lv16_0);
}

void correlateTop::thread_p_Val2_2_5_i_fu_944_p2() {
    p_Val2_2_5_i_fu_944_p2 = (!tmp6_fu_920_p2.read().is_01() || !tmp9_fu_938_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp6_fu_920_p2.read()) + sc_biguint<16>(tmp9_fu_938_p2.read()));
}

void correlateTop::thread_p_Val2_2_fu_957_p3() {
    p_Val2_2_fu_957_p3 = (!cond_i_reg_1062.read()[0].is_01())? sc_lv<16>(): ((cond_i_reg_1062.read()[0].to_bool())? p_Val2_5_2_i_fu_898_p2.read(): ap_const_lv16_0);
}

void correlateTop::thread_p_Val2_3_fu_1036_p0() {
    p_Val2_3_fu_1036_p0 =  (sc_lv<16>) (OP1_V_cast_fu_987_p1.read());
}

void correlateTop::thread_p_Val2_3_fu_1036_p1() {
    p_Val2_3_fu_1036_p1 =  (sc_lv<16>) (OP1_V_cast_fu_987_p1.read());
}

void correlateTop::thread_p_Val2_5_2_i_fu_898_p2() {
    p_Val2_5_2_i_fu_898_p2 = (!tmp_fu_874_p2.read().is_01() || !tmp3_fu_892_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp_fu_874_p2.read()) + sc_biguint<16>(tmp3_fu_892_p2.read()));
}

void correlateTop::thread_p_Val2_8_i_fu_976_p2() {
    p_Val2_8_i_fu_976_p2 = (!p_Val2_2_fu_957_p3.read().is_01() || !p_Val2_1_fu_950_p3.read().is_01())? sc_lv<16>(): (sc_biguint<16>(p_Val2_2_fu_957_p3.read()) - sc_biguint<16>(p_Val2_1_fu_950_p3.read()));
}

void correlateTop::thread_p_Val2_9_i_fu_970_p2() {
    p_Val2_9_i_fu_970_p2 = (!p_Val2_1_fu_950_p3.read().is_01() || !p_Val2_2_fu_957_p3.read().is_01())? sc_lv<16>(): (sc_biguint<16>(p_Val2_1_fu_950_p3.read()) - sc_biguint<16>(p_Val2_2_fu_957_p3.read()));
}

void correlateTop::thread_start_V_read_read_fu_406_p2() {
    start_V_read_read_fu_406_p2 = start_V.read();
}

void correlateTop::thread_tmp10_fu_926_p2() {
    tmp10_fu_926_p2 = (!cor_phaseClass0_V_5.read().is_01() || !cor_phaseClass0_V_7.read().is_01())? sc_lv<16>(): (sc_biguint<16>(cor_phaseClass0_V_5.read()) + sc_biguint<16>(cor_phaseClass0_V_7.read()));
}

void correlateTop::thread_tmp11_fu_932_p2() {
    tmp11_fu_932_p2 = (!cor_phaseClass0_V_0.read().is_01() || !cor_phaseClass0_V_2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(cor_phaseClass0_V_0.read()) + sc_biguint<16>(cor_phaseClass0_V_2.read()));
}

void correlateTop::thread_tmp1_fu_862_p2() {
    tmp1_fu_862_p2 = (!cor_phaseClass0_V_11.read().is_01() || !cor_phaseClass0_V_10.read().is_01())? sc_lv<16>(): (sc_biguint<16>(cor_phaseClass0_V_11.read()) + sc_biguint<16>(cor_phaseClass0_V_10.read()));
}

void correlateTop::thread_tmp2_fu_868_p2() {
    tmp2_fu_868_p2 = (!cor_phaseClass0_V_8.read().is_01() || !cor_phaseClass0_V_9.read().is_01())? sc_lv<16>(): (sc_biguint<16>(cor_phaseClass0_V_8.read()) + sc_biguint<16>(cor_phaseClass0_V_9.read()));
}

void correlateTop::thread_tmp3_fu_892_p2() {
    tmp3_fu_892_p2 = (!tmp4_fu_880_p2.read().is_01() || !tmp5_fu_886_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp4_fu_880_p2.read()) + sc_biguint<16>(tmp5_fu_886_p2.read()));
}

void correlateTop::thread_tmp4_fu_880_p2() {
    tmp4_fu_880_p2 = (!cor_phaseClass0_V_4.read().is_01() || !cor_phaseClass0_V_6.read().is_01())? sc_lv<16>(): (sc_biguint<16>(cor_phaseClass0_V_4.read()) + sc_biguint<16>(cor_phaseClass0_V_6.read()));
}

void correlateTop::thread_tmp5_fu_886_p2() {
    tmp5_fu_886_p2 = (!cor_phaseClass0_V_1.read().is_01() || !cor_phaseClass0_V_3.read().is_01())? sc_lv<16>(): (sc_biguint<16>(cor_phaseClass0_V_1.read()) + sc_biguint<16>(cor_phaseClass0_V_3.read()));
}

void correlateTop::thread_tmp6_fu_920_p2() {
    tmp6_fu_920_p2 = (!tmp7_fu_908_p2.read().is_01() || !tmp8_fu_914_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp7_fu_908_p2.read()) + sc_biguint<16>(tmp8_fu_914_p2.read()));
}

void correlateTop::thread_tmp7_fu_908_p2() {
    tmp7_fu_908_p2 = (!cor_phaseClass0_V_15.read().is_01() || !cor_phaseClass0_V_14.read().is_01())? sc_lv<16>(): (sc_biguint<16>(cor_phaseClass0_V_15.read()) + sc_biguint<16>(cor_phaseClass0_V_14.read()));
}

void correlateTop::thread_tmp8_fu_914_p2() {
    tmp8_fu_914_p2 = (!cor_phaseClass0_V_12.read().is_01() || !cor_phaseClass0_V_13.read().is_01())? sc_lv<16>(): (sc_biguint<16>(cor_phaseClass0_V_12.read()) + sc_biguint<16>(cor_phaseClass0_V_13.read()));
}

void correlateTop::thread_tmp9_fu_938_p2() {
    tmp9_fu_938_p2 = (!tmp10_fu_926_p2.read().is_01() || !tmp11_fu_932_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp10_fu_926_p2.read()) + sc_biguint<16>(tmp11_fu_932_p2.read()));
}

void correlateTop::thread_tmp_1_i_fu_982_p3() {
    tmp_1_i_fu_982_p3 = (!tmp_i_reg_1068.read()[0].is_01())? sc_lv<16>(): ((tmp_i_reg_1068.read()[0].to_bool())? p_Val2_8_i_reg_1078.read(): p_Val2_9_i_reg_1073.read());
}

void correlateTop::thread_tmp_2_fu_1010_p2() {
    tmp_2_fu_1010_p2 = (!ap_const_lv32_20.is_01() || !loadCount_V.read().is_01())? sc_lv<32>(): (sc_biguint<32>(ap_const_lv32_20) + sc_biguint<32>(loadCount_V.read()));
}

void correlateTop::thread_tmp_3_fu_1022_p2() {
    tmp_3_fu_1022_p2 = (!res_V_reg_1083.read().is_01() || !ap_const_lv16_1900.is_01())? sc_lv<1>(): (sc_bigint<16>(res_V_reg_1083.read()) > sc_bigint<16>(ap_const_lv16_1900));
}

void correlateTop::thread_tmp_fu_874_p2() {
    tmp_fu_874_p2 = (!tmp1_fu_862_p2.read().is_01() || !tmp2_fu_868_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(tmp1_fu_862_p2.read()) + sc_biguint<16>(tmp2_fu_868_p2.read()));
}

void correlateTop::thread_tmp_i_fu_964_p2() {
    tmp_i_fu_964_p2 = (!p_Val2_2_fu_957_p3.read().is_01() || !p_Val2_1_fu_950_p3.read().is_01())? sc_lv<1>(): (sc_bigint<16>(p_Val2_2_fu_957_p3.read()) > sc_bigint<16>(p_Val2_1_fu_950_p3.read()));
}

void correlateTop::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011011.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_flag00011011.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reset_idle_pp0.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_flag00011011.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        default : 
            ap_NS_fsm = "XX";
            break;
    }
}

void correlateTop::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"i_data_TDATA\" :  \"" << i_data_TDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"i_data_TVALID\" :  \"" << i_data_TVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"i_data_TREADY\" :  \"" << i_data_TREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"i_data_TLAST\" :  \"" << i_data_TLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"o_data_TDATA\" :  \"" << o_data_TDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"o_data_TVALID\" :  \"" << o_data_TVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"o_data_TREADY\" :  \"" << o_data_TREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"o_data_TLAST\" :  \"" << o_data_TLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"start_V\" :  \"" << start_V.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"phaseClass_V\" :  \"" << phaseClass_V.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

