// Seed: 2314182499
module module_0 (
    input supply0 id_0
);
  supply1 id_2;
  always disable id_3;
  assign id_2 = -1;
  wire id_4, id_5, id_6;
  wire id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    input wor id_3,
    output wand id_4,
    input tri0 id_5,
    output tri id_6,
    output supply1 id_7
);
  id_9(
      .id_0(-1'b0), .id_1(), .id_2(-1), .id_3(id_5)
  );
  xor primCall (id_6, id_1, id_5, id_3, id_9, id_2);
  wire id_10;
  module_0 modCall_1 (id_1);
  wire id_11;
endmodule
