 
****************************************
Report : area
Design : full_adder
Version: V-2023.12-SP4
Date   : Wed May 14 22:40:47 2025
****************************************

Library(s) Used:

    saed32rvt_tt0p78vn40c (File: /data/pdk/pdk32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_tt0p78vn40c.db)

Number of ports:                           15
Number of nets:                           100
Number of cells:                           83
Number of combinational cells:             69
Number of sequential cells:                14
Number of macros/black boxes:               0
Number of buf/inv:                         26
Number of references:                       7

Combinational area:                121.480836
Buf/Inv area:                       33.038720
Noncombinational area:              92.508419
Macro/Black Box area:                0.000000
Net Interconnect area:              24.636956

Total cell area:                   213.989255
Total area:                        238.626211

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ---------
full_adder                         213.9893    100.0  121.4808    92.5084  0.0000  full_adder
--------------------------------  ---------  -------  --------  ---------  ------  ---------
Total                                                 121.4808    92.5084  0.0000

1
