# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Servo_Controller_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:32 on Mar 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller.v 
# -- Compiling module Servo_Controller
# 
# Top level modules:
# 	Servo_Controller
# End time: 13:56:32 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/cycle_scaler.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:32 on Mar 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/cycle_scaler.v 
# -- Compiling module cycle_scaler
# 
# Top level modules:
# 	cycle_scaler
# End time: 13:56:32 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/CounterNBit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:32 on Mar 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/CounterNBit.v 
# -- Compiling module CounterNBit
# 
# Top level modules:
# 	CounterNBit
# End time: 13:56:33 on Mar 07,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/clk_en_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on Mar 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/clk_en_divider.v 
# -- Compiling module clk_en_divider
# 
# Top level modules:
# 	clk_en_divider
# End time: 13:56:33 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on Mar 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller_top.v 
# -- Compiling module Servo_Controller_top
# 
# Top level modules:
# 	Servo_Controller_top
# End time: 13:56:33 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation {C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation/Servo_Controller_top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:56:33 on Mar 07,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation" C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation/Servo_Controller_top_tb.v 
# -- Compiling module Servo_Controller_top_tb
# 
# Top level modules:
# 	Servo_Controller_top_tb
# End time: 13:56:33 on Mar 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Servo_Controller_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Servo_Controller_top_tb 
# Start time: 13:56:33 on Mar 07,2019
# Loading work.Servo_Controller_top_tb
# Loading work.Servo_Controller_top
# Loading work.Servo_Controller
# Loading work.clk_en_divider
# Loading work.CounterNBit
# Loading work.cycle_scaler
# ** Warning: (vsim-3017) C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation/Servo_Controller_top_tb.v(37): [TFMPC] - Too few port connections. Expected 7, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /Servo_Controller_top_tb/Servo_Controller_top_dut File: C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller_top.v
# ** Warning: (vsim-3722) C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation/Servo_Controller_top_tb.v(37): [TFMPC] - Missing connection for port 'load'.
# ** Warning: (vsim-3722) C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation/Servo_Controller_top_tb.v(37): [TFMPC] - Missing connection for port 'servo_pwm_out'.
# ** Warning: (vsim-3017) C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller.v(85): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /Servo_Controller_top_tb/Servo_Controller_top_dut/servo1/instant2 File: C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/cycle_scaler.v
# ** Warning: (vsim-3722) C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/Servo_Controller.v(85): [TFMPC] - Missing connection for port 'n_current_N_clks'.
# 
# do C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation/load_sim.tcl
#
# NativeLink Simulation Initialisation Script
# ===========================================
# By: Thomas Carpenter
# Date: 31st December 2017
# For: University of Leeds
#
# Description
# ===========
# This is a basic sample script for initialising a simulation
#
# All commands in this script will be executed, and comments will
# be printed to the screen
#
# Most of the work in compiling is done by Quartus automatically.
# Here we can add some extra commands.
#
# There is lots of stuff you can do, such as running initialisation
# scripts, preparing memory contents, setting up the simulator.
#
# 
#
# First lets clean up any old NativeLink backup files. Quartus
# creates a new backup file every time it runs. It never deletes
# these files so you end up with an ever increasing number of them.
#
# The {*}[glob -nocomplain ... ] command performs wildcard matching
# of filenames, to make sure we get all .bak files. The "-nocomplain"
# and "catch {}" ensure that if no backups exist, there is no error.
#
# 
# catch {file delete {*}[glob -nocomplain *_msim_rtl_verilog.do.bak*]}
# 0
# 
#
# This will continue executing our script if a break point in the
# simulation is reached - for example the $stop command in Verilog
#
# 
# onbreak {resume}
# 
# 
# Once you add signals to the Wave view to see them graphically
# and got them all set up to your liking (Radix, arrangement, etc.)
# it is possible to save that layout as a "Waveform Format Do File".
# From modelsim if you click on the Wave window and File->Save Format
# this will generate the "Do" file for you.
#
# I will assume that you saved the file with name "wave.do" (default)
# in the simulation folder (same place as this TCL).
#
# Each time we run the simulation, we can run this file to restore 
# the setup:
#
#   do <filename>
#
# Of course the first time you run the simulation the file might not
# yet exist - you might never choose to save a format. So we also
# first check if the file exists before do-ing it.
# 
# 
# We normalise the filename to prevent issues with spaces in the filename
# set waveFile [file normalize "./wave.do"]
# C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation/modelsim/wave.do
# 
# if { [file exists $waveFile] } {
#     #If the saved file exists, load it
#     do $waveFile
# } else {
#     #Otherwise simply add all signals in the testbench formatted as unsigned decimal.
#     add wave -radix unsigned -position insertpoint sim:/*
# }
# 
#
# Then we can configure the units for the timeline. Lets stick to
# nanoseconds instead of the default of picoseconds.
#
# 
# configure wave -timelineunits ns
# 
# 
# Next we can start the simulation. We simply say "run".
#
# The "run" command can be followed by a time parameter, such as:
#
#     run 100ns     # Run for 100ns
#     run -all      # Run until the testbench stops changing stimuli
#     run 10        # Run for 10 "timesteps" (typically 1ps per step)
#
# ========== Simulation Starts Here ===========
# 
# run -all
#                    0 ms	Simulation Started
#                    0 mspwm=xclk=0rst=1clocks=         zclk_enable=z
#                   10 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                   20 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                   30 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                   40 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                   50 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                   60 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                   70 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                   80 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                   90 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                  980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                  990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 1980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 1990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 2980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 2990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 3980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 3990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 4980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 4990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 5980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 5990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 6980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 6990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 7980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 7990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 8980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 8990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                 9980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                 9990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                10980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                10990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                11980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                11990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                12980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                12990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                13980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                13990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                14980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                14990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                15980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                15990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                16980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                16990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                17980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                17990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                18980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                18990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19000 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19010 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19020 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19030 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19040 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19050 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19060 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19070 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19080 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19090 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19100 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19110 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19120 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19130 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19140 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19150 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19160 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19170 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19180 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19190 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19200 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19210 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19220 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19230 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19240 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19250 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19260 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19270 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19280 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19290 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19300 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19310 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19320 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19330 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19340 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19350 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19360 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19370 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19380 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19390 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19400 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19410 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19420 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19430 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19440 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19450 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19460 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19470 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19480 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19490 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19500 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19510 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19520 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19530 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19540 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19550 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19560 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19570 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19580 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19590 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19600 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19610 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19620 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19630 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19640 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19650 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19660 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19670 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19680 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19690 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19700 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19710 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19720 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19730 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19740 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19750 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19760 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19770 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19780 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19790 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19800 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19810 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19820 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19830 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19840 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19850 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19860 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19870 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19880 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19890 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19900 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19910 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19920 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19930 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19940 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19950 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19960 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19970 mspwm=1clk=1rst=0clocks=         zclk_enable=z
#                19980 mspwm=1clk=0rst=0clocks=         zclk_enable=z
#                19990 mspwm=1clk=1rst=0clocks=         zclk_enable=z
# ** Note: $stop    : C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation/Servo_Controller_top_tb.v(93)
#    Time: 20 ns  Iteration: 0  Instance: /Servo_Controller_top_tb
# Break in Module Servo_Controller_top_tb at C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller_top/simulation/Servo_Controller_top_tb.v line 93
# altEditor error: invalid command name "external_editor"
# 
# ========== Simulation Ends Here ===========
#
# Once the simulation finishes we will reach here
#
# Let's for example zoom out in the wave display to fit all data
#
# 
# wave zoom full
# 0 ps
# 21 ns
