/******************************************************************************
 * COPYRIGHT CRAY INC. ar_fma_mmr_values.h
 * FILE: ar_fma_mmr_values.h
 * Created by v2h.c on Wed Oct  8 14:38:59 2014
 ******************************************************************************/

#ifndef _AR_FMA_MMR_VALUES_H_
#define _AR_FMA_MMR_VALUES_H_

/*
 *  AR FMA MMR VALUES DEFINES
 */
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW0                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW0                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW0                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW0                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW0                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW0                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW0                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW0                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW0                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW0                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW0                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW0                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW1                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW1                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW1                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW1                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW1                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW1                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW1                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW1                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW1                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW1                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW1                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW1                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW2                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW2                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW2                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW2                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW2                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW2                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW2                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW2                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW2                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW2                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW2                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW2                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW3                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW3                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW3                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW3                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW3                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW3                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW3                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW3                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW3                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW3                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW3                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW3                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW4                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW4                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW4                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW4                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW4                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW4                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW4                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW4                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW4                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW4                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW4                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW4                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW5                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW5                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW5                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW5                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW5                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW5                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW5                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW5                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW5                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW5                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW5                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW5                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW6                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW6                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW7                    	0x0001ffff1f01ff0full
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW7                   	0x0001ffff1f01ff0full
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW7                   	0x0001ffff1f01ff0full
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW7                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW7                    	0x0001ffff1f01ff0full
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW7                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW7                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW7                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW7                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW7                  	0x0001ffff1f01ff0full
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW7                   	0x0001ffff1f01ff0full
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW7                   	0x0001ffff1f01ff0full
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW8                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW8                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW8                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW8                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW8                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW8                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW8                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW8                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW8                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW8                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW8                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW8                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW9                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW9                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW9                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW9                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW9                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW9                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW9                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW9                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW9                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW9                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW9                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW9                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW10                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW10                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW10                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW10                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW10                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW10                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW10                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW10                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW10                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW10                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW10                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW10                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW11                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW11                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW11                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW11                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW11                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW11                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW11                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW11                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW11                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW11                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW11                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW11                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW12                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW12                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW12                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW12                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW12                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW12                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW12                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW12                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW12                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW12                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW12                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW12                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW13                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW13                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW13                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW13                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW13                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW13                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW13                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW13                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW13                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW13                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW13                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW13                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW14                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW14                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW14                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW14                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW14                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW14                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW14                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW14                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW14                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW14                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW14                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW14                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW15                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW15                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW15                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW15                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW15                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW15                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW15                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW15                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW15                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW15                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW15                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW15                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW16                   	0xc31f03ffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW16                  	0x431f03ffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW16                  	0x431f03ffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW16                  	0x8000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW16                   	0x431f03ffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW16                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW16                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW16                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW16                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW16                 	0xc31f03ffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW16                  	0x431f03ffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW16                  	0xc31f03ffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW17                   	0x000000000000ffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW17                  	0x000000000000ffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW17                  	0x000000000000ffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW17                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW17                   	0x000000000000ffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW17                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW17                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW17                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW17                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW17                 	0x000000000000ffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW17                  	0x000000000000ffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW17                  	0x000000000000ffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW18                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW18                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW19                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW19                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW20                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW20                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW21                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW21                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW22                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW22                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW23                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW23                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW24                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW24                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW24                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW24                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW24                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW24                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW24                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW24                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW24                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW24                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW24                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW24                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW25                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW25                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW25                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW25                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW25                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW25                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW25                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW25                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW25                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW25                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW25                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW25                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RDMASK_QW26                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRTMASK_QW26                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTMASK_QW26                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSTDATA_QW26                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_XSMASK_QW26                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WSEMASK_QW26                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_RSEMASK_QW26                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1SMASK_QW26                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_W1CMASK_QW26                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_WRSTMASK_QW26                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWWMASK_QW26                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_SFMA_HWRMASK_QW26                  	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RDMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_WRTMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RSTMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RSTDATA_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_XSMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_WSEMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RSEMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_W1SMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_W1CMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_WRSTMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_HWWMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_HWRMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RDMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_WRTMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RSTMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RSTDATA_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_XSMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_WSEMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RSEMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_W1SMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_W1CMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_WRSTMASK_QW1              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_HWWMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_HWRMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RDMASK_QW2                	0x000000000003ffffull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_WRTMASK_QW2               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RSTMASK_QW2               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RSTDATA_QW2               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_XSMASK_QW2                	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_WSEMASK_QW2               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_RSEMASK_QW2               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_W1SMASK_QW2               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_W1CMASK_QW2               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_WRSTMASK_QW2              	0x000000000003ffffull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_HWWMASK_QW2               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_HI_FMA_HWRMASK_QW2               	0x000000000003ffffull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_RDMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_WRTMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_RSTMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_RSTDATA_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_XSMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_WSEMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_RSEMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_W1SMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_W1CMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_WRSTMASK_QW0             	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_HWWMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_HWRMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_RDMASK_QW1               	0xffffffffffffffffull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_WRTMASK_QW1              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_RSTMASK_QW1              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_RSTDATA_QW1              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_XSMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_WSEMASK_QW1              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_RSEMASK_QW1              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_W1SMASK_QW1              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_W1CMASK_QW1              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_WRSTMASK_QW1             	0xffffffffffffffffull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_HWWMASK_QW1              	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_MID_FMA_HWRMASK_QW1              	0xffffffffffffffffull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_RDMASK                    	0xffffffffffffffffull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_WRTMASK                   	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_RSTMASK                   	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_RSTDATA                   	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_XSMASK                    	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_WSEMASK                   	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_RSEMASK                   	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_W1SMASK                   	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_W1CMASK                   	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_WRSTMASK                  	0xffffffffffffffffull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_HWWMASK                   	0x0000000000000000ull
#define AR_NIC_FMA_MMR_RING_0_LO_FMA_HWRMASK                   	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RDMASK_QW0                 	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_WRTMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RSTMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RSTDATA_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_XSMASK_QW0                 	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_WSEMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RSEMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_W1SMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_W1CMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_WRSTMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_HWWMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_HWRMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RDMASK_QW1                 	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_WRTMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RSTMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RSTDATA_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_XSMASK_QW1                 	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_WSEMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RSEMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_W1SMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_W1CMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_WRSTMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_HWWMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_HWRMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RDMASK_QW2                 	0x000000000003ffffull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_WRTMASK_QW2                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RSTMASK_QW2                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RSTDATA_QW2                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_XSMASK_QW2                 	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_WSEMASK_QW2                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_RSEMASK_QW2                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_W1SMASK_QW2                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_W1CMASK_QW2                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_WRSTMASK_QW2               	0x000000000003ffffull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_HWWMASK_QW2                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_HI_FMA_HWRMASK_QW2                	0x000000000003ffffull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_RDMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_WRTMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_RSTMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_RSTDATA_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_XSMASK_QW0                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_WSEMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_RSEMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_W1SMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_W1CMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_WRSTMASK_QW0              	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_HWWMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_HWRMASK_QW0               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_RDMASK_QW1                	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_WRTMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_RSTMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_RSTDATA_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_XSMASK_QW1                	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_WSEMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_RSEMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_W1SMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_W1CMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_WRSTMASK_QW1              	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_HWWMASK_QW1               	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_MID_FMA_HWRMASK_QW1               	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_RDMASK                     	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_WRTMASK                    	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_RSTMASK                    	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_RSTDATA                    	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_XSMASK                     	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_WSEMASK                    	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_RSEMASK                    	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_W1SMASK                    	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_W1CMASK                    	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_WRSTMASK                   	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_HWWMASK                    	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_1_LO_FMA_HWRMASK                    	0xffffffffffffffffull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RDMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_WRTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RSTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RSTDATA_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_XSMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_WSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_W1SMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_W1CMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_HWWMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_HWRMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RDMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_WRTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RSTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RSTDATA_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_XSMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_WSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_W1SMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_W1CMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_WRSTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_HWWMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_HWRMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RDMASK_QW2     	0x000000000003ffffull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_WRTMASK_QW2    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RSTMASK_QW2    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RSTDATA_QW2    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_XSMASK_QW2     	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_WSEMASK_QW2    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_RSEMASK_QW2    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_W1SMASK_QW2    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_W1CMASK_QW2    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_WRSTMASK_QW2   	0x000000000003ffffull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_HWWMASK_QW2    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_HI_FMA_HWRMASK_QW2    	0x000000000003ffffull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_RDMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_WRTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_RSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_RSTDATA_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_XSMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_WSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_RSEMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_W1SMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_W1CMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_WRSTMASK_QW0  	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_HWWMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_HWRMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_RDMASK_QW1    	0xffffffffffffffffull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_WRTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_RSTMASK_QW1   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_RSTDATA_QW1   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_XSMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_WSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_RSEMASK_QW1   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_W1SMASK_QW1   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_W1CMASK_QW1   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_WRSTMASK_QW1  	0xffffffffffffffffull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_HWWMASK_QW1   	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_MID_FMA_HWRMASK_QW1   	0xffffffffffffffffull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_RDMASK         	0xffffffffffffffffull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_WRTMASK        	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_RSTMASK        	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_RSTDATA        	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_XSMASK         	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_WSEMASK        	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_RSEMASK        	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_W1SMASK        	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_W1CMASK        	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_WRSTMASK       	0xffffffffffffffffull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_HWWMASK        	0x0000000000000000ull
#define AR_NIC_FMA_PI_FLIT_INPUT_STAGE_2_LO_FMA_HWRMASK        	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RDMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_WRTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RSTDATA_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_XSMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_WSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_W1SMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_W1CMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_WRSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_HWWMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_HWRMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RDMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_WRTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RSTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RSTDATA_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_XSMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_WSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_W1SMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_W1CMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_WRSTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_HWWMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_HWRMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RDMASK_QW2	0x000000000003ffffull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_WRTMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RSTMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RSTDATA_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_XSMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_WSEMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_RSEMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_W1SMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_W1CMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_WRSTMASK_QW2	0x000000000003ffffull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_HWWMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_HI_FMA_HWRMASK_QW2	0x000000000003ffffull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_RDMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_WRTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_RSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_RSTDATA_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_XSMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_WSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_RSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_W1SMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_W1CMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_WRSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_HWWMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_HWRMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_RDMASK_QW1	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_WRTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_RSTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_RSTDATA_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_XSMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_WSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_RSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_W1SMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_W1CMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_HWWMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_MID_FMA_HWRMASK_QW1	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_RDMASK	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_WRTMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_RSTMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_RSTDATA	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_XSMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_WSEMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_RSEMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_W1SMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_W1CMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_WRSTMASK	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_HWWMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DECODE_DESC_READ_STAGE_4_LO_FMA_HWRMASK	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RDMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_WRTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RSTDATA_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_XSMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_WSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_W1SMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_W1CMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_WRSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_HWWMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_HWRMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RDMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_WRTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RSTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RSTDATA_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_XSMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_WSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_W1SMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_W1CMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_WRSTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_HWWMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_HWRMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RDMASK_QW2	0x000000000003ffffull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_WRTMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RSTMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RSTDATA_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_XSMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_WSEMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_RSEMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_W1SMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_W1CMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_WRSTMASK_QW2	0x000000000003ffffull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_HWWMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_HI_FMA_HWRMASK_QW2	0x000000000003ffffull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_RDMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_WRTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_RSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_RSTDATA_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_XSMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_WSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_RSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_W1SMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_W1CMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_WRSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_HWWMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_HWRMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_RDMASK_QW1	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_WRTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_RSTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_RSTDATA_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_XSMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_WSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_RSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_W1SMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_W1CMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_HWWMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_MID_FMA_HWRMASK_QW1	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_RDMASK	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_WRTMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_RSTMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_RSTDATA	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_XSMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_WSEMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_RSEMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_W1SMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_W1CMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_WRSTMASK	0xffffffffffffffffull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_HWWMASK	0x0000000000000000ull
#define AR_NIC_FMA_PI_CONTROL_DATA_DESC_READ_STAGE_5_LO_FMA_HWRMASK	0xffffffffffffffffull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RDMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_WRTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RSTDATA_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_XSMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_WSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_W1SMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_W1CMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_WRSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_HWWMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_HWRMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RDMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_WRTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RSTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RSTDATA_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_XSMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_WSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_W1SMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_W1CMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_WRSTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_HWWMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_HWRMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RDMASK_QW2	0x000000000003ffffull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_WRTMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RSTMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RSTDATA_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_XSMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_WSEMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_RSEMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_W1SMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_W1CMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_WRSTMASK_QW2	0x000000000003ffffull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_HWWMASK_QW2	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_HI_FMA_HWRMASK_QW2	0x000000000003ffffull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_RDMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_WRTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_RSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_RSTDATA_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_XSMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_WSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_RSEMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_W1SMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_W1CMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_WRSTMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_HWWMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_HWRMASK_QW0	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_RDMASK_QW1	0xffffffffffffffffull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_WRTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_RSTMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_RSTDATA_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_XSMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_WSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_RSEMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_W1SMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_W1CMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_HWWMASK_QW1	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_MID_FMA_HWRMASK_QW1	0xffffffffffffffffull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_RDMASK	0xffffffffffffffffull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_WRTMASK	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_RSTMASK	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_RSTDATA	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_XSMASK	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_WSEMASK	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_RSEMASK	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_W1SMASK	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_W1CMASK	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_WRSTMASK	0xffffffffffffffffull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_HWWMASK	0x0000000000000000ull
#define AR_NIC_FMA_PACKET_GENERATION_TARB_WRITE_STAGE_6_LO_FMA_HWRMASK	0xffffffffffffffffull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RDMASK_QW0      	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_WRTMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RSTMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RSTDATA_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_XSMASK_QW0      	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_WSEMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RSEMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_W1SMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_W1CMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_WRSTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_HWWMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_HWRMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RDMASK_QW1      	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_WRTMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RSTMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RSTDATA_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_XSMASK_QW1      	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_WSEMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RSEMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_W1SMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_W1CMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_WRSTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_HWWMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_HWRMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RDMASK_QW2      	0x000000000003ffffull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_WRTMASK_QW2     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RSTMASK_QW2     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RSTDATA_QW2     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_XSMASK_QW2      	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_WSEMASK_QW2     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_RSEMASK_QW2     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_W1SMASK_QW2     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_W1CMASK_QW2     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_WRSTMASK_QW2    	0x000000000003ffffull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_HWWMASK_QW2     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_HI_FMA_HWRMASK_QW2     	0x000000000003ffffull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_RDMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_WRTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_RSTMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_RSTDATA_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_XSMASK_QW0     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_WSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_RSEMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_W1SMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_W1CMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_HWWMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_HWRMASK_QW0    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_RDMASK_QW1     	0xffffffffffffffffull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_WRTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_RSTMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_RSTDATA_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_XSMASK_QW1     	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_WSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_RSEMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_W1SMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_W1CMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_WRSTMASK_QW1   	0xffffffffffffffffull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_HWWMASK_QW1    	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_MID_FMA_HWRMASK_QW1    	0xffffffffffffffffull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_RDMASK          	0xffffffffffffffffull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_WRTMASK         	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_RSTMASK         	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_RSTDATA         	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_XSMASK          	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_WSEMASK         	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_RSEMASK         	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_W1SMASK         	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_W1CMASK         	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_WRSTMASK        	0xffffffffffffffffull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_HWWMASK         	0x0000000000000000ull
#define AR_NIC_FMA_TARB_RD_DATA_STAGE_7_LO_FMA_HWRMASK         	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW0                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW0                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW0                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW0                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW0                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW0                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW0                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW0                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW0                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW0                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW0                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW0                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW1                   	0xffffffffffff0fffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW1                  	0xffffffffffff0fffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW1                  	0xffffffffffff0fffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW1                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW1                   	0xffffffffffff0fffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW1                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW1                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW1                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW1                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW1                 	0xffffffffffff0fffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW1                  	0xffffffffffff0fffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW1                  	0xffffffffffff0fffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW2                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW2                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW2                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW2                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW2                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW2                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW2                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW2                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW2                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW2                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW2                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW2                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW3                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW3                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW3                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW3                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW3                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW3                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW3                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW3                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW3                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW3                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW3                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW3                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW4                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW4                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW4                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW4                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW4                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW4                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW4                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW4                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW4                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW4                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW4                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW4                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW5                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW5                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW5                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW5                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW5                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW5                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW5                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW5                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW5                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW5                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW5                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW5                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW6                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW6                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW6                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW7                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW7                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW7                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW7                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW7                   	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW7                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW7                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW7                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW7                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW7                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW7                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW7                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW8                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW8                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW8                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW8                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW8                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW8                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW8                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW8                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW8                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW8                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW8                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW8                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW9                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW9                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW9                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW9                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW9                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW9                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW9                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW9                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW9                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW9                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW9                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW9                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW10                  	0x0fff000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW10                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW10                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW10                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW10                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW10                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW10                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW10                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW10                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW10                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW10                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW10                 	0x0fff000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW11                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW11                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW11                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW11                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW11                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW11                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW11                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW11                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW11                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW11                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW11                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW11                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW12                  	0xfffffffffffffff8ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW12                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW12                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW12                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW12                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW12                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW12                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW12                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW12                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW12                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW12                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW12                 	0xfffffffffffffff8ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW13                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW13                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW13                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW13                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW13                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW13                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW13                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW13                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW13                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW13                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW13                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW13                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW14                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW14                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW14                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW14                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW14                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW14                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW14                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW14                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW14                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW14                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW14                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW14                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW15                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW15                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW15                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW15                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW15                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW15                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW15                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW15                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW15                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW15                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW15                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW15                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW16                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW16                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW16                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW16                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW16                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW16                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW16                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW16                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW16                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW16                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW16                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW16                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW17                  	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW17                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW17                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW17                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW17                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW17                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW17                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW17                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW17                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW17                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW17                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW17                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW18                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW18                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW18                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW19                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW19                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW19                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW20                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW20                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW20                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW21                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW21                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW21                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW22                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW22                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW22                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW23                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW23                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW23                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW24                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW24                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW24                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW24                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW24                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW24                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW24                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW24                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW24                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW24                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW24                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW24                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW25                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW25                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW25                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW25                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW25                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW25                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW25                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW25                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW25                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW25                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW25                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW25                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RDMASK_QW26                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRTMASK_QW26                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTMASK_QW26                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSTDATA_QW26                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_XSMASK_QW26                  	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WSEMASK_QW26                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_RSEMASK_QW26                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1SMASK_QW26                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_W1CMASK_QW26                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_WRSTMASK_QW26                	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWWMASK_QW26                 	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_FLBTE_HWRMASK_QW26                 	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW0                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW0                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW0                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW0                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW0                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW0                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW0                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW0                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW0                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW0                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW0                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW0                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW1                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW1                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW1                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW1                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW1                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW1                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW1                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW1                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW1                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW1                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW1                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW1                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW2                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW2                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW2                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW2                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW2                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW2                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW2                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW2                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW2                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW2                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW2                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW2                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW3                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW3                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW3                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW3                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW3                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW3                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW3                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW3                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW3                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW3                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW3                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW3                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW4                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW4                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW4                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW4                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW4                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW4                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW4                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW4                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW4                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW4                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW4                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW4                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW5                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW5                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW5                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW5                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW5                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW5                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW5                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW5                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW5                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW5                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW5                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW5                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW6                      	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW6                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW6                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW6                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW6                      	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW6                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW6                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW6                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW6                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW6                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW6                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW6                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW7                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW7                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW7                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW7                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW7                      	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW7                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW7                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW7                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW7                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW7                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW7                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW7                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW8                      	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW8                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW8                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW8                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW8                      	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW8                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW8                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW8                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW8                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW8                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW8                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW8                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW9                      	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW9                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW9                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW9                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW9                      	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW9                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW9                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW9                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW9                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW9                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW9                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW9                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW10                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW10                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW10                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW10                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW10                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW10                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW10                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW10                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW10                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW10                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW10                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW10                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW11                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW11                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW11                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW11                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW11                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW11                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW11                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW11                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW11                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW11                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW11                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW11                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW12                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW12                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW12                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW12                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW12                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW12                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW12                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW12                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW12                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW12                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW12                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW12                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW13                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW13                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW13                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW13                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW13                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW13                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW13                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW13                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW13                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW13                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW13                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW13                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW14                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW14                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW14                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW14                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW14                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW14                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW14                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW14                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW14                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW14                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW14                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW14                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW15                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW15                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW15                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW15                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW15                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW15                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW15                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW15                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW15                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW15                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW15                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW15                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW16                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW16                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW16                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW16                    	0x000000000000003full
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW16                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW16                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW16                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW16                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW16                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW16                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW16                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW16                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW17                     	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW17                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW17                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW17                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW17                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW17                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW17                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW17                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW17                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW17                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW17                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW17                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW18                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW18                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW18                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW18                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW18                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW18                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW18                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW18                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW18                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW18                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW18                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW18                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW19                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW19                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW19                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW19                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW19                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW19                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW19                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW19                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW19                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW19                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW19                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW19                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW20                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW20                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW20                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW20                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW20                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW20                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW20                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW20                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW20                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW20                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW20                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW20                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW21                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW21                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW21                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW21                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW21                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW21                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW21                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW21                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW21                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW21                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW21                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW21                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW22                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW22                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW22                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW22                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW22                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW22                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW22                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW22                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW22                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW22                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW22                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW22                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW23                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW23                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW23                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW23                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW23                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW23                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW23                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW23                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW23                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW23                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW23                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW23                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW24                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW24                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW24                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW24                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW24                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW24                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW24                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW24                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW24                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW24                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW24                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW24                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW25                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW25                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW25                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW25                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW25                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW25                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW25                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW25                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW25                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW25                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW25                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW25                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RDMASK_QW26                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRTMASK_QW26                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_RSTMASK_QW26                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSTDATA_QW26                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_XSMASK_QW26                     	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WSEMASK_QW26                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_RSEMASK_QW26                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1SMASK_QW26                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_W1CMASK_QW26                    	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_WRSTMASK_QW26                   	0x0000000000000000ull
#define AR_NIC_FMA_CFG_DESC_CE_HWWMASK_QW26                    	0xffffffffffffffffull
#define AR_NIC_FMA_CFG_DESC_CE_HWRMASK_QW26                    	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_RDMASK                              	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_FLG_WRTMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_RSTMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_RSTDATA                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_XSMASK                              	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_WSEMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_RSEMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_W1SMASK                             	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_FLG_W1CMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_WRSTMASK                            	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_FLG_HWWMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FLG_HWRMASK                             	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_CLR_RDMASK                              	0x0000000000000000ull
#define AR_NIC_FMA_ERR_CLR_WRTMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_CLR_RSTMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_CLR_RSTDATA                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_CLR_XSMASK                              	0x0000000000000000ull
#define AR_NIC_FMA_ERR_CLR_WSEMASK                             	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_CLR_RSEMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_CLR_W1SMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_CLR_W1CMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_CLR_WRSTMASK                            	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_CLR_HWWMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_CLR_HWRMASK                             	0x0000000000000000ull
#define AR_NIC_FMA_ERR_HSS_MSK_RDMASK                          	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_HSS_MSK_WRTMASK                         	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_HSS_MSK_RSTMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_HSS_MSK_RSTDATA                         	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_HSS_MSK_XSMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_HSS_MSK_WSEMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_HSS_MSK_RSEMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_HSS_MSK_W1SMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_HSS_MSK_W1CMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_HSS_MSK_WRSTMASK                        	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_HSS_MSK_HWWMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_HSS_MSK_HWRMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_OS_MSK_RDMASK                           	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_OS_MSK_WRTMASK                          	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_OS_MSK_RSTMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_OS_MSK_RSTDATA                          	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_OS_MSK_XSMASK                           	0x0000000000000000ull
#define AR_NIC_FMA_ERR_OS_MSK_WSEMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_OS_MSK_RSEMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_OS_MSK_W1SMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_OS_MSK_W1CMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_OS_MSK_WRSTMASK                         	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_OS_MSK_HWWMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_OS_MSK_HWRMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FIRST_FLG_RDMASK                        	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_FIRST_FLG_WRTMASK                       	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_FIRST_FLG_RSTMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FIRST_FLG_RSTDATA                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FIRST_FLG_XSMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FIRST_FLG_WSEMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FIRST_FLG_RSEMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FIRST_FLG_W1SMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FIRST_FLG_W1CMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FIRST_FLG_WRSTMASK                      	0x00003fffffffffffull
#define AR_NIC_FMA_ERR_FIRST_FLG_HWWMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_FIRST_FLG_HWRMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM0_RDMASK                        	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_INFO_RAM0_WRTMASK                       	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_INFO_RAM0_RSTMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM0_RSTDATA                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM0_XSMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM0_WSEMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM0_RSEMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM0_W1SMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM0_W1CMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM0_WRSTMASK                      	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_INFO_RAM0_HWWMASK                       	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_INFO_RAM0_HWRMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM1_RDMASK                        	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_INFO_RAM1_WRTMASK                       	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_INFO_RAM1_RSTMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM1_RSTDATA                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM1_XSMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM1_WSEMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM1_RSEMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM1_W1SMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM1_W1CMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_RAM1_WRSTMASK                      	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_INFO_RAM1_HWWMASK                       	0xffffffffffffffffull
#define AR_NIC_FMA_ERR_INFO_RAM1_HWRMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_DATA_RDMASK                        	0x00000000ffffffffull
#define AR_NIC_FMA_ERR_INFO_DATA_WRTMASK                       	0x00000000ffffffffull
#define AR_NIC_FMA_ERR_INFO_DATA_RSTMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_DATA_RSTDATA                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_DATA_XSMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_DATA_WSEMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_DATA_RSEMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_DATA_W1SMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_DATA_W1CMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_DATA_WRSTMASK                      	0x00000000ffffffffull
#define AR_NIC_FMA_ERR_INFO_DATA_HWWMASK                       	0x00000000ffffffffull
#define AR_NIC_FMA_ERR_INFO_DATA_HWRMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_HDR_RDMASK                         	0x000000000000000full
#define AR_NIC_FMA_ERR_INFO_HDR_WRTMASK                        	0x000000000000000full
#define AR_NIC_FMA_ERR_INFO_HDR_RSTMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_HDR_RSTDATA                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_HDR_XSMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_HDR_WSEMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_HDR_RSEMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_HDR_W1SMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_HDR_W1CMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_HDR_WRSTMASK                       	0x000000000000000full
#define AR_NIC_FMA_ERR_INFO_HDR_HWWMASK                        	0x000000000000000full
#define AR_NIC_FMA_ERR_INFO_HDR_HWRMASK                        	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_RDMASK                       	0x0000007f00ff0fffull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_WRTMASK                      	0x0000007f00ff0fffull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_RSTMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_RSTDATA                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_XSMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_WSEMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_RSEMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_W1SMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_W1CMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_WRSTMASK                     	0x0000007f00ff0fffull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_HWWMASK                      	0x0000000000000008ull
#define AR_NIC_FMA_DBG_ERRINJ_RAM_HWRMASK                      	0x0000007f00ff0ff7ull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_RDMASK                       	0x00000000fffff7fbull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_WRTMASK                      	0x00000000fffff7fbull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_RSTMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_RSTDATA                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_XSMASK                       	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_WSEMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_RSEMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_W1SMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_W1CMASK                      	0x0000000000000000ull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_WRSTMASK                     	0x00000000fffff7fbull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_HWWMASK                      	0x0000000000000008ull
#define AR_NIC_FMA_DBG_ERRINJ_PKT_HWRMASK                      	0x00000000fffff7f3ull
#define AR_NIC_FMA_CFG_CREDIT_RDMASK                           	0x00000000711fffffull
#define AR_NIC_FMA_CFG_CREDIT_WRTMASK                          	0x00000000711fffffull
#define AR_NIC_FMA_CFG_CREDIT_RSTMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_CFG_CREDIT_RSTDATA                          	0x0000000040104010ull
#define AR_NIC_FMA_CFG_CREDIT_XSMASK                           	0x0000000000000000ull
#define AR_NIC_FMA_CFG_CREDIT_WSEMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_CFG_CREDIT_RSEMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_CFG_CREDIT_W1SMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_CFG_CREDIT_W1CMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_CFG_CREDIT_WRSTMASK                         	0x00000000711fffffull
#define AR_NIC_FMA_CFG_CREDIT_HWWMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_CFG_CREDIT_HWRMASK                          	0x00000000711fffffull
#define AR_NIC_FMA_ERR_INFO_PI_RDMASK                          	0x000000000000003full
#define AR_NIC_FMA_ERR_INFO_PI_WRTMASK                         	0x000000000000003full
#define AR_NIC_FMA_ERR_INFO_PI_RSTMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_PI_RSTDATA                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_PI_XSMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_PI_WSEMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_PI_RSEMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_PI_W1SMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_PI_W1CMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_PI_WRSTMASK                        	0x000000000000003full
#define AR_NIC_FMA_ERR_INFO_PI_HWWMASK                         	0x000000000000003full
#define AR_NIC_FMA_ERR_INFO_PI_HWRMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_SW_RDMASK                          	0x0000fffffffffffcull
#define AR_NIC_FMA_ERR_INFO_SW_WRTMASK                         	0x0000fffffffffffcull
#define AR_NIC_FMA_ERR_INFO_SW_RSTMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_SW_RSTDATA                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_SW_XSMASK                          	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_SW_WSEMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_SW_RSEMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_SW_W1SMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_SW_W1CMASK                         	0x0000000000000000ull
#define AR_NIC_FMA_ERR_INFO_SW_WRSTMASK                        	0x0000fffffffffffcull
#define AR_NIC_FMA_ERR_INFO_SW_HWWMASK                         	0x0000fffffffffffcull
#define AR_NIC_FMA_ERR_INFO_SW_HWRMASK                         	0x0000000000000000ull

#endif
