Analysis & Synthesis report for MMTest
Sun Sep  1 23:06:47 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |MMTest|write_state
 10. State Machine - |MMTest|read_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Source assignments for mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram
 15. Source assignments for mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram
 16. Source assignments for mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated
 17. Source assignments for mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_demux:cmd_demux
 18. Source assignments for mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_demux:cmd_demux_001
 19. Source assignments for mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_rsp_demux:rsp_demux
 20. Source assignments for mm:mm0|altera_reset_controller:rst_controller
 21. Source assignments for mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Source assignments for net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram
 24. Parameter Settings for User Entity Instance: Top-level Entity: |MMTest
 25. Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_read
 26. Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master
 27. Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo
 28. Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_write
 29. Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_write|write_master:a_write_master
 30. Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo
 31. Parameter Settings for User Entity Instance: mm:mm0|mm_onchip_memory2_0:onchip_memory2_0
 32. Parameter Settings for User Entity Instance: mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_read_avalon_master_translator
 34. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_write_avalon_master_translator
 35. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 36. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent
 37. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_write_avalon_master_agent
 38. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 39. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 40. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 41. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router|mm_mm_interconnect_0_router_default_decode:the_default_decode
 42. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router_001|mm_mm_interconnect_0_router_default_decode:the_default_decode
 43. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router_002:router_002|mm_mm_interconnect_0_router_002_default_decode:the_default_decode
 44. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 45. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 46. Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 47. Parameter Settings for User Entity Instance: mm:mm0|altera_reset_controller:rst_controller
 48. Parameter Settings for User Entity Instance: mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Parameter Settings for User Entity Instance: mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Parameter Settings for User Entity Instance: net_encoder:net_encoder0
 51. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:0:prngen_1
 52. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:1:prngen_1
 53. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:2:prngen_1
 54. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:3:prngen_1
 55. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:4:prngen_1
 56. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:5:prngen_1
 57. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:6:prngen_1
 58. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:0:gfmul_1
 59. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:1:gfmul_1
 60. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:2:gfmul_1
 61. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:3:gfmul_1
 62. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:4:gfmul_1
 63. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:5:gfmul_1
 64. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:6:gfmul_1
 65. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:7:gfmul_1
 66. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:8:gfmul_1
 67. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:9:gfmul_1
 68. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:10:gfmul_1
 69. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:11:gfmul_1
 70. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:12:gfmul_1
 71. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:13:gfmul_1
 72. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:14:gfmul_1
 73. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:15:gfmul_1
 74. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:16:gfmul_1
 75. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:17:gfmul_1
 76. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:18:gfmul_1
 77. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:19:gfmul_1
 78. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:20:gfmul_1
 79. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:21:gfmul_1
 80. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:22:gfmul_1
 81. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:23:gfmul_1
 82. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:24:gfmul_1
 83. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:25:gfmul_1
 84. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:26:gfmul_1
 85. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:27:gfmul_1
 86. Parameter Settings for User Entity Instance: net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component
 87. scfifo Parameter Settings by Entity Instance
 88. altsyncram Parameter Settings by Entity Instance
 89. Port Connectivity Checks: "net_encoder:net_encoder0"
 90. Port Connectivity Checks: "mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 91. Port Connectivity Checks: "mm:mm0|altera_reset_controller:rst_controller"
 92. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 93. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router_002:router_002|mm_mm_interconnect_0_router_002_default_decode:the_default_decode"
 94. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router|mm_mm_interconnect_0_router_default_decode:the_default_decode"
 95. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
 96. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
 97. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_write_avalon_master_agent"
 98. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent"
 99. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
100. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_write_avalon_master_translator"
101. Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_read_avalon_master_translator"
102. Port Connectivity Checks: "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0"
103. Port Connectivity Checks: "mm:mm0|custom_master:master_write"
104. Port Connectivity Checks: "mm:mm0|custom_master:master_read"
105. Port Connectivity Checks: "mm:mm0"
106. Post-Synthesis Netlist Statistics for Top Partition
107. Elapsed Time Per Partition
108. Analysis & Synthesis Messages
109. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Sep  1 23:06:47 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; MMTest                                      ;
; Top-level Entity Name           ; MMTest                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9D6F27C7     ;                    ;
; Top-level entity name                                                           ; MMTest             ; MMTest             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                             ; Library ;
+-----------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../encoder/prngen/prngen.vhd                                                   ; yes             ; User VHDL File                         ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd                                                                     ;         ;
; ../../encoder/net_encoder/net_encoder.vhd                                         ; yes             ; User VHDL File                         ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd                                                           ;         ;
; ../../encoder/gfmul/gfmul.vhd                                                     ; yes             ; User VHDL File                         ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd                                                                       ;         ;
; ../../encoder/fifo32x128/fifo32x128.vhd                                           ; yes             ; User Wizard-Generated File             ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd                                                             ;         ;
; mm/synthesis/mm.v                                                                 ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v                                                                 ; mm      ;
; mm/synthesis/submodules/altera_reset_controller.v                                 ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_controller.v                                 ; mm      ;
; mm/synthesis/submodules/altera_reset_synchronizer.v                               ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_synchronizer.v                               ; mm      ;
; mm/synthesis/submodules/mm_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v                                    ; mm      ;
; mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v                  ; mm      ;
; mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; mm      ;
; mm/synthesis/submodules/mm_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_rsp_mux.sv                           ; mm      ;
; mm/synthesis/submodules/altera_merlin_arbitrator.sv                               ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_arbitrator.sv                               ; mm      ;
; mm/synthesis/submodules/mm_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_rsp_demux.sv                         ; mm      ;
; mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv                           ; mm      ;
; mm/synthesis/submodules/mm_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_cmd_demux.sv                         ; mm      ;
; mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv                        ; mm      ;
; mm/synthesis/submodules/mm_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router.sv                            ; mm      ;
; mm/synthesis/submodules/altera_avalon_sc_fifo.v                                   ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_avalon_sc_fifo.v                                   ; mm      ;
; mm/synthesis/submodules/altera_merlin_slave_agent.sv                              ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_slave_agent.sv                              ; mm      ;
; mm/synthesis/submodules/altera_merlin_burst_uncompressor.sv                       ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_burst_uncompressor.sv                       ; mm      ;
; mm/synthesis/submodules/altera_merlin_master_agent.sv                             ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_master_agent.sv                             ; mm      ;
; mm/synthesis/submodules/altera_merlin_slave_translator.sv                         ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_slave_translator.sv                         ; mm      ;
; mm/synthesis/submodules/altera_merlin_master_translator.sv                        ; yes             ; User SystemVerilog HDL File            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_master_translator.sv                        ; mm      ;
; mm/synthesis/submodules/mm_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v                                     ; mm      ;
; mm/synthesis/submodules/custom_master.v                                           ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v                                           ; mm      ;
; mm/synthesis/submodules/write_master.v                                            ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v                                            ; mm      ;
; mm/synthesis/submodules/latency_aware_read_master.v                               ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v                               ; mm      ;
; MMTest.v                                                                          ; yes             ; User Verilog HDL File                  ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v                                                                          ;         ;
; scfifo.tdf                                                                        ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                              ;         ;
; a_regfifo.inc                                                                     ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                           ;         ;
; a_dpfifo.inc                                                                      ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                            ;         ;
; a_i2fifo.inc                                                                      ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                            ;         ;
; a_fffifo.inc                                                                      ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                            ;         ;
; a_f2fifo.inc                                                                      ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                            ;         ;
; aglobal181.inc                                                                    ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                          ;         ;
; db/scfifo_ag61.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf                                                                ;         ;
; db/a_dpfifo_hm61.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf                                                              ;         ;
; db/altsyncram_t3i1.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf                                                            ;         ;
; db/cmpr_7l8.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cmpr_7l8.tdf                                                                   ;         ;
; db/cntr_kgb.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_kgb.tdf                                                                   ;         ;
; db/cntr_1h7.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_1h7.tdf                                                                   ;         ;
; db/cntr_lgb.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_lgb.tdf                                                                   ;         ;
; db/scfifo_lc61.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf                                                                ;         ;
; db/a_dpfifo_si61.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf                                                              ;         ;
; altsyncram.tdf                                                                    ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;         ;
; stratix_ram_block.inc                                                             ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;         ;
; lpm_mux.inc                                                                       ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;         ;
; lpm_decode.inc                                                                    ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;         ;
; a_rdenreg.inc                                                                     ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;         ;
; altrom.inc                                                                        ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;         ;
; altram.inc                                                                        ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;         ;
; altdpram.inc                                                                      ; yes             ; Megafunction                           ; /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;         ;
; db/altsyncram_prr1.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf                                                            ;         ;
; /home/daniel/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/packets_in.hex    ; yes             ; Auto-Found Memory Initialization File  ; /home/daniel/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/packets_in.hex                                                                                           ;         ;
; db/scfifo_h491.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf                                                                ;         ;
; db/a_dpfifo_oa91.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf                                                              ;         ;
; db/a_fefifo_u7e.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_fefifo_u7e.tdf                                                               ;         ;
; db/cntr_0h7.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_0h7.tdf                                                                   ;         ;
; db/altsyncram_0us1.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf                                                            ;         ;
+-----------------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 2     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |MMTest                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 2    ; 0            ; |MMTest             ; MMTest      ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                      ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                       ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0                                                                                                                                                                        ; mm.qsys         ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0                                                                                                                                 ; mm.qsys         ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                        ; mm.qsys         ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; mm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_demux:cmd_demux                                                                                        ; mm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                    ; mm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux                                                                                            ; mm.qsys         ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent                                                                      ; mm.qsys         ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_read_avalon_master_translator                                                            ; mm.qsys         ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_write_avalon_master_agent                                                                     ; mm.qsys         ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_write_avalon_master_translator                                                           ; mm.qsys         ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                             ; mm.qsys         ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                        ; mm.qsys         ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                   ; mm.qsys         ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router                                                                                              ; mm.qsys         ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router_001                                                                                          ; mm.qsys         ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router_002:router_002                                                                                      ; mm.qsys         ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_rsp_demux:rsp_demux                                                                                        ; mm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_rsp_mux:rsp_mux                                                                                            ; mm.qsys         ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                        ; mm.qsys         ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|mm_onchip_memory2_0:onchip_memory2_0                                                                                                                                   ; mm.qsys         ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |MMTest|mm:mm0|altera_reset_controller:rst_controller                                                                                                                                 ; mm.qsys         ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------+
; State Machine - |MMTest|write_state   ;
+-------------------+-------------------+
; Name              ; write_state.write ;
+-------------------+-------------------+
; write_state.idle  ; 0                 ;
; write_state.write ; 1                 ;
+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------+
; State Machine - |MMTest|read_state ;
+-----------------+------------------+
; Name            ; read_state.read  ;
+-----------------+------------------+
; read_state.idle ; 0                ;
; read_state.read ; 1                ;
+-----------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                      ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; net_encoder:net_encoder0|data_datain[0..31]                                                                                                                                                                        ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                      ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                          ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                               ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                              ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                     ; Stuck at GND due to stuck port data_in ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                  ; Lost fanout                            ;
; start_delay[0..3]                                                                                                                                                                                                  ; Lost fanout                            ;
; mr_control_fixed_location                                                                                                                                                                                          ; Lost fanout                            ;
; mr_control_base[2..31]                                                                                                                                                                                             ; Lost fanout                            ;
; mr_control_length[0..31]                                                                                                                                                                                           ; Lost fanout                            ;
; mr_control_go                                                                                                                                                                                                      ; Lost fanout                            ;
; mr_read_buffer                                                                                                                                                                                                     ; Lost fanout                            ;
; encoder_rst                                                                                                                                                                                                        ; Lost fanout                            ;
; mr_read_buffer_d                                                                                                                                                                                                   ; Lost fanout                            ;
; mw_control_fixed_location                                                                                                                                                                                          ; Lost fanout                            ;
; mw_control_base[2..31]                                                                                                                                                                                             ; Lost fanout                            ;
; mw_control_length[0..31]                                                                                                                                                                                           ; Lost fanout                            ;
; mw_control_go                                                                                                                                                                                                      ; Lost fanout                            ;
; mw_write_buffer                                                                                                                                                                                                    ; Lost fanout                            ;
; mw_buffer_data[0..31]                                                                                                                                                                                              ; Lost fanout                            ;
; net_encoder:net_encoder0|write_state_datain                                                                                                                                                                        ; Lost fanout                            ;
; net_encoder:net_encoder0|read_state_datain                                                                                                                                                                         ; Lost fanout                            ;
; net_encoder:net_encoder0|mulready                                                                                                                                                                                  ; Lost fanout                            ;
; net_encoder:net_encoder0|mulcount[0..31]                                                                                                                                                                           ; Lost fanout                            ;
; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|cntr_kgb:wr_ptr|counter_reg_bit[0..6]                                                ; Lost fanout                            ;
; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|cntr_kgb:rd_ptr_count|counter_reg_bit[0..6]                                          ; Lost fanout                            ;
; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|a_fefifo_u7e:fifo_state|b_full                                                       ; Lost fanout                            ;
; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|a_fefifo_u7e:fifo_state|b_non_empty                                                  ; Lost fanout                            ;
; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|a_fefifo_u7e:fifo_state|cntr_0h7:count_usedw|counter_reg_bit[0..6]                   ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1..4]                                                                                                                            ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                  ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                               ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                  ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                           ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                  ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                  ; Lost fanout                            ;
; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                              ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                           ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0,1]                                                                                                                ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0,1]                                                                              ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][102]                                                                                                 ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][102]                                                                                                 ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                  ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0,1]                                                                                               ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                              ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_write_avalon_master_agent|hold_waitrequest                                                                                         ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent|hold_waitrequest                                                                                          ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                             ; Lost fanout                            ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                              ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|control_fixed_location_d1                                                                                                                            ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|address[2..31]                                                                                                                                       ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|length[0..31]                                                                                                                                        ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|empty_dff                                                             ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|full_dff                                                              ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|low_addressa[0..7]                                                    ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|rd_ptr_lsb                                                            ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|usedw_is_0_dff                                                        ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|usedw_is_1_dff                                                        ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|usedw_is_2_dff                                                        ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0..7]                                 ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[0..7]                          ; Lost fanout                            ;
; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|cntr_kgb:rd_ptr_msb|counter_reg_bit[0..6]                             ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|control_fixed_location_d1                                                                                                   ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|address[2..31]                                                                                                              ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|length[0..31]                                                                                                               ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|reads_pending[0]                                                                                                            ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|too_many_pending_reads_d1                                                                                                   ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|reads_pending[1..7]                                                                                                         ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|empty_dff                                    ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|low_addressa[0..7]                           ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|rd_ptr_lsb                                   ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|usedw_is_0_dff                               ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|usedw_is_1_dff                               ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|usedw_is_2_dff                               ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0..7]        ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[0..7] ; Lost fanout                            ;
; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_kgb:rd_ptr_msb|counter_reg_bit[0..6]    ; Lost fanout                            ;
; write_state.write                                                                                                                                                                                                  ; Lost fanout                            ;
; read_state.read                                                                                                                                                                                                    ; Lost fanout                            ;
; write_state~5                                                                                                                                                                                                      ; Lost fanout                            ;
; read_state~5                                                                                                                                                                                                       ; Lost fanout                            ;
; Total Number of Removed Registers = 523                                                                                                                                                                            ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; net_encoder:net_encoder0|data_datain[0]                                                           ; Lost Fanouts              ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre,                                                                            ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71],                                                                                        ;
;                                                                                                   ;                           ; encoder_rst, mr_read_buffer_d,                                                                                                                                                                            ;
;                                                                                                   ;                           ; mm:mm0|altera_reset_controller:rst_controller|r_sync_rst,                                                                                                                                                 ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0],                                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][102],                                                                                       ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87],                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70],                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71],                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0],                                                                                       ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1],                                                                                       ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                    ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0],                                                                    ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|length[30],                                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|length[29],                                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|length[28],                                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|length[27],                                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[2], ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[1], ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0]  ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]      ; Stuck at GND              ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress,                                                                                                    ;
;                                                                                                   ; due to stuck port data_in ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1],                                                                      ;
;                                                                                                   ;                           ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_write_avalon_master_agent|hold_waitrequest,                                                                               ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_write|write_master:a_write_master|length[31],                                                                                                                                 ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_write|write_master:a_write_master|length[30],                                                                                                                                 ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|empty_dff                                                    ;
; mm:mm0|altera_reset_controller:rst_controller|r_early_rst                                         ; Lost Fanouts              ; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                     ;
;                                                                                                   ;                           ; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                      ;
;                                                                                                   ;                           ; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                      ;
;                                                                                                   ;                           ; mm:mm0|altera_reset_controller:rst_controller|r_sync_rst_chain[2],                                                                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                         ;
; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]              ; Lost Fanouts              ; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3],                                                                                                                     ;
;                                                                                                   ;                           ; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2],                                                                                                                     ;
;                                                                                                   ;                           ; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1],                                                                                                                     ;
;                                                                                                   ;                           ; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0],                                                                                                                     ;
;                                                                                                   ;                           ; mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]      ; Stuck at GND              ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0],                                                                      ;
;                                                                                                   ; due to stuck port data_in ; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent|hold_waitrequest,                                                                                ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|length[31],                                                                                                        ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|too_many_pending_reads_d1                                                                                          ;
; mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1] ; Lost Fanouts              ; mm:mm0|custom_master:master_write|write_master:a_write_master|length[29],                                                                                                                                 ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_write|write_master:a_write_master|length[28],                                                                                                                                 ;
;                                                                                                   ;                           ; mm:mm0|custom_master:master_write|write_master:a_write_master|length[27]                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for mm:mm0|altera_reset_controller:rst_controller      ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MMTest ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; idle           ; 0     ; Signed Integer                                ;
; read           ; 1     ; Signed Integer                                ;
; write          ; 1     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_read ;
+---------------------+-------+-------------------------------------------------+
; Parameter Name      ; Value ; Type                                            ;
+---------------------+-------+-------------------------------------------------+
; MASTER_DIRECTION    ; 0     ; Signed Integer                                  ;
; DATA_WIDTH          ; 32    ; Signed Integer                                  ;
; MEMORY_BASED_FIFO   ; 1     ; Signed Integer                                  ;
; FIFO_DEPTH          ; 256   ; Signed Integer                                  ;
; FIFO_DEPTH_LOG2     ; 8     ; Signed Integer                                  ;
; ADDRESS_WIDTH       ; 32    ; Signed Integer                                  ;
; BURST_CAPABLE       ; 0     ; Signed Integer                                  ;
; MAXIMUM_BURST_COUNT ; 2     ; Signed Integer                                  ;
; BURST_COUNT_WIDTH   ; 2     ; Signed Integer                                  ;
+---------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
; DATAWIDTH       ; 32    ; Signed Integer                                                                                            ;
; BYTEENABLEWIDTH ; 4     ; Signed Integer                                                                                            ;
; ADDRESSWIDTH    ; 32    ; Signed Integer                                                                                            ;
; FIFODEPTH       ; 256   ; Signed Integer                                                                                            ;
; FIFODEPTH_LOG2  ; 8     ; Signed Integer                                                                                            ;
; FIFOUSEMEMORY   ; 1     ; Signed Integer                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 32          ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 8           ; Untyped                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_ag61 ; Untyped                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_write ;
+---------------------+-------+--------------------------------------------------+
; Parameter Name      ; Value ; Type                                             ;
+---------------------+-------+--------------------------------------------------+
; MASTER_DIRECTION    ; 1     ; Signed Integer                                   ;
; DATA_WIDTH          ; 32    ; Signed Integer                                   ;
; MEMORY_BASED_FIFO   ; 1     ; Signed Integer                                   ;
; FIFO_DEPTH          ; 256   ; Signed Integer                                   ;
; FIFO_DEPTH_LOG2     ; 8     ; Signed Integer                                   ;
; ADDRESS_WIDTH       ; 32    ; Signed Integer                                   ;
; BURST_CAPABLE       ; 0     ; Signed Integer                                   ;
; MAXIMUM_BURST_COUNT ; 2     ; Signed Integer                                   ;
; BURST_COUNT_WIDTH   ; 2     ; Signed Integer                                   ;
+---------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_write|write_master:a_write_master ;
+-----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------+
; DATAWIDTH       ; 32    ; Signed Integer                                                                   ;
; BYTEENABLEWIDTH ; 4     ; Signed Integer                                                                   ;
; ADDRESSWIDTH    ; 32    ; Signed Integer                                                                   ;
; FIFODEPTH       ; 256   ; Signed Integer                                                                   ;
; FIFODEPTH_LOG2  ; 8     ; Signed Integer                                                                   ;
; FIFOUSEMEMORY   ; 1     ; Signed Integer                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                              ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                    ;
; lpm_width               ; 32          ; Signed Integer                                                                                    ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                    ;
; LPM_WIDTHU              ; 8           ; Untyped                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                           ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                           ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                           ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                           ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                           ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                           ;
; USE_EAB                 ; ON          ; Untyped                                                                                           ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                           ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                           ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                           ;
; CBXI_PARAMETER          ; scfifo_lc61 ; Untyped                                                                                           ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_onchip_memory2_0:onchip_memory2_0                 ;
+----------------+--------------------------------------------------------------------------------+--------+
; Parameter Name ; Value                                                                          ; Type   ;
+----------------+--------------------------------------------------------------------------------+--------+
; INIT_FILE      ; /home/daniel/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/packets_in.hex ; String ;
+----------------+--------------------------------------------------------------------------------+--------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                   ;
+------------------------------------+--------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                          ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                              ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                    ; Untyped        ;
; WIDTH_A                            ; 32                                                                             ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                              ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                            ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                           ; Untyped        ;
; WIDTH_B                            ; 1                                                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 4                                                                              ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                              ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                           ; Untyped        ;
; INIT_FILE                          ; /home/daniel/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/packets_in.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 256                                                                            ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                      ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_prr1                                                                ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_read_avalon_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_write_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                    ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                    ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                    ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                    ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                    ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                    ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_write_avalon_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                             ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                             ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                             ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                             ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                      ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                        ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                        ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router|mm_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router_001|mm_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router_002:router_002|mm_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                             ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                ;
+---------------------------+----------+-----------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                      ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                      ;
+---------------------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; m              ; 8     ; Signed Integer                               ;
; h              ; 7     ; Signed Integer                               ;
; n              ; 64    ; Signed Integer                               ;
; seed           ; 31    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:0:prngen_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; seed           ; 31    ; Signed Integer                                                                  ;
; m              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:1:prngen_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; seed           ; 32    ; Signed Integer                                                                  ;
; m              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:2:prngen_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; seed           ; 33    ; Signed Integer                                                                  ;
; m              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:3:prngen_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; seed           ; 34    ; Signed Integer                                                                  ;
; m              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:4:prngen_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; seed           ; 35    ; Signed Integer                                                                  ;
; m              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:5:prngen_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; seed           ; 36    ; Signed Integer                                                                  ;
; m              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|prngen:\generate_coeffs:6:prngen_1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; seed           ; 37    ; Signed Integer                                                                  ;
; m              ; 8     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:0:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:1:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:2:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:3:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:4:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:5:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:6:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:7:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:8:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:9:gfmul_1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:10:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:11:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:12:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:13:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:14:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:15:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:16:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:17:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:18:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:19:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:20:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:21:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:22:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:23:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:24:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:25:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:26:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|gfmul:\generate_muls:27:gfmul_1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; m              ; 8     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                     ;
; lpm_width               ; 32          ; Signed Integer                                                                     ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                     ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                            ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                            ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                            ;
; CBXI_PARAMETER          ; scfifo_h491 ; Untyped                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                     ;
; Entity Instance            ; mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 32                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo                          ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 32                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 32                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                     ;
; Entity Instance                           ; mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "net_encoder:net_encoder0"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pkt32bseg_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; coeffs_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                    ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                               ;
+----------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------+
; Port           ; Type  ; Severity ; Details                               ;
+----------------+-------+----------+---------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                          ;
; reset_in1      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                          ;
+----------------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router_002:router_002|mm_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router|mm_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                    ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_write_avalon_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                  ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                    ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_write_avalon_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_read_avalon_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                ;
+--------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|custom_master:master_write"        ;
+-------------------------+--------+----------+------------------------+
; Port                    ; Type   ; Severity ; Details                ;
+-------------------------+--------+----------+------------------------+
; master_read             ; Output ; Info     ; Explicitly unconnected ;
; master_readdata         ; Input  ; Info     ; Stuck at GND           ;
; master_readdatavalid    ; Input  ; Info     ; Stuck at GND           ;
; master_burstcount       ; Output ; Info     ; Explicitly unconnected ;
; control_read_base       ; Input  ; Info     ; Stuck at GND           ;
; control_read_length     ; Input  ; Info     ; Stuck at GND           ;
; control_early_done      ; Output ; Info     ; Explicitly unconnected ;
; user_read_buffer        ; Input  ; Info     ; Stuck at GND           ;
; user_buffer_output_data ; Output ; Info     ; Explicitly unconnected ;
; user_data_available     ; Output ; Info     ; Explicitly unconnected ;
+-------------------------+--------+----------+------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0|custom_master:master_read"        ;
+------------------------+--------+----------+------------------------+
; Port                   ; Type   ; Severity ; Details                ;
+------------------------+--------+----------+------------------------+
; master_write           ; Output ; Info     ; Explicitly unconnected ;
; master_writedata       ; Output ; Info     ; Explicitly unconnected ;
; master_burstcount      ; Output ; Info     ; Explicitly unconnected ;
; control_write_base     ; Input  ; Info     ; Stuck at GND           ;
; control_write_length   ; Input  ; Info     ; Stuck at GND           ;
; user_write_buffer      ; Input  ; Info     ; Stuck at GND           ;
; user_buffer_input_data ; Input  ; Info     ; Stuck at GND           ;
; user_buffer_full       ; Output ; Info     ; Explicitly unconnected ;
+------------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mm:mm0"                                                                                                       ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                             ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_read_control_done       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; master_read_control_early_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; master_write_control_done      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Sep  1 23:06:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MMTest -c MMTest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd
    Info (12022): Found design unit 1: prngen-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd Line: 18
    Info (12023): Found entity 1: prngen File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/prngen/prngen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd
    Info (12022): Found design unit 1: net_encoder-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 22
    Info (12023): Found entity 1: net_encoder File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd
    Info (12022): Found design unit 1: gfmul-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd Line: 19
    Info (12023): Found entity 1: gfmul File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/gfmul/gfmul.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd
    Info (12022): Found design unit 1: fifo32x128-SYN File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd Line: 56
    Info (12023): Found entity 1: fifo32x128 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/mm.v
    Info (12023): Found entity 1: mm File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0.v
    Info (12023): Found entity 1: mm_mm_interconnect_0 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: mm_mm_interconnect_0_avalon_st_adapter File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: mm_mm_interconnect_0_rsp_mux File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file mm/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: mm_mm_interconnect_0_rsp_demux File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: mm_mm_interconnect_0_cmd_mux File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: mm_mm_interconnect_0_cmd_demux File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: mm_mm_interconnect_0_router_002_default_decode File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: mm_mm_interconnect_0_router_002 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file mm/synthesis/submodules/mm_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: mm_mm_interconnect_0_router_default_decode File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: mm_mm_interconnect_0_router File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/mm_onchip_memory2_0.v
    Info (12023): Found entity 1: mm_onchip_memory2_0 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/custom_master.v
    Info (12023): Found entity 1: custom_master File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/burst_write_master.v
    Info (12023): Found entity 1: burst_write_master File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/burst_write_master.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/burst_read_master.v
    Info (12023): Found entity 1: burst_read_master File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/burst_read_master.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/write_master.v
    Info (12023): Found entity 1: write_master File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file mm/synthesis/submodules/latency_aware_read_master.v
    Info (12023): Found entity 1: latency_aware_read_master File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file MMTestTB.v
    Info (12023): Found entity 1: MMTestTB File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTestTB.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file MMTest.v
    Info (12023): Found entity 1: MMTest File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v Line: 1
Info (12127): Elaborating entity "MMTest" for the top level hierarchy
Info (12128): Elaborating entity "mm" for hierarchy "mm:mm0" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v Line: 67
Info (12128): Elaborating entity "custom_master" for hierarchy "mm:mm0|custom_master:master_read" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v Line: 85
Info (12128): Elaborating entity "latency_aware_read_master" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v Line: 141
Info (12128): Elaborating entity "scfifo" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v Line: 238
Info (12130): Elaborated megafunction instantiation "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v Line: 238
Info (12133): Instantiated megafunction "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo" with the following parameter: File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/latency_aware_read_master.v Line: 238
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ag61.tdf
    Info (12023): Found entity 1: scfifo_ag61 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ag61" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated" File: /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_hm61.tdf
    Info (12023): Found entity 1: a_dpfifo_hm61 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_hm61" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_ag61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t3i1.tdf
    Info (12023): Found entity 1: altsyncram_t3i1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t3i1" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf
    Info (12023): Found entity 1: cmpr_7l8 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cmpr_7l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cmpr_7l8:almost_full_comparer" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf Line: 54
Info (12128): Elaborating entity "cmpr_7l8" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cmpr_7l8:three_comparison" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf
    Info (12023): Found entity 1: cntr_kgb File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_kgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_kgb" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_kgb:rd_ptr_msb" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf
    Info (12023): Found entity 1: cntr_1h7 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_1h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_1h7" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_1h7:usedw_counter" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_lgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|cntr_lgb:wr_ptr" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_hm61.tdf Line: 58
Info (12128): Elaborating entity "custom_master" for hierarchy "mm:mm0|custom_master:master_write" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v Line: 123
Info (12128): Elaborating entity "write_master" for hierarchy "mm:mm0|custom_master:master_write|write_master:a_write_master" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/custom_master.v Line: 199
Info (12128): Elaborating entity "scfifo" for hierarchy "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v Line: 182
Info (12130): Elaborated megafunction instantiation "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v Line: 182
Info (12133): Instantiated megafunction "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo" with the following parameter: File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/write_master.v Line: 182
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_lc61.tdf
    Info (12023): Found entity 1: scfifo_lc61 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_lc61" for hierarchy "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated" File: /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_si61.tdf
    Info (12023): Found entity 1: a_dpfifo_si61 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_si61.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_si61" for hierarchy "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_lc61.tdf Line: 36
Info (12128): Elaborating entity "mm_onchip_memory2_0" for hierarchy "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v Line: 137
Info (12128): Elaborating entity "altsyncram" for hierarchy "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "/home/daniel/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/packets_in.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_prr1.tdf
    Info (12023): Found entity 1: altsyncram_prr1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_prr1" for hierarchy "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated" File: /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "mm_mm_interconnect_0" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v Line: 160
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_read_avalon_master_translator" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 216
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_write_avalon_master_translator" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 276
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 340
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_read_avalon_master_agent" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 421
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_write_avalon_master_agent" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 502
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 586
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 627
Info (12128): Elaborating entity "mm_mm_interconnect_0_router" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 643
Info (12128): Elaborating entity "mm_mm_interconnect_0_router_default_decode" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router:router|mm_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "mm_mm_interconnect_0_router_002" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router_002:router_002" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 675
Info (12128): Elaborating entity "mm_mm_interconnect_0_router_002_default_decode" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_router_002:router_002|mm_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "mm_mm_interconnect_0_cmd_demux" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 692
Info (12128): Elaborating entity "mm_mm_interconnect_0_cmd_mux" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 732
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "mm_mm_interconnect_0_rsp_demux" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 755
Info (12128): Elaborating entity "mm_mm_interconnect_0_rsp_mux" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 772
Info (12128): Elaborating entity "mm_mm_interconnect_0_avalon_st_adapter" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0.v Line: 818
Info (12128): Elaborating entity "mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "mm:mm0|mm_mm_interconnect_0:mm_interconnect_0|mm_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|mm_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/mm_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "mm:mm0|altera_reset_controller:rst_controller" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/mm.v Line: 223
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "mm:mm0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/mm/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "net_encoder" for hierarchy "net_encoder:net_encoder0" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v Line: 83
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "sum_vectors" into its bus
Info (12128): Elaborating entity "prngen" for hierarchy "net_encoder:net_encoder0|prngen:\generate_coeffs:0:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 114
Info (12128): Elaborating entity "prngen" for hierarchy "net_encoder:net_encoder0|prngen:\generate_coeffs:1:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 114
Info (12128): Elaborating entity "prngen" for hierarchy "net_encoder:net_encoder0|prngen:\generate_coeffs:2:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 114
Info (12128): Elaborating entity "prngen" for hierarchy "net_encoder:net_encoder0|prngen:\generate_coeffs:3:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 114
Info (12128): Elaborating entity "prngen" for hierarchy "net_encoder:net_encoder0|prngen:\generate_coeffs:4:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 114
Info (12128): Elaborating entity "prngen" for hierarchy "net_encoder:net_encoder0|prngen:\generate_coeffs:5:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 114
Info (12128): Elaborating entity "prngen" for hierarchy "net_encoder:net_encoder0|prngen:\generate_coeffs:6:prngen_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 114
Info (12128): Elaborating entity "gfmul" for hierarchy "net_encoder:net_encoder0|gfmul:\generate_muls:0:gfmul_1" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 123
Info (12128): Elaborating entity "fifo32x128" for hierarchy "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/net_encoder/net_encoder.vhd Line: 136
Info (12128): Elaborating entity "scfifo" for hierarchy "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd Line: 93
Info (12130): Elaborated megafunction instantiation "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd Line: 93
Info (12133): Instantiated megafunction "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component" with the following parameter: File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/encoder/fifo32x128/fifo32x128.vhd Line: 93
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_h491.tdf
    Info (12023): Found entity 1: scfifo_h491 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf Line: 24
Info (12128): Elaborating entity "scfifo_h491" for hierarchy "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated" File: /home/daniel/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_oa91.tdf
    Info (12023): Found entity 1: a_dpfifo_oa91 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_oa91" for hierarchy "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/scfifo_h491.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_u7e.tdf
    Info (12023): Found entity 1: a_fefifo_u7e File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_fefifo_u7e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_u7e" for hierarchy "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|a_fefifo_u7e:fifo_state" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0h7.tdf
    Info (12023): Found entity 1: cntr_0h7 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/cntr_0h7.tdf Line: 25
Info (12128): Elaborating entity "cntr_0h7" for hierarchy "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|a_fefifo_u7e:fifo_state|cntr_0h7:count_usedw" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_fefifo_u7e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0us1.tdf
    Info (12023): Found entity 1: altsyncram_0us1 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0us1" for hierarchy "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/a_dpfifo_oa91.tdf Line: 41
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[0]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 39
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[1]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 69
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[2]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 99
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[3]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 129
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[4]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 159
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[5]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 189
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[6]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 219
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[7]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 249
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[8]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 279
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[9]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 309
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[10]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 339
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[11]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 369
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[12]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 399
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[13]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 429
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[14]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 459
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[15]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 489
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[16]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 519
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[17]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 549
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[18]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 579
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[19]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 609
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[20]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 639
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[21]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 669
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[22]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 699
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[23]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 729
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[24]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 759
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[25]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 789
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[26]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 819
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[27]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 849
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[28]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 879
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[29]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 909
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[30]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 939
        Warning (14320): Synthesized away node "net_encoder:net_encoder0|fifo32x128:fifo32x128_datain|scfifo:scfifo_component|scfifo_h491:auto_generated|a_dpfifo_oa91:dpfifo|altsyncram_0us1:FIFOram|q_b[31]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_0us1.tdf Line: 969
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[0]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 38
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[1]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 61
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[2]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 84
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[3]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 107
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[4]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 130
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[5]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 153
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[6]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 176
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[7]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 199
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[8]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 222
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[9]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 245
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[10]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 268
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[11]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 291
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[12]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 314
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[13]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 337
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[14]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 360
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[15]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 383
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[16]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 406
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[17]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 429
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[18]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 452
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[19]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 475
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[20]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 498
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[21]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 521
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[22]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 544
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[23]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 567
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[24]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 590
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[25]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 613
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[26]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 636
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[27]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 659
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[28]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 682
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[29]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 705
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[30]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 728
        Warning (14320): Synthesized away node "mm:mm0|mm_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_prr1:auto_generated|q_a[31]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_prr1.tdf Line: 751
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[0]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 37
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[1]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 67
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[2]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 97
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[3]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 127
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[4]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 157
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[5]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 187
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[6]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 217
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[7]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 247
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[8]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 277
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[9]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 307
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[10]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 337
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[11]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 367
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[12]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 397
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[13]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 427
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[14]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 457
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[15]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 487
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[16]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 517
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[17]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 547
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[18]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 577
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[19]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 607
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[20]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 637
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[21]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 667
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[22]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 697
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[23]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 727
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[24]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 757
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[25]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 787
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[26]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 817
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[27]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 847
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[28]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 877
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[29]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 907
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[30]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 937
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_write|write_master:a_write_master|scfifo:the_user_to_master_fifo|scfifo_lc61:auto_generated|a_dpfifo_si61:dpfifo|altsyncram_t3i1:FIFOram|q_b[31]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 967
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[0]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 37
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[1]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 67
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[2]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 97
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[3]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 127
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[4]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 157
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[5]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 187
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[6]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 217
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[7]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 247
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[8]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 277
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[9]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 307
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[10]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 337
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[11]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 367
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[12]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 397
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[13]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 427
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[14]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 457
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[15]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 487
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[16]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 517
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[17]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 547
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[18]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 577
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[19]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 607
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[20]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 637
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[21]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 667
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[22]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 697
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[23]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 727
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[24]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 757
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[25]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 787
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[26]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 817
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[27]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 847
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[28]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 877
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[29]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 907
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[30]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 937
        Warning (14320): Synthesized away node "mm:mm0|custom_master:master_read|latency_aware_read_master:a_latency_aware_read_master|scfifo:the_master_to_user_fifo|scfifo_ag61:auto_generated|a_dpfifo_hm61:dpfifo|altsyncram_t3i1:FIFOram|q_b[31]" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/db/altsyncram_t3i1.tdf Line: 967
Info (17049): 521 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/output_files/MMTest.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v Line: 3
    Warning (15610): No output dependent on input pin "rst" File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/MMTest.v Line: 6
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 1087 megabytes
    Info: Processing ended: Sun Sep  1 23:06:47 2019
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/ip/pcie/MMTest/output_files/MMTest.map.smsg.


