{"Source Block": ["oh/spi/hdl/spi.v@57:67@HdlIdDef", "   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tss;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\ttxdata;\t\t\t// From spi_regs of spi_regs.v\n   // End of automatics\n\n   spi_regs spi_regs (/*AUTOINST*/\n\t\t      // Outputs\n"], "Clone Blocks": [["oh/spi/hdl/spi.v@56:66", "   wire\t\t\tcpha;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tss;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\ttxdata;\t\t\t// From spi_regs of spi_regs.v\n   // End of automatics\n\n   spi_regs spi_regs (/*AUTOINST*/\n"], ["oh/spi/hdl/spi.v@55:65", "   wire\t\t\taccess;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tcpha;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tss;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\ttxdata;\t\t\t// From spi_regs of spi_regs.v\n   // End of automatics\n\n"], ["oh/spi/hdl/spi.v@54:64", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tcpha;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tss;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\ttxdata;\t\t\t// From spi_regs of spi_regs.v\n   // End of automatics\n"], ["oh/spi/hdl/spi.v@52:62", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tcpha;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tss;\t\t\t// From spi_tx of spi_tx.v\n"], ["oh/spi/hdl/spi.v@58:68", "   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tss;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\ttxdata;\t\t\t// From spi_regs of spi_regs.v\n   // End of automatics\n\n   spi_regs spi_regs (/*AUTOINST*/\n\t\t      // Outputs\n\t\t      .reg_rdata\t(reg_rdata[31:0]),\n"], ["oh/spi/hdl/spi.v@51:61", "   /*AUTOINPUT*/\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tcpha;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n"], ["oh/spi/hdl/spi.v@53:63", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\taccess;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tcpha;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tcpol;\t\t\t// From spi_regs of spi_regs.v\n   wire\t\t\tmiso;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tmosi;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\trxdata;\t\t\t// From spi_rx of spi_rx.v\n   wire\t\t\tsclk;\t\t\t// From spi_tx of spi_tx.v\n   wire\t\t\tss;\t\t\t// From spi_tx of spi_tx.v\n   wire [7:0]\t\ttxdata;\t\t\t// From spi_regs of spi_regs.v\n"]], "Diff Content": {"Delete": [[62, "   wire\t\t\tss;\t\t\t// From spi_tx of spi_tx.v\n"]], "Add": [[62, "   wire\t\t\tmo;\t\t\t// From spi_tx of spi_tx.v\n"], [62, "   wire [31:0]\t\treg_rdata;\t\t// From spi_regs of spi_regs.v\n"], [62, "   wire\t\t\tso;\t\t\t// From spi_tx of spi_tx.v\n"]]}}