ModuleName week04fifth
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b1
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 144 ,Y1: 184 ,X2: 352 ,Y2: 184
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 184 ,X2: 616 ,Y2: 184
Edge X1: 552 ,Y1: 184 ,X2: 552 ,Y2: 320
Edge X1: 104 ,Y1: 320 ,X2: 552 ,Y2: 320
Edge X1: 104 ,Y1: 200 ,X2: 104 ,Y2: 320
Edge X1: 104 ,Y1: 320 ,X2: 104 ,Y2: 360
Edge X1: 104 ,Y1: 120 ,X2: 104 ,Y2: 200
Edge X1: 104 ,Y1: 200 ,X2: 352 ,Y2: 200
Edge X1: 96 ,Y1: 120 ,X2: 104 ,Y2: 120
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 432 ,X2: 352 ,Y2: 432
Edge X1: 352 ,Y1: 216 ,X2: 352 ,Y2: 432
Edge X1: 352 ,Y1: 432 ,X2: 616 ,Y2: 432
Edge X1: 616 ,Y1: 432 ,X2: 992 ,Y2: 432
Edge X1: 616 ,Y1: 200 ,X2: 616 ,Y2: 432
End
Branches
End
Wire Name: b4
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 800 ,Y1: 152 ,X2: 824 ,Y2: 152
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 112 ,X2: 352 ,Y2: 112
Edge X1: 352 ,Y1: 112 ,X2: 352 ,Y2: 152
Edge X1: 352 ,Y1: 152 ,X2: 352 ,Y2: 168
Edge X1: 352 ,Y1: 152 ,X2: 616 ,Y2: 152
End
Branches
End
Wire Name: b5
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 568 ,Y1: 104 ,X2: 576 ,Y2: 104
Edge X1: 568 ,Y1: 104 ,X2: 568 ,Y2: 168
Edge X1: 536 ,Y1: 168 ,X2: 568 ,Y2: 168
Edge X1: 568 ,Y1: 168 ,X2: 616 ,Y2: 168
End
Branches
End
End
Ports
Port Left: 144 Top: 184 ,Orientation: 0
Portname: Din ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 824 Top: 152 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
Port Left: 96 Top: 120 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 304 Top: 432 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 280 Top: 112 ,Orientation: 0
Portname: Ce ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 576 Top: 104 ,Orientation: 0
Portname: Dout1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 376 Top: 160
Name: s0
LibraryName: (NoLibraryName)
IpName: week04fourth
SymbolParameters
End
Symbol Left: 640 Top: 144
Name: s1
LibraryName: (NoLibraryName)
IpName: week04fourth
SymbolParameters
End
End
Texts
End
Links
End
