Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Dec  2 14:44:14 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file PG_OV_wrapper_timing_summary_routed.rpt -pb PG_OV_wrapper_timing_summary_routed.pb -rpx PG_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : PG_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.925    -4602.649                   1068                 7151       -0.241       -0.735                      4                 7151        0.067        0.000                       0                  3638  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
sys_clock                     {0.000 4.000}        8.000           125.000         
  clk_out1_PG_OV_clk_wiz_0_0  {0.000 1.111}        2.222           450.000         
  clkfbout_PG_OV_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          2.849        0.000                      0                 5652        0.062        0.000                      0                 5652        4.020        0.000                       0                  2682  
sys_clock                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_PG_OV_clk_wiz_0_0       -5.410     -843.538                    420                  854       -0.241       -0.735                      4                  854        0.067        0.000                       0                   952  
  clkfbout_PG_OV_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                  clk_out1_PG_OV_clk_wiz_0_0       -6.925    -4429.537                    786                  786        1.530        0.000                      0                  786  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 1.600ns (23.251%)  route 5.281ns (76.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.737     3.031    PG_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=15, routed)          5.281     9.762    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.150     9.912 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=1, routed)           0.000     9.912    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/D[1]
    SLICE_X63Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.533    12.712    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.075    12.762    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.875ns  (required time - arrival time)
  Source:                 PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.450ns (21.536%)  route 5.283ns (78.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.737     3.031    PG_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.481 r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=14, routed)          5.283     9.764    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_wdata[10]
    SLICE_X62Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.530    12.709    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.045    12.639    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  2.875    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 1.182ns (17.324%)  route 5.641ns (82.676%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.694     2.988    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.867     5.311    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X27Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.463 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.431     6.894    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.326     7.220 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=7, routed)           1.006     8.226    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.350 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[1]_i_1/O
                         net (fo=4, routed)           1.337     9.687    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r_reg[1]
    SLICE_X32Y82         LUT3 (Prop_lut3_I1_O)        0.124     9.811 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.811    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[2]
    SLICE_X32Y82         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.471    12.650    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y82         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.077    12.802    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             2.991ns  (required time - arrival time)
  Source:                 PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.450ns (22.107%)  route 5.109ns (77.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.737     3.031    PG_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.481 r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=14, routed)          5.109     9.590    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_wdata[6]
    SLICE_X61Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.530    12.709    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)       -0.103    12.581    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  2.991    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 1.204ns (17.589%)  route 5.641ns (82.410%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.694     2.988    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.867     5.311    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X27Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.463 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.431     6.894    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.326     7.220 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[1]_i_1/O
                         net (fo=7, routed)           1.006     8.226    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]_1
    SLICE_X31Y84         LUT6 (Prop_lut6_I1_O)        0.124     8.350 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r[1]_i_1/O
                         net (fo=4, routed)           1.337     9.687    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r_reg[1]
    SLICE_X32Y82         LUT4 (Prop_lut4_I0_O)        0.146     9.833 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.833    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X32Y82         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.471    12.650    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y82         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X32Y82         FDRE (Setup_fdre_C_D)        0.118    12.843    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.450ns (22.387%)  route 5.027ns (77.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.737     3.031    PG_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=15, routed)          5.027     9.508    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_wdata[1]
    SLICE_X61Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.530    12.709    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X61Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X61Y81         FDRE (Setup_fdre_C_D)       -0.101    12.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.668ns  (logic 1.182ns (17.725%)  route 5.486ns (82.275%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.694     2.988    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.867     5.311    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X27Y77         LUT3 (Prop_lut3_I1_O)        0.152     5.463 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.149     6.612    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r_reg[1]
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.326     6.938 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[2]_i_1/O
                         net (fo=7, routed)           1.201     8.138    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I3_O)        0.124     8.262 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[3]_i_2/O
                         net (fo=3, routed)           1.270     9.532    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[3]_i_2_n_0
    SLICE_X32Y81         LUT2 (Prop_lut2_I0_O)        0.124     9.656 r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.656    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[1]
    SLICE_X32Y81         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.469    12.648    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y81         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X32Y81         FDRE (Setup_fdre_C_D)        0.077    12.800    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.450ns (22.705%)  route 4.936ns (77.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.737     3.031    PG_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  PG_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=15, routed)          4.936     9.417    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_wdata[2]
    SLICE_X59Y88         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.534    12.713    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y88         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]/C
                         clock pessimism              0.129    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X59Y88         FDRE (Setup_fdre_C_D)       -0.105    12.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 0.828ns (12.728%)  route 5.678ns (87.272%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.685     2.979    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y71         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=51, routed)          2.216     5.651    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X40Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.775 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_10/O
                         net (fo=32, routed)          2.041     7.816    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_10_n_0
    SLICE_X42Y83         LUT5 (Prop_lut5_I0_O)        0.124     7.940 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_3/O
                         net (fo=1, routed)           0.717     8.656    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_3_n_0
    SLICE_X36Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.780 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.704     9.485    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X35Y89         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.478    12.657    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)       -0.047    12.685    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.225ns  (required time - arrival time)
  Source:                 PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.952ns (14.713%)  route 5.518ns (85.287%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.685     2.979    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y71         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y71         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=51, routed)          2.100     5.535    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X40Y73         LUT5 (Prop_lut5_I2_O)        0.124     5.659 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_12/O
                         net (fo=32, routed)          0.853     6.511    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_12_n_0
    SLICE_X41Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.635 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_4/O
                         net (fo=1, routed)           0.573     7.208    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_4_n_0
    SLICE_X41Y78         LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_3/O
                         net (fo=1, routed)           0.846     8.178    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_3_n_0
    SLICE_X40Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.302 r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=2, routed)           1.147     9.449    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X35Y89         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.478    12.657    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X35Y89         FDRE (Setup_fdre_C_D)       -0.058    12.674    PG_OV_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.674    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  3.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.421%)  route 0.257ns (64.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.547     0.883    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/s_axi_aclk
    SLICE_X52Y66         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.257     1.281    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[14]
    SLICE_X43Y67         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.816     1.182    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y67         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.072     1.219    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.959%)  route 0.262ns (65.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.540     0.876    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/s_axi_aclk
    SLICE_X51Y73         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[20]/Q
                         net (fo=1, routed)           0.262     1.279    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[11]
    SLICE_X47Y71         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.812     1.178    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y71         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.066     1.209    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.223%)  route 0.244ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.546     0.882    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.244     1.289    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[10]
    SLICE_X43Y67         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.816     1.182    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y67         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.070     1.217    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.109%)  route 0.245ns (59.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.546     0.882    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/s_axi_aclk
    SLICE_X50Y67         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.245     1.290    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[12]
    SLICE_X43Y67         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.816     1.182    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y67         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.070     1.217    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/ip2bus_data_i_D1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.286%)  route 0.243ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.551     0.887    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/ip2bus_data_i_D1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/ip2bus_data_i_D1_reg[8]/Q
                         net (fo=1, routed)           0.243     1.294    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[23]
    SLICE_X44Y88         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.822     1.188    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.066     1.219    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/ip2bus_data_i_D1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.552%)  route 0.251ns (60.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.551     0.887    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/ip2bus_data_i_D1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/ip2bus_data_i_D1_reg[5]/Q
                         net (fo=1, routed)           0.251     1.301    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[26]
    SLICE_X44Y88         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.822     1.188    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X44Y88         FDRE (Hold_fdre_C_D)         0.070     1.223    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.508%)  route 0.223ns (63.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.548     0.884    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y84         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.223     1.234    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/gpio2_io_o[26]
    SLICE_X46Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.815     1.181    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[5]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.009     1.155    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.475%)  route 0.233ns (64.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.548     0.884    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y84         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.128     1.012 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.233     1.244    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/gpio2_io_o[24]
    SLICE_X46Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.815     1.181    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X46Y81         FDRE (Hold_fdre_C_D)         0.010     1.156    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[7].reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.292%)  route 0.264ns (61.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.542     0.878    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/s_axi_aclk
    SLICE_X50Y72         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.264     1.306    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[1]
    SLICE_X44Y71         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.812     1.178    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y71         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X44Y71         FDRE (Hold_fdre_C_D)         0.070     1.213    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.510%)  route 0.271ns (56.490%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.546     0.882    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg[2]/Q
                         net (fo=1, routed)           0.271     1.317    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].reg1_reg
    SLICE_X42Y80         LUT5 (Prop_lut5_I2_O)        0.045     1.362 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.362    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data[2]
    SLICE_X42Y80         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.814     1.180    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/s_axi_aclk
    SLICE_X42Y80         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.121     1.266    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y67    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y68    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y67    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y68    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y79    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].reg1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y76    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].reg1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y75    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].reg1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y77    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].reg1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y75    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].reg1_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y65    PG_OV_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y82    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y65    PG_OV_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y80    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y80    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    PG_OV_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PG_OV_clk_wiz_0_0
  To Clock:  clk_out1_PG_OV_clk_wiz_0_0

Setup :          420  Failing Endpoints,  Worst Slack       -5.410ns,  Total Violation     -843.538ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.241ns,  Total Violation       -0.735ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.410ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 2.913ns (40.011%)  route 4.368ns (59.989%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 0.578 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.694    -1.022    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y73         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.504 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=4, routed)           0.679     0.175    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/COUNTER_Q[2]
    SLICE_X61Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.299 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry_i_3/O
                         net (fo=1, routed)           0.000     0.299    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry_i_3_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.849 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.009     0.858    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.972 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.972    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__0_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.086    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__1_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.200    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__2_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.513 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.550     2.063    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp[20]
    SLICE_X57Y78         LUT3 (Prop_lut3_I0_O)        0.306     2.369 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           1.013     3.382    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/or__95[20]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     3.506 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.807     4.313    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.711 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.711    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           0.617     5.442    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/data0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.692     6.258    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X61Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.525     0.578    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X61Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[27]/C
                         clock pessimism              0.567     1.145    
                         clock uncertainty           -0.091     1.053    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205     0.848    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[27]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 -5.410    

Slack (VIOLATED) :        -5.410ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 2.913ns (40.011%)  route 4.368ns (59.989%))
  Logic Levels:           11  (CARRY4=7 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 0.578 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.022ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.694    -1.022    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X58Y73         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518    -0.504 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=4, routed)           0.679     0.175    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/COUNTER_Q[2]
    SLICE_X61Y74         LUT1 (Prop_lut1_I0_O)        0.124     0.299 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry_i_3/O
                         net (fo=1, routed)           0.000     0.299    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry_i_3_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.849 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry/CO[3]
                         net (fo=1, routed)           0.009     0.858    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.972 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.972    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__0_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.086 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.086    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__1_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.200    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__2_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.513 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.550     2.063    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/minusOp[20]
    SLICE_X57Y78         LUT3 (Prop_lut3_I0_O)        0.306     2.369 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           1.013     3.382    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/or__95[20]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124     3.506 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.807     4.313    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.711 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.711    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.825 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           0.617     5.442    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/data0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.692     6.258    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X61Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.525     0.578    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X61Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[29]/C
                         clock pessimism              0.567     1.145    
                         clock uncertainty           -0.091     1.053    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205     0.848    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[29]
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 -5.410    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.737ns (37.719%)  route 4.519ns (62.281%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 0.583 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.698    -1.018    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y79         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.965     0.403    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/COUNTER_Q[6]
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.527    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.077 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.191    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.305    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.618 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.501     2.119    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp[20]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.306     2.425 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           0.853     3.278    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/or__95[20]
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.402 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.605     4.007    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.405 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.405    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           1.052     5.571    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/data0
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.543     6.238    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.530     0.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[11]/C
                         clock pessimism              0.567     1.150    
                         clock uncertainty           -0.091     1.058    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205     0.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[11]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.737ns (37.719%)  route 4.519ns (62.281%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 0.583 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.698    -1.018    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y79         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.965     0.403    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/COUNTER_Q[6]
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.527    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.077 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.191    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.305    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.618 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.501     2.119    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp[20]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.306     2.425 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           0.853     3.278    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/or__95[20]
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.402 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.605     4.007    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.405 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.405    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           1.052     5.571    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/data0
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.543     6.238    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.530     0.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[18]/C
                         clock pessimism              0.567     1.150    
                         clock uncertainty           -0.091     1.058    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205     0.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[18]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.737ns (37.719%)  route 4.519ns (62.281%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 0.583 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.698    -1.018    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y79         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.965     0.403    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/COUNTER_Q[6]
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.527    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.077 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.191    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.305    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.618 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.501     2.119    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp[20]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.306     2.425 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           0.853     3.278    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/or__95[20]
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.402 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.605     4.007    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.405 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.405    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           1.052     5.571    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/data0
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.543     6.238    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.530     0.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[19]/C
                         clock pessimism              0.567     1.150    
                         clock uncertainty           -0.091     1.058    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205     0.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[19]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.737ns (37.719%)  route 4.519ns (62.281%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 0.583 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.698    -1.018    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y79         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.965     0.403    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/COUNTER_Q[6]
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.527    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.077 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.191    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.305    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.618 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.501     2.119    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp[20]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.306     2.425 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           0.853     3.278    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/or__95[20]
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.402 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.605     4.007    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.405 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.405    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           1.052     5.571    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/data0
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.543     6.238    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.530     0.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[3]/C
                         clock pessimism              0.567     1.150    
                         clock uncertainty           -0.091     1.058    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205     0.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[3]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.737ns (37.719%)  route 4.519ns (62.281%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 0.583 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.698    -1.018    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y79         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.965     0.403    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/COUNTER_Q[6]
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.527    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.077 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.191    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.305    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.618 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.501     2.119    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp[20]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.306     2.425 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           0.853     3.278    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/or__95[20]
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.402 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.605     4.007    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.405 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.405    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           1.052     5.571    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/data0
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.543     6.238    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.530     0.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[4]/C
                         clock pessimism              0.567     1.150    
                         clock uncertainty           -0.091     1.058    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205     0.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[4]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.737ns (37.719%)  route 4.519ns (62.281%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 0.583 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.698    -1.018    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y79         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.965     0.403    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/COUNTER_Q[6]
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.527    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.077 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.191    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.305    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.618 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.501     2.119    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp[20]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.306     2.425 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           0.853     3.278    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/or__95[20]
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.402 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.605     4.007    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.405 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.405    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           1.052     5.571    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/data0
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.543     6.238    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.530     0.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[5]/C
                         clock pessimism              0.567     1.150    
                         clock uncertainty           -0.091     1.058    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205     0.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[5]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.737ns (37.719%)  route 4.519ns (62.281%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 0.583 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.698    -1.018    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y79         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.965     0.403    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/COUNTER_Q[6]
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.527    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.077 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.191    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.305    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.618 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.501     2.119    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp[20]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.306     2.425 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           0.853     3.278    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/or__95[20]
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.402 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.605     4.007    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.405 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.405    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           1.052     5.571    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/data0
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.543     6.238    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.530     0.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[6]/C
                         clock pessimism              0.567     1.150    
                         clock uncertainty           -0.091     1.058    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205     0.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[6]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -5.385    

Slack (VIOLATED) :        -5.385ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@2.222ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.737ns (37.719%)  route 4.519ns (62.281%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 0.583 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.018ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.698    -1.018    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X55Y79         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.562 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=4, routed)           0.965     0.403    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/COUNTER_Q[6]
    SLICE_X53Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.527    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_i_3_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.077 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.077    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.191 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.191    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__1_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.305 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.305    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__2_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.618 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp__60_carry__3/O[3]
                         net (fo=1, routed)           0.501     2.119    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/minusOp[20]
    SLICE_X46Y83         LUT3 (Prop_lut3_I0_O)        0.306     2.425 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_10/O
                         net (fo=6, routed)           0.853     3.278    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/or__95[20]
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124     3.402 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2/O
                         net (fo=1, routed)           0.605     4.007    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_i_2_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.405 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.405    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__1_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.519 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD0_carry__2/CO[3]
                         net (fo=2, routed)           1.052     5.571    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/data0
    SLICE_X56Y83         LUT6 (Prop_lut6_I3_O)        0.124     5.695 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.543     6.238    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.530     0.583    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X57Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[7]/C
                         clock pessimism              0.567     1.150    
                         clock uncertainty           -0.091     1.058    
    SLICE_X57Y83         FDRE (Setup_fdre_C_CE)      -0.205     0.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/aDC_THRESHOLD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.853    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 -5.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.241ns  (arrival time - required time)
  Source:                 PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PG_OV_clk_wiz_0_0'  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/tempGEN_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.071ns (4.528%)  route 1.497ns (95.472%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.800    -0.431    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/MCLK
    SLICE_X63Y89         LUT5 (Prop_lut5_I0_O)        0.045    -0.386 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/tempGEN_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.386    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/tempGEN
    SLICE_X63Y89         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/tempGEN_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.846    -0.894    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/MCLK
    SLICE_X63Y89         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/tempGEN_tristate_oe_reg/C
                         clock pessimism              0.567    -0.327    
                         clock uncertainty            0.091    -0.235    
    SLICE_X63Y89         FDRE (Hold_fdre_C_D)         0.091    -0.144    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_2/U0/tempGEN_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.241ns  (arrival time - required time)
  Source:                 PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PG_OV_clk_wiz_0_0'  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/tempGEN_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.071ns (4.610%)  route 1.469ns (95.390%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.772    -0.459    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X48Y84         LUT5 (Prop_lut5_I0_O)        0.045    -0.414 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/tempGEN_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.414    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/tempGEN
    SLICE_X48Y84         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/tempGEN_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.818    -0.922    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/MCLK
    SLICE_X48Y84         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/tempGEN_tristate_oe_reg/C
                         clock pessimism              0.567    -0.355    
                         clock uncertainty            0.091    -0.263    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.091    -0.172    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_1/U0/tempGEN_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.239ns  (arrival time - required time)
  Source:                 PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PG_OV_clk_wiz_0_0'  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/tempGEN_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.071ns (4.537%)  route 1.494ns (95.463%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.797    -0.434    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/MCLK
    SLICE_X67Y83         LUT5 (Prop_lut5_I0_O)        0.045    -0.389 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/tempGEN_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.389    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/tempGEN
    SLICE_X67Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/tempGEN_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.841    -0.899    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/MCLK
    SLICE_X67Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/tempGEN_tristate_oe_reg/C
                         clock pessimism              0.567    -0.332    
                         clock uncertainty            0.091    -0.240    
    SLICE_X67Y83         FDRE (Hold_fdre_C_D)         0.091    -0.149    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_3/U0/tempGEN_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.013ns  (arrival time - required time)
  Source:                 PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_PG_OV_clk_wiz_0_0'  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.071ns (3.983%)  route 1.712ns (96.017%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        1.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.015    -0.216    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X65Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.171 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.171    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN
    SLICE_X65Y74         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.832    -0.908    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X65Y74         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN_tristate_oe_reg/C
                         clock pessimism              0.567    -0.341    
                         clock uncertainty            0.091    -0.249    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.091    -0.158    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.955%)  route 0.241ns (63.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.552    -0.679    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/MCLK
    SLICE_X49Y87         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[18]/Q
                         net (fo=1, routed)           0.241    -0.298    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg_n_0_[18]
    SLICE_X53Y86         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.815    -0.925    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/MCLK
    SLICE_X53Y86         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[18]/C
                         clock pessimism              0.504    -0.421    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.059    -0.362    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[18]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/DATA1_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.928%)  route 0.241ns (63.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.550    -0.681    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/MCLK
    SLICE_X45Y82         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat1_reg[17]/Q
                         net (fo=1, routed)           0.241    -0.300    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat1[17]
    SLICE_X50Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/DATA1_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.811    -0.929    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/MCLK
    SLICE_X50Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/DATA1_O_reg[17]/C
                         clock pessimism              0.504    -0.425    
    SLICE_X50Y81         FDRE (Hold_fdre_C_D)         0.059    -0.366    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/DATA1_O_reg[17]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.866%)  route 0.275ns (66.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.552    -0.679    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/MCLK
    SLICE_X49Y87         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[28]/Q
                         net (fo=1, routed)           0.275    -0.263    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg_n_0_[28]
    SLICE_X53Y85         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.815    -0.925    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/MCLK
    SLICE_X53Y85         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[28]/C
                         clock pessimism              0.504    -0.421    
    SLICE_X53Y85         FDRE (Hold_fdre_C_D)         0.059    -0.362    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[28]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.314%)  route 0.309ns (68.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.554    -0.677    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/MCLK
    SLICE_X48Y90         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[17]/Q
                         net (fo=1, routed)           0.309    -0.227    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg_n_0_[17]
    SLICE_X54Y90         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.844    -0.896    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/MCLK
    SLICE_X54Y90         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[17]/C
                         clock pessimism              0.504    -0.392    
    SLICE_X54Y90         FDRE (Hold_fdre_C_D)         0.063    -0.329    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/DATA1_O_reg[17]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/DATA1_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.490%)  route 0.233ns (64.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.547    -0.684    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/MCLK
    SLICE_X43Y70         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.556 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat1_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.324    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat1[4]
    SLICE_X52Y70         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/DATA1_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.809    -0.931    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/MCLK
    SLICE_X52Y70         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/DATA1_O_reg[4]/C
                         clock pessimism              0.504    -0.427    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)        -0.007    -0.434    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/DATA1_O_reg[4]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/DATA1_O_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.459%)  route 0.266ns (67.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.548    -0.683    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/MCLK
    SLICE_X44Y80         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y80         FDRE (Prop_fdre_C_Q)         0.128    -0.555 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat1_reg[23]/Q
                         net (fo=1, routed)           0.266    -0.289    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat1_reg_n_0_[23]
    SLICE_X50Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/DATA1_O_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.808    -0.932    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/MCLK
    SLICE_X50Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/DATA1_O_reg[23]/C
                         clock pessimism              0.504    -0.428    
    SLICE_X50Y78         FDRE (Hold_fdre_C_D)         0.006    -0.422    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/DATA1_O_reg[23]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PG_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y17   PG_OV_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X56Y82     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/C_RST_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X58Y79     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X58Y79     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X58Y80     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X58Y73     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X58Y80     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X58Y80     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X58Y80     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X56Y82     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/C_RST_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y79     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y79     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y73     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y73     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y73     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y74     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y74     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y74     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y74     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X56Y82     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/C_RST_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y79     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y79     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y80     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y73     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y80     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y80     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y80     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y73     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X58Y73     PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/C_CORE/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PG_OV_clk_wiz_0_0
  To Clock:  clkfbout_PG_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PG_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   PG_OV_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_PG_OV_clk_wiz_0_0

Setup :          786  Failing Endpoints,  Worst Slack       -6.925ns,  Total Violation    -4429.537ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.925ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.783ns  (logic 0.704ns (25.293%)  route 2.079ns (74.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 9.467 - 11.111 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.700    12.994    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.751    14.201    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0_gpio_io_o[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124    14.325 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0_i_1/O
                         net (fo=34, routed)          0.636    14.961    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN13_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.085 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.692    15.777    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X61Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.525     9.467    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X61Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[27]/C
                         clock pessimism              0.000     9.467    
                         clock uncertainty           -0.410     9.057    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205     8.852    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[27]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 -6.925    

Slack (VIOLATED) :        -6.925ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.783ns  (logic 0.704ns (25.293%)  route 2.079ns (74.707%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 9.467 - 11.111 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.700    12.994    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.751    14.201    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0_gpio_io_o[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124    14.325 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0_i_1/O
                         net (fo=34, routed)          0.636    14.961    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN13_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.085 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.692    15.777    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X61Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.525     9.467    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X61Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[29]/C
                         clock pessimism              0.000     9.467    
                         clock uncertainty           -0.410     9.057    
    SLICE_X61Y76         FDRE (Setup_fdre_C_CE)      -0.205     8.852    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[29]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                         -15.777    
  -------------------------------------------------------------------
                         slack                                 -6.925    

Slack (VIOLATED) :        -6.823ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/RSTO_TEMP_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.377ns  (logic 0.580ns (24.400%)  route 1.797ns (75.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 9.391 - 11.111 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 12.998 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.704    12.998    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y83         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.456    13.454 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=8, routed)           0.785    14.239    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/gpio2_io_o[0]
    SLICE_X56Y80         LUT1 (Prop_lut1_I0_O)        0.124    14.363 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/self_disable_i_1/O
                         net (fo=133, routed)         1.012    15.375    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/p_1_in
    SLICE_X53Y75         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/RSTO_TEMP_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.449     9.391    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/MCLK
    SLICE_X53Y75         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/RSTO_TEMP_reg[0]/C
                         clock pessimism              0.000     9.391    
                         clock uncertainty           -0.410     8.981    
    SLICE_X53Y75         FDRE (Setup_fdre_C_R)       -0.429     8.552    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/RSTO_TEMP_reg[0]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                         -15.375    
  -------------------------------------------------------------------
                         slack                                 -6.823    

Slack (VIOLATED) :        -6.784ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.644ns  (logic 0.704ns (26.631%)  route 1.940ns (73.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 9.468 - 11.111 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.700    12.994    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.751    14.201    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0_gpio_io_o[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124    14.325 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0_i_1/O
                         net (fo=34, routed)          0.636    14.961    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN13_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.085 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.553    15.638    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.526     9.468    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X61Y77         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[17]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.410     9.058    
    SLICE_X61Y77         FDRE (Setup_fdre_C_CE)      -0.205     8.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[17]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                         -15.638    
  -------------------------------------------------------------------
                         slack                                 -6.784    

Slack (VIOLATED) :        -6.784ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.644ns  (logic 0.704ns (26.631%)  route 1.940ns (73.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 9.468 - 11.111 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.700    12.994    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.751    14.201    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0_gpio_io_o[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124    14.325 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0_i_1/O
                         net (fo=34, routed)          0.636    14.961    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN13_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.085 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.553    15.638    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.526     9.468    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X61Y77         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[28]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.410     9.058    
    SLICE_X61Y77         FDRE (Setup_fdre_C_CE)      -0.205     8.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[28]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                         -15.638    
  -------------------------------------------------------------------
                         slack                                 -6.784    

Slack (VIOLATED) :        -6.784ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.644ns  (logic 0.704ns (26.631%)  route 1.940ns (73.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 9.468 - 11.111 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.700    12.994    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.751    14.201    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0_gpio_io_o[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124    14.325 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0_i_1/O
                         net (fo=34, routed)          0.636    14.961    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN13_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.085 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.553    15.638    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.526     9.468    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X61Y77         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[7]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.410     9.058    
    SLICE_X61Y77         FDRE (Setup_fdre_C_CE)      -0.205     8.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[7]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                         -15.638    
  -------------------------------------------------------------------
                         slack                                 -6.784    

Slack (VIOLATED) :        -6.784ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.644ns  (logic 0.704ns (26.631%)  route 1.940ns (73.369%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 9.468 - 11.111 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.700    12.994    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.751    14.201    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0_gpio_io_o[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124    14.325 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0_i_1/O
                         net (fo=34, routed)          0.636    14.961    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN13_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.085 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.553    15.638    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X61Y77         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.526     9.468    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X61Y77         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[8]/C
                         clock pessimism              0.000     9.468    
                         clock uncertainty           -0.410     9.058    
    SLICE_X61Y77         FDRE (Setup_fdre_C_CE)      -0.205     8.853    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[8]
  -------------------------------------------------------------------
                         required time                          8.853    
                         arrival time                         -15.638    
  -------------------------------------------------------------------
                         slack                                 -6.784    

Slack (VIOLATED) :        -6.764ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.622ns  (logic 0.704ns (26.845%)  route 1.918ns (73.155%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 9.467 - 11.111 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.700    12.994    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.751    14.201    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0_gpio_io_o[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124    14.325 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0_i_1/O
                         net (fo=34, routed)          0.636    14.961    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN13_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.085 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.531    15.616    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.525     9.467    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X63Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[12]/C
                         clock pessimism              0.000     9.467    
                         clock uncertainty           -0.410     9.057    
    SLICE_X63Y76         FDRE (Setup_fdre_C_CE)      -0.205     8.852    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[12]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                 -6.764    

Slack (VIOLATED) :        -6.764ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.622ns  (logic 0.704ns (26.845%)  route 1.918ns (73.155%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 9.467 - 11.111 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.700    12.994    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.751    14.201    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0_gpio_io_o[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124    14.325 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0_i_1/O
                         net (fo=34, routed)          0.636    14.961    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN13_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.085 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.531    15.616    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.525     9.467    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X63Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[13]/C
                         clock pessimism              0.000     9.467    
                         clock uncertainty           -0.410     9.057    
    SLICE_X63Y76         FDRE (Setup_fdre_C_CE)      -0.205     8.852    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[13]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                 -6.764    

Slack (VIOLATED) :        -6.764ns  (required time - arrival time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.622ns  (logic 0.704ns (26.845%)  route 1.918ns (73.155%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns = ( 9.467 - 11.111 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        1.700    12.994    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y78         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 f  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.751    14.201    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_util_0_gpio_io_o[0]
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124    14.325 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0_i_1/O
                         net (fo=34, routed)          0.636    14.961    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/tempGEN13_in
    SLICE_X56Y76         LUT6 (Prop_lut6_I4_O)        0.124    15.085 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1/O
                         net (fo=32, routed)          0.531    15.616    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD[31]_i_1_n_0
    SLICE_X63Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         1.525     9.467    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/MCLK
    SLICE_X63Y76         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[2]/C
                         clock pessimism              0.000     9.467    
                         clock uncertainty           -0.410     9.057    
    SLICE_X63Y76         FDRE (Setup_fdre_C_CE)      -0.205     8.852    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/GEN_CORE_0/U0/aDC_THRESHOLD_reg[2]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                         -15.616    
  -------------------------------------------------------------------
                         slack                                 -6.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.530ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (67.962%)  route 0.066ns (32.038%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.567     0.903    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y72         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.066     1.110    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[31]_0[12]
    SLICE_X58Y72         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.834    -0.906    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/MCLK
    SLICE_X58Y72         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[12]/C
                         clock pessimism              0.000    -0.906    
                         clock uncertainty            0.410    -0.496    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.076    -0.420    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.572ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/del_3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.068%)  route 0.110ns (43.932%))
  Logic Levels:           0  
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.573     0.909    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y82         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.110     1.160    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/del_3_reg[31]_0[25]
    SLICE_X61Y82         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/del_3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.840    -0.900    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/MCLK
    SLICE_X61Y82         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/del_3_reg[25]/C
                         clock pessimism              0.000    -0.900    
                         clock uncertainty            0.410    -0.490    
    SLICE_X61Y82         FDRE (Hold_fdre_C_D)         0.078    -0.412    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/CHANNEL_CONTROLLER_0/U0/del_3_reg[25]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.580ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_3/U0/tempdat1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.495%)  route 0.118ns (45.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.549     0.885    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch2/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y87         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.118     1.143    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_3/U0/tempdat1_reg[31]_0[27]
    SLICE_X52Y88         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_3/U0/tempdat1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.818    -0.922    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_3/U0/MCLK
    SLICE_X52Y88         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_3/U0/tempdat1_reg[27]/C
                         clock pessimism              0.000    -0.922    
                         clock uncertainty            0.410    -0.512    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.075    -0.437    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_3/U0/tempdat1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.551     0.887    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.112     1.140    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[31]_0[22]
    SLICE_X53Y90         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.819    -0.921    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/MCLK
    SLICE_X53Y90         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[22]/C
                         clock pessimism              0.000    -0.921    
                         clock uncertainty            0.410    -0.511    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.070    -0.441    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.358%)  route 0.114ns (44.642%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.555     0.891    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y91         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.114     1.145    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/D[21]
    SLICE_X47Y91         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.823    -0.917    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/MCLK
    SLICE_X47Y91         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat0_reg[21]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.410    -0.507    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.070    -0.437    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_2/U0/tempdat0_reg[21]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.583ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.164ns (72.171%)  route 0.063ns (27.829%))
  Logic Levels:           0  
  Clock Path Skew:        -1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.546     0.882    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch1/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y73         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.063     1.109    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/D[7]
    SLICE_X35Y73         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.810    -0.930    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/MCLK
    SLICE_X35Y73         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat0_reg[7]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            0.410    -0.520    
    SLICE_X35Y73         FDRE (Hold_fdre_C_D)         0.046    -0.474    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.585ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.550     0.886    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y80         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           0.120     1.146    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/D[26]
    SLICE_X33Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.816    -0.924    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/MCLK
    SLICE_X33Y81         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat0_reg[26]/C
                         clock pessimism              0.000    -0.924    
                         clock uncertainty            0.410    -0.514    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.075    -0.439    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_0/U0/tempdat0_reg[26]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.871%)  route 0.116ns (45.129%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.548     0.884    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y80         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.116     1.141    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat1_reg[31]_0[18]
    SLICE_X43Y80         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.814    -0.926    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/MCLK
    SLICE_X43Y80         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat1_reg[18]/C
                         clock pessimism              0.000    -0.926    
                         clock uncertainty            0.410    -0.516    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.071    -0.445    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        -1.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.544     0.880    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.112     1.132    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/D[13]
    SLICE_X53Y69         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.810    -0.930    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/MCLK
    SLICE_X53Y69         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat0_reg[13]/C
                         clock pessimism              0.000    -0.930    
                         clock uncertainty            0.410    -0.520    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.066    -0.454    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat0_reg[13]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (arrival time - required time)
  Source:                 PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PG_OV_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_PG_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PG_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PG_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    PG_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  PG_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2682, routed)        0.544     0.880    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y69         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/axi_gpio_ch0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=2, routed)           0.120     1.141    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/D[5]
    SLICE_X51Y70         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PG_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    PG_OV_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  PG_OV_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    PG_OV_i/clk_wiz_0/inst/clk_in1_PG_OV_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  PG_OV_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    PG_OV_i/clk_wiz_0/inst/clk_out1_PG_OV_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  PG_OV_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=954, routed)         0.809    -0.931    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/MCLK
    SLICE_X51Y70         FDRE                                         r  PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat0_reg[5]/C
                         clock pessimism              0.000    -0.931    
                         clock uncertainty            0.410    -0.521    
    SLICE_X51Y70         FDRE (Hold_fdre_C_D)         0.075    -0.446    PG_OV_i/PG_AXI_CH_wrapper_0/U0/PG_AXI_CH_i/L_META_H_1/U0/tempdat0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  1.586    





