{"vcs1":{"timestamp_begin":1735229732.201448378, "rt":3.29, "ut":1.52, "st":0.39}}
{"vcselab":{"timestamp_begin":1735229735.577576225, "rt":1.24, "ut":0.41, "st":0.08}}
{"link":{"timestamp_begin":1735229736.902788558, "rt":0.40, "ut":0.26, "st":0.29}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735229731.455891839}
{"VCS_COMP_START_TIME": 1735229731.455891839}
{"VCS_COMP_END_TIME": 1735229742.447671000}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+PERF +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 365400}}
{"stitch_vcselab": {"peak_mem": 242516}}
