

================================================================
== Vivado HLS Report for 'dateport_DC3_layer'
================================================================
* Date:           Tue May 09 23:13:41 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7009|  7009|  7009|  7009|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  7008|  7008|       438|          -|          -|    16|    no    |
        | + Loop 1.1      |   435|   435|        87|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1  |    85|    85|        17|          -|          -|     5|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    505|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     828|   1900|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    267|
|Register         |        -|      -|     761|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    1589|   2672|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U54  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U55  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fcmp_32ns_32ns_1_1_U58            |dateport_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dateport_fcmp_32ns_32ns_1_1_U59            |dateport_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U56   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U57   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|     10|  828| 1900|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |C3_y_addr10_fu_508_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr11_fu_478_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr12_fu_498_p2  |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr4_fu_513_p2   |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr5_fu_312_p2   |     +    |      0|  0|   9|           9|           9|
    |C3_y_addr6_fu_375_p2   |     +    |      0|  0|   9|           9|           9|
    |C3_y_addr7_fu_404_p2   |     +    |      0|  0|  32|          32|          32|
    |C3_y_addr8_fu_414_p2   |     +    |      0|  0|   9|           9|           9|
    |C3_y_addr9_fu_443_p2   |     +    |      0|  0|  32|          32|          32|
    |S4_d_addr12_fu_282_p2  |     +    |      0|  0|   8|           8|           8|
    |S4_d_addr13_fu_344_p2  |     +    |      0|  0|   8|           8|           8|
    |S4_d_addr14_fu_365_p2  |     +    |      0|  0|  32|          32|          32|
    |S4_d_addr15_fu_469_p2  |     +    |      0|  0|  32|          32|          32|
    |i_13_fu_255_p2         |     +    |      0|  0|   5|           5|           1|
    |j_10_fu_524_p2         |     +    |      0|  0|   4|           4|           2|
    |k_9_fu_518_p2          |     +    |      0|  0|   4|           2|           4|
    |p_0_i3_fu_634_p3       |  Select  |      0|  0|  30|           1|          30|
    |p_0_i6_fu_726_p3       |  Select  |      0|  0|  30|           1|          30|
    |p_0_i9_fu_734_p3       |  Select  |      0|  0|  30|           1|          30|
    |p_0_i_fu_626_p3        |  Select  |      0|  0|  30|           1|          30|
    |tmp_44_fu_578_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_49_fu_620_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_54_fu_678_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_59_fu_720_p2       |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_249_p2     |   icmp   |      0|  0|   3|           5|           6|
    |notlhs5_fu_602_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs7_fu_660_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs9_fu_702_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_560_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_708_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs6_fu_608_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs8_fu_666_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_566_p2       |   icmp   |      0|  0|   8|          23|           1|
    |tmp_62_fu_449_p2       |   icmp   |      0|  0|   2|           4|           4|
    |tmp_s_fu_318_p2        |   icmp   |      0|  0|   2|           4|           4|
    |tmp_42_fu_572_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_47_fu_614_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_52_fu_672_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_57_fu_714_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_61_fu_324_p2       |    or    |      0|  0|   7|           4|           1|
    |tmp_66_fu_488_p2       |    or    |      0|  0|   7|           4|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 505|         467|         462|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |C3_d_address0  |  11|          3|   11|         33|
    |C3_d_address1  |  11|          3|   11|         33|
    |C3_y_address0  |  11|          3|   11|         33|
    |C3_y_address1  |  11|          3|   11|         33|
    |ap_NS_fsm      |  18|         22|    1|         22|
    |grp_fu_207_p0  |  32|          3|   32|         96|
    |grp_fu_211_p0  |  32|          3|   32|         96|
    |grp_fu_215_p0  |  32|          5|   32|        160|
    |grp_fu_215_p1  |  32|          4|   32|        128|
    |grp_fu_220_p0  |  32|          5|   32|        160|
    |grp_fu_220_p1  |  32|          4|   32|        128|
    |i_reg_172      |   5|          2|    5|         10|
    |j_reg_184      |   4|          2|    4|          8|
    |k_reg_196      |   4|          2|    4|          8|
    +---------------+----+-----------+-----+-----------+
    |Total          | 267|         64|  250|        948|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |C3_bias_load_reg_755  |  32|   0|   32|          0|
    |C3_y_addr10_reg_820   |  32|   0|   32|          0|
    |C3_y_addr4_reg_825    |  31|   0|   32|          1|
    |C3_y_addr5_reg_766    |   8|   0|    9|          1|
    |C3_y_addr7_reg_780    |  31|   0|   32|          1|
    |C3_y_addr9_reg_786    |  30|   0|   32|          2|
    |C3_y_load_4_reg_845   |  32|   0|   32|          0|
    |C3_y_load_5_reg_870   |  32|   0|   32|          0|
    |C3_y_load_6_reg_875   |  32|   0|   32|          0|
    |C3_y_load_reg_840     |  32|   0|   32|          0|
    |S4_d_addr12_reg_761   |   8|   0|    8|          0|
    |S4_d_addr14_reg_775   |  32|   0|   32|          0|
    |S4_d_addr15_reg_795   |  32|   0|   32|          0|
    |S4_d_load_reg_895     |  32|   0|   32|          0|
    |ap_CS_fsm             |  21|   0|   21|          0|
    |i_13_reg_745          |   5|   0|    5|          0|
    |i_reg_172             |   5|   0|    5|          0|
    |j_reg_184             |   4|   0|    4|          0|
    |k_9_reg_830           |   4|   0|    4|          0|
    |k_reg_196             |   4|   0|    4|          0|
    |reg_239               |  32|   0|   32|          0|
    |reg_244               |  32|   0|   32|          0|
    |tmp_112_reg_800       |  32|   0|   64|         32|
    |tmp_113_reg_810       |  31|   0|   64|         33|
    |tmp_114_reg_850       |  32|   0|   64|         32|
    |tmp_115_reg_860       |  31|   0|   64|         33|
    |tmp_44_reg_885        |   1|   0|    1|          0|
    |tmp_49_reg_890        |   1|   0|    1|          0|
    |tmp_54_reg_911        |   1|   0|    1|          0|
    |tmp_59_reg_916        |   1|   0|    1|          0|
    |tmp_64_reg_931        |  32|   0|   32|          0|
    |tmp_67_reg_936        |  32|   0|   32|          0|
    |tmp_69_reg_941        |  32|   0|   32|          0|
    |tmp_71_reg_946        |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 761|   0|  896|        135|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------+-----+-----+------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dateport_DC3_layer | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dateport_DC3_layer | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dateport_DC3_layer | return value |
|ap_done           | out |    1| ap_ctrl_hs | dateport_DC3_layer | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dateport_DC3_layer | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dateport_DC3_layer | return value |
|C3_bias_address0  | out |    4|  ap_memory |       C3_bias      |     array    |
|C3_bias_ce0       | out |    1|  ap_memory |       C3_bias      |     array    |
|C3_bias_q0        |  in |   32|  ap_memory |       C3_bias      |     array    |
|S4_d_address0     | out |    9|  ap_memory |        S4_d        |     array    |
|S4_d_ce0          | out |    1|  ap_memory |        S4_d        |     array    |
|S4_d_q0           |  in |   32|  ap_memory |        S4_d        |     array    |
|C3_y_address0     | out |   11|  ap_memory |        C3_y        |     array    |
|C3_y_ce0          | out |    1|  ap_memory |        C3_y        |     array    |
|C3_y_q0           |  in |   32|  ap_memory |        C3_y        |     array    |
|C3_y_address1     | out |   11|  ap_memory |        C3_y        |     array    |
|C3_y_ce1          | out |    1|  ap_memory |        C3_y        |     array    |
|C3_y_q1           |  in |   32|  ap_memory |        C3_y        |     array    |
|C3_d_address0     | out |   11|  ap_memory |        C3_d        |     array    |
|C3_d_ce0          | out |    1|  ap_memory |        C3_d        |     array    |
|C3_d_we0          | out |    1|  ap_memory |        C3_d        |     array    |
|C3_d_d0           | out |   32|  ap_memory |        C3_d        |     array    |
|C3_d_address1     | out |   11|  ap_memory |        C3_d        |     array    |
|C3_d_ce1          | out |    1|  ap_memory |        C3_d        |     array    |
|C3_d_we1          | out |    1|  ap_memory |        C3_d        |     array    |
|C3_d_d1           | out |   32|  ap_memory |        C3_d        |     array    |
+------------------+-----+-----+------------+--------------------+--------------+

