{
  "module_name": "gk110.c",
  "hash_id": "3c150fc6e7b12f38d4cc5b9bb651731380e5f345176c38bf65f3fcb02c396a81",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/gk110.c",
  "human_readable_source": " \n#include \"gf100.h\"\n#include \"gk104.h\"\n#include \"ctxgf100.h\"\n\n#include <subdev/timer.h>\n\n#include <nvif/class.h>\n\n \n\nconst struct gf100_gr_init\ngk110_gr_init_fe_0[] = {\n\t{ 0x40415c,   1, 0x04, 0x00000000 },\n\t{ 0x404170,   1, 0x04, 0x00000000 },\n\t{ 0x4041b4,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk110_gr_init_ds_0[] = {\n\t{ 0x405844,   1, 0x04, 0x00ffffff },\n\t{ 0x405850,   1, 0x04, 0x00000000 },\n\t{ 0x405900,   1, 0x04, 0x0000ff00 },\n\t{ 0x405908,   1, 0x04, 0x00000000 },\n\t{ 0x405928,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk110_gr_init_sked_0[] = {\n\t{ 0x407010,   1, 0x04, 0x00000000 },\n\t{ 0x407040,   1, 0x04, 0x80440424 },\n\t{ 0x407048,   1, 0x04, 0x0000000a },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk110_gr_init_cwd_0[] = {\n\t{ 0x405b44,   1, 0x04, 0x00000000 },\n\t{ 0x405b50,   1, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk110_gr_init_gpc_unk_1[] = {\n\t{ 0x418d00,   1, 0x04, 0x00000000 },\n\t{ 0x418d28,   2, 0x04, 0x00000000 },\n\t{ 0x418f00,   1, 0x04, 0x00000400 },\n\t{ 0x418f08,   1, 0x04, 0x00000000 },\n\t{ 0x418f20,   2, 0x04, 0x00000000 },\n\t{ 0x418e00,   1, 0x04, 0x00000000 },\n\t{ 0x418e08,   1, 0x04, 0x00000000 },\n\t{ 0x418e1c,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk110_gr_init_tex_0[] = {\n\t{ 0x419ab0,   1, 0x04, 0x00000000 },\n\t{ 0x419ac8,   1, 0x04, 0x00000000 },\n\t{ 0x419ab8,   1, 0x04, 0x000000e7 },\n\t{ 0x419aec,   1, 0x04, 0x00000000 },\n\t{ 0x419abc,   2, 0x04, 0x00000000 },\n\t{ 0x419ab4,   1, 0x04, 0x00000000 },\n\t{ 0x419aa8,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_init\ngk110_gr_init_l1c_0[] = {\n\t{ 0x419c98,   1, 0x04, 0x00000000 },\n\t{ 0x419ca8,   1, 0x04, 0x00000000 },\n\t{ 0x419cb0,   1, 0x04, 0x01000000 },\n\t{ 0x419cb4,   1, 0x04, 0x00000000 },\n\t{ 0x419cb8,   1, 0x04, 0x00b08bea },\n\t{ 0x419c84,   1, 0x04, 0x00010384 },\n\t{ 0x419cbc,   1, 0x04, 0x281b3646 },\n\t{ 0x419cc0,   2, 0x04, 0x00000000 },\n\t{ 0x419c80,   1, 0x04, 0x00020230 },\n\t{ 0x419ccc,   2, 0x04, 0x00000000 },\n\t{}\n};\n\nconst struct gf100_gr_init\ngk110_gr_init_sm_0[] = {\n\t{ 0x419e00,   1, 0x04, 0x00000080 },\n\t{ 0x419ea0,   1, 0x04, 0x00000000 },\n\t{ 0x419ee4,   1, 0x04, 0x00000000 },\n\t{ 0x419ea4,   1, 0x04, 0x00000100 },\n\t{ 0x419ea8,   1, 0x04, 0x00000000 },\n\t{ 0x419eb4,   1, 0x04, 0x00000000 },\n\t{ 0x419ebc,   2, 0x04, 0x00000000 },\n\t{ 0x419edc,   1, 0x04, 0x00000000 },\n\t{ 0x419f00,   1, 0x04, 0x00000000 },\n\t{ 0x419ed0,   1, 0x04, 0x00003234 },\n\t{ 0x419f74,   1, 0x04, 0x00015555 },\n\t{ 0x419f80,   4, 0x04, 0x00000000 },\n\t{}\n};\n\nstatic const struct gf100_gr_pack\ngk110_gr_pack_mmio[] = {\n\t{ gk104_gr_init_main_0 },\n\t{ gk110_gr_init_fe_0 },\n\t{ gf100_gr_init_pri_0 },\n\t{ gf100_gr_init_rstr2d_0 },\n\t{ gf119_gr_init_pd_0 },\n\t{ gk110_gr_init_ds_0 },\n\t{ gf100_gr_init_scc_0 },\n\t{ gk110_gr_init_sked_0 },\n\t{ gk110_gr_init_cwd_0 },\n\t{ gf119_gr_init_prop_0 },\n\t{ gf108_gr_init_gpc_unk_0 },\n\t{ gf100_gr_init_setup_0 },\n\t{ gf100_gr_init_crstr_0 },\n\t{ gf108_gr_init_setup_1 },\n\t{ gf100_gr_init_zcull_0 },\n\t{ gf119_gr_init_gpm_0 },\n\t{ gk110_gr_init_gpc_unk_1 },\n\t{ gf100_gr_init_gcc_0 },\n\t{ gk104_gr_init_gpc_unk_2 },\n\t{ gk104_gr_init_tpccs_0 },\n\t{ gk110_gr_init_tex_0 },\n\t{ gk104_gr_init_pe_0 },\n\t{ gk110_gr_init_l1c_0 },\n\t{ gf100_gr_init_mpc_0 },\n\t{ gk110_gr_init_sm_0 },\n\t{ gf117_gr_init_pes_0 },\n\t{ gf117_gr_init_wwdx_0 },\n\t{ gf117_gr_init_cbm_0 },\n\t{ gk104_gr_init_be_0 },\n\t{ gf100_gr_init_fe_1 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_blcg_init_sked_0[] = {\n\t{ 0x407000, 1, 0x00004041 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_blcg_init_gpc_gcc_0[] = {\n\t{ 0x419020, 1, 0x00000042 },\n\t{ 0x419038, 1, 0x00000042 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_blcg_init_gpc_l1c_0[] = {\n\t{ 0x419cd4, 2, 0x00004042 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_blcg_init_gpc_mp_0[] = {\n\t{ 0x419fd0, 1, 0x00004043 },\n\t{ 0x419fd8, 1, 0x00004049 },\n\t{ 0x419fe0, 2, 0x00004042 },\n\t{ 0x419ff0, 1, 0x00000046 },\n\t{ 0x419ff8, 1, 0x00004042 },\n\t{ 0x419f90, 1, 0x00004042 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_main_0[] = {\n\t{ 0x4041f4, 1, 0x00000000 },\n\t{ 0x409894, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_unk_0[] = {\n\t{ 0x406004, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_sked_0[] = {\n\t{ 0x407004, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_gpc_ctxctl_0[] = {\n\t{ 0x41a894, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_gpc_unk_0[] = {\n\t{ 0x418504, 1, 0x00000000 },\n\t{ 0x41860c, 1, 0x00000000 },\n\t{ 0x41868c, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_gpc_esetup_0[] = {\n\t{ 0x41882c, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_gpc_zcull_0[] = {\n\t{ 0x418974, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_gpc_l1c_0[] = {\n\t{ 0x419cd8, 2, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_gpc_unk_1[] = {\n\t{ 0x419c74, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_gpc_mp_0[] = {\n\t{ 0x419fd4, 1, 0x00004a4a },\n\t{ 0x419fdc, 1, 0x00000014 },\n\t{ 0x419fe4, 1, 0x00000000 },\n\t{ 0x419ff4, 1, 0x00001724 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_gpc_ppc_0[] = {\n\t{ 0x41be2c, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_init\ngk110_clkgate_slcg_init_pcounter_0[] = {\n\t{ 0x1be018, 1, 0x000001ff },\n\t{ 0x1bc018, 1, 0x000001ff },\n\t{ 0x1b8018, 1, 0x000001ff },\n\t{ 0x1b4124, 1, 0x00000000 },\n\t{}\n};\n\nstatic const struct nvkm_therm_clkgate_pack\ngk110_clkgate_pack[] = {\n\t{ gk104_clkgate_blcg_init_main_0 },\n\t{ gk104_clkgate_blcg_init_rstr2d_0 },\n\t{ gk104_clkgate_blcg_init_unk_0 },\n\t{ gk104_clkgate_blcg_init_gcc_0 },\n\t{ gk110_clkgate_blcg_init_sked_0 },\n\t{ gk104_clkgate_blcg_init_unk_1 },\n\t{ gk104_clkgate_blcg_init_gpc_ctxctl_0 },\n\t{ gk104_clkgate_blcg_init_gpc_unk_0 },\n\t{ gk104_clkgate_blcg_init_gpc_esetup_0 },\n\t{ gk104_clkgate_blcg_init_gpc_tpbus_0 },\n\t{ gk104_clkgate_blcg_init_gpc_zcull_0 },\n\t{ gk104_clkgate_blcg_init_gpc_tpconf_0 },\n\t{ gk104_clkgate_blcg_init_gpc_unk_1 },\n\t{ gk110_clkgate_blcg_init_gpc_gcc_0 },\n\t{ gk104_clkgate_blcg_init_gpc_ffb_0 },\n\t{ gk104_clkgate_blcg_init_gpc_tex_0 },\n\t{ gk104_clkgate_blcg_init_gpc_poly_0 },\n\t{ gk110_clkgate_blcg_init_gpc_l1c_0 },\n\t{ gk104_clkgate_blcg_init_gpc_unk_2 },\n\t{ gk110_clkgate_blcg_init_gpc_mp_0 },\n\t{ gk104_clkgate_blcg_init_gpc_ppc_0 },\n\t{ gk104_clkgate_blcg_init_rop_zrop_0 },\n\t{ gk104_clkgate_blcg_init_rop_0 },\n\t{ gk104_clkgate_blcg_init_rop_crop_0 },\n\t{ gk104_clkgate_blcg_init_pxbar_0 },\n\t{ gk110_clkgate_slcg_init_main_0 },\n\t{ gk110_clkgate_slcg_init_unk_0 },\n\t{ gk110_clkgate_slcg_init_sked_0 },\n\t{ gk110_clkgate_slcg_init_gpc_ctxctl_0 },\n\t{ gk110_clkgate_slcg_init_gpc_unk_0 },\n\t{ gk110_clkgate_slcg_init_gpc_esetup_0 },\n\t{ gk110_clkgate_slcg_init_gpc_zcull_0 },\n\t{ gk110_clkgate_slcg_init_gpc_l1c_0 },\n\t{ gk110_clkgate_slcg_init_gpc_unk_1 },\n\t{ gk110_clkgate_slcg_init_gpc_mp_0 },\n\t{ gk110_clkgate_slcg_init_gpc_ppc_0 },\n\t{ gk110_clkgate_slcg_init_pcounter_0 },\n\t{}\n};\n\n \n\n#include \"fuc/hubgk110.fuc3.h\"\n\nstruct gf100_gr_ucode\ngk110_gr_fecs_ucode = {\n\t.code.data = gk110_grhub_code,\n\t.code.size = sizeof(gk110_grhub_code),\n\t.data.data = gk110_grhub_data,\n\t.data.size = sizeof(gk110_grhub_data),\n};\n\n#include \"fuc/gpcgk110.fuc3.h\"\n\nstruct gf100_gr_ucode\ngk110_gr_gpccs_ucode = {\n\t.code.data = gk110_grgpc_code,\n\t.code.size = sizeof(gk110_grgpc_code),\n\t.data.data = gk110_grgpc_data,\n\t.data.size = sizeof(gk110_grgpc_data),\n};\n\nvoid\ngk110_gr_init_419eb4(struct gf100_gr *gr)\n{\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\tnvkm_mask(device, 0x419eb4, 0x00001000, 0x00001000);\n\tnvkm_mask(device, 0x419eb4, 0x00002000, 0x00002000);\n\tnvkm_mask(device, 0x419eb4, 0x00004000, 0x00004000);\n\tnvkm_mask(device, 0x419eb4, 0x00008000, 0x00008000);\n\tnvkm_mask(device, 0x419eb4, 0x00001000, 0x00000000);\n\tnvkm_mask(device, 0x419eb4, 0x00002000, 0x00000000);\n\tnvkm_mask(device, 0x419eb4, 0x00004000, 0x00000000);\n\tnvkm_mask(device, 0x419eb4, 0x00008000, 0x00000000);\n}\n\nstatic const struct gf100_gr_func\ngk110_gr = {\n\t.oneinit_tiles = gf100_gr_oneinit_tiles,\n\t.oneinit_sm_id = gf100_gr_oneinit_sm_id,\n\t.init = gf100_gr_init,\n\t.init_gpc_mmu = gf100_gr_init_gpc_mmu,\n\t.init_vsc_stream_master = gk104_gr_init_vsc_stream_master,\n\t.init_zcull = gf117_gr_init_zcull,\n\t.init_num_active_ltcs = gf100_gr_init_num_active_ltcs,\n\t.init_rop_active_fbps = gk104_gr_init_rop_active_fbps,\n\t.init_fecs_exceptions = gf100_gr_init_fecs_exceptions,\n\t.init_sked_hww_esr = gk104_gr_init_sked_hww_esr,\n\t.init_419cc0 = gf100_gr_init_419cc0,\n\t.init_419eb4 = gk110_gr_init_419eb4,\n\t.init_ppc_exceptions = gk104_gr_init_ppc_exceptions,\n\t.init_tex_hww_esr = gf100_gr_init_tex_hww_esr,\n\t.init_shader_exceptions = gf100_gr_init_shader_exceptions,\n\t.init_rop_exceptions = gf100_gr_init_rop_exceptions,\n\t.init_exception2 = gf100_gr_init_exception2,\n\t.init_400054 = gf100_gr_init_400054,\n\t.trap_mp = gf100_gr_trap_mp,\n\t.mmio = gk110_gr_pack_mmio,\n\t.fecs.ucode = &gk110_gr_fecs_ucode,\n\t.fecs.reset = gf100_gr_fecs_reset,\n\t.gpccs.ucode = &gk110_gr_gpccs_ucode,\n\t.rops = gf100_gr_rops,\n\t.ppc_nr = 2,\n\t.grctx = &gk110_grctx,\n\t.clkgate_pack = gk110_clkgate_pack,\n\t.zbc = &gf100_gr_zbc,\n\t.sclass = {\n\t\t{ -1, -1, FERMI_TWOD_A },\n\t\t{ -1, -1, KEPLER_INLINE_TO_MEMORY_B },\n\t\t{ -1, -1, KEPLER_B, &gf100_fermi },\n\t\t{ -1, -1, KEPLER_COMPUTE_B },\n\t\t{}\n\t}\n};\n\nstatic const struct gf100_gr_fwif\ngk110_gr_fwif[] = {\n\t{ -1, gf100_gr_load, &gk110_gr },\n\t{ -1, gf100_gr_nofw, &gk110_gr },\n\t{}\n};\n\nint\ngk110_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn gf100_gr_new_(gk110_gr_fwif, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}