$date
	Sat Jun 11 14:38:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! res $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & sel0 $end
$var reg 1 ' sel1 $end
$scope module mux_41_1b_0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & sel0 $end
$var wire 1 ' sel1 $end
$var wire 1 ! res $end
$var wire 1 ( cd_out $end
$var wire 1 ) ab_out $end
$scope module mux_21_1b_0 $end
$var wire 1 " a $end
$var wire 1 * a_out $end
$var wire 1 # b $end
$var wire 1 + b_out $end
$var wire 1 , not_sel $end
$var wire 1 ) res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_1 $end
$var wire 1 $ a $end
$var wire 1 - a_out $end
$var wire 1 % b $end
$var wire 1 . b_out $end
$var wire 1 / not_sel $end
$var wire 1 ( res $end
$var wire 1 & sel $end
$upscope $end
$scope module mux_21_1b_2 $end
$var wire 1 ) a $end
$var wire 1 0 a_out $end
$var wire 1 ( b $end
$var wire 1 1 b_out $end
$var wire 1 2 not_sel $end
$var wire 1 ! res $end
$var wire 1 ' sel $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
0'
0&
0%
1$
0#
1"
x!
$end
#1
1,
1/
12
#3
01
0.
0+
#4
1*
1-
#7
1)
1(
#10
10
#13
1!
#14
1&
#15
0,
0/
#18
0*
0-
#21
0)
0(
#24
00
#27
0!
#28
0&
1'
#29
1,
1/
02
#32
1*
1-
#35
1)
1(
#38
11
#41
1!
#42
1&
#43
0,
0/
#46
0*
0-
#49
0)
0(
#52
01
#55
0!
#56
0&
0'
1#
0"
#57
1,
1/
12
#60
1-
#63
1(
#70
1&
#71
0,
0/
#73
1+
#74
0-
#76
1)
#77
0(
#79
10
#82
1!
#84
0&
1'
#85
1,
1/
02
#87
0+
#88
1-
00
#90
0)
#91
1(
0!
#94
11
#97
1!
#98
1&
#99
0,
0/
#101
1+
#102
0-
#104
1)
#105
0(
#108
01
#111
0!
#112
