Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 14 00:09:22 2020
| Host         : DESKTOP-SN7OKPI running 64-bit major release  (build 9200)
| Command      : report_methodology -file TopMultiplier_methodology_drc_routed.rpt -pb TopMultiplier_methodology_drc_routed.pb -rpx TopMultiplier_methodology_drc_routed.rpx
| Design       : TopMultiplier
| Device       : xc7vx485tffg1157-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 64
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 64         |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[0]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[10]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[11]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[12]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[13]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[14]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[15]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[1]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[2]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[3]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[4]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[5]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[6]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[7]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[8]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'x_in[9]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[0]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[10]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[11]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[12]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[13]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[14]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[15]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[1]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[2]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[3]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[4]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[5]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[6]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[7]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[8]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'y_in[9]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME !~  "*clk*" && DIRECTION == "IN" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 4)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[0]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[10]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[11]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[12]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[13]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[14]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[15]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[16]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[17]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[18]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[19]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[1]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[20]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[21]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[22]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[23]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[24]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[25]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[26]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[27]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[28]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[29]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[2]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[30]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#57 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[31]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#58 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[3]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#59 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[4]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#60 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[5]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#61 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[6]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#62 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[7]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#63 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[8]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>

XDCH-2#64 Warning
Same min and max delay values on IO port  
The same output delay of 0.200 ns has been defined on port 'result_out[9]' relative to clock v_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks *v_clk*] -add_delay 0.200 [get_ports -filter { NAME =~  "*" && DIRECTION == "OUT" }]
C:/Users/TheBetterKong/VivadoWorkplace/MyMultiplier16/multiplier_constraints.xdc (Line: 5)
Related violations: <none>


