Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 23:56:41 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFF_X2)                             0.0000     0.0000 r
  weight_reg[5]/QN (DFF_X2)                             0.3701     0.3701 f
  U1007/ZN (INV_X8)                                     0.1725     0.5425 r
  U999/ZN (XNOR2_X2)                                    0.3224     0.8649 r
  U1103/ZN (XNOR2_X1)                                   0.3700     1.2349 r
  U1104/ZN (XNOR2_X1)                                   0.3884     1.6233 r
  U875/ZN (NOR2_X1)                                     0.1194     1.7428 f
  U908/ZN (NAND2_X1)                                    0.1432     1.8860 r
  U1016/ZN (NAND2_X2)                                   0.0691     1.9551 f
  U1015/ZN (NAND2_X2)                                   0.1191     2.0742 r
  U1117/ZN (NAND2_X2)                                   0.0591     2.1334 f
  U1118/ZN (NAND2_X2)                                   0.0805     2.2139 r
  dut_sram_write_data_reg[1]/D (DFF_X2)                 0.0000     2.2139 r
  data arrival time                                                2.2139

  clock clk (rise edge)                                 2.4500     2.4500
  clock network delay (ideal)                           0.0000     2.4500
  clock uncertainty                                    -0.0500     2.4000
  dut_sram_write_data_reg[1]/CK (DFF_X2)                0.0000     2.4000 r
  library setup time                                   -0.1846     2.2154
  data required time                                               2.2154
  --------------------------------------------------------------------------
  data required time                                               2.2154
  data arrival time                                               -2.2139
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0015


1
