--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ivan/work/tools/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 4 -n 3 -fastpaths -xml MC3PU.twx MC3PU.ncd -o MC3PU.twr MC3PU.pcf
-ucf mc3pu.ucf

Design file:              MC3PU.ncd
Physical constraint file: MC3PU.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   13.749(R)|clock_BUFGP       |   0.000|
led<1>      |   14.103(R)|clock_BUFGP       |   0.000|
led<2>      |   12.504(R)|clock_BUFGP       |   0.000|
led<3>      |   12.459(R)|clock_BUFGP       |   0.000|
led<4>      |   14.220(R)|clock_BUFGP       |   0.000|
led<5>      |   14.778(R)|clock_BUFGP       |   0.000|
led<6>      |   13.019(R)|clock_BUFGP       |   0.000|
led<7>      |   13.029(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    9.357|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Aug 16 17:31:25 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



