Determining compilation order of HDL files
Analyzing VHDL file flipflopD.vhd
Restoring VHDL parse-tree ieee.std_logic_1164 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_1164.vdb
Restoring VHDL parse-tree std.standard from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/standard.vdb
Restoring VHDL parse-tree ieee.std_logic_arith from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_arith.vdb
Restoring VHDL parse-tree ieee.std_logic_unsigned from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_unsigned.vdb
Analyzing VHDL file bloque2.vhd
Analyzing VHDL file bloque1.vhd
Analyzing VHDL file registro_16bits_SE.vhd
Analyzing VHDL file registro_16bits.vhd
Analyzing VHDL file half_neurona.vhd
Analyzing VHDL file first_neurona.vhd
Analyzing VHDL file first_neurona_tb.vhd
Restoring VHDL parse-tree ieee.numeric_std from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/numeric_std.vdb
Saving VHDL parse-tree work.flipflopd into
d:/users/aldemaro/documents/proyecto_tesis/first_neurona/isim/work/flipflopd.vdb
Saving VHDL parse-tree work.bloque2 into
d:/users/aldemaro/documents/proyecto_tesis/first_neurona/isim/work/bloque2.vdb
Saving VHDL parse-tree work.bloque1 into
d:/users/aldemaro/documents/proyecto_tesis/first_neurona/isim/work/bloque1.vdb
Saving VHDL parse-tree work.registro_16bits_se into
d:/users/aldemaro/documents/proyecto_tesis/first_neurona/isim/work/registro_16bi
ts_se.vdb
Saving VHDL parse-tree work.registro_16bits into
d:/users/aldemaro/documents/proyecto_tesis/first_neurona/isim/work/registro_16bi
ts.vdb
Saving VHDL parse-tree work.half_neurona into
d:/users/aldemaro/documents/proyecto_tesis/first_neurona/isim/work/half_neurona.
vdb
Saving VHDL parse-tree work.first_neurona into
d:/users/aldemaro/documents/proyecto_tesis/first_neurona/isim/work/first_neurona
.vdb
Saving VHDL parse-tree work.first_neurona_tb into
d:/users/aldemaro/documents/proyecto_tesis/first_neurona/isim/work/first_neurona
_tb.vdb
Starting static elaboration
WARNING:HDLCompiler:746 - "N:/K.31/rtf/vhdl/src/ieee/numeric_std.vhd" Line 867.
   Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/K.31/rtf/vhdl/src/ieee/numeric_std.vhd" Line 868.
   Range is empty (null range)
Completed static elaboration
Fuse Memory Usage: 56224 Kb
Fuse CPU Usage: 812 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package numeric_std from library ieee
Compiling architecture behavioral of entity registro_16bits_se
[registro_16bits_se_default]
Compiling architecture behavioral of entity flipflopd [flipflopd_default]
Compiling architecture structural of entity bloque1 [bloque1_default]
Compiling architecture dataflow of entity bloque2 [bloque2_default]
Compiling architecture behavioral of entity half_neurona [half_neurona_default]
Compiling architecture behavioral of entity registro_16bits
[registro_16bits_default]
Compiling architecture behavioral of entity first_neurona
[first_neurona_default]
Compiling architecture behavior of entity first_neurona_tb
Compiled 20 VHDL Units
Built simulation executable first_neurona_tb_isim_beh.exe
Fuse Memory Usage: 57508 Kb
Fuse CPU Usage: 890 ms
