Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Fri Jan 01 06:28:13 2016
| Host             : XSJPARIMALP31 running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : zed_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.843  |
| Dynamic (W)              | 1.679  |
| Device Static (W)        | 0.164  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 63.7   |
| Junction Temperature (C) | 46.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.074 |        6 |       --- |             --- |
| Slice Logic              |     0.021 |    31954 |       --- |             --- |
|   LUT as Logic           |     0.017 |     9552 |     53200 |           17.95 |
|   Register               |     0.002 |    17061 |    106400 |           16.03 |
|   CARRY4                 |     0.001 |      378 |     13300 |            2.84 |
|   LUT as Distributed RAM |    <0.001 |      460 |     17400 |            2.64 |
|   F7/F8 Muxes            |    <0.001 |      132 |     53200 |            0.25 |
|   LUT as Shift Register  |    <0.001 |      347 |     17400 |            1.99 |
|   Others                 |     0.000 |     1363 |       --- |             --- |
| Signals                  |     0.028 |    23672 |       --- |             --- |
| Block RAM                |     0.020 |       24 |       140 |           17.14 |
| PS7                      |     1.536 |        1 |       --- |             --- |
| Static Power             |     0.164 |          |           |                 |
| Total                    |     1.843 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.159 |       0.142 |      0.017 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.762 |       0.730 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------+-----------------+
| Clock      | Domain                                | Constraint (ns) |
+------------+---------------------------------------+-----------------+
| clk_fpga_1 | zed_i/ps7/inst/FCLK_CLK_unbuffered[1] |             7.0 |
+------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| zed_wrapper                                                                        |     1.679 |
|   zed_i                                                                            |     1.679 |
|     axi_ic_ps7_M_AXI_GP0                                                           |     0.012 |
|       m00_couplers                                                                 |    <0.001 |
|         m00_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       m01_couplers                                                                 |    <0.001 |
|         m01_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       m02_couplers                                                                 |    <0.001 |
|         m02_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       m03_couplers                                                                 |    <0.001 |
|         m03_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       m04_couplers                                                                 |    <0.001 |
|         m04_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       m05_couplers                                                                 |    <0.001 |
|         m05_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       s00_couplers                                                                 |     0.007 |
|         auto_pc                                                                    |     0.005 |
|           inst                                                                     |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.005 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |     0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |     0.002 |
|                 ar_pipe                                                            |    <0.001 |
|                 aw_pipe                                                            |    <0.001 |
|                 b_pipe                                                             |    <0.001 |
|                 r_pipe                                                             |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|         s00_data_fifo                                                              |     0.000 |
|         s00_regslice                                                               |     0.002 |
|           inst                                                                     |     0.002 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       xbar                                                                         |     0.001 |
|         inst                                                                       |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |     0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             reg_slice_r                                                            |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     axi_ic_ps7_S_AXI_HP0                                                           |     0.019 |
|       m00_couplers                                                                 |     0.010 |
|         auto_pc                                                                    |     0.003 |
|           inst                                                                     |     0.003 |
|             gen_axi4_axi3.axi3_conv_inst                                           |     0.003 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                  |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                            |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.rfwft                                            |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_0                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                            |     0.001 |
|                 USE_BURSTS.cmd_queue                                               |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.rfwft                                            |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_4                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                          |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.rfwft                                            |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_4                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|               USE_WRITE.write_data_inst                                            |    <0.001 |
|         m00_data_fifo                                                              |     0.005 |
|           inst                                                                     |     0.005 |
|             gen_fifo.fifo_gen_inst                                                 |     0.005 |
|               inst_fifo_gen                                                        |     0.005 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                            |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice       |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                            |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                           |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                           |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                               ramloop[1].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                             |    <0.001 |
|         m00_regslice                                                               |     0.002 |
|           inst                                                                     |     0.002 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       s00_couplers                                                                 |     0.003 |
|         s00_data_fifo                                                              |     0.002 |
|           inst                                                                     |     0.002 |
|             gen_fifo.fifo_gen_inst                                                 |     0.002 |
|               inst_fifo_gen                                                        |     0.002 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                            |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice       |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                            |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                             |    <0.001 |
|         s00_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|       s01_couplers                                                                 |     0.003 |
|         s01_data_fifo                                                              |     0.002 |
|           inst                                                                     |     0.002 |
|             gen_fifo.fifo_gen_inst                                                 |     0.002 |
|               inst_fifo_gen                                                        |     0.002 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                           |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                           |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                               ramloop[1].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                             |    <0.001 |
|         s01_regslice                                                               |     0.001 |
|           inst                                                                     |     0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       xbar                                                                         |     0.002 |
|         inst                                                                       |     0.002 |
|           gen_samd.crossbar_samd                                                   |     0.002 |
|             addr_arbiter_ar                                                        |    <0.001 |
|             addr_arbiter_aw                                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                     |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                       |    <0.001 |
|               b_pipe                                                               |    <0.001 |
|               r_pipe                                                               |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                       |    <0.001 |
|               b_pipe                                                               |    <0.001 |
|               r_pipe                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             splitter_aw_mi                                                         |    <0.001 |
|     axi_ic_ps7_S_AXI_HP1                                                           |     0.019 |
|       m00_couplers                                                                 |     0.010 |
|         auto_pc                                                                    |     0.003 |
|           inst                                                                     |     0.003 |
|             gen_axi4_axi3.axi3_conv_inst                                           |     0.003 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                  |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                            |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.rfwft                                            |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_0                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                            |     0.001 |
|                 USE_BURSTS.cmd_queue                                               |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.rfwft                                            |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_4                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                          |    <0.001 |
|                   inst                                                             |    <0.001 |
|                     fifo_gen_inst                                                  |    <0.001 |
|                       inst_fifo_gen                                                |    <0.001 |
|                         gconvfifo.rf                                               |    <0.001 |
|                           grf.rf                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                               |    <0.001 |
|                               gr1.rfwft                                            |    <0.001 |
|                               grss.rsts                                            |    <0.001 |
|                               rpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                               |    <0.001 |
|                               gwss.wsts                                            |    <0.001 |
|                               wpntr                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                  |    <0.001 |
|                               gdm.dm                                               |    <0.001 |
|                                 RAM_reg_0_31_0_4                                   |    <0.001 |
|                             rstblk                                                 |    <0.001 |
|               USE_WRITE.write_data_inst                                            |    <0.001 |
|         m00_data_fifo                                                              |     0.005 |
|           inst                                                                     |     0.005 |
|             gen_fifo.fifo_gen_inst                                                 |     0.005 |
|               inst_fifo_gen                                                        |     0.005 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                            |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice       |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                            |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                           |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                           |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                               ramloop[1].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                             |    <0.001 |
|         m00_regslice                                                               |     0.002 |
|           inst                                                                     |     0.002 |
|             ar_pipe                                                                |    <0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       s00_couplers                                                                 |     0.003 |
|         s00_data_fifo                                                              |     0.002 |
|           inst                                                                     |     0.002 |
|             gen_fifo.fifo_gen_inst                                                 |     0.002 |
|               inst_fifo_gen                                                        |     0.002 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                            |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice       |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                            |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                             |    <0.001 |
|         s00_regslice                                                               |    <0.001 |
|           inst                                                                     |    <0.001 |
|             ar_pipe                                                                |    <0.001 |
|             r_pipe                                                                 |    <0.001 |
|       s01_couplers                                                                 |     0.003 |
|         s01_data_fifo                                                              |     0.002 |
|           inst                                                                     |     0.002 |
|             gen_fifo.fifo_gen_inst                                                 |     0.002 |
|               inst_fifo_gen                                                        |     0.002 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                           |     0.001 |
|                   grf.rf                                                           |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gdm.dm                                                       |    <0.001 |
|                         RAM_reg_0_31_0_5                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                          |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice |    <0.001 |
|                   rstblk                                                           |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                           |    <0.001 |
|                   grf.rf                                                           |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                       gr1.rfwft                                                    |    <0.001 |
|                       grss.rsts                                                    |    <0.001 |
|                         c1                                                         |    <0.001 |
|                         c2                                                         |    <0.001 |
|                       rpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                       gwss.wsts                                                    |    <0.001 |
|                         c0                                                         |    <0.001 |
|                         c1                                                         |    <0.001 |
|                       wpntr                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                          |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                     |    <0.001 |
|                         inst_blk_mem_gen                                           |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                            |    <0.001 |
|                             valid.cstr                                             |    <0.001 |
|                               ramloop[0].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                               ramloop[1].ram.r                                     |    <0.001 |
|                                 prim_noinit.ram                                    |    <0.001 |
|                     rstblk                                                         |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                             |    <0.001 |
|         s01_regslice                                                               |     0.001 |
|           inst                                                                     |     0.001 |
|             aw_pipe                                                                |    <0.001 |
|             b_pipe                                                                 |    <0.001 |
|             w_pipe                                                                 |    <0.001 |
|       xbar                                                                         |     0.002 |
|         inst                                                                       |     0.002 |
|           gen_samd.crossbar_samd                                                   |     0.002 |
|             addr_arbiter_ar                                                        |    <0.001 |
|             addr_arbiter_aw                                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                     |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                       |    <0.001 |
|               b_pipe                                                               |    <0.001 |
|               r_pipe                                                               |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                       |    <0.001 |
|               b_pipe                                                               |    <0.001 |
|               r_pipe                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                       |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                         |    <0.001 |
|               wrouter_aw_fifo                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                     |    <0.001 |
|             splitter_aw_mi                                                         |    <0.001 |
|     dm_0                                                                           |     0.010 |
|       U0                                                                           |     0.010 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                     |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                       |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                   |    <0.001 |
|         I_PRMRY_DATAMOVER                                                          |     0.008 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |     0.008 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                       |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                    |     0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |     0.003 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_DATA_FIFO                                                          |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |     0.003 |
|                     inst_fifo_gen                                                  |     0.003 |
|                       gconvfifo.rf                                                 |     0.003 |
|                         grf.rf                                                     |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.gdc.dc                                            |    <0.001 |
|                               gsym_dc.dc                                           |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                               c1                                                   |    <0.001 |
|                               c2                                                   |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                               c0                                                   |    <0.001 |
|                               c1                                                   |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                               |     0.002 |
|                               inst_blk_mem_gen                                     |     0.002 |
|                                 gnativebmg.native_blk_mem_gen                      |     0.002 |
|                                   valid.cstr                                       |     0.002 |
|                                     ramloop[0].ram.r                               |     0.001 |
|                                       prim_noinit.ram                              |     0.001 |
|                                     ramloop[1].ram.r                               |     0.001 |
|                                       prim_noinit.ram                              |     0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_MSTR_PCC                                                             |     0.002 |
|             I_RD_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_RD_STATUS_CNTLR                                                      |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|         I_RST_MODULE                                                               |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                               |    <0.001 |
|           REG_HRD_RST                                                              |    <0.001 |
|           REG_HRD_RST_OUT                                                          |    <0.001 |
|     dm_1                                                                           |     0.010 |
|       U0                                                                           |     0.010 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                  |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                       |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                     |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                       |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                   |    <0.001 |
|         I_PRMRY_DATAMOVER                                                          |     0.008 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |     0.008 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                       |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                    |     0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |     0.003 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_DATA_FIFO                                                          |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |     0.003 |
|                     inst_fifo_gen                                                  |     0.003 |
|                       gconvfifo.rf                                                 |     0.003 |
|                         grf.rf                                                     |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.gdc.dc                                            |    <0.001 |
|                               gsym_dc.dc                                           |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                               c1                                                   |    <0.001 |
|                               c2                                                   |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                               c0                                                   |    <0.001 |
|                               c1                                                   |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                               |     0.002 |
|                               inst_blk_mem_gen                                     |     0.002 |
|                                 gnativebmg.native_blk_mem_gen                      |     0.002 |
|                                   valid.cstr                                       |     0.002 |
|                                     ramloop[0].ram.r                               |     0.001 |
|                                       prim_noinit.ram                              |     0.001 |
|                                     ramloop[1].ram.r                               |     0.001 |
|                                       prim_noinit.ram                              |     0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_MSTR_PCC                                                             |     0.002 |
|             I_RD_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_RD_STATUS_CNTLR                                                      |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|         I_RST_MODULE                                                               |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                               |    <0.001 |
|           REG_HRD_RST                                                              |    <0.001 |
|           REG_HRD_RST_OUT                                                          |    <0.001 |
|     dm_2                                                                           |     0.016 |
|       U0                                                                           |     0.016 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                       |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                     |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                       |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                   |    <0.001 |
|         I_PRMRY_DATAMOVER                                                          |     0.014 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |     0.014 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                  |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                    |     0.003 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                |    <0.001 |
|               I_DATA_FIFO                                                          |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |     0.002 |
|                     inst_fifo_gen                                                  |     0.002 |
|                       gconvfifo.rf                                                 |     0.002 |
|                         grf.rf                                                     |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                               c1                                                   |    <0.001 |
|                               c2                                                   |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                               c0                                                   |    <0.001 |
|                               c1                                                   |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                               |     0.002 |
|                               inst_blk_mem_gen                                     |     0.002 |
|                                 gnativebmg.native_blk_mem_gen                      |     0.002 |
|                                   valid.cstr                                       |     0.002 |
|                                     ramloop[0].ram.r                               |    <0.001 |
|                                       prim_noinit.ram                              |    <0.001 |
|                                     ramloop[1].ram.r                               |     0.001 |
|                                       prim_noinit.ram                              |     0.001 |
|               I_XD_FIFO                                                            |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             grhf.rhf                                               |    <0.001 |
|                             grss.gdc.dc                                            |    <0.001 |
|                               gsym_dc.dc                                           |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_7_0_5                                      |    <0.001 |
|                               RAM_reg_0_7_6_11                                     |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                  |     0.002 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |     0.005 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                     |     0.002 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |     0.002 |
|                 I_MSSAI_SKID_BUF                                                   |    <0.001 |
|                 I_TSTRB_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                       DYNSHREG_F_I                                                 |    <0.001 |
|                 SLICE_INSERTION                                                    |    <0.001 |
|               I_DRE_CNTL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                   |    <0.001 |
|             I_WR_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_WR_STATUS_CNTLR                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|         I_RST_MODULE                                                               |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                               |    <0.001 |
|           REG_HRD_RST                                                              |    <0.001 |
|           REG_HRD_RST_OUT                                                          |    <0.001 |
|     dm_3                                                                           |     0.015 |
|       U0                                                                           |     0.015 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                       |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                     |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                       |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                   |    <0.001 |
|         I_PRMRY_DATAMOVER                                                          |     0.013 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |     0.013 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                  |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                    |     0.003 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                |    <0.001 |
|               I_DATA_FIFO                                                          |     0.002 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |     0.002 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |     0.002 |
|                     inst_fifo_gen                                                  |     0.002 |
|                       gconvfifo.rf                                                 |     0.002 |
|                         grf.rf                                                     |     0.002 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             gr1.rfwft                                              |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                               c1                                                   |    <0.001 |
|                               c2                                                   |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                               c0                                                   |    <0.001 |
|                               c1                                                   |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |     0.002 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                               |     0.002 |
|                               inst_blk_mem_gen                                     |     0.002 |
|                                 gnativebmg.native_blk_mem_gen                      |     0.002 |
|                                   valid.cstr                                       |     0.002 |
|                                     ramloop[0].ram.r                               |    <0.001 |
|                                       prim_noinit.ram                              |    <0.001 |
|                                     ramloop[1].ram.r                               |     0.001 |
|                                       prim_noinit.ram                              |     0.001 |
|               I_XD_FIFO                                                            |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                |    <0.001 |
|                     inst_fifo_gen                                                  |    <0.001 |
|                       gconvfifo.rf                                                 |    <0.001 |
|                         grf.rf                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                             grhf.rhf                                               |    <0.001 |
|                             grss.gdc.dc                                            |    <0.001 |
|                               gsym_dc.dc                                           |    <0.001 |
|                             grss.rsts                                              |    <0.001 |
|                             rpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                             gwss.wsts                                              |    <0.001 |
|                             wpntr                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                    |    <0.001 |
|                             gdm.dm                                                 |    <0.001 |
|                               RAM_reg_0_7_0_5                                      |    <0.001 |
|                               RAM_reg_0_7_6_11                                     |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                  |     0.002 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |     0.004 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                     |     0.002 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |     0.002 |
|                 I_MSSAI_SKID_BUF                                                   |    <0.001 |
|                 I_TSTRB_FIFO                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                       DYNSHREG_F_I                                                 |    <0.001 |
|                 SLICE_INSERTION                                                    |    <0.001 |
|               I_DRE_CNTL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_ADDR_CNTL                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_CMD_STATUS                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |    <0.001 |
|               I_CMD_FIFO                                                           |    <0.001 |
|             I_RESET                                                                |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                   |    <0.001 |
|             I_WR_DATA_CNTL                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|             I_WR_STATUS_CNTLR                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                        |    <0.001 |
|                     DYNSHREG_F_I                                                   |    <0.001 |
|         I_RST_MODULE                                                               |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                               |    <0.001 |
|           REG_HRD_RST                                                              |    <0.001 |
|           REG_HRD_RST_OUT                                                          |    <0.001 |
|     proc_sys_reset_1                                                               |    <0.001 |
|       U0                                                                           |    <0.001 |
|         EXT_LPF                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |    <0.001 |
|         SEQ                                                                        |    <0.001 |
|           SEQ_COUNTER                                                              |    <0.001 |
|     ps7                                                                            |     1.538 |
|       inst                                                                         |     1.538 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                            |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                            |     0.000 |
|     sharpen_filter_0                                                               |     0.004 |
|       inst                                                                         |     0.004 |
|         buff_A_0_U                                                                 |    <0.001 |
|           sharpen_filter_buff_A_0_ram_U                                            |    <0.001 |
|         buff_A_1_U                                                                 |    <0.001 |
|           sharpen_filter_buff_A_0_ram_U                                            |    <0.001 |
|         buff_A_2_U                                                                 |    <0.001 |
|           sharpen_filter_buff_A_2_ram_U                                            |    <0.001 |
|     sharpen_filter_0_if                                                            |     0.015 |
|       U0                                                                           |     0.015 |
|         XD_ADAPTER_CORE_I                                                          |     0.015 |
|           ACTIVE_GEN2.XD_OUTPUT_SCALARS_I                                          |     0.001 |
|             OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I                                |     0.001 |
|               NEW_INTRO3.FIF_DMG_INST                                              |     0.001 |
|                 inst_fifo_gen                                                      |     0.001 |
|                   gconvfifo.g_fifo_ic.gpkt_cnt_sync_stage[1].pkt_rd_stg_inst       |    <0.001 |
|                   gconvfifo.g_fifo_ic.gpkt_cnt_sync_stage[2].pkt_rd_stg_inst       |    <0.001 |
|                   gconvfifo.g_fifo_ic.rstblk                                       |    <0.001 |
|                   gconvfifo.rf                                                     |     0.001 |
|                     grf.rf                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                         gr1.rfwft                                                  |    <0.001 |
|                         gras.rsts                                                  |    <0.001 |
|                         rpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                         gwas.wsts                                                  |    <0.001 |
|                         wpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                        |    <0.001 |
|                         gdm.dm                                                     |    <0.001 |
|                           RAM_reg_0_15_0_5                                         |    <0.001 |
|                           RAM_reg_0_15_12_17                                       |    <0.001 |
|                           RAM_reg_0_15_18_23                                       |    <0.001 |
|                           RAM_reg_0_15_24_29                                       |    <0.001 |
|                           RAM_reg_0_15_30_31                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                        |    <0.001 |
|                       rstblk                                                       |    <0.001 |
|           AXI_LITE_IF_I                                                            |     0.001 |
|           XD_INPUT_ARGS_I                                                          |     0.006 |
|             IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I                      |     0.006 |
|               AXI_WIDER_GEN.FIFO_I                                                 |     0.006 |
|                 NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST                                |     0.006 |
|                   inst_fifo_gen                                                    |     0.006 |
|                     gconvfifo.rf                                                   |     0.006 |
|                       grf.rf                                                       |     0.006 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[3].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[3].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[4].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[4].wr_stg_inst                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |     0.005 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                 |     0.004 |
|                             inst_blk_mem_gen                                       |     0.004 |
|                               gnativebmg.native_blk_mem_gen                        |     0.004 |
|                                 valid.cstr                                         |     0.004 |
|                                   ramloop[0].ram.r                                 |     0.004 |
|                                     prim_noinit.ram                                |     0.004 |
|           XD_OUTPUT_ARGS_I                                                         |     0.005 |
|             OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I                        |     0.005 |
|               AXI_WIDER_GEN.FIFO_I                                                 |     0.003 |
|                 NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST                                |     0.003 |
|                   inst_fifo_gen                                                    |     0.003 |
|                     gconvfifo.rf                                                   |     0.003 |
|                       grf.rf                                                       |     0.003 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[3].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[3].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[4].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[4].wr_stg_inst                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |     0.002 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                 |     0.001 |
|                             inst_blk_mem_gen                                       |     0.001 |
|                               gnativebmg.native_blk_mem_gen                        |     0.001 |
|                                 valid.cstr                                         |     0.001 |
|                                   ramloop[0].ram.r                                 |    <0.001 |
|                                     prim_noinit.ram                                |    <0.001 |
|                                   ramloop[1].ram.r                                 |    <0.001 |
|                                     prim_noinit.ram                                |    <0.001 |
|               SW_LENGTH_FIFO                                                       |    <0.001 |
|               wr_stg_inst                                                          |    <0.001 |
|             SW_LENGTH_SYNC_S2S                                                     |    <0.001 |
|             XD_SW_LENGTH_SYNC                                                      |    <0.001 |
|             XD_SW_LENGTH_WE_SYNC                                                   |    <0.001 |
|           XD_RESET_SYNC                                                            |    <0.001 |
|           XD_RESET_SYNC_maclk                                                      |    <0.001 |
|           XD_RESET_SYNC_s_axi_aclk                                                 |    <0.001 |
|           XD_SYNC_I                                                                |     0.002 |
|             COMMAND_FIFO_NEW                                                       |     0.001 |
|               FIF_DMG_INST                                                         |     0.001 |
|                 inst_fifo_gen                                                      |     0.001 |
|                   gconvfifo.rf                                                     |     0.001 |
|                     grf.rf                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                         gr1.rfwft                                                  |    <0.001 |
|                         gras.rsts                                                  |    <0.001 |
|                         rpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                         gwas.wsts                                                  |    <0.001 |
|                         wpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                        |    <0.001 |
|                         gdm.dm                                                     |    <0.001 |
|                           RAM_reg_0_31_12_17                                       |    <0.001 |
|                           RAM_reg_0_31_18_23                                       |    <0.001 |
|                           RAM_reg_0_31_6_11                                        |    <0.001 |
|             NEW_INTRO.AP_IARGSTART_SYNC_I                                          |    <0.001 |
|             NEW_INTRO.AP_ISCALARSTART_SYNC_I                                       |    <0.001 |
|             NEW_INTRO.AP_OARGSTART_SYNC_I                                          |    <0.001 |
|             NEW_INTRO.AP_OSCALARSTART_SYNC_I                                       |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_CMDERR_SYNC_I                                |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_DONE_SYNC_I                                  |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_IDLE_SYNC_I                                  |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_READY_SYNC_I                                 |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_START_SYNC_I                                 |    <0.001 |
|             STATUS_AP_IDLE_I                                                       |    <0.001 |
|             STATUS_AP_READY_I                                                      |    <0.001 |
|             SYNC_AP_DONE_I                                                         |    <0.001 |
|             SYNC_AP_START_I                                                        |    <0.001 |
|             ap_rst_axi_sync1                                                       |    <0.001 |
|     sobel_filter_0                                                                 |     0.006 |
|       inst                                                                         |     0.006 |
|         buff_A_0_U                                                                 |    <0.001 |
|           sobel_filter_buff_A_0_ram_U                                              |    <0.001 |
|         buff_A_1_U                                                                 |    <0.001 |
|           sobel_filter_buff_A_0_ram_U                                              |    <0.001 |
|         buff_A_2_U                                                                 |    <0.001 |
|           sobel_filter_buff_A_2_ram_U                                              |    <0.001 |
|     sobel_filter_0_if                                                              |     0.015 |
|       U0                                                                           |     0.015 |
|         XD_ADAPTER_CORE_I                                                          |     0.015 |
|           ACTIVE_GEN2.XD_OUTPUT_SCALARS_I                                          |     0.001 |
|             OUTPUT_SCALARS_GEN[0].ACTIVE_GEN.FIFO_I                                |     0.001 |
|               NEW_INTRO3.FIF_DMG_INST                                              |     0.001 |
|                 inst_fifo_gen                                                      |     0.001 |
|                   gconvfifo.g_fifo_ic.gpkt_cnt_sync_stage[1].pkt_rd_stg_inst       |    <0.001 |
|                   gconvfifo.g_fifo_ic.gpkt_cnt_sync_stage[2].pkt_rd_stg_inst       |    <0.001 |
|                   gconvfifo.g_fifo_ic.rstblk                                       |    <0.001 |
|                   gconvfifo.rf                                                     |     0.001 |
|                     grf.rf                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                         gr1.rfwft                                                  |    <0.001 |
|                         gras.rsts                                                  |    <0.001 |
|                         rpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                         gwas.wsts                                                  |    <0.001 |
|                         wpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                        |    <0.001 |
|                         gdm.dm                                                     |    <0.001 |
|                           RAM_reg_0_15_0_5                                         |    <0.001 |
|                           RAM_reg_0_15_12_17                                       |    <0.001 |
|                           RAM_reg_0_15_18_23                                       |    <0.001 |
|                           RAM_reg_0_15_24_29                                       |    <0.001 |
|                           RAM_reg_0_15_30_31                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                        |    <0.001 |
|                       rstblk                                                       |    <0.001 |
|           AXI_LITE_IF_I                                                            |     0.001 |
|           XD_INPUT_ARGS_I                                                          |     0.006 |
|             IARGS_GEN.INPUT_ARGS_GEN[0].S2S_GEN.IARG_AP_S2S_I                      |     0.006 |
|               AXI_WIDER_GEN.FIFO_I                                                 |     0.006 |
|                 NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST                                |     0.006 |
|                   inst_fifo_gen                                                    |     0.006 |
|                     gconvfifo.rf                                                   |     0.006 |
|                       grf.rf                                                       |     0.006 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[3].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[3].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[4].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[4].wr_stg_inst                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |     0.005 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                 |     0.004 |
|                             inst_blk_mem_gen                                       |     0.004 |
|                               gnativebmg.native_blk_mem_gen                        |     0.004 |
|                                 valid.cstr                                         |     0.004 |
|                                   ramloop[0].ram.r                                 |     0.004 |
|                                     prim_noinit.ram                                |     0.004 |
|           XD_OUTPUT_ARGS_I                                                         |     0.005 |
|             OARGS_GEN.OUTPUT_ARGS_GEN[0].S2S_GEN.OARG_S2S_I                        |     0.005 |
|               AXI_WIDER_GEN.FIFO_I                                                 |     0.003 |
|                 NEW_INTRO.BRAM_MEM_GEN.FIF_BMG_INST                                |     0.003 |
|                   inst_fifo_gen                                                    |     0.003 |
|                     gconvfifo.rf                                                   |     0.003 |
|                       grf.rf                                                       |     0.003 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[3].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[3].wr_stg_inst                               |    <0.001 |
|                           gsync_stage[4].rd_stg_inst                               |    <0.001 |
|                           gsync_stage[4].wr_stg_inst                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.rfwft                                                |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |     0.002 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                 |     0.001 |
|                             inst_blk_mem_gen                                       |     0.001 |
|                               gnativebmg.native_blk_mem_gen                        |     0.001 |
|                                 valid.cstr                                         |     0.001 |
|                                   ramloop[0].ram.r                                 |    <0.001 |
|                                     prim_noinit.ram                                |    <0.001 |
|                                   ramloop[1].ram.r                                 |    <0.001 |
|                                     prim_noinit.ram                                |    <0.001 |
|               SW_LENGTH_FIFO                                                       |    <0.001 |
|               wr_stg_inst                                                          |    <0.001 |
|             SW_LENGTH_SYNC_S2S                                                     |    <0.001 |
|             XD_SW_LENGTH_SYNC                                                      |    <0.001 |
|             XD_SW_LENGTH_WE_SYNC                                                   |    <0.001 |
|           XD_RESET_SYNC                                                            |    <0.001 |
|           XD_RESET_SYNC_maclk                                                      |    <0.001 |
|           XD_RESET_SYNC_s_axi_aclk                                                 |    <0.001 |
|           XD_SYNC_I                                                                |     0.002 |
|             COMMAND_FIFO_NEW                                                       |     0.001 |
|               FIF_DMG_INST                                                         |     0.001 |
|                 inst_fifo_gen                                                      |     0.001 |
|                   gconvfifo.rf                                                     |     0.001 |
|                     grf.rf                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                   |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                 |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                         gr1.rfwft                                                  |    <0.001 |
|                         gras.rsts                                                  |    <0.001 |
|                         rpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                         gwas.wsts                                                  |    <0.001 |
|                         wpntr                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                        |    <0.001 |
|                         gdm.dm                                                     |    <0.001 |
|                           RAM_reg_0_31_12_17                                       |    <0.001 |
|                           RAM_reg_0_31_18_23                                       |    <0.001 |
|                           RAM_reg_0_31_6_11                                        |    <0.001 |
|             NEW_INTRO.AP_IARGSTART_SYNC_I                                          |    <0.001 |
|             NEW_INTRO.AP_ISCALARSTART_SYNC_I                                       |    <0.001 |
|             NEW_INTRO.AP_OARGSTART_SYNC_I                                          |    <0.001 |
|             NEW_INTRO.AP_OSCALARSTART_SYNC_I                                       |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_CMDERR_SYNC_I                                |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_DONE_SYNC_I                                  |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_IDLE_SYNC_I                                  |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_READY_SYNC_I                                 |    <0.001 |
|             NO_APCLK_LITE_SYNC_GEN.AP_START_SYNC_I                                 |    <0.001 |
|             STATUS_AP_IDLE_I                                                       |    <0.001 |
|             STATUS_AP_READY_I                                                      |    <0.001 |
|             SYNC_AP_DONE_I                                                         |    <0.001 |
|             SYNC_AP_START_I                                                        |    <0.001 |
|             ap_rst_axi_sync1                                                       |    <0.001 |
|     xlconcat                                                                       |     0.000 |
+------------------------------------------------------------------------------------+-----------+


