{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697999862702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697999862702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 22 14:37:42 2023 " "Processing started: Sun Oct 22 14:37:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697999862702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697999862702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fixed -c fixed " "Command: quartus_map --read_settings_files=on --write_settings_files=off fixed -c fixed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697999862702 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1697999863060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed-arch " "Found design unit 1: fixed-arch" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697999871367 ""} { "Info" "ISGN_ENTITY_NAME" "1 fixed " "Found entity 1: fixed" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697999871367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697999871367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fixed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fixed-test_bench " "Found design unit 1: tb_fixed-test_bench" {  } { { "tb_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/tb_fixed.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697999871368 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fixed " "Found entity 1: tb_fixed" {  } { { "tb_fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/tb_fixed.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697999871368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697999871368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fixed " "Elaborating entity \"fixed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697999871397 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "fixed " "Entity \"fixed\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1697999871399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697999871785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697999871785 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u_test\[-3\] " "No output dependent on input pin \"u_test\[-3\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|u_test[-3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u_test\[-2\] " "No output dependent on input pin \"u_test\[-2\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|u_test[-2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u_test\[-1\] " "No output dependent on input pin \"u_test\[-1\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|u_test[-1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u_test\[0\] " "No output dependent on input pin \"u_test\[0\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|u_test[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u_test\[1\] " "No output dependent on input pin \"u_test\[1\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|u_test[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u_test\[2\] " "No output dependent on input pin \"u_test\[2\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|u_test[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "u_test\[3\] " "No output dependent on input pin \"u_test\[3\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|u_test[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_test\[-3\] " "No output dependent on input pin \"s_test\[-3\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|s_test[-3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_test\[-2\] " "No output dependent on input pin \"s_test\[-2\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|s_test[-2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_test\[-1\] " "No output dependent on input pin \"s_test\[-1\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|s_test[-1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_test\[0\] " "No output dependent on input pin \"s_test\[0\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|s_test[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_test\[1\] " "No output dependent on input pin \"s_test\[1\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|s_test[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_test\[2\] " "No output dependent on input pin \"s_test\[2\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|s_test[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s_test\[3\] " "No output dependent on input pin \"s_test\[3\]\"" {  } { { "fixed.vhd" "" { Text "C:/FPGA/2023/from_git/ADSD_2023/tests/fixed/fixed.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1697999871808 "|fixed|s_test[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1697999871808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697999871808 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697999871808 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697999871808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697999871826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 22 14:37:51 2023 " "Processing ended: Sun Oct 22 14:37:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697999871826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697999871826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697999871826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697999871826 ""}
