/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Mar  8 15:41:57 GMT 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkCSR_RegFile.h"


/* Literal declarations */
static unsigned int const UWide_literal_65_h1ffffffffffffffff_arr[] = { 4294967295u,
									4294967295u,
									1u };
static tUWide const UWide_literal_65_h1ffffffffffffffff(65u,
							UWide_literal_65_h1ffffffffffffffff_arr);
static unsigned int const UWide_literal_151_h1fffff44000000_arr[] = { 1140850688u,
								      2097151u,
								      0u,
								      0u,
								      0u };
static tUWide const UWide_literal_151_h1fffff44000000(151u, UWide_literal_151_h1fffff44000000_arr);


/* String declarations */
static std::string const __str_literal_70("", 0u);
static std::string const __str_literal_33("\n", 1u);
static std::string const __str_literal_71("        ", 8u);
static std::string const __str_literal_76("    Return: new pc 0x%0h  ", 26u);
static std::string const __str_literal_35("    from priv %0d  pc 0x%0h  interrupt %0d  exc_code %0d  xtval 0x%0h",
					  69u);
static std::string const __str_literal_36("    priv %0d: ", 14u);
static std::string const __str_literal_21(" (TempFields: {", 15u);
static std::string const __str_literal_19(" addrBits:0x%x", 14u);
static std::string const __str_literal_18(" address:0x%x", 13u);
static std::string const __str_literal_9(" bounds:", 8u);
static std::string const __str_literal_41(" cause:", 7u);
static std::string const __str_literal_39(" edeleg: 0x%0h", 14u);
static std::string const __str_literal_74(" epc: 0x%0h", 11u);
static std::string const __str_literal_6(" format:", 8u);
static std::string const __str_literal_88(" fs:%0d", 7u);
static std::string const __str_literal_40(" ideleg: 0x%0h", 14u);
static std::string const __str_literal_38(" ie: 0x%0h", 10u);
static std::string const __str_literal_92(" ies:%0d_%0d%0d", 15u);
static std::string const __str_literal_37(" ip: 0x%0h", 10u);
static std::string const __str_literal_89(" mpp:%0d", 8u);
static std::string const __str_literal_86(" mprv:%0d", 9u);
static std::string const __str_literal_84(" mxr:%0d", 8u);
static std::string const __str_literal_77(" new mstatus:", 13u);
static std::string const __str_literal_95(" new priv %0d", 13u);
static std::string const __str_literal_94(" new xcause:", 12u);
static std::string const __str_literal_32(" not successful", 15u);
static std::string const __str_literal_4(" perms:0x%x", 11u);
static std::string const __str_literal_91(" pies:%0d_%0d%0d", 16u);
static std::string const __str_literal_5(" reserved:0x%x", 14u);
static std::string const __str_literal_90(" spp:%0d", 8u);
static std::string const __str_literal_72(" status: 0x%0h", 14u);
static std::string const __str_literal_85(" sum:%0d", 8u);
static std::string const __str_literal_80(" sxl:%0d uxl:%0d", 16u);
static std::string const __str_literal_81(" tsr:%0d", 8u);
static std::string const __str_literal_75(" tval: 0x%0h", 12u);
static std::string const __str_literal_73(" tvec: 0x%0h", 12u);
static std::string const __str_literal_83(" tvm:%0d", 8u);
static std::string const __str_literal_82(" tw:%0d", 7u);
static std::string const __str_literal_87(" xs:%0d", 7u);
static std::string const __str_literal_20(" {bot:0x%x top:0x%x len:0x%x offset:0x%x}", 41u);
static std::string const __str_literal_17(" }", 2u);
static std::string const __str_literal_96("%0d: CSR_RegFile: m_external_interrupt_req: %x", 46u);
static std::string const __str_literal_97("%0d: CSR_RegFile: s_external_interrupt_req: %x", 46u);
static std::string const __str_literal_99("%0d: CSR_RegFile: software_interrupt_req: %x", 44u);
static std::string const __str_literal_98("%0d: CSR_RegFile: timer_interrupt_req: %x", 41u);
static std::string const __str_literal_34("%0d: CSR_Regfile.csr_trap_actions:", 34u);
static std::string const __str_literal_1("%0d: ERROR: CSR-write addr 0x%0h val 0x%0h not successful",
					 57u);
static std::string const __str_literal_2("%0d: ERROR: SCR-write addr 0x%0h val ", 37u);
static std::string const __str_literal_12("%d", 2u);
static std::string const __str_literal_15("'h%h", 4u);
static std::string const __str_literal_13(", ", 2u);
static std::string const __str_literal_58("BREAKPOINT", 10u);
static std::string const __str_literal_10("Bounds { ", 9u);
static std::string const __str_literal_65("ECALL_FROM_M", 12u);
static std::string const __str_literal_64("ECALL_FROM_S", 12u);
static std::string const __str_literal_63("ECALL_FROM_U", 12u);
static std::string const __str_literal_7("EmbeddedExp", 11u);
static std::string const __str_literal_8("Exp0", 4u);
static std::string const __str_literal_26("False", 5u);
static std::string const __str_literal_52("HYPERVISOR_EXTERNAL_INTERRUPT", 29u);
static std::string const __str_literal_44("HYPERVISOR_SW_INTERRUPT", 23u);
static std::string const __str_literal_48("HYPERVISOR_TIMER_INTERRUPT", 26u);
static std::string const __str_literal_57("ILLEGAL_INSTRUCTION", 19u);
static std::string const __str_literal_56("INSTRUCTION_ACCESS_FAULT", 24u);
static std::string const __str_literal_55("INSTRUCTION_ADDR_MISALIGNED", 27u);
static std::string const __str_literal_66("INSTRUCTION_PAGE_FAULT", 22u);
static std::string const __str_literal_60("LOAD_ACCESS_FAULT", 17u);
static std::string const __str_literal_59("LOAD_ADDR_MISALIGNED", 20u);
static std::string const __str_literal_67("LOAD_PAGE_FAULT", 15u);
static std::string const __str_literal_53("MACHINE_EXTERNAL_INTERRUPT", 26u);
static std::string const __str_literal_45("MACHINE_SW_INTERRUPT", 20u);
static std::string const __str_literal_49("MACHINE_TIMER_INTERRUPT", 23u);
static std::string const __str_literal_78("MStatus{", 8u);
static std::string const __str_literal_22("MetaInfo { ", 11u);
static std::string const __str_literal_62("STORE_AMO_ACCESS_FAULT", 22u);
static std::string const __str_literal_61("STORE_AMO_ADDR_MISALIGNED", 25u);
static std::string const __str_literal_68("STORE_AMO_PAGE_FAULT", 20u);
static std::string const __str_literal_51("SUPERVISOR_EXTERNAL_INTERRUPT", 29u);
static std::string const __str_literal_43("SUPERVISOR_SW_INTERRUPT", 23u);
static std::string const __str_literal_47("SUPERVISOR_TIMER_INTERRUPT", 26u);
static std::string const __str_literal_25("True", 4u);
static std::string const __str_literal_50("USER_EXTERNAL_INTERRUPT", 23u);
static std::string const __str_literal_42("USER_SW_INTERRUPT", 17u);
static std::string const __str_literal_46("USER_TIMER_INTERRUPT", 20u);
static std::string const __str_literal_28("addrHi: ", 8u);
static std::string const __str_literal_16("baseBits: ", 10u);
static std::string const __str_literal_30("baseCorrection: ", 16u);
static std::string const __str_literal_27("baseHi: ", 8u);
static std::string const __str_literal_11("exp: ", 5u);
static std::string const __str_literal_104("mie     = 0x%0h", 15u);
static std::string const __str_literal_102("mip     = 0x%0h", 15u);
static std::string const __str_literal_100("mstatus = 0x%0h", 15u);
static std::string const __str_literal_23("repBoundTopBits: ", 17u);
static std::string const __str_literal_79("sd:%0d", 6u);
static std::string const __str_literal_105("sie     = 0x%0h", 15u);
static std::string const __str_literal_103("sip     = 0x%0h", 15u);
static std::string const __str_literal_101("sstatus = 0x%0h", 15u);
static std::string const __str_literal_14("topBits: ", 9u);
static std::string const __str_literal_29("topCorrection: ", 15u);
static std::string const __str_literal_24("topHi: ", 7u);
static std::string const __str_literal_54("unknown interrupt Exc_Code %d", 29u);
static std::string const __str_literal_69("unknown trap Exc_Code %d", 24u);
static std::string const __str_literal_3("valid:%b", 8u);
static std::string const __str_literal_93("}", 1u);
static std::string const __str_literal_31("})", 2u);


/* Constructor */
MOD_mkCSR_RegFile::MOD_mkCSR_RegFile(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cfg_verbosity(simHdl, "cfg_verbosity", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_csr_mie(simHdl, "csr_mie", this),
    INST_csr_mip(simHdl, "csr_mip", this),
    INST_csr_mstatus_rg_mstatus(simHdl,
				"csr_mstatus_rg_mstatus",
				this,
				64u,
				42949681152llu,
				(tUInt8)0u),
    INST_f_reset_rsps(simHdl, "f_reset_rsps", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_perf_counters(simHdl, "perf_counters", this),
    INST_pw_minstret_incr(simHdl, "pw_minstret_incr", this, 0u),
    INST_rg_ctr_inhib_ir_cy(simHdl, "rg_ctr_inhib_ir_cy", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_rg_dcsr(simHdl, "rg_dcsr", this, 32u),
    INST_rg_dpcc(simHdl, "rg_dpcc", this, 161u),
    INST_rg_dscratch0(simHdl, "rg_dscratch0", this, 64u),
    INST_rg_dscratch1(simHdl, "rg_dscratch1", this, 64u),
    INST_rg_fflags(simHdl, "rg_fflags", this, 5u),
    INST_rg_frm(simHdl, "rg_frm", this, 3u),
    INST_rg_mcause(simHdl, "rg_mcause", this, 7u),
    INST_rg_mccsr(simHdl, "rg_mccsr", this, 11u),
    INST_rg_mcounteren(simHdl, "rg_mcounteren", this, 32u),
    INST_rg_mcycle(simHdl, "rg_mcycle", this, 64u, 0llu, (tUInt8)0u),
    INST_rg_medeleg(simHdl, "rg_medeleg", this, 29u),
    INST_rg_mepcc(simHdl, "rg_mepcc", this, 151u, UWide_literal_151_h1fffff44000000, (tUInt8)0u),
    INST_rg_mideleg(simHdl, "rg_mideleg", this, 12u),
    INST_rg_minstret(simHdl, "rg_minstret", this, 64u, 0llu, (tUInt8)0u),
    INST_rg_mscratch(simHdl, "rg_mscratch", this, 64u),
    INST_rg_mscratchc(simHdl,
		      "rg_mscratchc",
		      this,
		      151u,
		      UWide_literal_151_h1fffff44000000,
		      (tUInt8)0u),
    INST_rg_mtcc(simHdl, "rg_mtcc", this, 151u, UWide_literal_151_h1fffff44000000, (tUInt8)0u),
    INST_rg_mtdc(simHdl, "rg_mtdc", this, 151u, UWide_literal_151_h1fffff44000000, (tUInt8)0u),
    INST_rg_mtime(simHdl, "rg_mtime", this, 64u, 0llu, (tUInt8)0u),
    INST_rg_mtval(simHdl, "rg_mtval", this, 64u),
    INST_rg_nmi(simHdl, "rg_nmi", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rg_nmi_vector(simHdl, "rg_nmi_vector", this, 64u),
    INST_rg_satp(simHdl, "rg_satp", this, 64u),
    INST_rg_scause(simHdl, "rg_scause", this, 7u),
    INST_rg_sccsr(simHdl, "rg_sccsr", this, 11u),
    INST_rg_sepcc(simHdl, "rg_sepcc", this, 151u, UWide_literal_151_h1fffff44000000, (tUInt8)0u),
    INST_rg_sscratch(simHdl, "rg_sscratch", this, 64u),
    INST_rg_sscratchc(simHdl,
		      "rg_sscratchc",
		      this,
		      151u,
		      UWide_literal_151_h1fffff44000000,
		      (tUInt8)0u),
    INST_rg_state(simHdl, "rg_state", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_rg_stcc(simHdl, "rg_stcc", this, 151u, UWide_literal_151_h1fffff44000000, (tUInt8)0u),
    INST_rg_stdc(simHdl, "rg_stdc", this, 151u, UWide_literal_151_h1fffff44000000, (tUInt8)0u),
    INST_rg_stval(simHdl, "rg_stval", this, 64u),
    INST_rg_tdata1(simHdl, "rg_tdata1", this, 64u),
    INST_rg_tdata2(simHdl, "rg_tdata2", this, 64u),
    INST_rg_tdata3(simHdl, "rg_tdata3", this, 64u),
    INST_rg_tselect(simHdl, "rg_tselect", this, 64u),
    INST_rw_mcycle(simHdl, "rw_mcycle", this, 64u, (tUInt8)0u),
    INST_rw_minstret(simHdl, "rw_minstret", this, 64u, (tUInt8)0u),
    INST_soc_map(simHdl, "soc_map", this),
    INST_w_ctr_inhib_ir_cy(simHdl, "w_ctr_inhib_ir_cy", this, 2u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_rg_dpcc___d402(161u),
    DEF_rg_mepcc___d355(151u),
    DEF_rg_mscratchc___d654(151u),
    DEF_rg_mtdc___d653(151u),
    DEF_rg_mtcc___d325(151u),
    DEF_rg_sepcc___d283(151u),
    DEF_rg_sscratchc___d652(151u),
    DEF_rg_stdc___d651(151u),
    DEF_rg_stcc___d255(151u),
    DEF_soc_map_m_mepcc_reset_value____d4(151u),
    DEF_soc_map_m_mtcc_reset_value____d3(151u),
    DEF_soc_map_m_pcc_reset_value____d5(151u),
    DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005(151u),
    DEF_rg_dpcc_02_BITS_81_TO_10___d1227(72u),
    DEF_rg_mepcc_55_BITS_71_TO_0___d1141(72u),
    DEF_rg_mtcc_25_BITS_71_TO_0___d1091(72u),
    DEF_rg_sepcc_83_BITS_71_TO_0___d1017(72u),
    DEF_rg_stcc_55_BITS_71_TO_0___d969(72u),
    DEF_mav_scr_write_cap_BITS_71_TO_0___d1496(72u),
    DEF_ret__h29292(65u),
    DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661(151u),
    DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229(72u),
    DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230(72u),
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703(72u),
    DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644(72u),
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701(72u),
    DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316(66u),
    DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312(66u),
    DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315(66u),
    DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583(65u),
    DEF_result__h29878(65u),
    DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588(65u),
    DEF_length__h29937(65u),
    DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563(65u),
    DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586(65u),
    DEF_addTop__h29290(65u),
    DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555(65u),
    DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24(161u),
    DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247(161u),
    DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228(150u),
    DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291(151u),
    DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290(86u),
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705(151u),
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704(86u),
    DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646(151u),
    DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645(86u),
    DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519(151u),
    DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518(86u),
    DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498(151u),
    DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497(86u),
    DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143(151u),
    DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142(86u),
    DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093(151u),
    DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092(86u),
    DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971(151u),
    DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970(86u),
    DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019(151u),
    DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018(86u),
    DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231(150u),
    DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233(66u)
{
  PORT_EN_mav_csr_write = false;
  PORT_mav_scr_write_cap.setSize(151u);
  PORT_mav_scr_write_cap.clear();
  PORT_csr_trap_actions_pcc.setSize(161u);
  PORT_csr_trap_actions_pcc.clear();
  PORT_send_performance_events_evts.setSize(7360u);
  PORT_send_performance_events_evts.clear();
  PORT_write_dpcc_pcc.setSize(161u);
  PORT_write_dpcc_pcc.clear();
  PORT_read_csr.setSize(65u);
  PORT_read_csr.clear();
  PORT_read_csr_port2.setSize(65u);
  PORT_read_csr_port2.clear();
  PORT_read_scr.setSize(152u);
  PORT_read_scr.clear();
  PORT_mav_read_csr.setSize(65u);
  PORT_mav_read_csr.clear();
  PORT_mav_csr_write.setSize(129u);
  PORT_mav_csr_write.clear();
  PORT_mav_scr_write.setSize(151u);
  PORT_mav_scr_write.clear();
  PORT_csr_trap_actions.setSize(281u);
  PORT_csr_trap_actions.clear();
  PORT_csr_ret_actions.setSize(227u);
  PORT_csr_ret_actions.clear();
  PORT_read_dpcc.setSize(161u);
  PORT_read_dpcc.clear();
  PORT_RDY_send_performance_events = false;
  symbol_count = 72u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCSR_RegFile::init_symbols_0()
{
  init_symbol(&symbols[0u], "cfg_verbosity", SYM_MODULE, &INST_cfg_verbosity);
  init_symbol(&symbols[1u], "csr_mie", SYM_MODULE, &INST_csr_mie);
  init_symbol(&symbols[2u], "csr_mip", SYM_MODULE, &INST_csr_mip);
  init_symbol(&symbols[3u], "csr_mstatus_rg_mstatus", SYM_MODULE, &INST_csr_mstatus_rg_mstatus);
  init_symbol(&symbols[4u], "csr_ret_actions", SYM_PORT, &PORT_csr_ret_actions, 227u);
  init_symbol(&symbols[5u], "csr_trap_actions", SYM_PORT, &PORT_csr_trap_actions, 281u);
  init_symbol(&symbols[6u], "csr_trap_actions_pcc", SYM_PORT, &PORT_csr_trap_actions_pcc, 161u);
  init_symbol(&symbols[7u], "EN_mav_csr_write", SYM_PORT, &PORT_EN_mav_csr_write, 1u);
  init_symbol(&symbols[8u], "f_reset_rsps", SYM_MODULE, &INST_f_reset_rsps);
  init_symbol(&symbols[9u], "mav_csr_write", SYM_PORT, &PORT_mav_csr_write, 129u);
  init_symbol(&symbols[10u], "mav_read_csr", SYM_PORT, &PORT_mav_read_csr, 65u);
  init_symbol(&symbols[11u], "mav_scr_write", SYM_PORT, &PORT_mav_scr_write, 151u);
  init_symbol(&symbols[12u], "mav_scr_write_cap", SYM_PORT, &PORT_mav_scr_write_cap, 151u);
  init_symbol(&symbols[13u], "perf_counters", SYM_MODULE, &INST_perf_counters);
  init_symbol(&symbols[14u], "pw_minstret_incr", SYM_MODULE, &INST_pw_minstret_incr);
  init_symbol(&symbols[15u],
	      "RDY_send_performance_events",
	      SYM_PORT,
	      &PORT_RDY_send_performance_events,
	      1u);
  init_symbol(&symbols[16u], "RL_rl_mcycle_incr", SYM_RULE);
  init_symbol(&symbols[17u], "RL_rl_mtime_incr", SYM_RULE);
  init_symbol(&symbols[18u], "RL_rl_reset_start", SYM_RULE);
  init_symbol(&symbols[19u], "RL_rl_upd_ctr_inhib_csrrx", SYM_RULE);
  init_symbol(&symbols[20u], "RL_rl_upd_minstret_csrrx", SYM_RULE);
  init_symbol(&symbols[21u], "RL_rl_upd_minstret_incr", SYM_RULE);
  init_symbol(&symbols[22u], "read_csr", SYM_PORT, &PORT_read_csr, 65u);
  init_symbol(&symbols[23u], "read_csr_port2", SYM_PORT, &PORT_read_csr_port2, 65u);
  init_symbol(&symbols[24u], "read_dpcc", SYM_PORT, &PORT_read_dpcc, 161u);
  init_symbol(&symbols[25u], "read_scr", SYM_PORT, &PORT_read_scr, 152u);
  init_symbol(&symbols[26u], "rg_ctr_inhib_ir_cy", SYM_MODULE, &INST_rg_ctr_inhib_ir_cy);
  init_symbol(&symbols[27u],
	      "rg_ctr_inhib_ir_cy__h5940",
	      SYM_DEF,
	      &DEF_rg_ctr_inhib_ir_cy__h5940,
	      2u);
  init_symbol(&symbols[28u],
	      "rg_ctr_inhib_ir_cy_BIT_1___h5942",
	      SYM_DEF,
	      &DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942,
	      1u);
  init_symbol(&symbols[29u], "rg_dcsr", SYM_MODULE, &INST_rg_dcsr);
  init_symbol(&symbols[30u], "rg_dpcc", SYM_MODULE, &INST_rg_dpcc);
  init_symbol(&symbols[31u], "rg_dscratch0", SYM_MODULE, &INST_rg_dscratch0);
  init_symbol(&symbols[32u], "rg_dscratch1", SYM_MODULE, &INST_rg_dscratch1);
  init_symbol(&symbols[33u], "rg_fflags", SYM_MODULE, &INST_rg_fflags);
  init_symbol(&symbols[34u], "rg_frm", SYM_MODULE, &INST_rg_frm);
  init_symbol(&symbols[35u], "rg_mcause", SYM_MODULE, &INST_rg_mcause);
  init_symbol(&symbols[36u], "rg_mccsr", SYM_MODULE, &INST_rg_mccsr);
  init_symbol(&symbols[37u], "rg_mcounteren", SYM_MODULE, &INST_rg_mcounteren);
  init_symbol(&symbols[38u], "rg_mcycle", SYM_MODULE, &INST_rg_mcycle);
  init_symbol(&symbols[39u], "rg_medeleg", SYM_MODULE, &INST_rg_medeleg);
  init_symbol(&symbols[40u], "rg_mepcc", SYM_MODULE, &INST_rg_mepcc);
  init_symbol(&symbols[41u], "rg_mideleg", SYM_MODULE, &INST_rg_mideleg);
  init_symbol(&symbols[42u], "rg_minstret", SYM_MODULE, &INST_rg_minstret);
  init_symbol(&symbols[43u], "rg_mscratch", SYM_MODULE, &INST_rg_mscratch);
  init_symbol(&symbols[44u], "rg_mscratchc", SYM_MODULE, &INST_rg_mscratchc);
  init_symbol(&symbols[45u], "rg_mtcc", SYM_MODULE, &INST_rg_mtcc);
  init_symbol(&symbols[46u], "rg_mtdc", SYM_MODULE, &INST_rg_mtdc);
  init_symbol(&symbols[47u], "rg_mtime", SYM_MODULE, &INST_rg_mtime);
  init_symbol(&symbols[48u], "rg_mtval", SYM_MODULE, &INST_rg_mtval);
  init_symbol(&symbols[49u], "rg_nmi", SYM_MODULE, &INST_rg_nmi);
  init_symbol(&symbols[50u], "rg_nmi_vector", SYM_MODULE, &INST_rg_nmi_vector);
  init_symbol(&symbols[51u], "rg_satp", SYM_MODULE, &INST_rg_satp);
  init_symbol(&symbols[52u], "rg_scause", SYM_MODULE, &INST_rg_scause);
  init_symbol(&symbols[53u], "rg_sccsr", SYM_MODULE, &INST_rg_sccsr);
  init_symbol(&symbols[54u], "rg_sepcc", SYM_MODULE, &INST_rg_sepcc);
  init_symbol(&symbols[55u], "rg_sscratch", SYM_MODULE, &INST_rg_sscratch);
  init_symbol(&symbols[56u], "rg_sscratchc", SYM_MODULE, &INST_rg_sscratchc);
  init_symbol(&symbols[57u], "rg_state", SYM_MODULE, &INST_rg_state);
  init_symbol(&symbols[58u], "rg_stcc", SYM_MODULE, &INST_rg_stcc);
  init_symbol(&symbols[59u], "rg_stdc", SYM_MODULE, &INST_rg_stdc);
  init_symbol(&symbols[60u], "rg_stval", SYM_MODULE, &INST_rg_stval);
  init_symbol(&symbols[61u], "rg_tdata1", SYM_MODULE, &INST_rg_tdata1);
  init_symbol(&symbols[62u], "rg_tdata2", SYM_MODULE, &INST_rg_tdata2);
  init_symbol(&symbols[63u], "rg_tdata3", SYM_MODULE, &INST_rg_tdata3);
  init_symbol(&symbols[64u], "rg_tselect", SYM_MODULE, &INST_rg_tselect);
  init_symbol(&symbols[65u], "rw_mcycle", SYM_MODULE, &INST_rw_mcycle);
  init_symbol(&symbols[66u], "rw_minstret", SYM_MODULE, &INST_rw_minstret);
  init_symbol(&symbols[67u],
	      "send_performance_events_evts",
	      SYM_PORT,
	      &PORT_send_performance_events_evts,
	      7360u);
  init_symbol(&symbols[68u], "soc_map", SYM_MODULE, &INST_soc_map);
  init_symbol(&symbols[69u], "WILL_FIRE_mav_csr_write", SYM_DEF, &DEF_WILL_FIRE_mav_csr_write, 1u);
  init_symbol(&symbols[70u], "w_ctr_inhib_ir_cy", SYM_MODULE, &INST_w_ctr_inhib_ir_cy);
  init_symbol(&symbols[71u], "write_dpcc_pcc", SYM_PORT, &PORT_write_dpcc_pcc, 161u);
}


/* Rule actions */

void MOD_mkCSR_RegFile::RL_rl_reset_start()
{
  tUInt8 DEF_repBound__h5609;
  tUInt8 DEF_NOT_soc_map_m_pcc_reset_value_BITS_85_TO_83_1__ETC___d14;
  tUInt8 DEF_soc_map_m_pcc_reset_value_BITS_27_TO_25_ULT_so_ETC___d9;
  tUInt8 DEF_soc_map_m_pcc_reset_value_BITS_85_TO_83_1_ULT__ETC___d12;
  tUInt8 DEF_soc_map_m_pcc_reset_value_BITS_13_TO_11_ULT_so_ETC___d10;
  tUInt8 DEF_bb__h5607;
  tUInt8 DEF_tb__h5606;
  tUInt8 DEF_ab__h5608;
  tUInt64 DEF_x__h5754;
  DEF_soc_map_m_mepcc_reset_value____d4 = INST_soc_map.METH_m_mepcc_reset_value();
  DEF_soc_map_m_mtcc_reset_value____d3 = INST_soc_map.METH_m_mtcc_reset_value();
  DEF_soc_map_m_pcc_reset_value____d5 = INST_soc_map.METH_m_pcc_reset_value();
  DEF_x__h5754 = INST_soc_map.METH_m_nmivec_reset_value();
  DEF_ab__h5608 = DEF_soc_map_m_pcc_reset_value____d5.get_bits_in_word8(2u, 19u, 3u);
  DEF_tb__h5606 = DEF_soc_map_m_pcc_reset_value____d5.get_bits_in_word8(0u, 25u, 3u);
  DEF_bb__h5607 = DEF_soc_map_m_pcc_reset_value____d5.get_bits_in_word8(0u, 11u, 3u);
  DEF_repBound__h5609 = (tUInt8)7u & (DEF_bb__h5607 - (tUInt8)1u);
  DEF_soc_map_m_pcc_reset_value_BITS_13_TO_11_ULT_so_ETC___d10 = DEF_bb__h5607 < DEF_repBound__h5609;
  DEF_soc_map_m_pcc_reset_value_BITS_85_TO_83_1_ULT__ETC___d12 = DEF_ab__h5608 < DEF_repBound__h5609;
  DEF_soc_map_m_pcc_reset_value_BITS_27_TO_25_ULT_so_ETC___d9 = DEF_tb__h5606 < DEF_repBound__h5609;
  DEF_NOT_soc_map_m_pcc_reset_value_BITS_85_TO_83_1__ETC___d14 = !DEF_soc_map_m_pcc_reset_value_BITS_85_TO_83_1_ULT__ETC___d12;
  DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24.set_bits_in_word(DEF_soc_map_m_pcc_reset_value____d5.get_bits_in_word8(4u,
																      22u,
																      1u),
										5u,
										0u,
										1u).set_whole_word(primExtract32(32u,
														 151u,
														 DEF_soc_map_m_pcc_reset_value____d5,
														 32u,
														 149u,
														 32u,
														 118u),
												   4u).set_whole_word(primExtract32(32u,
																    151u,
																    DEF_soc_map_m_pcc_reset_value____d5,
																    32u,
																    117u,
																    32u,
																    86u),
														      3u).set_whole_word(primExtract32(32u,
																		       151u,
																		       DEF_soc_map_m_pcc_reset_value____d5,
																		       32u,
																		       85u,
																		       32u,
																		       54u),
																	 2u).set_whole_word(primExtract32(32u,
																					  151u,
																					  DEF_soc_map_m_pcc_reset_value____d5,
																					  32u,
																					  53u,
																					  32u,
																					  22u),
																			    1u).set_whole_word(((((((DEF_soc_map_m_pcc_reset_value____d5.get_bits_in_word32(0u,
																													    0u,
																													    22u) << 10u) | (((tUInt32)(DEF_repBound__h5609)) << 7u)) | (((tUInt32)(DEF_soc_map_m_pcc_reset_value_BITS_27_TO_25_ULT_so_ETC___d9)) << 6u)) | (((tUInt32)(DEF_soc_map_m_pcc_reset_value_BITS_13_TO_11_ULT_so_ETC___d10)) << 5u)) | (((tUInt32)(DEF_soc_map_m_pcc_reset_value_BITS_85_TO_83_1_ULT__ETC___d12)) << 4u)) | (((tUInt32)(DEF_soc_map_m_pcc_reset_value_BITS_27_TO_25_ULT_so_ETC___d9 == DEF_soc_map_m_pcc_reset_value_BITS_85_TO_83_1_ULT__ETC___d12 ? (tUInt8)0u : (DEF_soc_map_m_pcc_reset_value_BITS_27_TO_25_ULT_so_ETC___d9 && DEF_NOT_soc_map_m_pcc_reset_value_BITS_85_TO_83_1__ETC___d14 ? (tUInt8)1u : (tUInt8)3u))) << 2u)) | (tUInt32)(DEF_soc_map_m_pcc_reset_value_BITS_13_TO_11_ULT_so_ETC___d10 == DEF_soc_map_m_pcc_reset_value_BITS_85_TO_83_1_ULT__ETC___d12 ? (tUInt8)0u : (DEF_soc_map_m_pcc_reset_value_BITS_13_TO_11_ULT_so_ETC___d10 && DEF_NOT_soc_map_m_pcc_reset_value_BITS_85_TO_83_1__ETC___d14 ? (tUInt8)1u : (tUInt8)3u)),
																					       0u);
  INST_rg_fflags.METH_write((tUInt8)0u);
  INST_rg_frm.METH_write((tUInt8)0u);
  INST_rg_stcc.METH_write(DEF_soc_map_m_mtcc_reset_value____d3);
  INST_rg_sscratchc.METH_write(UWide_literal_151_h1fffff44000000);
  INST_rg_stdc.METH_write(UWide_literal_151_h1fffff44000000);
  INST_rg_sepcc.METH_write(DEF_soc_map_m_mepcc_reset_value____d4);
  INST_rg_scause.METH_write((tUInt8)0u);
  INST_rg_satp.METH_write(0llu);
  INST_csr_mstatus_rg_mstatus.METH_write(42949681152llu);
  INST_csr_mie.METH_reset();
  INST_csr_mip.METH_reset();
  INST_rg_mtcc.METH_write(DEF_soc_map_m_mtcc_reset_value____d3);
  INST_rg_mtdc.METH_write(UWide_literal_151_h1fffff44000000);
  INST_rg_mscratchc.METH_write(UWide_literal_151_h1fffff44000000);
  INST_rg_mepcc.METH_write(DEF_soc_map_m_mepcc_reset_value____d4);
  INST_rg_mcause.METH_write((tUInt8)0u);
  INST_rg_medeleg.METH_write(0u);
  INST_rg_mideleg.METH_write(0u);
  INST_rg_tselect.METH_write(0llu);
  INST_rg_mcounteren.METH_write(0u);
  INST_rg_tdata1.METH_write(0llu);
  INST_rw_minstret.METH_wset(0llu);
  INST_rg_dpcc.METH_write(DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24);
  INST_rg_dcsr.METH_write(1073741843u);
  INST_rg_nmi.METH_write((tUInt8)0u);
  INST_rg_nmi_vector.METH_write(DEF_x__h5754);
  INST_rg_state.METH_write((tUInt8)1u);
}

void MOD_mkCSR_RegFile::RL_rl_mcycle_incr()
{
  tUInt64 DEF_x__h5831;
  tUInt64 DEF_x__h5798;
  tUInt64 DEF_IF_rw_mcycle_whas__6_THEN_IF_rw_mcycle_whas__6_ETC___d35;
  tUInt8 DEF_rw_mcycle_whas____d26;
  tUInt64 DEF_x_wget__h2068;
  tUInt8 DEF_rw_mcycle_whas__6_OR_NOT_rg_ctr_inhib_ir_cy_7__ETC___d30;
  DEF_x_wget__h2068 = INST_rw_mcycle.METH_wget();
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_rg_ctr_inhib_ir_cy__h5940 = INST_rg_ctr_inhib_ir_cy.METH_read();
  DEF_rw_mcycle_whas____d26 = INST_rw_mcycle.METH_whas();
  DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829 = (tUInt8)((tUInt8)1u & DEF_rg_ctr_inhib_ir_cy__h5940);
  DEF_rw_mcycle_whas__6_OR_NOT_rg_ctr_inhib_ir_cy_7__ETC___d30 = DEF_rw_mcycle_whas____d26 || !DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829;
  DEF_x__h5798 = DEF_x_wget__h2068;
  DEF_x__h5831 = DEF_rg_mcycle___d33 + 1llu;
  DEF_IF_rw_mcycle_whas__6_THEN_IF_rw_mcycle_whas__6_ETC___d35 = DEF_rw_mcycle_whas____d26 ? DEF_x__h5798 : DEF_x__h5831;
  if (DEF_rw_mcycle_whas__6_OR_NOT_rg_ctr_inhib_ir_cy_7__ETC___d30)
    INST_rg_mcycle.METH_write(DEF_IF_rw_mcycle_whas__6_THEN_IF_rw_mcycle_whas__6_ETC___d35);
}

void MOD_mkCSR_RegFile::RL_rl_mtime_incr()
{
  tUInt64 DEF_x__h5873;
  DEF_rg_mtime___d36 = INST_rg_mtime.METH_read();
  DEF_x__h5873 = DEF_rg_mtime___d36 + 1llu;
  INST_rg_mtime.METH_write(DEF_x__h5873);
}

void MOD_mkCSR_RegFile::RL_rl_upd_minstret_csrrx()
{
  tUInt64 DEF_x__h5890;
  tUInt64 DEF_x_wget__h2188;
  DEF_x_wget__h2188 = INST_rw_minstret.METH_wget();
  DEF_x__h5890 = DEF_x_wget__h2188;
  INST_rg_minstret.METH_write(DEF_x__h5890);
}

void MOD_mkCSR_RegFile::RL_rl_upd_minstret_incr()
{
  tUInt64 DEF_x__h5945;
  DEF_rg_minstret___d47 = INST_rg_minstret.METH_read();
  DEF_x__h5945 = DEF_rg_minstret___d47 + 1llu;
  INST_rg_minstret.METH_write(DEF_x__h5945);
}

void MOD_mkCSR_RegFile::RL_rl_upd_ctr_inhib_csrrx()
{
  tUInt8 DEF_x__h5957;
  tUInt8 DEF_x_wget__h2879;
  DEF_x_wget__h2879 = INST_w_ctr_inhib_ir_cy.METH_wget();
  DEF_x__h5957 = DEF_x_wget__h2879;
  INST_rg_ctr_inhib_ir_cy.METH_write(DEF_x__h5957);
}


/* Methods */

tUInt32 MOD_mkCSR_RegFile::METH_read_misa()
{
  tUInt32 PORT_read_misa;
  PORT_read_misa = 135532845u;
  return PORT_read_misa;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_misa()
{
  tUInt8 PORT_RDY_read_misa;
  tUInt8 DEF_CAN_FIRE_read_misa;
  DEF_CAN_FIRE_read_misa = (tUInt8)1u;
  PORT_RDY_read_misa = DEF_CAN_FIRE_read_misa;
  return PORT_RDY_read_misa;
}

tUInt8 MOD_mkCSR_RegFile::METH_access_permitted_scr(tUInt8 ARG_access_permitted_scr_priv,
						    tUInt8 ARG_access_permitted_scr_scr_addr,
						    tUInt8 ARG_access_permitted_scr_read_not_write)
{
  tUInt8 DEF_NOT_access_permitted_scr_scr_addr_EQ_1_597___d2622;
  tUInt8 DEF__0_OR_access_permitted_scr_scr_addr_EQ_1_597_59_ETC___d2621;
  tUInt8 DEF_access_permitted_scr_scr_addr_EQ_1___d2597;
  tUInt8 PORT_access_permitted_scr;
  DEF_access_permitted_scr_scr_addr_EQ_1___d2597 = ARG_access_permitted_scr_scr_addr == (tUInt8)1u;
  DEF__0_OR_access_permitted_scr_scr_addr_EQ_1_597_59_ETC___d2621 = (((((((((DEF_access_permitted_scr_scr_addr_EQ_1___d2597 || ARG_access_permitted_scr_scr_addr == (tUInt8)12u) || ARG_access_permitted_scr_scr_addr == (tUInt8)13u) || ARG_access_permitted_scr_scr_addr == (tUInt8)15u) || ARG_access_permitted_scr_scr_addr == (tUInt8)14u) || ARG_access_permitted_scr_scr_addr == (tUInt8)28u) || ARG_access_permitted_scr_scr_addr == (tUInt8)29u) || ARG_access_permitted_scr_scr_addr == (tUInt8)31u) || ARG_access_permitted_scr_scr_addr == (tUInt8)30u) && !(ARG_access_permitted_scr_priv < ((tUInt8)(ARG_access_permitted_scr_scr_addr >> 3u)))) && !(ARG_access_permitted_scr_scr_addr == (tUInt8)0u);
  DEF_NOT_access_permitted_scr_scr_addr_EQ_1_597___d2622 = !DEF_access_permitted_scr_scr_addr_EQ_1___d2597;
  PORT_access_permitted_scr = (tUInt8)3u & ((DEF__0_OR_access_permitted_scr_scr_addr_EQ_1_597_59_ETC___d2621 << 1u) | DEF_NOT_access_permitted_scr_scr_addr_EQ_1_597___d2622);
  return PORT_access_permitted_scr;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_access_permitted_scr()
{
  tUInt8 PORT_RDY_access_permitted_scr;
  tUInt8 DEF_CAN_FIRE_access_permitted_scr;
  DEF_CAN_FIRE_access_permitted_scr = (tUInt8)1u;
  PORT_RDY_access_permitted_scr = DEF_CAN_FIRE_access_permitted_scr;
  return PORT_RDY_access_permitted_scr;
}

void MOD_mkCSR_RegFile::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_rg_state.METH_write((tUInt8)0u);
  INST_f_reset_rsps.METH_enq();
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_CAN_FIRE_server_reset_request_put = INST_f_reset_rsps.METH_i_notFull();
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkCSR_RegFile::METH_server_reset_response_get()
{
  INST_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_rg_state___d1 = INST_rg_state.METH_read();
  DEF_CAN_FIRE_server_reset_response_get = DEF_rg_state___d1 && INST_f_reset_rsps.METH_i_notEmpty();
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}

tUWide MOD_mkCSR_RegFile::METH_read_csr(tUInt32 ARG_read_csr_csr_addr)
{
  tUInt8 DEF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_read_c_ETC___d160;
  tUInt64 DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461;
  tUInt8 DEF_NOT_read_csr_csr_addr_ULT_0x323_1_2_AND_read_c_ETC___d64;
  tUInt8 DEF_NOT_read_csr_csr_addr_ULT_0xB03_7_8_AND_read_c_ETC___d60;
  tUInt8 DEF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_read_c_ETC___d56;
  tUInt64 DEF_IF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_rea_ETC___d464;
  tUInt32 DEF_idx__h6249;
  tUInt8 DEF_x__h7800;
  tUInt32 DEF_idx__h6203;
  tUInt64 DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193;
  tUInt32 DEF_idx__h6226;
  tUInt64 DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197;
  DEF_rg_dpcc___d402 = INST_rg_dpcc.METH_read();
  DEF_rg_mepcc___d355 = INST_rg_mepcc.METH_read();
  DEF_rg_mtcc___d325 = INST_rg_mtcc.METH_read();
  DEF_rg_sepcc___d283 = INST_rg_sepcc.METH_read();
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_rg_stcc___d255 = INST_rg_stcc.METH_read();
  DEF_rg_dscratch1___d418 = INST_rg_dscratch1.METH_read();
  DEF_rg_dscratch0___d417 = INST_rg_dscratch0.METH_read();
  DEF_rg_tdata3___d395 = INST_rg_tdata3.METH_read();
  DEF_rg_tdata2___d394 = INST_rg_tdata2.METH_read();
  DEF_rg_tdata1___d393 = INST_rg_tdata1.METH_read();
  DEF_rg_minstret___d47 = INST_rg_minstret.METH_read();
  DEF_rg_tselect___d392 = INST_rg_tselect.METH_read();
  DEF_rg_mtime___d36 = INST_rg_mtime.METH_read();
  DEF_tval__h32618 = INST_rg_mtval.METH_read();
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_rg_mscratch___d354 = INST_rg_mscratch.METH_read();
  DEF_mip__h55943 = INST_csr_mip.METH_mv_read();
  DEF_mie__h55944 = INST_csr_mie.METH_mv_read();
  DEF_csr_mip_mv_sip_read____d312 = INST_csr_mip.METH_mv_sip_read();
  DEF_csr_mie_mv_sie_read____d254 = INST_csr_mie.METH_mv_sie_read();
  DEF_tval__h32038 = INST_rg_stval.METH_read();
  DEF_rg_sscratch___d282 = INST_rg_sscratch.METH_read();
  DEF__1__read__h7526 = INST_perf_counters.METH_read_counters_0__read();
  DEF__1__read__h7529 = INST_perf_counters.METH_read_counters_1__read();
  DEF__1__read__h7535 = INST_perf_counters.METH_read_counters_3__read();
  DEF__1__read__h7532 = INST_perf_counters.METH_read_counters_2__read();
  DEF__1__read__h7538 = INST_perf_counters.METH_read_counters_4__read();
  DEF__1__read__h7541 = INST_perf_counters.METH_read_counters_5__read();
  DEF__1__read__h7544 = INST_perf_counters.METH_read_counters_6__read();
  DEF__1__read__h7547 = INST_perf_counters.METH_read_counters_7__read();
  DEF__1__read__h7550 = INST_perf_counters.METH_read_counters_8__read();
  DEF__1__read__h7556 = INST_perf_counters.METH_read_counters_10__read();
  DEF__1__read__h7553 = INST_perf_counters.METH_read_counters_9__read();
  DEF__1__read__h7559 = INST_perf_counters.METH_read_counters_11__read();
  DEF__1__read__h7562 = INST_perf_counters.METH_read_counters_12__read();
  DEF__1__read__h7565 = INST_perf_counters.METH_read_counters_13__read();
  DEF__1__read__h7568 = INST_perf_counters.METH_read_counters_14__read();
  DEF__1__read__h7571 = INST_perf_counters.METH_read_counters_15__read();
  DEF__1__read__h7577 = INST_perf_counters.METH_read_counters_17__read();
  DEF__1__read__h7574 = INST_perf_counters.METH_read_counters_16__read();
  DEF__1__read__h7580 = INST_perf_counters.METH_read_counters_18__read();
  DEF__1__read__h7586 = INST_perf_counters.METH_read_counters_20__read();
  DEF__1__read__h7583 = INST_perf_counters.METH_read_counters_19__read();
  DEF__1__read__h7589 = INST_perf_counters.METH_read_counters_21__read();
  DEF__1__read__h7592 = INST_perf_counters.METH_read_counters_22__read();
  DEF__1__read__h7598 = INST_perf_counters.METH_read_counters_24__read();
  DEF__1__read__h7595 = INST_perf_counters.METH_read_counters_23__read();
  DEF__1__read__h7601 = INST_perf_counters.METH_read_counters_25__read();
  DEF__1__read__h7604 = INST_perf_counters.METH_read_counters_26__read();
  DEF__1__read__h7607 = INST_perf_counters.METH_read_counters_27__read();
  DEF__1__read__h7610 = INST_perf_counters.METH_read_counters_28__read();
  DEF_rg_satp___d316 = INST_rg_satp.METH_read();
  DEF_x__h12865 = INST_rg_mcounteren.METH_read();
  DEF_rg_dcsr__h56340 = INST_rg_dcsr.METH_read();
  DEF_medeleg__h33308 = INST_rg_medeleg.METH_read();
  DEF_mideleg__h33309 = INST_rg_mideleg.METH_read();
  DEF_ctr_inhibit_hpm__h5802 = INST_perf_counters.METH_read_ctr_inhibit__read();
  DEF_rg_mcause___d379 = INST_rg_mcause.METH_read();
  DEF_rg_scause___d307 = INST_rg_scause.METH_read();
  DEF__1__read__h8762 = INST_perf_counters.METH_read_ctr_sels_1__read();
  DEF__1__read__h8759 = INST_perf_counters.METH_read_ctr_sels_0__read();
  DEF__1__read__h8765 = INST_perf_counters.METH_read_ctr_sels_2__read();
  DEF__1__read__h8768 = INST_perf_counters.METH_read_ctr_sels_3__read();
  DEF__1__read__h8771 = INST_perf_counters.METH_read_ctr_sels_4__read();
  DEF__1__read__h8774 = INST_perf_counters.METH_read_ctr_sels_5__read();
  DEF__1__read__h8777 = INST_perf_counters.METH_read_ctr_sels_6__read();
  DEF__1__read__h8783 = INST_perf_counters.METH_read_ctr_sels_8__read();
  DEF__1__read__h8780 = INST_perf_counters.METH_read_ctr_sels_7__read();
  DEF__1__read__h8786 = INST_perf_counters.METH_read_ctr_sels_9__read();
  DEF__1__read__h8792 = INST_perf_counters.METH_read_ctr_sels_11__read();
  DEF__1__read__h8789 = INST_perf_counters.METH_read_ctr_sels_10__read();
  DEF__1__read__h8795 = INST_perf_counters.METH_read_ctr_sels_12__read();
  DEF__1__read__h8798 = INST_perf_counters.METH_read_ctr_sels_13__read();
  DEF__1__read__h8804 = INST_perf_counters.METH_read_ctr_sels_15__read();
  DEF__1__read__h8801 = INST_perf_counters.METH_read_ctr_sels_14__read();
  DEF__1__read__h8807 = INST_perf_counters.METH_read_ctr_sels_16__read();
  DEF__1__read__h8810 = INST_perf_counters.METH_read_ctr_sels_17__read();
  DEF__1__read__h8813 = INST_perf_counters.METH_read_ctr_sels_18__read();
  DEF__1__read__h8816 = INST_perf_counters.METH_read_ctr_sels_19__read();
  DEF__1__read__h8819 = INST_perf_counters.METH_read_ctr_sels_20__read();
  DEF__1__read__h8825 = INST_perf_counters.METH_read_ctr_sels_22__read();
  DEF__1__read__h8822 = INST_perf_counters.METH_read_ctr_sels_21__read();
  DEF__1__read__h8828 = INST_perf_counters.METH_read_ctr_sels_23__read();
  DEF__1__read__h8831 = INST_perf_counters.METH_read_ctr_sels_24__read();
  DEF__1__read__h8834 = INST_perf_counters.METH_read_ctr_sels_25__read();
  DEF__1__read__h8837 = INST_perf_counters.METH_read_ctr_sels_26__read();
  DEF__1__read__h8840 = INST_perf_counters.METH_read_ctr_sels_27__read();
  DEF__read__h473 = INST_rg_fflags.METH_read();
  DEF__1__read__h8843 = INST_perf_counters.METH_read_ctr_sels_28__read();
  DEF__read__h498 = INST_rg_frm.METH_read();
  DEF_rg_ctr_inhib_ir_cy__h5940 = INST_rg_ctr_inhib_ir_cy.METH_read();
  DEF_rg_nmi__h10118 = INST_rg_nmi.METH_read();
  DEF_x__h10275 = primExtract64(64u, 161u, DEF_rg_dpcc___d402, 32u, 159u, 32u, 96u);
  DEF__read_address__h9921 = primExtract64(64u, 151u, DEF_rg_mepcc___d355, 32u, 149u, 32u, 86u);
  DEF__read_address__h9365 = primExtract64(64u, 151u, DEF_rg_sepcc___d283, 32u, 149u, 32u, 86u);
  DEF__read_address__h9693 = primExtract64(64u, 151u, DEF_rg_mtcc___d325, 32u, 149u, 32u, 86u);
  DEF__read_address__h9163 = primExtract64(64u, 151u, DEF_rg_stcc___d255, 32u, 149u, 32u, 86u);
  DEF__read_addrBits__h9922 = DEF_rg_mepcc___d355.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_capFat_addrBits__h10175 = DEF_rg_dpcc___d402.get_bits_in_word32(2u, 18u, 14u);
  DEF__read_capFat_bounds_baseBits__h10219 = DEF_rg_dpcc___d402.get_bits_in_word32(0u, 10u, 14u);
  DEF__read_bounds_baseBits__h9954 = DEF_rg_mepcc___d355.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_addrBits__h9694 = DEF_rg_mtcc___d325.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_bounds_baseBits__h9726 = DEF_rg_mtcc___d325.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_bounds_baseBits__h9398 = DEF_rg_sepcc___d283.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_addrBits__h9366 = DEF_rg_sepcc___d283.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_addrBits__h9164 = DEF_rg_stcc___d255.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_bounds_baseBits__h9196 = DEF_rg_stcc___d255.get_bits_in_word32(0u, 0u, 14u);
  DEF_rg_dpcc_02_BITS_43_TO_38___d410 = DEF_rg_dpcc___d402.get_bits_in_word8(1u, 6u, 6u);
  DEF_rg_mepcc_55_BITS_33_TO_28___d372 = primExtract8(6u,
						      151u,
						      DEF_rg_mepcc___d355,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF_rg_mtcc_25_BITS_33_TO_28___d342 = primExtract8(6u,
						     151u,
						     DEF_rg_mtcc___d325,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF_rg_stcc_55_BITS_33_TO_28___d272 = primExtract8(6u,
						     151u,
						     DEF_rg_stcc___d255,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF_rg_sepcc_83_BITS_33_TO_28___d300 = primExtract8(6u,
						      151u,
						      DEF_rg_sepcc___d283,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF__read_exc_code__h9510 = (tUInt8)((tUInt8)63u & DEF_rg_scause___d307);
  DEF__read_exc_code__h10066 = (tUInt8)((tUInt8)63u & DEF_rg_mcause___d379);
  DEF_ab__h9938 = DEF_rg_mepcc___d355.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9937 = DEF_rg_mepcc___d355.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9710 = DEF_rg_mtcc___d325.get_bits_in_word8(2u, 19u, 3u);
  DEF_ab__h9382 = DEF_rg_sepcc___d283.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9709 = DEF_rg_mtcc___d325.get_bits_in_word8(0u, 11u, 3u);
  DEF_bb__h9381 = DEF_rg_sepcc___d283.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9180 = DEF_rg_stcc___d255.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9179 = DEF_rg_stcc___d255.get_bits_in_word8(0u, 11u, 3u);
  DEF_rg_dcsr_BITS_2_TO_0___h12919 = (tUInt8)((tUInt8)7u & DEF_rg_dcsr__h56340);
  DEF_spp__h31145 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 8u));
  DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075 = (tUInt8)((tUInt8)3u & DEF_mstatus__h38080);
  DEF__read_interrupt__h9509 = (tUInt8)(DEF_rg_scause___d307 >> 6u);
  DEF__read_interrupt__h10065 = (tUInt8)(DEF_rg_mcause___d379 >> 6u);
  DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942 = (tUInt8)(DEF_rg_ctr_inhib_ir_cy__h5940 >> 1u);
  DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829 = (tUInt8)((tUInt8)1u & DEF_rg_ctr_inhib_ir_cy__h5940);
  DEF_idx__h6226 = 4095u & (ARG_read_csr_csr_addr - 2819u);
  switch (DEF_idx__h6226) {
  case 0u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7526;
    break;
  case 1u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7529;
    break;
  case 2u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7532;
    break;
  case 3u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7535;
    break;
  case 4u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7538;
    break;
  case 5u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7541;
    break;
  case 6u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7544;
    break;
  case 7u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7547;
    break;
  case 8u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7550;
    break;
  case 9u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7553;
    break;
  case 10u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7556;
    break;
  case 11u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7559;
    break;
  case 12u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7562;
    break;
  case 13u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7565;
    break;
  case 14u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7568;
    break;
  case 15u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7571;
    break;
  case 16u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7574;
    break;
  case 17u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7577;
    break;
  case 18u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7580;
    break;
  case 19u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7583;
    break;
  case 20u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7586;
    break;
  case 21u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7589;
    break;
  case 22u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7592;
    break;
  case 23u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7595;
    break;
  case 24u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7598;
    break;
  case 25u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7601;
    break;
  case 26u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7604;
    break;
  case 27u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7607;
    break;
  case 28u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = DEF__1__read__h7610;
    break;
  default:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 = 12297829382473034410llu;
  }
  DEF_idx__h6203 = 4095u & (ARG_read_csr_csr_addr - 3075u);
  switch (DEF_idx__h6203) {
  case 0u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7526;
    break;
  case 1u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7529;
    break;
  case 2u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7532;
    break;
  case 3u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7535;
    break;
  case 4u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7538;
    break;
  case 5u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7541;
    break;
  case 6u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7544;
    break;
  case 7u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7547;
    break;
  case 8u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7550;
    break;
  case 9u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7553;
    break;
  case 10u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7556;
    break;
  case 11u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7559;
    break;
  case 12u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7562;
    break;
  case 13u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7565;
    break;
  case 14u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7568;
    break;
  case 15u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7571;
    break;
  case 16u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7574;
    break;
  case 17u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7577;
    break;
  case 18u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7580;
    break;
  case 19u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7583;
    break;
  case 20u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7586;
    break;
  case 21u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7589;
    break;
  case 22u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7592;
    break;
  case 23u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7595;
    break;
  case 24u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7598;
    break;
  case 25u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7601;
    break;
  case 26u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7604;
    break;
  case 27u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7607;
    break;
  case 28u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = DEF__1__read__h7610;
    break;
  default:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 = 12297829382473034410llu;
  }
  DEF_idx__h6249 = 4095u & (ARG_read_csr_csr_addr - 803u);
  switch (DEF_idx__h6249) {
  case 0u:
    DEF_x__h7800 = DEF__1__read__h8759;
    break;
  case 1u:
    DEF_x__h7800 = DEF__1__read__h8762;
    break;
  case 2u:
    DEF_x__h7800 = DEF__1__read__h8765;
    break;
  case 3u:
    DEF_x__h7800 = DEF__1__read__h8768;
    break;
  case 4u:
    DEF_x__h7800 = DEF__1__read__h8771;
    break;
  case 5u:
    DEF_x__h7800 = DEF__1__read__h8774;
    break;
  case 6u:
    DEF_x__h7800 = DEF__1__read__h8777;
    break;
  case 7u:
    DEF_x__h7800 = DEF__1__read__h8780;
    break;
  case 8u:
    DEF_x__h7800 = DEF__1__read__h8783;
    break;
  case 9u:
    DEF_x__h7800 = DEF__1__read__h8786;
    break;
  case 10u:
    DEF_x__h7800 = DEF__1__read__h8789;
    break;
  case 11u:
    DEF_x__h7800 = DEF__1__read__h8792;
    break;
  case 12u:
    DEF_x__h7800 = DEF__1__read__h8795;
    break;
  case 13u:
    DEF_x__h7800 = DEF__1__read__h8798;
    break;
  case 14u:
    DEF_x__h7800 = DEF__1__read__h8801;
    break;
  case 15u:
    DEF_x__h7800 = DEF__1__read__h8804;
    break;
  case 16u:
    DEF_x__h7800 = DEF__1__read__h8807;
    break;
  case 17u:
    DEF_x__h7800 = DEF__1__read__h8810;
    break;
  case 18u:
    DEF_x__h7800 = DEF__1__read__h8813;
    break;
  case 19u:
    DEF_x__h7800 = DEF__1__read__h8816;
    break;
  case 20u:
    DEF_x__h7800 = DEF__1__read__h8819;
    break;
  case 21u:
    DEF_x__h7800 = DEF__1__read__h8822;
    break;
  case 22u:
    DEF_x__h7800 = DEF__1__read__h8825;
    break;
  case 23u:
    DEF_x__h7800 = DEF__1__read__h8828;
    break;
  case 24u:
    DEF_x__h7800 = DEF__1__read__h8831;
    break;
  case 25u:
    DEF_x__h7800 = DEF__1__read__h8834;
    break;
  case 26u:
    DEF_x__h7800 = DEF__1__read__h8837;
    break;
  case 27u:
    DEF_x__h7800 = DEF__1__read__h8840;
    break;
  case 28u:
    DEF_x__h7800 = DEF__1__read__h8843;
    break;
  default:
    DEF_x__h7800 = (tUInt8)42u;
  }
  DEF__0_CONCAT_rg_fflags_34___d235 = (tUInt64)(DEF__read__h473);
  DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238 = (((tUInt64)(DEF__read__h498)) << 5u) | (tUInt64)(DEF__read__h473);
  DEF__0_CONCAT_rg_frm_36___d237 = (tUInt64)(DEF__read__h498);
  DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252 = ((((((((((((((tUInt64)((tUInt8)(DEF_mstatus__h38080 >> 63u))) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 32u)))) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 18u)))) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_mstatus__h38080 >> 13u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_spp__h31145)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075);
  DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310 = (((tUInt64)(DEF__read_interrupt__h9509)) << 63u) | (tUInt64)(DEF__read_exc_code__h9510);
  DEF__0_CONCAT_rg_medeleg_17___d318 = (tUInt64)(DEF_medeleg__h33308);
  DEF__0_CONCAT_rg_mideleg_19___d320 = (tUInt64)(DEF_mideleg__h33309);
  DEF__0_CONCAT_rg_mcounteren_52___d353 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h12865);
  DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382 = (((tUInt64)(DEF__read_interrupt__h10065)) << 63u) | (tUInt64)(DEF__read_exc_code__h10066);
  DEF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_read_c_ETC___d56 = !(ARG_read_csr_csr_addr < 3075u) && ARG_read_csr_csr_addr <= 3103u;
  DEF_NOT_read_csr_csr_addr_ULT_0xB03_7_8_AND_read_c_ETC___d60 = !(ARG_read_csr_csr_addr < 2819u) && ARG_read_csr_csr_addr <= 2847u;
  DEF_NOT_read_csr_csr_addr_ULT_0x323_1_2_AND_read_c_ETC___d64 = !(ARG_read_csr_csr_addr < 803u) && ARG_read_csr_csr_addr <= 831u;
  DEF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_read_c_ETC___d160 = DEF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_read_c_ETC___d56 || (DEF_NOT_read_csr_csr_addr_ULT_0xB03_7_8_AND_read_c_ETC___d60 || (DEF_NOT_read_csr_csr_addr_ULT_0x323_1_2_AND_read_c_ETC___d64 || (ARG_read_csr_csr_addr == 1u || (ARG_read_csr_csr_addr == 2u || (ARG_read_csr_csr_addr == 3u || (ARG_read_csr_csr_addr == 3072u || (ARG_read_csr_csr_addr == 3073u || (ARG_read_csr_csr_addr == 3074u || (ARG_read_csr_csr_addr == 256u || (ARG_read_csr_csr_addr == 258u || (ARG_read_csr_csr_addr == 259u || (ARG_read_csr_csr_addr == 260u || (ARG_read_csr_csr_addr == 261u || (ARG_read_csr_csr_addr == 262u || (ARG_read_csr_csr_addr == 320u || (ARG_read_csr_csr_addr == 321u || (ARG_read_csr_csr_addr == 322u || (ARG_read_csr_csr_addr == 323u || (ARG_read_csr_csr_addr == 324u || (ARG_read_csr_csr_addr == 2496u || (ARG_read_csr_csr_addr == 384u || (ARG_read_csr_csr_addr == 770u || (ARG_read_csr_csr_addr == 771u || (ARG_read_csr_csr_addr == 3857u || (ARG_read_csr_csr_addr == 3858u || (ARG_read_csr_csr_addr == 3859u || (ARG_read_csr_csr_addr == 3860u || (ARG_read_csr_csr_addr == 768u || (ARG_read_csr_csr_addr == 769u || (ARG_read_csr_csr_addr == 772u || (ARG_read_csr_csr_addr == 773u || (ARG_read_csr_csr_addr == 774u || (ARG_read_csr_csr_addr == 832u || (ARG_read_csr_csr_addr == 833u || (ARG_read_csr_csr_addr == 834u || (ARG_read_csr_csr_addr == 835u || (ARG_read_csr_csr_addr == 836u || (ARG_read_csr_csr_addr == 3008u || (ARG_read_csr_csr_addr == 2816u || (ARG_read_csr_csr_addr == 2818u || (ARG_read_csr_csr_addr == 800u || (ARG_read_csr_csr_addr == 1952u || (ARG_read_csr_csr_addr == 1953u || (ARG_read_csr_csr_addr == 1954u || (ARG_read_csr_csr_addr == 1955u || (ARG_read_csr_csr_addr == 1968u || (ARG_read_csr_csr_addr == 1969u || (ARG_read_csr_csr_addr == 1970u || ARG_read_csr_csr_addr == 1971u))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_base__h10920 = 65535u & ((((tUInt32)(DEF_rg_dpcc___d402.get_bits_in_word8(0u,
										0u,
										2u))) << 14u) | DEF__read_capFat_bounds_baseBits__h10219);
  DEF_offset__h10921 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_capFat_addrBits__h10175)) - DEF_base__h10920);
  DEF_x__h10935 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h10921));
  DEF_repBound__h9383 = (tUInt8)7u & (DEF_bb__h9381 - (tUInt8)1u);
  DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 = DEF_ab__h9382 < DEF_repBound__h9383;
  DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 = DEF_bb__h9381 < DEF_repBound__h9383;
  DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 = !DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290;
  DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295 = DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 == DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 ? (tUInt8)0u : (DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 && DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 ? (tUInt8)1u : (tUInt8)3u);
  DEF_x__h17821 = 65535u & ((((tUInt32)(DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295)) << 14u) | DEF__read_bounds_baseBits__h9398);
  DEF_offset__h9336 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9366)) - DEF_x__h17821);
  DEF_x__h9350 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9336));
  DEF_repBound__h9939 = (tUInt8)7u & (DEF_bb__h9937 - (tUInt8)1u);
  DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 = DEF_ab__h9938 < DEF_repBound__h9939;
  DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 = DEF_bb__h9937 < DEF_repBound__h9939;
  DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 = !DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362;
  DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367 = DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 == DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 ? (tUInt8)0u : (DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 && DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 ? (tUInt8)1u : (tUInt8)3u);
  DEF_x__h21190 = 65535u & ((((tUInt32)(DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367)) << 14u) | DEF__read_bounds_baseBits__h9954);
  DEF_offset__h9892 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9922)) - DEF_x__h21190);
  DEF_x__h9906 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9892));
  DEF_repBound__h9711 = (tUInt8)7u & (DEF_bb__h9709 - (tUInt8)1u);
  DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 = DEF_bb__h9709 < DEF_repBound__h9711;
  DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 = DEF_ab__h9710 < DEF_repBound__h9711;
  DEF_x__h20156 = 65535u & ((((tUInt32)(DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 == DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)0u : (DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 && !DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9726);
  DEF_offset__h9664 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9694)) - DEF_x__h20156);
  DEF_x__h9678 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9664));
  DEF_repBound__h9181 = (tUInt8)7u & (DEF_bb__h9179 - (tUInt8)1u);
  DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 = DEF_bb__h9179 < DEF_repBound__h9181;
  DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 = DEF_ab__h9180 < DEF_repBound__h9181;
  DEF_x__h16859 = 65535u & ((((tUInt32)(DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 == DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)0u : (DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 && !DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9196);
  DEF_offset__h9134 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9164)) - DEF_x__h16859);
  DEF_x__h9148 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9134));
  DEF_x__h10277 = primShiftL64(64u,
			       64u,
			       18446744073709551615llu,
			       6u,
			       (tUInt8)(DEF_rg_dpcc_02_BITS_43_TO_38___d410));
  DEF_y__h10276 = ~DEF_x__h10277;
  DEF_x__h10032 = primShiftL64(64u,
			       64u,
			       18446744073709551615llu,
			       6u,
			       (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_y__h10031 = ~DEF_x__h10032;
  DEF_x__h9804 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_y__h9803 = ~DEF_x__h9804;
  DEF_x__h9476 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_y__h9475 = ~DEF_x__h9476;
  DEF_x__h9274 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_y__h9273 = ~DEF_x__h9274;
  DEF_x__h10933 = primShiftL64(64u,
			       64u,
			       (tUInt64)(DEF_x__h10935),
			       6u,
			       (tUInt8)(DEF_rg_dpcc_02_BITS_43_TO_38___d410));
  DEF_x__h9904 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9906),
			      6u,
			      (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_x__h9676 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9678),
			      6u,
			      (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_x__h9348 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9350),
			      6u,
			      (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_x__h9146 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9148),
			      6u,
			      (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_addrLSB__h10922 = DEF_x__h10275 & DEF_y__h10276;
  DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416 = DEF_x__h10933 | DEF_addrLSB__h10922;
  DEF_addrLSB__h9665 = DEF__read_address__h9693 & DEF_y__h9803;
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 = DEF_x__h9676 | DEF_addrLSB__h9665;
  DEF_x__h34816 = (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 >> 2u);
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350 = (tUInt8)((tUInt8)1u & DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348);
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351 = ((DEF_x__h34816 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350);
  DEF_addrLSB__h9893 = DEF__read_address__h9921 & DEF_y__h10031;
  DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378 = DEF_x__h9904 | DEF_addrLSB__h9893;
  DEF_addrLSB__h9337 = DEF__read_address__h9365 & DEF_y__h9475;
  DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306 = DEF_x__h9348 | DEF_addrLSB__h9337;
  DEF_addrLSB__h9135 = DEF__read_address__h9163 & DEF_y__h9273;
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 = DEF_x__h9146 | DEF_addrLSB__h9135;
  DEF_x__h34822 = (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 >> 2u);
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280 = (tUInt8)((tUInt8)1u & DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278);
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281 = ((DEF_x__h34822 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280);
  DEF_x__h10847 = 65535u & ((INST_rg_sccsr.METH_read() << 5u) | (tUInt32)((tUInt8)3u));
  DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315 = (tUInt64)(DEF_x__h10847);
  DEF_x__h10875 = 65535u & ((INST_rg_mccsr.METH_read() << 5u) | (tUInt32)((tUInt8)3u));
  DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387 = (tUInt64)(DEF_x__h10875);
  DEF_x__h10096 = (((DEF_ctr_inhibit_hpm__h5802 << 3u) | (((tUInt32)(DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942)) << 2u)) | (((tUInt32)((tUInt8)0u)) << 1u)) | (tUInt32)(DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829);
  DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h10096);
  DEF_dcsr__h10614 = ((((tUInt32)(DEF_rg_dcsr__h56340 >> 4u)) << 4u) | (((tUInt32)(DEF_rg_nmi__h10118)) << 3u)) | (tUInt32)(DEF_rg_dcsr_BITS_2_TO_0___h12919);
  DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_dcsr__h10614);
  switch (ARG_read_csr_csr_addr) {
  case 1u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_rg_fflags_34___d235;
    break;
  case 2u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_rg_frm_36___d237;
    break;
  case 3u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238;
    break;
  case 2816u:
  case 3072u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_mcycle___d33;
    break;
  case 3073u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_mtime___d36;
    break;
  case 2818u:
  case 3074u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_minstret___d47;
    break;
  case 256u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = 0llu;
    break;
  case 260u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_csr_mie_mv_sie_read____d254;
    break;
  case 261u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281;
    break;
  case 320u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_sscratch___d282;
    break;
  case 321u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306;
    break;
  case 322u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310;
    break;
  case 323u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_tval__h32038;
    break;
  case 324u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_csr_mip_mv_sip_read____d312;
    break;
  case 2496u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315;
    break;
  case 384u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_satp___d316;
    break;
  case 770u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_rg_medeleg_17___d318;
    break;
  case 771u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_rg_mideleg_19___d320;
    break;
  case 768u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_mstatus__h38080;
    break;
  case 769u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = 9223372036856090925llu;
    break;
  case 772u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_mie__h55944;
    break;
  case 773u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351;
    break;
  case 774u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_rg_mcounteren_52___d353;
    break;
  case 832u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_mscratch___d354;
    break;
  case 833u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378;
    break;
  case 834u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382;
    break;
  case 835u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_tval__h32618;
    break;
  case 836u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_mip__h55943;
    break;
  case 3008u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387;
    break;
  case 800u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391;
    break;
  case 1952u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_tselect___d392;
    break;
  case 1953u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_tdata1___d393;
    break;
  case 1954u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_tdata2___d394;
    break;
  case 1955u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_tdata3___d395;
    break;
  case 1968u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401;
    break;
  case 1969u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416;
    break;
  case 1970u:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_dscratch0___d417;
    break;
  default:
    DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461 = DEF_rg_dscratch1___d418;
  }
  DEF_IF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_rea_ETC___d464 = DEF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_read_c_ETC___d56 ? (DEF_idx__h6203 < 29u ? DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d193 : 0llu) : (DEF_NOT_read_csr_csr_addr_ULT_0xB03_7_8_AND_read_c_ETC___d60 ? (DEF_idx__h6226 < 29u ? DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d197 : 0llu) : (DEF_NOT_read_csr_csr_addr_ULT_0x323_1_2_AND_read_c_ETC___d64 ? (DEF_idx__h6249 < 29u ? (tUInt64)(DEF_x__h7800) : 0llu) : DEF_IF_read_csr_csr_addr_EQ_0x1_5_THEN_0_CONCAT_rg_ETC___d461));
  PORT_read_csr.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_read_c_ETC___d160)) << 32u) | (tUInt64)((tUInt32)(DEF_IF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_rea_ETC___d464 >> 32u))),
			     32u,
			     33u).set_whole_word((tUInt32)(DEF_IF_NOT_read_csr_csr_addr_ULT_0xC03_3_4_AND_rea_ETC___d464),
						 0u);
  return PORT_read_csr;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr()
{
  tUInt8 PORT_RDY_read_csr;
  tUInt8 DEF_CAN_FIRE_read_csr;
  DEF_CAN_FIRE_read_csr = (tUInt8)1u;
  PORT_RDY_read_csr = DEF_CAN_FIRE_read_csr;
  return PORT_RDY_read_csr;
}

tUWide MOD_mkCSR_RegFile::METH_read_csr_port2(tUInt32 ARG_read_csr_port2_csr_addr)
{
  tUInt8 DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_AN_ETC___d572;
  tUInt64 DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632;
  tUInt8 DEF_NOT_read_csr_port2_csr_addr_ULT_0x323_73_74_AN_ETC___d476;
  tUInt8 DEF_NOT_read_csr_port2_csr_addr_ULT_0xB03_69_70_AN_ETC___d472;
  tUInt8 DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_AN_ETC___d468;
  tUInt64 DEF_IF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_ETC___d635;
  tUInt32 DEF_idx__h10387;
  tUInt8 DEF_x__h10787;
  tUInt32 DEF_idx__h10341;
  tUInt64 DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575;
  tUInt32 DEF_idx__h10364;
  tUInt64 DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579;
  DEF_rg_dpcc___d402 = INST_rg_dpcc.METH_read();
  DEF_rg_mepcc___d355 = INST_rg_mepcc.METH_read();
  DEF_rg_mtcc___d325 = INST_rg_mtcc.METH_read();
  DEF_rg_sepcc___d283 = INST_rg_sepcc.METH_read();
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_rg_stcc___d255 = INST_rg_stcc.METH_read();
  DEF_rg_dscratch1___d418 = INST_rg_dscratch1.METH_read();
  DEF_rg_dscratch0___d417 = INST_rg_dscratch0.METH_read();
  DEF_rg_tdata3___d395 = INST_rg_tdata3.METH_read();
  DEF_rg_tdata2___d394 = INST_rg_tdata2.METH_read();
  DEF_rg_tdata1___d393 = INST_rg_tdata1.METH_read();
  DEF_rg_minstret___d47 = INST_rg_minstret.METH_read();
  DEF_rg_tselect___d392 = INST_rg_tselect.METH_read();
  DEF_rg_mtime___d36 = INST_rg_mtime.METH_read();
  DEF_tval__h32618 = INST_rg_mtval.METH_read();
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_rg_mscratch___d354 = INST_rg_mscratch.METH_read();
  DEF_mip__h55943 = INST_csr_mip.METH_mv_read();
  DEF_mie__h55944 = INST_csr_mie.METH_mv_read();
  DEF_csr_mip_mv_sip_read____d312 = INST_csr_mip.METH_mv_sip_read();
  DEF_csr_mie_mv_sie_read____d254 = INST_csr_mie.METH_mv_sie_read();
  DEF_tval__h32038 = INST_rg_stval.METH_read();
  DEF_rg_sscratch___d282 = INST_rg_sscratch.METH_read();
  DEF__1__read__h7526 = INST_perf_counters.METH_read_counters_0__read();
  DEF__1__read__h7529 = INST_perf_counters.METH_read_counters_1__read();
  DEF__1__read__h7535 = INST_perf_counters.METH_read_counters_3__read();
  DEF__1__read__h7532 = INST_perf_counters.METH_read_counters_2__read();
  DEF__1__read__h7538 = INST_perf_counters.METH_read_counters_4__read();
  DEF__1__read__h7541 = INST_perf_counters.METH_read_counters_5__read();
  DEF__1__read__h7544 = INST_perf_counters.METH_read_counters_6__read();
  DEF__1__read__h7547 = INST_perf_counters.METH_read_counters_7__read();
  DEF__1__read__h7550 = INST_perf_counters.METH_read_counters_8__read();
  DEF__1__read__h7556 = INST_perf_counters.METH_read_counters_10__read();
  DEF__1__read__h7553 = INST_perf_counters.METH_read_counters_9__read();
  DEF__1__read__h7559 = INST_perf_counters.METH_read_counters_11__read();
  DEF__1__read__h7562 = INST_perf_counters.METH_read_counters_12__read();
  DEF__1__read__h7565 = INST_perf_counters.METH_read_counters_13__read();
  DEF__1__read__h7568 = INST_perf_counters.METH_read_counters_14__read();
  DEF__1__read__h7571 = INST_perf_counters.METH_read_counters_15__read();
  DEF__1__read__h7577 = INST_perf_counters.METH_read_counters_17__read();
  DEF__1__read__h7574 = INST_perf_counters.METH_read_counters_16__read();
  DEF__1__read__h7580 = INST_perf_counters.METH_read_counters_18__read();
  DEF__1__read__h7586 = INST_perf_counters.METH_read_counters_20__read();
  DEF__1__read__h7583 = INST_perf_counters.METH_read_counters_19__read();
  DEF__1__read__h7589 = INST_perf_counters.METH_read_counters_21__read();
  DEF__1__read__h7592 = INST_perf_counters.METH_read_counters_22__read();
  DEF__1__read__h7598 = INST_perf_counters.METH_read_counters_24__read();
  DEF__1__read__h7595 = INST_perf_counters.METH_read_counters_23__read();
  DEF__1__read__h7601 = INST_perf_counters.METH_read_counters_25__read();
  DEF__1__read__h7604 = INST_perf_counters.METH_read_counters_26__read();
  DEF__1__read__h7607 = INST_perf_counters.METH_read_counters_27__read();
  DEF__1__read__h7610 = INST_perf_counters.METH_read_counters_28__read();
  DEF_rg_satp___d316 = INST_rg_satp.METH_read();
  DEF_x__h12865 = INST_rg_mcounteren.METH_read();
  DEF_rg_dcsr__h56340 = INST_rg_dcsr.METH_read();
  DEF_medeleg__h33308 = INST_rg_medeleg.METH_read();
  DEF_mideleg__h33309 = INST_rg_mideleg.METH_read();
  DEF_ctr_inhibit_hpm__h5802 = INST_perf_counters.METH_read_ctr_inhibit__read();
  DEF_rg_mcause___d379 = INST_rg_mcause.METH_read();
  DEF_rg_scause___d307 = INST_rg_scause.METH_read();
  DEF__1__read__h8762 = INST_perf_counters.METH_read_ctr_sels_1__read();
  DEF__1__read__h8759 = INST_perf_counters.METH_read_ctr_sels_0__read();
  DEF__1__read__h8765 = INST_perf_counters.METH_read_ctr_sels_2__read();
  DEF__1__read__h8768 = INST_perf_counters.METH_read_ctr_sels_3__read();
  DEF__1__read__h8771 = INST_perf_counters.METH_read_ctr_sels_4__read();
  DEF__1__read__h8774 = INST_perf_counters.METH_read_ctr_sels_5__read();
  DEF__1__read__h8777 = INST_perf_counters.METH_read_ctr_sels_6__read();
  DEF__1__read__h8783 = INST_perf_counters.METH_read_ctr_sels_8__read();
  DEF__1__read__h8780 = INST_perf_counters.METH_read_ctr_sels_7__read();
  DEF__1__read__h8786 = INST_perf_counters.METH_read_ctr_sels_9__read();
  DEF__1__read__h8792 = INST_perf_counters.METH_read_ctr_sels_11__read();
  DEF__1__read__h8789 = INST_perf_counters.METH_read_ctr_sels_10__read();
  DEF__1__read__h8795 = INST_perf_counters.METH_read_ctr_sels_12__read();
  DEF__1__read__h8798 = INST_perf_counters.METH_read_ctr_sels_13__read();
  DEF__1__read__h8804 = INST_perf_counters.METH_read_ctr_sels_15__read();
  DEF__1__read__h8801 = INST_perf_counters.METH_read_ctr_sels_14__read();
  DEF__1__read__h8807 = INST_perf_counters.METH_read_ctr_sels_16__read();
  DEF__1__read__h8810 = INST_perf_counters.METH_read_ctr_sels_17__read();
  DEF__1__read__h8813 = INST_perf_counters.METH_read_ctr_sels_18__read();
  DEF__1__read__h8816 = INST_perf_counters.METH_read_ctr_sels_19__read();
  DEF__1__read__h8819 = INST_perf_counters.METH_read_ctr_sels_20__read();
  DEF__1__read__h8825 = INST_perf_counters.METH_read_ctr_sels_22__read();
  DEF__1__read__h8822 = INST_perf_counters.METH_read_ctr_sels_21__read();
  DEF__1__read__h8828 = INST_perf_counters.METH_read_ctr_sels_23__read();
  DEF__1__read__h8831 = INST_perf_counters.METH_read_ctr_sels_24__read();
  DEF__1__read__h8834 = INST_perf_counters.METH_read_ctr_sels_25__read();
  DEF__1__read__h8837 = INST_perf_counters.METH_read_ctr_sels_26__read();
  DEF__1__read__h8840 = INST_perf_counters.METH_read_ctr_sels_27__read();
  DEF__read__h473 = INST_rg_fflags.METH_read();
  DEF__1__read__h8843 = INST_perf_counters.METH_read_ctr_sels_28__read();
  DEF__read__h498 = INST_rg_frm.METH_read();
  DEF_rg_ctr_inhib_ir_cy__h5940 = INST_rg_ctr_inhib_ir_cy.METH_read();
  DEF_rg_nmi__h10118 = INST_rg_nmi.METH_read();
  DEF_x__h10275 = primExtract64(64u, 161u, DEF_rg_dpcc___d402, 32u, 159u, 32u, 96u);
  DEF__read_address__h9921 = primExtract64(64u, 151u, DEF_rg_mepcc___d355, 32u, 149u, 32u, 86u);
  DEF__read_address__h9365 = primExtract64(64u, 151u, DEF_rg_sepcc___d283, 32u, 149u, 32u, 86u);
  DEF__read_address__h9693 = primExtract64(64u, 151u, DEF_rg_mtcc___d325, 32u, 149u, 32u, 86u);
  DEF__read_address__h9163 = primExtract64(64u, 151u, DEF_rg_stcc___d255, 32u, 149u, 32u, 86u);
  DEF__read_addrBits__h9922 = DEF_rg_mepcc___d355.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_capFat_addrBits__h10175 = DEF_rg_dpcc___d402.get_bits_in_word32(2u, 18u, 14u);
  DEF__read_capFat_bounds_baseBits__h10219 = DEF_rg_dpcc___d402.get_bits_in_word32(0u, 10u, 14u);
  DEF__read_bounds_baseBits__h9954 = DEF_rg_mepcc___d355.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_addrBits__h9694 = DEF_rg_mtcc___d325.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_bounds_baseBits__h9726 = DEF_rg_mtcc___d325.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_bounds_baseBits__h9398 = DEF_rg_sepcc___d283.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_addrBits__h9366 = DEF_rg_sepcc___d283.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_addrBits__h9164 = DEF_rg_stcc___d255.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_bounds_baseBits__h9196 = DEF_rg_stcc___d255.get_bits_in_word32(0u, 0u, 14u);
  DEF_rg_dpcc_02_BITS_43_TO_38___d410 = DEF_rg_dpcc___d402.get_bits_in_word8(1u, 6u, 6u);
  DEF_rg_mepcc_55_BITS_33_TO_28___d372 = primExtract8(6u,
						      151u,
						      DEF_rg_mepcc___d355,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF_rg_mtcc_25_BITS_33_TO_28___d342 = primExtract8(6u,
						     151u,
						     DEF_rg_mtcc___d325,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF_rg_stcc_55_BITS_33_TO_28___d272 = primExtract8(6u,
						     151u,
						     DEF_rg_stcc___d255,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF_rg_sepcc_83_BITS_33_TO_28___d300 = primExtract8(6u,
						      151u,
						      DEF_rg_sepcc___d283,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF__read_exc_code__h9510 = (tUInt8)((tUInt8)63u & DEF_rg_scause___d307);
  DEF__read_exc_code__h10066 = (tUInt8)((tUInt8)63u & DEF_rg_mcause___d379);
  DEF_ab__h9938 = DEF_rg_mepcc___d355.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9937 = DEF_rg_mepcc___d355.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9710 = DEF_rg_mtcc___d325.get_bits_in_word8(2u, 19u, 3u);
  DEF_ab__h9382 = DEF_rg_sepcc___d283.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9709 = DEF_rg_mtcc___d325.get_bits_in_word8(0u, 11u, 3u);
  DEF_bb__h9381 = DEF_rg_sepcc___d283.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9180 = DEF_rg_stcc___d255.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9179 = DEF_rg_stcc___d255.get_bits_in_word8(0u, 11u, 3u);
  DEF_rg_dcsr_BITS_2_TO_0___h12919 = (tUInt8)((tUInt8)7u & DEF_rg_dcsr__h56340);
  DEF_spp__h31145 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 8u));
  DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075 = (tUInt8)((tUInt8)3u & DEF_mstatus__h38080);
  DEF__read_interrupt__h9509 = (tUInt8)(DEF_rg_scause___d307 >> 6u);
  DEF__read_interrupt__h10065 = (tUInt8)(DEF_rg_mcause___d379 >> 6u);
  DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942 = (tUInt8)(DEF_rg_ctr_inhib_ir_cy__h5940 >> 1u);
  DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829 = (tUInt8)((tUInt8)1u & DEF_rg_ctr_inhib_ir_cy__h5940);
  DEF_idx__h10364 = 4095u & (ARG_read_csr_port2_csr_addr - 2819u);
  switch (DEF_idx__h10364) {
  case 0u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7526;
    break;
  case 1u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7529;
    break;
  case 2u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7532;
    break;
  case 3u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7535;
    break;
  case 4u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7538;
    break;
  case 5u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7541;
    break;
  case 6u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7544;
    break;
  case 7u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7547;
    break;
  case 8u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7550;
    break;
  case 9u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7553;
    break;
  case 10u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7556;
    break;
  case 11u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7559;
    break;
  case 12u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7562;
    break;
  case 13u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7565;
    break;
  case 14u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7568;
    break;
  case 15u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7571;
    break;
  case 16u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7574;
    break;
  case 17u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7577;
    break;
  case 18u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7580;
    break;
  case 19u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7583;
    break;
  case 20u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7586;
    break;
  case 21u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7589;
    break;
  case 22u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7592;
    break;
  case 23u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7595;
    break;
  case 24u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7598;
    break;
  case 25u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7601;
    break;
  case 26u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7604;
    break;
  case 27u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7607;
    break;
  case 28u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = DEF__1__read__h7610;
    break;
  default:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 = 12297829382473034410llu;
  }
  DEF_idx__h10341 = 4095u & (ARG_read_csr_port2_csr_addr - 3075u);
  switch (DEF_idx__h10341) {
  case 0u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7526;
    break;
  case 1u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7529;
    break;
  case 2u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7532;
    break;
  case 3u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7535;
    break;
  case 4u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7538;
    break;
  case 5u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7541;
    break;
  case 6u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7544;
    break;
  case 7u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7547;
    break;
  case 8u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7550;
    break;
  case 9u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7553;
    break;
  case 10u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7556;
    break;
  case 11u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7559;
    break;
  case 12u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7562;
    break;
  case 13u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7565;
    break;
  case 14u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7568;
    break;
  case 15u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7571;
    break;
  case 16u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7574;
    break;
  case 17u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7577;
    break;
  case 18u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7580;
    break;
  case 19u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7583;
    break;
  case 20u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7586;
    break;
  case 21u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7589;
    break;
  case 22u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7592;
    break;
  case 23u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7595;
    break;
  case 24u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7598;
    break;
  case 25u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7601;
    break;
  case 26u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7604;
    break;
  case 27u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7607;
    break;
  case 28u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = DEF__1__read__h7610;
    break;
  default:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 = 12297829382473034410llu;
  }
  DEF_idx__h10387 = 4095u & (ARG_read_csr_port2_csr_addr - 803u);
  switch (DEF_idx__h10387) {
  case 0u:
    DEF_x__h10787 = DEF__1__read__h8759;
    break;
  case 1u:
    DEF_x__h10787 = DEF__1__read__h8762;
    break;
  case 2u:
    DEF_x__h10787 = DEF__1__read__h8765;
    break;
  case 3u:
    DEF_x__h10787 = DEF__1__read__h8768;
    break;
  case 4u:
    DEF_x__h10787 = DEF__1__read__h8771;
    break;
  case 5u:
    DEF_x__h10787 = DEF__1__read__h8774;
    break;
  case 6u:
    DEF_x__h10787 = DEF__1__read__h8777;
    break;
  case 7u:
    DEF_x__h10787 = DEF__1__read__h8780;
    break;
  case 8u:
    DEF_x__h10787 = DEF__1__read__h8783;
    break;
  case 9u:
    DEF_x__h10787 = DEF__1__read__h8786;
    break;
  case 10u:
    DEF_x__h10787 = DEF__1__read__h8789;
    break;
  case 11u:
    DEF_x__h10787 = DEF__1__read__h8792;
    break;
  case 12u:
    DEF_x__h10787 = DEF__1__read__h8795;
    break;
  case 13u:
    DEF_x__h10787 = DEF__1__read__h8798;
    break;
  case 14u:
    DEF_x__h10787 = DEF__1__read__h8801;
    break;
  case 15u:
    DEF_x__h10787 = DEF__1__read__h8804;
    break;
  case 16u:
    DEF_x__h10787 = DEF__1__read__h8807;
    break;
  case 17u:
    DEF_x__h10787 = DEF__1__read__h8810;
    break;
  case 18u:
    DEF_x__h10787 = DEF__1__read__h8813;
    break;
  case 19u:
    DEF_x__h10787 = DEF__1__read__h8816;
    break;
  case 20u:
    DEF_x__h10787 = DEF__1__read__h8819;
    break;
  case 21u:
    DEF_x__h10787 = DEF__1__read__h8822;
    break;
  case 22u:
    DEF_x__h10787 = DEF__1__read__h8825;
    break;
  case 23u:
    DEF_x__h10787 = DEF__1__read__h8828;
    break;
  case 24u:
    DEF_x__h10787 = DEF__1__read__h8831;
    break;
  case 25u:
    DEF_x__h10787 = DEF__1__read__h8834;
    break;
  case 26u:
    DEF_x__h10787 = DEF__1__read__h8837;
    break;
  case 27u:
    DEF_x__h10787 = DEF__1__read__h8840;
    break;
  case 28u:
    DEF_x__h10787 = DEF__1__read__h8843;
    break;
  default:
    DEF_x__h10787 = (tUInt8)42u;
  }
  DEF__0_CONCAT_rg_fflags_34___d235 = (tUInt64)(DEF__read__h473);
  DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238 = (((tUInt64)(DEF__read__h498)) << 5u) | (tUInt64)(DEF__read__h473);
  DEF__0_CONCAT_rg_frm_36___d237 = (tUInt64)(DEF__read__h498);
  DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252 = ((((((((((((((tUInt64)((tUInt8)(DEF_mstatus__h38080 >> 63u))) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 32u)))) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 18u)))) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_mstatus__h38080 >> 13u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_spp__h31145)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075);
  DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310 = (((tUInt64)(DEF__read_interrupt__h9509)) << 63u) | (tUInt64)(DEF__read_exc_code__h9510);
  DEF__0_CONCAT_rg_medeleg_17___d318 = (tUInt64)(DEF_medeleg__h33308);
  DEF__0_CONCAT_rg_mideleg_19___d320 = (tUInt64)(DEF_mideleg__h33309);
  DEF__0_CONCAT_rg_mcounteren_52___d353 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h12865);
  DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382 = (((tUInt64)(DEF__read_interrupt__h10065)) << 63u) | (tUInt64)(DEF__read_exc_code__h10066);
  DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_AN_ETC___d468 = !(ARG_read_csr_port2_csr_addr < 3075u) && ARG_read_csr_port2_csr_addr <= 3103u;
  DEF_NOT_read_csr_port2_csr_addr_ULT_0xB03_69_70_AN_ETC___d472 = !(ARG_read_csr_port2_csr_addr < 2819u) && ARG_read_csr_port2_csr_addr <= 2847u;
  DEF_NOT_read_csr_port2_csr_addr_ULT_0x323_73_74_AN_ETC___d476 = !(ARG_read_csr_port2_csr_addr < 803u) && ARG_read_csr_port2_csr_addr <= 831u;
  DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_AN_ETC___d572 = DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_AN_ETC___d468 || (DEF_NOT_read_csr_port2_csr_addr_ULT_0xB03_69_70_AN_ETC___d472 || (DEF_NOT_read_csr_port2_csr_addr_ULT_0x323_73_74_AN_ETC___d476 || (ARG_read_csr_port2_csr_addr == 1u || (ARG_read_csr_port2_csr_addr == 2u || (ARG_read_csr_port2_csr_addr == 3u || (ARG_read_csr_port2_csr_addr == 3072u || (ARG_read_csr_port2_csr_addr == 3073u || (ARG_read_csr_port2_csr_addr == 3074u || (ARG_read_csr_port2_csr_addr == 256u || (ARG_read_csr_port2_csr_addr == 258u || (ARG_read_csr_port2_csr_addr == 259u || (ARG_read_csr_port2_csr_addr == 260u || (ARG_read_csr_port2_csr_addr == 261u || (ARG_read_csr_port2_csr_addr == 262u || (ARG_read_csr_port2_csr_addr == 320u || (ARG_read_csr_port2_csr_addr == 321u || (ARG_read_csr_port2_csr_addr == 322u || (ARG_read_csr_port2_csr_addr == 323u || (ARG_read_csr_port2_csr_addr == 324u || (ARG_read_csr_port2_csr_addr == 2496u || (ARG_read_csr_port2_csr_addr == 384u || (ARG_read_csr_port2_csr_addr == 770u || (ARG_read_csr_port2_csr_addr == 771u || (ARG_read_csr_port2_csr_addr == 3857u || (ARG_read_csr_port2_csr_addr == 3858u || (ARG_read_csr_port2_csr_addr == 3859u || (ARG_read_csr_port2_csr_addr == 3860u || (ARG_read_csr_port2_csr_addr == 768u || (ARG_read_csr_port2_csr_addr == 769u || (ARG_read_csr_port2_csr_addr == 772u || (ARG_read_csr_port2_csr_addr == 773u || (ARG_read_csr_port2_csr_addr == 774u || (ARG_read_csr_port2_csr_addr == 832u || (ARG_read_csr_port2_csr_addr == 833u || (ARG_read_csr_port2_csr_addr == 834u || (ARG_read_csr_port2_csr_addr == 835u || (ARG_read_csr_port2_csr_addr == 836u || (ARG_read_csr_port2_csr_addr == 3008u || (ARG_read_csr_port2_csr_addr == 2816u || (ARG_read_csr_port2_csr_addr == 2818u || (ARG_read_csr_port2_csr_addr == 800u || (ARG_read_csr_port2_csr_addr == 1952u || (ARG_read_csr_port2_csr_addr == 1953u || (ARG_read_csr_port2_csr_addr == 1954u || (ARG_read_csr_port2_csr_addr == 1955u || (ARG_read_csr_port2_csr_addr == 1968u || (ARG_read_csr_port2_csr_addr == 1969u || (ARG_read_csr_port2_csr_addr == 1970u || ARG_read_csr_port2_csr_addr == 1971u))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_base__h10920 = 65535u & ((((tUInt32)(DEF_rg_dpcc___d402.get_bits_in_word8(0u,
										0u,
										2u))) << 14u) | DEF__read_capFat_bounds_baseBits__h10219);
  DEF_offset__h10921 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_capFat_addrBits__h10175)) - DEF_base__h10920);
  DEF_x__h10935 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h10921));
  DEF_repBound__h9383 = (tUInt8)7u & (DEF_bb__h9381 - (tUInt8)1u);
  DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 = DEF_ab__h9382 < DEF_repBound__h9383;
  DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 = DEF_bb__h9381 < DEF_repBound__h9383;
  DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 = !DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290;
  DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295 = DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 == DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 ? (tUInt8)0u : (DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 && DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 ? (tUInt8)1u : (tUInt8)3u);
  DEF_x__h17821 = 65535u & ((((tUInt32)(DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295)) << 14u) | DEF__read_bounds_baseBits__h9398);
  DEF_offset__h9336 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9366)) - DEF_x__h17821);
  DEF_x__h9350 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9336));
  DEF_repBound__h9939 = (tUInt8)7u & (DEF_bb__h9937 - (tUInt8)1u);
  DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 = DEF_ab__h9938 < DEF_repBound__h9939;
  DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 = DEF_bb__h9937 < DEF_repBound__h9939;
  DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 = !DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362;
  DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367 = DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 == DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 ? (tUInt8)0u : (DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 && DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 ? (tUInt8)1u : (tUInt8)3u);
  DEF_x__h21190 = 65535u & ((((tUInt32)(DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367)) << 14u) | DEF__read_bounds_baseBits__h9954);
  DEF_offset__h9892 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9922)) - DEF_x__h21190);
  DEF_x__h9906 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9892));
  DEF_repBound__h9711 = (tUInt8)7u & (DEF_bb__h9709 - (tUInt8)1u);
  DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 = DEF_bb__h9709 < DEF_repBound__h9711;
  DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 = DEF_ab__h9710 < DEF_repBound__h9711;
  DEF_x__h20156 = 65535u & ((((tUInt32)(DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 == DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)0u : (DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 && !DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9726);
  DEF_offset__h9664 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9694)) - DEF_x__h20156);
  DEF_x__h9678 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9664));
  DEF_repBound__h9181 = (tUInt8)7u & (DEF_bb__h9179 - (tUInt8)1u);
  DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 = DEF_bb__h9179 < DEF_repBound__h9181;
  DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 = DEF_ab__h9180 < DEF_repBound__h9181;
  DEF_x__h16859 = 65535u & ((((tUInt32)(DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 == DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)0u : (DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 && !DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9196);
  DEF_offset__h9134 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9164)) - DEF_x__h16859);
  DEF_x__h9148 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9134));
  DEF_x__h10277 = primShiftL64(64u,
			       64u,
			       18446744073709551615llu,
			       6u,
			       (tUInt8)(DEF_rg_dpcc_02_BITS_43_TO_38___d410));
  DEF_y__h10276 = ~DEF_x__h10277;
  DEF_x__h10032 = primShiftL64(64u,
			       64u,
			       18446744073709551615llu,
			       6u,
			       (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_y__h10031 = ~DEF_x__h10032;
  DEF_x__h9804 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_y__h9803 = ~DEF_x__h9804;
  DEF_x__h9476 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_y__h9475 = ~DEF_x__h9476;
  DEF_x__h9274 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_y__h9273 = ~DEF_x__h9274;
  DEF_x__h10933 = primShiftL64(64u,
			       64u,
			       (tUInt64)(DEF_x__h10935),
			       6u,
			       (tUInt8)(DEF_rg_dpcc_02_BITS_43_TO_38___d410));
  DEF_x__h9904 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9906),
			      6u,
			      (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_x__h9676 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9678),
			      6u,
			      (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_x__h9348 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9350),
			      6u,
			      (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_x__h9146 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9148),
			      6u,
			      (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_addrLSB__h10922 = DEF_x__h10275 & DEF_y__h10276;
  DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416 = DEF_x__h10933 | DEF_addrLSB__h10922;
  DEF_addrLSB__h9665 = DEF__read_address__h9693 & DEF_y__h9803;
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 = DEF_x__h9676 | DEF_addrLSB__h9665;
  DEF_x__h34816 = (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 >> 2u);
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350 = (tUInt8)((tUInt8)1u & DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348);
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351 = ((DEF_x__h34816 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350);
  DEF_addrLSB__h9893 = DEF__read_address__h9921 & DEF_y__h10031;
  DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378 = DEF_x__h9904 | DEF_addrLSB__h9893;
  DEF_addrLSB__h9337 = DEF__read_address__h9365 & DEF_y__h9475;
  DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306 = DEF_x__h9348 | DEF_addrLSB__h9337;
  DEF_addrLSB__h9135 = DEF__read_address__h9163 & DEF_y__h9273;
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 = DEF_x__h9146 | DEF_addrLSB__h9135;
  DEF_x__h34822 = (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 >> 2u);
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280 = (tUInt8)((tUInt8)1u & DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278);
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281 = ((DEF_x__h34822 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280);
  DEF_x__h10847 = 65535u & ((INST_rg_sccsr.METH_read() << 5u) | (tUInt32)((tUInt8)3u));
  DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315 = (tUInt64)(DEF_x__h10847);
  DEF_x__h10875 = 65535u & ((INST_rg_mccsr.METH_read() << 5u) | (tUInt32)((tUInt8)3u));
  DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387 = (tUInt64)(DEF_x__h10875);
  DEF_x__h10096 = (((DEF_ctr_inhibit_hpm__h5802 << 3u) | (((tUInt32)(DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942)) << 2u)) | (((tUInt32)((tUInt8)0u)) << 1u)) | (tUInt32)(DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829);
  DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h10096);
  DEF_dcsr__h10614 = ((((tUInt32)(DEF_rg_dcsr__h56340 >> 4u)) << 4u) | (((tUInt32)(DEF_rg_nmi__h10118)) << 3u)) | (tUInt32)(DEF_rg_dcsr_BITS_2_TO_0___h12919);
  DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_dcsr__h10614);
  switch (ARG_read_csr_port2_csr_addr) {
  case 1u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_rg_fflags_34___d235;
    break;
  case 2u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_rg_frm_36___d237;
    break;
  case 3u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238;
    break;
  case 2816u:
  case 3072u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_mcycle___d33;
    break;
  case 3073u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_mtime___d36;
    break;
  case 2818u:
  case 3074u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_minstret___d47;
    break;
  case 256u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = 0llu;
    break;
  case 260u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_csr_mie_mv_sie_read____d254;
    break;
  case 261u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281;
    break;
  case 320u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_sscratch___d282;
    break;
  case 321u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306;
    break;
  case 322u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310;
    break;
  case 323u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_tval__h32038;
    break;
  case 324u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_csr_mip_mv_sip_read____d312;
    break;
  case 2496u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315;
    break;
  case 384u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_satp___d316;
    break;
  case 770u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_rg_medeleg_17___d318;
    break;
  case 771u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_rg_mideleg_19___d320;
    break;
  case 768u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_mstatus__h38080;
    break;
  case 769u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = 9223372036856090925llu;
    break;
  case 772u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_mie__h55944;
    break;
  case 773u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351;
    break;
  case 774u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_rg_mcounteren_52___d353;
    break;
  case 832u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_mscratch___d354;
    break;
  case 833u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378;
    break;
  case 834u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382;
    break;
  case 835u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_tval__h32618;
    break;
  case 836u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_mip__h55943;
    break;
  case 3008u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387;
    break;
  case 800u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391;
    break;
  case 1952u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_tselect___d392;
    break;
  case 1953u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_tdata1___d393;
    break;
  case 1954u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_tdata2___d394;
    break;
  case 1955u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_tdata3___d395;
    break;
  case 1968u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401;
    break;
  case 1969u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416;
    break;
  case 1970u:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_dscratch0___d417;
    break;
  default:
    DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632 = DEF_rg_dscratch1___d418;
  }
  DEF_IF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_ETC___d635 = DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_AN_ETC___d468 ? (DEF_idx__h10341 < 29u ? DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d575 : 0llu) : (DEF_NOT_read_csr_port2_csr_addr_ULT_0xB03_69_70_AN_ETC___d472 ? (DEF_idx__h10364 < 29u ? DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d579 : 0llu) : (DEF_NOT_read_csr_port2_csr_addr_ULT_0x323_73_74_AN_ETC___d476 ? (DEF_idx__h10387 < 29u ? (tUInt64)(DEF_x__h10787) : 0llu) : DEF_IF_read_csr_port2_csr_addr_EQ_0x1_77_THEN_0_CO_ETC___d632));
  PORT_read_csr_port2.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_AN_ETC___d572)) << 32u) | (tUInt64)((tUInt32)(DEF_IF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_ETC___d635 >> 32u))),
				   32u,
				   33u).set_whole_word((tUInt32)(DEF_IF_NOT_read_csr_port2_csr_addr_ULT_0xC03_65_66_ETC___d635),
						       0u);
  return PORT_read_csr_port2;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_port2()
{
  tUInt8 PORT_RDY_read_csr_port2;
  tUInt8 DEF_CAN_FIRE_read_csr_port2;
  DEF_CAN_FIRE_read_csr_port2 = (tUInt8)1u;
  PORT_RDY_read_csr_port2 = DEF_CAN_FIRE_read_csr_port2;
  return PORT_RDY_read_csr_port2;
}

tUWide MOD_mkCSR_RegFile::METH_read_scr(tUInt8 ARG_read_scr_scr_addr)
{
  tUInt8 DEF_read_scr_scr_addr_EQ_12_36_OR_read_scr_scr_add_ETC___d650;
  DEF_rg_mepcc___d355 = INST_rg_mepcc.METH_read();
  DEF_rg_mscratchc___d654 = INST_rg_mscratchc.METH_read();
  DEF_rg_mtdc___d653 = INST_rg_mtdc.METH_read();
  DEF_rg_sepcc___d283 = INST_rg_sepcc.METH_read();
  DEF_rg_mtcc___d325 = INST_rg_mtcc.METH_read();
  DEF_rg_sscratchc___d652 = INST_rg_sscratchc.METH_read();
  DEF_rg_stdc___d651 = INST_rg_stdc.METH_read();
  DEF_rg_stcc___d255 = INST_rg_stcc.METH_read();
  switch (ARG_read_scr_scr_addr) {
  case (tUInt8)12u:
    DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_rg_stcc___d255;
    break;
  case (tUInt8)13u:
    DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_rg_stdc___d651;
    break;
  case (tUInt8)14u:
    DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_rg_sscratchc___d652;
    break;
  case (tUInt8)15u:
    DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_rg_sepcc___d283;
    break;
  case (tUInt8)28u:
    DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_rg_mtcc___d325;
    break;
  case (tUInt8)29u:
    DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_rg_mtdc___d653;
    break;
  case (tUInt8)30u:
    DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_rg_mscratchc___d654;
    break;
  default:
    DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_rg_mepcc___d355;
  }
  DEF_read_scr_scr_addr_EQ_12_36_OR_read_scr_scr_add_ETC___d650 = ARG_read_scr_scr_addr == (tUInt8)12u || (ARG_read_scr_scr_addr == (tUInt8)13u || (ARG_read_scr_scr_addr == (tUInt8)14u || (ARG_read_scr_scr_addr == (tUInt8)15u || (ARG_read_scr_scr_addr == (tUInt8)28u || (ARG_read_scr_scr_addr == (tUInt8)29u || (ARG_read_scr_scr_addr == (tUInt8)30u || ARG_read_scr_scr_addr == (tUInt8)31u))))));
  PORT_read_scr.set_bits_in_word(16777215u & ((((tUInt32)(DEF_read_scr_scr_addr_EQ_12_36_OR_read_scr_scr_add_ETC___d650)) << 23u) | DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661.get_bits_in_word32(4u,
																										     0u,
																										     23u)),
				 4u,
				 0u,
				 24u).set_whole_word(DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661.get_whole_word(3u),
						     3u).set_whole_word(DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661.get_whole_word(2u),
									2u).set_whole_word(DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661.get_whole_word(1u),
											   1u).set_whole_word(DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661.get_whole_word(0u),
													      0u);
  return PORT_read_scr;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_scr()
{
  tUInt8 PORT_RDY_read_scr;
  tUInt8 DEF_CAN_FIRE_read_scr;
  DEF_CAN_FIRE_read_scr = (tUInt8)1u;
  PORT_RDY_read_scr = DEF_CAN_FIRE_read_scr;
  return PORT_RDY_read_scr;
}

tUWide MOD_mkCSR_RegFile::METH_mav_read_csr(tUInt32 ARG_mav_read_csr_csr_addr)
{
  tUInt8 DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_AND__ETC___d769;
  tUInt64 DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829;
  tUInt8 DEF_NOT_mav_read_csr_csr_addr_ULT_0x323_70_71_AND__ETC___d673;
  tUInt8 DEF_NOT_mav_read_csr_csr_addr_ULT_0xB03_66_67_AND__ETC___d669;
  tUInt8 DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_AND__ETC___d665;
  tUInt64 DEF_IF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_A_ETC___d832;
  tUInt32 DEF_idx__h12392;
  tUInt8 DEF_x__h12792;
  tUInt32 DEF_idx__h12346;
  tUInt64 DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772;
  tUInt32 DEF_idx__h12369;
  tUInt64 DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776;
  DEF_rg_dpcc___d402 = INST_rg_dpcc.METH_read();
  DEF_rg_mepcc___d355 = INST_rg_mepcc.METH_read();
  DEF_rg_mtcc___d325 = INST_rg_mtcc.METH_read();
  DEF_rg_sepcc___d283 = INST_rg_sepcc.METH_read();
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_rg_stcc___d255 = INST_rg_stcc.METH_read();
  DEF_rg_dscratch1___d418 = INST_rg_dscratch1.METH_read();
  DEF_rg_dscratch0___d417 = INST_rg_dscratch0.METH_read();
  DEF_rg_tdata3___d395 = INST_rg_tdata3.METH_read();
  DEF_rg_tdata2___d394 = INST_rg_tdata2.METH_read();
  DEF_rg_tdata1___d393 = INST_rg_tdata1.METH_read();
  DEF_rg_minstret___d47 = INST_rg_minstret.METH_read();
  DEF_rg_tselect___d392 = INST_rg_tselect.METH_read();
  DEF_rg_mtime___d36 = INST_rg_mtime.METH_read();
  DEF_tval__h32618 = INST_rg_mtval.METH_read();
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_rg_mscratch___d354 = INST_rg_mscratch.METH_read();
  DEF_mip__h55943 = INST_csr_mip.METH_mv_read();
  DEF_mie__h55944 = INST_csr_mie.METH_mv_read();
  DEF_csr_mip_mv_sip_read____d312 = INST_csr_mip.METH_mv_sip_read();
  DEF_csr_mie_mv_sie_read____d254 = INST_csr_mie.METH_mv_sie_read();
  DEF_tval__h32038 = INST_rg_stval.METH_read();
  DEF_rg_sscratch___d282 = INST_rg_sscratch.METH_read();
  DEF__1__read__h7526 = INST_perf_counters.METH_read_counters_0__read();
  DEF__1__read__h7529 = INST_perf_counters.METH_read_counters_1__read();
  DEF__1__read__h7535 = INST_perf_counters.METH_read_counters_3__read();
  DEF__1__read__h7532 = INST_perf_counters.METH_read_counters_2__read();
  DEF__1__read__h7538 = INST_perf_counters.METH_read_counters_4__read();
  DEF__1__read__h7541 = INST_perf_counters.METH_read_counters_5__read();
  DEF__1__read__h7544 = INST_perf_counters.METH_read_counters_6__read();
  DEF__1__read__h7547 = INST_perf_counters.METH_read_counters_7__read();
  DEF__1__read__h7550 = INST_perf_counters.METH_read_counters_8__read();
  DEF__1__read__h7556 = INST_perf_counters.METH_read_counters_10__read();
  DEF__1__read__h7553 = INST_perf_counters.METH_read_counters_9__read();
  DEF__1__read__h7559 = INST_perf_counters.METH_read_counters_11__read();
  DEF__1__read__h7562 = INST_perf_counters.METH_read_counters_12__read();
  DEF__1__read__h7565 = INST_perf_counters.METH_read_counters_13__read();
  DEF__1__read__h7568 = INST_perf_counters.METH_read_counters_14__read();
  DEF__1__read__h7571 = INST_perf_counters.METH_read_counters_15__read();
  DEF__1__read__h7577 = INST_perf_counters.METH_read_counters_17__read();
  DEF__1__read__h7574 = INST_perf_counters.METH_read_counters_16__read();
  DEF__1__read__h7580 = INST_perf_counters.METH_read_counters_18__read();
  DEF__1__read__h7586 = INST_perf_counters.METH_read_counters_20__read();
  DEF__1__read__h7583 = INST_perf_counters.METH_read_counters_19__read();
  DEF__1__read__h7589 = INST_perf_counters.METH_read_counters_21__read();
  DEF__1__read__h7592 = INST_perf_counters.METH_read_counters_22__read();
  DEF__1__read__h7598 = INST_perf_counters.METH_read_counters_24__read();
  DEF__1__read__h7595 = INST_perf_counters.METH_read_counters_23__read();
  DEF__1__read__h7601 = INST_perf_counters.METH_read_counters_25__read();
  DEF__1__read__h7604 = INST_perf_counters.METH_read_counters_26__read();
  DEF__1__read__h7607 = INST_perf_counters.METH_read_counters_27__read();
  DEF__1__read__h7610 = INST_perf_counters.METH_read_counters_28__read();
  DEF_rg_satp___d316 = INST_rg_satp.METH_read();
  DEF_x__h12865 = INST_rg_mcounteren.METH_read();
  DEF_rg_dcsr__h56340 = INST_rg_dcsr.METH_read();
  DEF_medeleg__h33308 = INST_rg_medeleg.METH_read();
  DEF_mideleg__h33309 = INST_rg_mideleg.METH_read();
  DEF_ctr_inhibit_hpm__h5802 = INST_perf_counters.METH_read_ctr_inhibit__read();
  DEF_rg_mcause___d379 = INST_rg_mcause.METH_read();
  DEF_rg_scause___d307 = INST_rg_scause.METH_read();
  DEF__1__read__h8762 = INST_perf_counters.METH_read_ctr_sels_1__read();
  DEF__1__read__h8759 = INST_perf_counters.METH_read_ctr_sels_0__read();
  DEF__1__read__h8765 = INST_perf_counters.METH_read_ctr_sels_2__read();
  DEF__1__read__h8768 = INST_perf_counters.METH_read_ctr_sels_3__read();
  DEF__1__read__h8771 = INST_perf_counters.METH_read_ctr_sels_4__read();
  DEF__1__read__h8774 = INST_perf_counters.METH_read_ctr_sels_5__read();
  DEF__1__read__h8777 = INST_perf_counters.METH_read_ctr_sels_6__read();
  DEF__1__read__h8783 = INST_perf_counters.METH_read_ctr_sels_8__read();
  DEF__1__read__h8780 = INST_perf_counters.METH_read_ctr_sels_7__read();
  DEF__1__read__h8786 = INST_perf_counters.METH_read_ctr_sels_9__read();
  DEF__1__read__h8792 = INST_perf_counters.METH_read_ctr_sels_11__read();
  DEF__1__read__h8789 = INST_perf_counters.METH_read_ctr_sels_10__read();
  DEF__1__read__h8795 = INST_perf_counters.METH_read_ctr_sels_12__read();
  DEF__1__read__h8798 = INST_perf_counters.METH_read_ctr_sels_13__read();
  DEF__1__read__h8804 = INST_perf_counters.METH_read_ctr_sels_15__read();
  DEF__1__read__h8801 = INST_perf_counters.METH_read_ctr_sels_14__read();
  DEF__1__read__h8807 = INST_perf_counters.METH_read_ctr_sels_16__read();
  DEF__1__read__h8810 = INST_perf_counters.METH_read_ctr_sels_17__read();
  DEF__1__read__h8813 = INST_perf_counters.METH_read_ctr_sels_18__read();
  DEF__1__read__h8816 = INST_perf_counters.METH_read_ctr_sels_19__read();
  DEF__1__read__h8819 = INST_perf_counters.METH_read_ctr_sels_20__read();
  DEF__1__read__h8825 = INST_perf_counters.METH_read_ctr_sels_22__read();
  DEF__1__read__h8822 = INST_perf_counters.METH_read_ctr_sels_21__read();
  DEF__1__read__h8828 = INST_perf_counters.METH_read_ctr_sels_23__read();
  DEF__1__read__h8831 = INST_perf_counters.METH_read_ctr_sels_24__read();
  DEF__1__read__h8834 = INST_perf_counters.METH_read_ctr_sels_25__read();
  DEF__1__read__h8837 = INST_perf_counters.METH_read_ctr_sels_26__read();
  DEF__1__read__h8840 = INST_perf_counters.METH_read_ctr_sels_27__read();
  DEF__read__h473 = INST_rg_fflags.METH_read();
  DEF__1__read__h8843 = INST_perf_counters.METH_read_ctr_sels_28__read();
  DEF__read__h498 = INST_rg_frm.METH_read();
  DEF_rg_ctr_inhib_ir_cy__h5940 = INST_rg_ctr_inhib_ir_cy.METH_read();
  DEF_rg_nmi__h10118 = INST_rg_nmi.METH_read();
  DEF_x__h10275 = primExtract64(64u, 161u, DEF_rg_dpcc___d402, 32u, 159u, 32u, 96u);
  DEF__read_address__h9921 = primExtract64(64u, 151u, DEF_rg_mepcc___d355, 32u, 149u, 32u, 86u);
  DEF__read_address__h9365 = primExtract64(64u, 151u, DEF_rg_sepcc___d283, 32u, 149u, 32u, 86u);
  DEF__read_address__h9693 = primExtract64(64u, 151u, DEF_rg_mtcc___d325, 32u, 149u, 32u, 86u);
  DEF__read_address__h9163 = primExtract64(64u, 151u, DEF_rg_stcc___d255, 32u, 149u, 32u, 86u);
  DEF__read_addrBits__h9922 = DEF_rg_mepcc___d355.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_capFat_addrBits__h10175 = DEF_rg_dpcc___d402.get_bits_in_word32(2u, 18u, 14u);
  DEF__read_capFat_bounds_baseBits__h10219 = DEF_rg_dpcc___d402.get_bits_in_word32(0u, 10u, 14u);
  DEF__read_bounds_baseBits__h9954 = DEF_rg_mepcc___d355.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_addrBits__h9694 = DEF_rg_mtcc___d325.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_bounds_baseBits__h9726 = DEF_rg_mtcc___d325.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_bounds_baseBits__h9398 = DEF_rg_sepcc___d283.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_addrBits__h9366 = DEF_rg_sepcc___d283.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_addrBits__h9164 = DEF_rg_stcc___d255.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_bounds_baseBits__h9196 = DEF_rg_stcc___d255.get_bits_in_word32(0u, 0u, 14u);
  DEF_rg_dpcc_02_BITS_43_TO_38___d410 = DEF_rg_dpcc___d402.get_bits_in_word8(1u, 6u, 6u);
  DEF_rg_mepcc_55_BITS_33_TO_28___d372 = primExtract8(6u,
						      151u,
						      DEF_rg_mepcc___d355,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF_rg_mtcc_25_BITS_33_TO_28___d342 = primExtract8(6u,
						     151u,
						     DEF_rg_mtcc___d325,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF_rg_stcc_55_BITS_33_TO_28___d272 = primExtract8(6u,
						     151u,
						     DEF_rg_stcc___d255,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF_rg_sepcc_83_BITS_33_TO_28___d300 = primExtract8(6u,
						      151u,
						      DEF_rg_sepcc___d283,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF__read_exc_code__h9510 = (tUInt8)((tUInt8)63u & DEF_rg_scause___d307);
  DEF__read_exc_code__h10066 = (tUInt8)((tUInt8)63u & DEF_rg_mcause___d379);
  DEF_ab__h9938 = DEF_rg_mepcc___d355.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9937 = DEF_rg_mepcc___d355.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9710 = DEF_rg_mtcc___d325.get_bits_in_word8(2u, 19u, 3u);
  DEF_ab__h9382 = DEF_rg_sepcc___d283.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9709 = DEF_rg_mtcc___d325.get_bits_in_word8(0u, 11u, 3u);
  DEF_bb__h9381 = DEF_rg_sepcc___d283.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9180 = DEF_rg_stcc___d255.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9179 = DEF_rg_stcc___d255.get_bits_in_word8(0u, 11u, 3u);
  DEF_rg_dcsr_BITS_2_TO_0___h12919 = (tUInt8)((tUInt8)7u & DEF_rg_dcsr__h56340);
  DEF_spp__h31145 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 8u));
  DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075 = (tUInt8)((tUInt8)3u & DEF_mstatus__h38080);
  DEF__read_interrupt__h9509 = (tUInt8)(DEF_rg_scause___d307 >> 6u);
  DEF__read_interrupt__h10065 = (tUInt8)(DEF_rg_mcause___d379 >> 6u);
  DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942 = (tUInt8)(DEF_rg_ctr_inhib_ir_cy__h5940 >> 1u);
  DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829 = (tUInt8)((tUInt8)1u & DEF_rg_ctr_inhib_ir_cy__h5940);
  DEF_idx__h12369 = 4095u & (ARG_mav_read_csr_csr_addr - 2819u);
  switch (DEF_idx__h12369) {
  case 0u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7526;
    break;
  case 1u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7529;
    break;
  case 2u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7532;
    break;
  case 3u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7535;
    break;
  case 4u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7538;
    break;
  case 5u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7541;
    break;
  case 6u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7544;
    break;
  case 7u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7547;
    break;
  case 8u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7550;
    break;
  case 9u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7553;
    break;
  case 10u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7556;
    break;
  case 11u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7559;
    break;
  case 12u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7562;
    break;
  case 13u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7565;
    break;
  case 14u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7568;
    break;
  case 15u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7571;
    break;
  case 16u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7574;
    break;
  case 17u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7577;
    break;
  case 18u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7580;
    break;
  case 19u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7583;
    break;
  case 20u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7586;
    break;
  case 21u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7589;
    break;
  case 22u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7592;
    break;
  case 23u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7595;
    break;
  case 24u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7598;
    break;
  case 25u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7601;
    break;
  case 26u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7604;
    break;
  case 27u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7607;
    break;
  case 28u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = DEF__1__read__h7610;
    break;
  default:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 = 12297829382473034410llu;
  }
  DEF_idx__h12346 = 4095u & (ARG_mav_read_csr_csr_addr - 3075u);
  switch (DEF_idx__h12346) {
  case 0u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7526;
    break;
  case 1u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7529;
    break;
  case 2u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7532;
    break;
  case 3u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7535;
    break;
  case 4u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7538;
    break;
  case 5u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7541;
    break;
  case 6u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7544;
    break;
  case 7u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7547;
    break;
  case 8u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7550;
    break;
  case 9u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7553;
    break;
  case 10u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7556;
    break;
  case 11u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7559;
    break;
  case 12u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7562;
    break;
  case 13u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7565;
    break;
  case 14u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7568;
    break;
  case 15u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7571;
    break;
  case 16u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7574;
    break;
  case 17u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7577;
    break;
  case 18u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7580;
    break;
  case 19u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7583;
    break;
  case 20u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7586;
    break;
  case 21u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7589;
    break;
  case 22u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7592;
    break;
  case 23u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7595;
    break;
  case 24u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7598;
    break;
  case 25u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7601;
    break;
  case 26u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7604;
    break;
  case 27u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7607;
    break;
  case 28u:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = DEF__1__read__h7610;
    break;
  default:
    DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 = 12297829382473034410llu;
  }
  DEF_idx__h12392 = 4095u & (ARG_mav_read_csr_csr_addr - 803u);
  switch (DEF_idx__h12392) {
  case 0u:
    DEF_x__h12792 = DEF__1__read__h8759;
    break;
  case 1u:
    DEF_x__h12792 = DEF__1__read__h8762;
    break;
  case 2u:
    DEF_x__h12792 = DEF__1__read__h8765;
    break;
  case 3u:
    DEF_x__h12792 = DEF__1__read__h8768;
    break;
  case 4u:
    DEF_x__h12792 = DEF__1__read__h8771;
    break;
  case 5u:
    DEF_x__h12792 = DEF__1__read__h8774;
    break;
  case 6u:
    DEF_x__h12792 = DEF__1__read__h8777;
    break;
  case 7u:
    DEF_x__h12792 = DEF__1__read__h8780;
    break;
  case 8u:
    DEF_x__h12792 = DEF__1__read__h8783;
    break;
  case 9u:
    DEF_x__h12792 = DEF__1__read__h8786;
    break;
  case 10u:
    DEF_x__h12792 = DEF__1__read__h8789;
    break;
  case 11u:
    DEF_x__h12792 = DEF__1__read__h8792;
    break;
  case 12u:
    DEF_x__h12792 = DEF__1__read__h8795;
    break;
  case 13u:
    DEF_x__h12792 = DEF__1__read__h8798;
    break;
  case 14u:
    DEF_x__h12792 = DEF__1__read__h8801;
    break;
  case 15u:
    DEF_x__h12792 = DEF__1__read__h8804;
    break;
  case 16u:
    DEF_x__h12792 = DEF__1__read__h8807;
    break;
  case 17u:
    DEF_x__h12792 = DEF__1__read__h8810;
    break;
  case 18u:
    DEF_x__h12792 = DEF__1__read__h8813;
    break;
  case 19u:
    DEF_x__h12792 = DEF__1__read__h8816;
    break;
  case 20u:
    DEF_x__h12792 = DEF__1__read__h8819;
    break;
  case 21u:
    DEF_x__h12792 = DEF__1__read__h8822;
    break;
  case 22u:
    DEF_x__h12792 = DEF__1__read__h8825;
    break;
  case 23u:
    DEF_x__h12792 = DEF__1__read__h8828;
    break;
  case 24u:
    DEF_x__h12792 = DEF__1__read__h8831;
    break;
  case 25u:
    DEF_x__h12792 = DEF__1__read__h8834;
    break;
  case 26u:
    DEF_x__h12792 = DEF__1__read__h8837;
    break;
  case 27u:
    DEF_x__h12792 = DEF__1__read__h8840;
    break;
  case 28u:
    DEF_x__h12792 = DEF__1__read__h8843;
    break;
  default:
    DEF_x__h12792 = (tUInt8)42u;
  }
  DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_AND__ETC___d665 = !(ARG_mav_read_csr_csr_addr < 3075u) && ARG_mav_read_csr_csr_addr <= 3103u;
  DEF_NOT_mav_read_csr_csr_addr_ULT_0xB03_66_67_AND__ETC___d669 = !(ARG_mav_read_csr_csr_addr < 2819u) && ARG_mav_read_csr_csr_addr <= 2847u;
  DEF_NOT_mav_read_csr_csr_addr_ULT_0x323_70_71_AND__ETC___d673 = !(ARG_mav_read_csr_csr_addr < 803u) && ARG_mav_read_csr_csr_addr <= 831u;
  DEF__0_CONCAT_rg_fflags_34___d235 = (tUInt64)(DEF__read__h473);
  DEF__0_CONCAT_rg_frm_36___d237 = (tUInt64)(DEF__read__h498);
  DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238 = (((tUInt64)(DEF__read__h498)) << 5u) | (tUInt64)(DEF__read__h473);
  DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252 = ((((((((((((((tUInt64)((tUInt8)(DEF_mstatus__h38080 >> 63u))) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 32u)))) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 18u)))) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_mstatus__h38080 >> 13u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_spp__h31145)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075);
  DEF__0_CONCAT_rg_mideleg_19___d320 = (tUInt64)(DEF_mideleg__h33309);
  DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310 = (((tUInt64)(DEF__read_interrupt__h9509)) << 63u) | (tUInt64)(DEF__read_exc_code__h9510);
  DEF__0_CONCAT_rg_medeleg_17___d318 = (tUInt64)(DEF_medeleg__h33308);
  DEF__0_CONCAT_rg_mcounteren_52___d353 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h12865);
  DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382 = (((tUInt64)(DEF__read_interrupt__h10065)) << 63u) | (tUInt64)(DEF__read_exc_code__h10066);
  DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_AND__ETC___d769 = DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_AND__ETC___d665 || (DEF_NOT_mav_read_csr_csr_addr_ULT_0xB03_66_67_AND__ETC___d669 || (DEF_NOT_mav_read_csr_csr_addr_ULT_0x323_70_71_AND__ETC___d673 || (ARG_mav_read_csr_csr_addr == 1u || (ARG_mav_read_csr_csr_addr == 2u || (ARG_mav_read_csr_csr_addr == 3u || (ARG_mav_read_csr_csr_addr == 3072u || (ARG_mav_read_csr_csr_addr == 3073u || (ARG_mav_read_csr_csr_addr == 3074u || (ARG_mav_read_csr_csr_addr == 256u || (ARG_mav_read_csr_csr_addr == 258u || (ARG_mav_read_csr_csr_addr == 259u || (ARG_mav_read_csr_csr_addr == 260u || (ARG_mav_read_csr_csr_addr == 261u || (ARG_mav_read_csr_csr_addr == 262u || (ARG_mav_read_csr_csr_addr == 320u || (ARG_mav_read_csr_csr_addr == 321u || (ARG_mav_read_csr_csr_addr == 322u || (ARG_mav_read_csr_csr_addr == 323u || (ARG_mav_read_csr_csr_addr == 324u || (ARG_mav_read_csr_csr_addr == 2496u || (ARG_mav_read_csr_csr_addr == 384u || (ARG_mav_read_csr_csr_addr == 770u || (ARG_mav_read_csr_csr_addr == 771u || (ARG_mav_read_csr_csr_addr == 3857u || (ARG_mav_read_csr_csr_addr == 3858u || (ARG_mav_read_csr_csr_addr == 3859u || (ARG_mav_read_csr_csr_addr == 3860u || (ARG_mav_read_csr_csr_addr == 768u || (ARG_mav_read_csr_csr_addr == 769u || (ARG_mav_read_csr_csr_addr == 772u || (ARG_mav_read_csr_csr_addr == 773u || (ARG_mav_read_csr_csr_addr == 774u || (ARG_mav_read_csr_csr_addr == 832u || (ARG_mav_read_csr_csr_addr == 833u || (ARG_mav_read_csr_csr_addr == 834u || (ARG_mav_read_csr_csr_addr == 835u || (ARG_mav_read_csr_csr_addr == 836u || (ARG_mav_read_csr_csr_addr == 3008u || (ARG_mav_read_csr_csr_addr == 2816u || (ARG_mav_read_csr_csr_addr == 2818u || (ARG_mav_read_csr_csr_addr == 800u || (ARG_mav_read_csr_csr_addr == 1952u || (ARG_mav_read_csr_csr_addr == 1953u || (ARG_mav_read_csr_csr_addr == 1954u || (ARG_mav_read_csr_csr_addr == 1955u || (ARG_mav_read_csr_csr_addr == 1968u || (ARG_mav_read_csr_csr_addr == 1969u || (ARG_mav_read_csr_csr_addr == 1970u || ARG_mav_read_csr_csr_addr == 1971u))))))))))))))))))))))))))))))))))))))))))))))));
  DEF_repBound__h9939 = (tUInt8)7u & (DEF_bb__h9937 - (tUInt8)1u);
  DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 = DEF_ab__h9938 < DEF_repBound__h9939;
  DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 = DEF_bb__h9937 < DEF_repBound__h9939;
  DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 = !DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362;
  DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367 = DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 == DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 ? (tUInt8)0u : (DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 && DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 ? (tUInt8)1u : (tUInt8)3u);
  DEF_base__h10920 = 65535u & ((((tUInt32)(DEF_rg_dpcc___d402.get_bits_in_word8(0u,
										0u,
										2u))) << 14u) | DEF__read_capFat_bounds_baseBits__h10219);
  DEF_offset__h10921 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_capFat_addrBits__h10175)) - DEF_base__h10920);
  DEF_x__h10935 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h10921));
  DEF_x__h21190 = 65535u & ((((tUInt32)(DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367)) << 14u) | DEF__read_bounds_baseBits__h9954);
  DEF_offset__h9892 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9922)) - DEF_x__h21190);
  DEF_x__h9906 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9892));
  DEF_repBound__h9711 = (tUInt8)7u & (DEF_bb__h9709 - (tUInt8)1u);
  DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 = DEF_bb__h9709 < DEF_repBound__h9711;
  DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 = DEF_ab__h9710 < DEF_repBound__h9711;
  DEF_x__h20156 = 65535u & ((((tUInt32)(DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 == DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)0u : (DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 && !DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9726);
  DEF_offset__h9664 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9694)) - DEF_x__h20156);
  DEF_x__h9678 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9664));
  DEF_repBound__h9383 = (tUInt8)7u & (DEF_bb__h9381 - (tUInt8)1u);
  DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 = DEF_ab__h9382 < DEF_repBound__h9383;
  DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 = DEF_bb__h9381 < DEF_repBound__h9383;
  DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 = !DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290;
  DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295 = DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 == DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 ? (tUInt8)0u : (DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 && DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 ? (tUInt8)1u : (tUInt8)3u);
  DEF_x__h17821 = 65535u & ((((tUInt32)(DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295)) << 14u) | DEF__read_bounds_baseBits__h9398);
  DEF_offset__h9336 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9366)) - DEF_x__h17821);
  DEF_x__h9350 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9336));
  DEF_repBound__h9181 = (tUInt8)7u & (DEF_bb__h9179 - (tUInt8)1u);
  DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 = DEF_bb__h9179 < DEF_repBound__h9181;
  DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 = DEF_ab__h9180 < DEF_repBound__h9181;
  DEF_x__h16859 = 65535u & ((((tUInt32)(DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 == DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)0u : (DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 && !DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9196);
  DEF_offset__h9134 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9164)) - DEF_x__h16859);
  DEF_x__h9148 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9134));
  DEF_x__h10277 = primShiftL64(64u,
			       64u,
			       18446744073709551615llu,
			       6u,
			       (tUInt8)(DEF_rg_dpcc_02_BITS_43_TO_38___d410));
  DEF_y__h10276 = ~DEF_x__h10277;
  DEF_x__h10032 = primShiftL64(64u,
			       64u,
			       18446744073709551615llu,
			       6u,
			       (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_y__h10031 = ~DEF_x__h10032;
  DEF_x__h9804 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_y__h9803 = ~DEF_x__h9804;
  DEF_x__h9476 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_y__h9475 = ~DEF_x__h9476;
  DEF_x__h9274 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_y__h9273 = ~DEF_x__h9274;
  DEF_x__h10933 = primShiftL64(64u,
			       64u,
			       (tUInt64)(DEF_x__h10935),
			       6u,
			       (tUInt8)(DEF_rg_dpcc_02_BITS_43_TO_38___d410));
  DEF_x__h9904 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9906),
			      6u,
			      (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_x__h9676 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9678),
			      6u,
			      (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_x__h9348 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9350),
			      6u,
			      (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_x__h9146 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9148),
			      6u,
			      (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_addrLSB__h10922 = DEF_x__h10275 & DEF_y__h10276;
  DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416 = DEF_x__h10933 | DEF_addrLSB__h10922;
  DEF_addrLSB__h9665 = DEF__read_address__h9693 & DEF_y__h9803;
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 = DEF_x__h9676 | DEF_addrLSB__h9665;
  DEF_x__h34816 = (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 >> 2u);
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350 = (tUInt8)((tUInt8)1u & DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348);
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351 = ((DEF_x__h34816 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350);
  DEF_addrLSB__h9893 = DEF__read_address__h9921 & DEF_y__h10031;
  DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378 = DEF_x__h9904 | DEF_addrLSB__h9893;
  DEF_addrLSB__h9337 = DEF__read_address__h9365 & DEF_y__h9475;
  DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306 = DEF_x__h9348 | DEF_addrLSB__h9337;
  DEF_addrLSB__h9135 = DEF__read_address__h9163 & DEF_y__h9273;
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 = DEF_x__h9146 | DEF_addrLSB__h9135;
  DEF_x__h34822 = (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 >> 2u);
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280 = (tUInt8)((tUInt8)1u & DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278);
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281 = ((DEF_x__h34822 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280);
  DEF_x__h10875 = 65535u & ((INST_rg_mccsr.METH_read() << 5u) | (tUInt32)((tUInt8)3u));
  DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387 = (tUInt64)(DEF_x__h10875);
  DEF_x__h10847 = 65535u & ((INST_rg_sccsr.METH_read() << 5u) | (tUInt32)((tUInt8)3u));
  DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315 = (tUInt64)(DEF_x__h10847);
  DEF_dcsr__h10614 = ((((tUInt32)(DEF_rg_dcsr__h56340 >> 4u)) << 4u) | (((tUInt32)(DEF_rg_nmi__h10118)) << 3u)) | (tUInt32)(DEF_rg_dcsr_BITS_2_TO_0___h12919);
  DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_dcsr__h10614);
  DEF_x__h10096 = (((DEF_ctr_inhibit_hpm__h5802 << 3u) | (((tUInt32)(DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942)) << 2u)) | (((tUInt32)((tUInt8)0u)) << 1u)) | (tUInt32)(DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829);
  DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h10096);
  switch (ARG_mav_read_csr_csr_addr) {
  case 1u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_rg_fflags_34___d235;
    break;
  case 2u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_rg_frm_36___d237;
    break;
  case 3u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238;
    break;
  case 2816u:
  case 3072u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_mcycle___d33;
    break;
  case 3073u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_mtime___d36;
    break;
  case 2818u:
  case 3074u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_minstret___d47;
    break;
  case 256u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = 0llu;
    break;
  case 260u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_csr_mie_mv_sie_read____d254;
    break;
  case 261u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281;
    break;
  case 320u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_sscratch___d282;
    break;
  case 321u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306;
    break;
  case 322u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310;
    break;
  case 323u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_tval__h32038;
    break;
  case 324u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_csr_mip_mv_sip_read____d312;
    break;
  case 2496u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315;
    break;
  case 384u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_satp___d316;
    break;
  case 770u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_rg_medeleg_17___d318;
    break;
  case 771u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_rg_mideleg_19___d320;
    break;
  case 768u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_mstatus__h38080;
    break;
  case 769u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = 9223372036856090925llu;
    break;
  case 772u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_mie__h55944;
    break;
  case 773u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351;
    break;
  case 774u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_rg_mcounteren_52___d353;
    break;
  case 832u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_mscratch___d354;
    break;
  case 833u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378;
    break;
  case 834u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382;
    break;
  case 835u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_tval__h32618;
    break;
  case 836u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_mip__h55943;
    break;
  case 3008u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387;
    break;
  case 800u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391;
    break;
  case 1952u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_tselect___d392;
    break;
  case 1953u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_tdata1___d393;
    break;
  case 1954u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_tdata2___d394;
    break;
  case 1955u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_tdata3___d395;
    break;
  case 1968u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401;
    break;
  case 1969u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416;
    break;
  case 1970u:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_dscratch0___d417;
    break;
  default:
    DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829 = DEF_rg_dscratch1___d418;
  }
  DEF_IF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_A_ETC___d832 = DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_AND__ETC___d665 ? (DEF_idx__h12346 < 29u ? DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d772 : 0llu) : (DEF_NOT_mav_read_csr_csr_addr_ULT_0xB03_66_67_AND__ETC___d669 ? (DEF_idx__h12369 < 29u ? DEF_SEL_ARR_perf_counters_read_counters_0__read__6_ETC___d776 : 0llu) : (DEF_NOT_mav_read_csr_csr_addr_ULT_0x323_70_71_AND__ETC___d673 ? (DEF_idx__h12392 < 29u ? (tUInt64)(DEF_x__h12792) : 0llu) : DEF_IF_mav_read_csr_csr_addr_EQ_0x1_74_THEN_0_CONC_ETC___d829));
  PORT_mav_read_csr.build_concat(8589934591llu & ((((tUInt64)(DEF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_AND__ETC___d769)) << 32u) | (tUInt64)((tUInt32)(DEF_IF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_A_ETC___d832 >> 32u))),
				 32u,
				 33u).set_whole_word((tUInt32)(DEF_IF_NOT_mav_read_csr_csr_addr_ULT_0xC03_62_63_A_ETC___d832),
						     0u);
  return PORT_mav_read_csr;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_mav_read_csr()
{
  tUInt8 PORT_RDY_mav_read_csr;
  tUInt8 DEF_CAN_FIRE_mav_read_csr;
  DEF_CAN_FIRE_mav_read_csr = (tUInt8)1u;
  PORT_RDY_mav_read_csr = DEF_CAN_FIRE_mav_read_csr;
  return PORT_RDY_mav_read_csr;
}

tUWide MOD_mkCSR_RegFile::METH_mav_csr_write(tUInt32 ARG_mav_csr_write_csr_addr,
					     tUInt64 ARG_mav_csr_write_word)
{
  tUInt8 DEF_new_value__h21949;
  tUInt8 DEF_mav_csr_write_word_BIT_63_25_CONCAT_mav_csr_wr_ETC___d1024;
  tUInt32 DEF_x__h18569;
  tUInt32 DEF_mav_csr_write_word_BITS_14_TO_13_78_EQ_0x3_79__ETC___d881;
  tUInt8 DEF_mav_csr_write_word_BIT_1_90_CONCAT_0___d891;
  tUInt8 DEF__0_CONCAT_mav_csr_write_word_BIT_0_32___d933;
  tUInt32 DEF_x__h22006;
  tUInt32 DEF_new_dcsr__h22191;
  tUInt32 DEF_fixed_up_val_23__h14858;
  tUInt64 DEF_x_address__h16788;
  tUInt64 DEF_x_address__h17750;
  tUInt64 DEF_x_address__h20085;
  tUInt64 DEF_x_address__h21119;
  tUInt64 DEF_result_d_address__h23133;
  tUInt32 DEF_newAddrBits__h17729;
  tUInt32 DEF_x_addrBits__h17751;
  tUInt32 DEF_newAddrBits__h16767;
  tUInt32 DEF_x_addrBits__h16789;
  tUInt32 DEF_newAddrBits__h20064;
  tUInt32 DEF_x_addrBits__h20086;
  tUInt32 DEF_newAddrBits__h21098;
  tUInt32 DEF_x_addrBits__h21120;
  tUInt32 DEF_newAddrBits__h23121;
  tUInt64 DEF_x__h22523;
  tUInt64 DEF_highBitsfilter__h16046;
  tUInt64 DEF_highBitsfilter__h17030;
  tUInt64 DEF_highBitsfilter__h19349;
  tUInt64 DEF_highBitsfilter__h20399;
  tUInt64 DEF_highBitsfilter__h22495;
  tUInt64 DEF_addBase__h16808;
  tUInt64 DEF_addBase__h17770;
  tUInt64 DEF_addBase__h20105;
  tUInt64 DEF_addBase__h21139;
  tUInt64 DEF_addBase__h23153;
  tUInt32 DEF_toBoundsM1__h16057;
  tUInt32 DEF_toBoundsM1__h17041;
  tUInt32 DEF_toBoundsM1__h19360;
  tUInt32 DEF_toBoundsM1__h20410;
  tUInt32 DEF_toBoundsM1__h22506;
  tUInt8 DEF_repBound__h23349;
  tUInt32 DEF_toBounds__h16056;
  tUInt32 DEF_toBounds__h17040;
  tUInt32 DEF_toBounds__h19359;
  tUInt32 DEF_toBounds__h20409;
  tUInt32 DEF_toBounds__h22505;
  tUInt64 DEF_signBits__h22493;
  tUInt8 DEF_mav_csr_write_csr_addr_ULE_0xB1F___d835;
  tUInt8 DEF_mav_csr_write_csr_addr_ULE_0x33F___d843;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d855;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d845;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d865;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d914;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d920;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d923;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d974;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d977;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1022;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1027;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1030;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1033;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1036;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1046;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1050;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1053;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1096;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1100;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1103;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1146;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1149;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1152;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1155;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1158;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1161;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1167;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1170;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1175;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1178;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1181;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1192;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1250;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1253;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1422;
  tUInt8 DEF_NOT_mav_csr_write_csr_addr_EQ_0x1_51___d911;
  tUInt8 DEF_NOT_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_T_ETC___d1237;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1349;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03___d833;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0x323___d841;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x2_57_OR_mav_csr_wr_ETC___d866;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x7A2___d1173;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x7A3___d1176;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x7B1___d1190;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x7B2___d1248;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x7B3___d1251;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0xB00___d1153;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0xB02___d1156;
  tUInt8 DEF_rg_dpcc_02_BITS_37_TO_35_231_ULT_rg_dpcc_02_BI_ETC___d1232;
  tUInt8 DEF_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_THEN__ETC___d1235;
  tUInt8 DEF_rg_dpcc_02_BITS_23_TO_21_229_ULT_rg_dpcc_02_BI_ETC___d1233;
  tUInt8 DEF_sd__h18778;
  tUInt64 DEF_highOffsetBits__h16047;
  tUInt64 DEF_highOffsetBits__h17031;
  tUInt64 DEF_highOffsetBits__h19350;
  tUInt64 DEF_highOffsetBits__h20400;
  tUInt64 DEF_highOffsetBits__h22496;
  tUInt8 DEF_mask__h16768;
  tUInt8 DEF_mask__h17730;
  tUInt8 DEF_mask__h20065;
  tUInt8 DEF_mask__h21099;
  tUInt8 DEF_mask__h23122;
  tUInt8 DEF_IF_mav_csr_write_csr_addr_EQ_0x2_57_THEN_mav_c_ETC___d917;
  tUInt32 DEF_fixed_up_val_23__h18779;
  tUInt32 DEF_fixed_up_val_23__h15447;
  tUInt64 DEF_y_avValue_fst__h23537;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x1___d851;
  tUInt64 DEF_y_avValue_fst__h23547;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x3___d852;
  tUInt64 DEF_y_avValue_fst__h23815;
  tUInt64 DEF_v__h13149;
  tUInt64 DEF_v__h15387;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x100___d858;
  tUInt64 DEF_y_avValue_fst__h23542;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x2___d857;
  tUInt64 DEF_wordxl1__h18729;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x300___d859;
  tUInt64 DEF_wordxl1__h14808;
  tUInt64 DEF_IF_mav_csr_write_csr_addr_EQ_0x1_51_OR_mav_csr_ETC___d910;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x104___d918;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x105___d921;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x140___d972;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x141___d975;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x142___d1020;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x143___d1025;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x144___d1028;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x180___d1031;
  tUInt64 DEF_v__h18552;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x302___d1034;
  tUInt64 DEF_v__h18673;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x303___d1044;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x304___d1048;
  tUInt64 DEF_new_csr_value__h19305;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x305___d1051;
  tUInt64 DEF_v__h20241;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x306___d1094;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x340___d1098;
  tUInt64 DEF_new_csr_value__h20355;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x341___d1101;
  tUInt64 DEF_v__h21275;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x342___d1144;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x343___d1147;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x344___d1150;
  tUInt64 DEF_v__h21935;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x320___d1159;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x7A0___d1165;
  tUInt64 DEF_new_csr_value__h22060;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x7A1___d1168;
  tUInt64 DEF_v__h22188;
  tUInt8 DEF_mav_csr_write_csr_addr_EQ_0x7B0___d1179;
  tUInt64 DEF_y_avValue_fst__h23831;
  tUInt64 DEF_y_avValue_new_csr_value__h23990;
  tUInt8 DEF_x__h22011;
  tUInt8 DEF_sie__h18759;
  tUInt8 DEF_x__h22010;
  tUInt8 DEF_spie__h18763;
  tUInt8 DEF_spp__h18765;
  tUInt8 DEF_mav_csr_write_word_BIT_15___d1038;
  tUInt8 DEF_x__h20446;
  tUInt8 DEF_rg_dcsr_BIT_3___h22388;
  tUInt8 DEF_mprv__h31157;
  tUInt8 DEF_mpp__h18767;
  tUInt8 DEF_mav_csr_write_word_BITS_13_TO_12___d1040;
  tUInt8 DEF_fs__h18768;
  tUInt8 DEF_mav_csr_write_word_BITS_19_TO_18___d883;
  tUInt8 DEF_wpri_9__h31146;
  tUInt8 DEF_x__h24021;
  tUInt8 DEF_x__h14758;
  tUInt8 DEF_mav_csr_write_word_BITS_28_TO_26___d1037;
  tUInt32 DEF_result_d_addrBits__h23134;
  tUInt8 DEF_ab__h23348;
  tUInt8 DEF_bb__h23347;
  tUInt8 DEF_tb__h23346;
  tUInt8 DEF_x__h23999;
  tUInt32 DEF_x__h13172;
  tUInt8 DEF_idx__h13164;
  tUInt32 DEF_x__h13103;
  tUInt8 DEF_idx__h13090;
  tUInt8 DEF_mcause_exc_code__h21308;
  tUInt8 DEF_new_val__h13152;
  tUInt8 DEF_x__h24043;
  tUInt32 DEF_mav_csr_write_word_BITS_9_TO_0___d1042;
  tUInt32 DEF_rg_stcc_55_BITS_10_TO_0___d937;
  tUInt32 DEF_rg_sepcc_83_BITS_10_TO_0___d985;
  tUInt32 DEF_rg_mtcc_25_BITS_10_TO_0___d1059;
  tUInt32 DEF_rg_mepcc_55_BITS_10_TO_0___d1109;
  tUInt32 DEF_rg_dpcc_02_BITS_20_TO_10___d1198;
  tUInt32 DEF_mav_csr_write_word_BITS_11_TO_0___d1047;
  tUInt64 DEF_x__h16643;
  tUInt32 DEF_offsetBits__h16050;
  tUInt64 DEF_x__h17611;
  tUInt32 DEF_offsetBits__h17034;
  tUInt64 DEF_x__h19946;
  tUInt32 DEF_offsetBits__h19353;
  tUInt64 DEF_x__h20980;
  tUInt32 DEF_offsetBits__h20403;
  tUInt64 DEF_x__h23062;
  tUInt32 DEF_offsetBits__h22499;
  tUInt32 DEF__read_otype__h9168;
  tUInt32 DEF__read_otype__h9698;
  tUInt32 DEF_val__h21990;
  tUInt32 DEF_x__h20302;
  tUInt64 DEF_highOffsetBits__h22494;
  tUInt64 DEF_mtvec_base__h19380;
  tUInt64 DEF_v__h19248;
  tUInt64 DEF_v__h15939;
  tUInt64 DEF_v__h21830;
  tUInt64 DEF_v__h18461;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850;
  tUInt8 DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840;
  tUInt8 DEF_NOT_mav_csr_write_csr_addr_ULT_0xB03_33_34_AND_ETC___d836;
  tUInt8 DEF_NOT_mav_csr_write_csr_addr_ULT_0x323_41_42_AND_ETC___d844;
  PORT_EN_mav_csr_write = (tUInt8)1u;
  DEF_WILL_FIRE_mav_csr_write = (tUInt8)1u;
  tUInt64 DEF_AVMeth_csr_mip_mav_sip_write;
  tUInt64 DEF_AVMeth_csr_mip_mav_write;
  tUInt64 DEF_AVMeth_csr_mie_mav_sie_write;
  tUInt64 DEF_AVMeth_csr_mie_mav_write;
  DEF_rg_dpcc___d402 = INST_rg_dpcc.METH_read();
  DEF_rg_mepcc___d355 = INST_rg_mepcc.METH_read();
  DEF_rg_mtcc___d325 = INST_rg_mtcc.METH_read();
  DEF_rg_sepcc___d283 = INST_rg_sepcc.METH_read();
  DEF_rg_stcc___d255 = INST_rg_stcc.METH_read();
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_rg_dcsr__h56340 = INST_rg_dcsr.METH_read();
  DEF_x__h34721 = INST_cfg_verbosity.METH_read();
  wop_primExtractWide(72u,
		      161u,
		      DEF_rg_dpcc___d402,
		      32u,
		      81u,
		      32u,
		      10u,
		      DEF_rg_dpcc_02_BITS_81_TO_10___d1227);
  wop_primExtractWide(72u,
		      151u,
		      DEF_rg_mepcc___d355,
		      32u,
		      71u,
		      32u,
		      0u,
		      DEF_rg_mepcc_55_BITS_71_TO_0___d1141);
  wop_primExtractWide(72u,
		      151u,
		      DEF_rg_mtcc___d325,
		      32u,
		      71u,
		      32u,
		      0u,
		      DEF_rg_mtcc_25_BITS_71_TO_0___d1091);
  wop_primExtractWide(72u,
		      151u,
		      DEF_rg_sepcc___d283,
		      32u,
		      71u,
		      32u,
		      0u,
		      DEF_rg_sepcc_83_BITS_71_TO_0___d1017);
  wop_primExtractWide(72u,
		      151u,
		      DEF_rg_stcc___d255,
		      32u,
		      71u,
		      32u,
		      0u,
		      DEF_rg_stcc_55_BITS_71_TO_0___d969);
  DEF_mtvec_base__h19380 = (tUInt64)(ARG_mav_csr_write_word >> 2u);
  DEF_highOffsetBits__h22494 = (tUInt64)(ARG_mav_csr_write_word >> 14u);
  DEF_val__h21990 = (tUInt32)(536870911u & (ARG_mav_csr_write_word >> 3u));
  DEF_x__h20302 = (tUInt32)(ARG_mav_csr_write_word);
  DEF__read_bounds_baseBits__h9954 = DEF_rg_mepcc___d355.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_otype__h9926 = DEF_rg_mepcc___d355.get_bits_in_word32(1u, 3u, 18u);
  DEF__read_otype__h9698 = DEF_rg_mtcc___d325.get_bits_in_word32(1u, 3u, 18u);
  DEF__read_otype__h9370 = DEF_rg_sepcc___d283.get_bits_in_word32(1u, 3u, 18u);
  DEF__read_otype__h9168 = DEF_rg_stcc___d255.get_bits_in_word32(1u, 3u, 18u);
  DEF__read_capFat_bounds_baseBits__h10219 = DEF_rg_dpcc___d402.get_bits_in_word32(0u, 10u, 14u);
  DEF__read_bounds_baseBits__h9726 = DEF_rg_mtcc___d325.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_bounds_baseBits__h9398 = DEF_rg_sepcc___d283.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_bounds_baseBits__h9196 = DEF_rg_stcc___d255.get_bits_in_word32(0u, 0u, 14u);
  DEF_mav_csr_write_word_BITS_11_TO_0___d1047 = (tUInt32)(4095u & ARG_mav_csr_write_word);
  DEF_rg_dpcc_02_BITS_20_TO_10___d1198 = DEF_rg_dpcc___d402.get_bits_in_word32(0u, 10u, 11u);
  DEF_rg_mepcc_55_BITS_10_TO_0___d1109 = DEF_rg_mepcc___d355.get_bits_in_word32(0u, 0u, 11u);
  DEF_rg_mtcc_25_BITS_10_TO_0___d1059 = DEF_rg_mtcc___d325.get_bits_in_word32(0u, 0u, 11u);
  DEF_rg_sepcc_83_BITS_10_TO_0___d985 = DEF_rg_sepcc___d283.get_bits_in_word32(0u, 0u, 11u);
  DEF_rg_stcc_55_BITS_10_TO_0___d937 = DEF_rg_stcc___d255.get_bits_in_word32(0u, 0u, 11u);
  DEF_mav_csr_write_word_BITS_9_TO_0___d1042 = (tUInt32)(1023u & ARG_mav_csr_write_word);
  DEF_x__h13103 = 4095u & (ARG_mav_csr_write_csr_addr - 2819u);
  DEF_x__h24043 = (tUInt8)((tUInt8)255u & ARG_mav_csr_write_word);
  DEF_new_val__h13152 = (tUInt8)((tUInt8)127u & ARG_mav_csr_write_word);
  DEF_rg_dpcc_02_BITS_43_TO_38___d410 = DEF_rg_dpcc___d402.get_bits_in_word8(1u, 6u, 6u);
  DEF_x__h23062 = primShiftR64(64u,
			       64u,
			       (tUInt64)(ARG_mav_csr_write_word),
			       6u,
			       (tUInt8)(DEF_rg_dpcc_02_BITS_43_TO_38___d410));
  DEF_offsetBits__h22499 = (tUInt32)(16383u & DEF_x__h23062);
  DEF_rg_mepcc_55_BITS_33_TO_28___d372 = primExtract8(6u,
						      151u,
						      DEF_rg_mepcc___d355,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF_rg_mtcc_25_BITS_33_TO_28___d342 = primExtract8(6u,
						     151u,
						     DEF_rg_mtcc___d325,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF_rg_sepcc_83_BITS_33_TO_28___d300 = primExtract8(6u,
						      151u,
						      DEF_rg_sepcc___d283,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF_rg_stcc_55_BITS_33_TO_28___d272 = primExtract8(6u,
						     151u,
						     DEF_rg_stcc___d255,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868 = (tUInt8)((tUInt8)63u & (DEF_mstatus__h38080 >> 17u));
  DEF_mcause_exc_code__h21308 = (tUInt8)((tUInt8)63u & ARG_mav_csr_write_word);
  DEF_idx__h13090 = (tUInt8)((tUInt8)31u & DEF_x__h13103);
  DEF_x__h13172 = 4095u & (ARG_mav_csr_write_csr_addr - 803u);
  DEF_idx__h13164 = (tUInt8)((tUInt8)31u & DEF_x__h13172);
  DEF_x__h23999 = (tUInt8)((tUInt8)31u & ARG_mav_csr_write_word);
  DEF_tb__h23346 = DEF_rg_dpcc___d402.get_bits_in_word8(1u, 3u, 3u);
  DEF_bb__h23347 = DEF_rg_dpcc___d402.get_bits_in_word8(0u, 21u, 3u);
  DEF_ab__h9938 = DEF_rg_mepcc___d355.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9937 = DEF_rg_mepcc___d355.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9710 = DEF_rg_mtcc___d325.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9709 = DEF_rg_mtcc___d325.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9382 = DEF_rg_sepcc___d283.get_bits_in_word8(2u, 19u, 3u);
  DEF_ab__h9180 = DEF_rg_stcc___d255.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9381 = DEF_rg_sepcc___d283.get_bits_in_word8(0u, 11u, 3u);
  DEF_bb__h9179 = DEF_rg_stcc___d255.get_bits_in_word8(0u, 11u, 3u);
  DEF_mav_csr_write_word_BITS_28_TO_26___d1037 = (tUInt8)((tUInt8)7u & (ARG_mav_csr_write_word >> 26u));
  DEF_x__h24021 = (tUInt8)((tUInt8)7u & ARG_mav_csr_write_word);
  DEF_x__h14758 = (tUInt8)((tUInt8)7u & (ARG_mav_csr_write_word >> 5u));
  DEF_mpp__h31147 = (tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 11u));
  DEF_wpri_9__h31146 = (tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 9u));
  DEF_mav_csr_write_word_BITS_19_TO_18___d883 = (tUInt8)((tUInt8)3u & (ARG_mav_csr_write_word >> 18u));
  DEF_fs__h18768 = (tUInt8)((tUInt8)3u & (ARG_mav_csr_write_word >> 13u));
  DEF_mav_csr_write_word_BITS_13_TO_12___d1040 = (tUInt8)((tUInt8)3u & (ARG_mav_csr_write_word >> 12u));
  DEF_rg_mepcc_55_BIT_150___d1125 = DEF_rg_mepcc___d355.get_bits_in_word8(4u, 22u, 1u);
  DEF_mpp__h18767 = (tUInt8)((tUInt8)3u & (ARG_mav_csr_write_word >> 11u));
  DEF_rg_mtcc_25_BIT_150___d1075 = DEF_rg_mtcc___d325.get_bits_in_word8(4u, 22u, 1u);
  DEF_rg_sepcc_83_BIT_150___d1001 = DEF_rg_sepcc___d283.get_bits_in_word8(4u, 22u, 1u);
  DEF_rg_stcc_55_BIT_150___d953 = DEF_rg_stcc___d255.get_bits_in_word8(4u, 22u, 1u);
  DEF_mprv__h31157 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 17u));
  DEF_rg_dcsr_BIT_3___h22388 = (tUInt8)((tUInt8)1u & (DEF_rg_dcsr__h56340 >> 3u));
  DEF_x__h20446 = (tUInt8)(ARG_mav_csr_write_word >> 63u);
  DEF_spp__h18765 = (tUInt8)((tUInt8)1u & (ARG_mav_csr_write_word >> 8u));
  DEF_mav_csr_write_word_BIT_15___d1038 = (tUInt8)((tUInt8)1u & (ARG_mav_csr_write_word >> 15u));
  DEF_spie__h18763 = (tUInt8)((tUInt8)1u & (ARG_mav_csr_write_word >> 5u));
  DEF_x__h22010 = (tUInt8)((tUInt8)1u & (ARG_mav_csr_write_word >> 2u));
  DEF_sie__h18759 = (tUInt8)((tUInt8)1u & (ARG_mav_csr_write_word >> 1u));
  DEF_x__h22011 = (tUInt8)((tUInt8)1u & ARG_mav_csr_write_word);
  DEF_mav_csr_write_csr_addr_EQ_0x7B0___d1179 = ARG_mav_csr_write_csr_addr == 1968u;
  DEF_mav_csr_write_csr_addr_EQ_0x7A1___d1168 = ARG_mav_csr_write_csr_addr == 1953u;
  DEF_new_csr_value__h22060 = (((tUInt64)((tUInt8)0u)) << 60u) | (tUInt64)(1152921504606846975llu & ARG_mav_csr_write_word);
  DEF_mav_csr_write_csr_addr_EQ_0x7A0___d1165 = ARG_mav_csr_write_csr_addr == 1952u;
  DEF_mav_csr_write_csr_addr_EQ_0x320___d1159 = ARG_mav_csr_write_csr_addr == 800u;
  DEF_mav_csr_write_csr_addr_EQ_0x344___d1150 = ARG_mav_csr_write_csr_addr == 836u;
  DEF_mav_csr_write_csr_addr_EQ_0x342___d1144 = ARG_mav_csr_write_csr_addr == 834u;
  DEF_mav_csr_write_csr_addr_EQ_0x343___d1147 = ARG_mav_csr_write_csr_addr == 835u;
  DEF_v__h21275 = (((tUInt64)(DEF_x__h20446)) << 63u) | (tUInt64)(DEF_mcause_exc_code__h21308);
  DEF_mav_csr_write_csr_addr_EQ_0x341___d1101 = ARG_mav_csr_write_csr_addr == 833u;
  DEF_new_csr_value__h20355 = (((tUInt64)(ARG_mav_csr_write_word >> 1u)) << 1u) | (tUInt64)((tUInt8)0u);
  DEF_x__h20980 = primShiftR64(64u,
			       64u,
			       (tUInt64)(DEF_new_csr_value__h20355),
			       6u,
			       (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_offsetBits__h20403 = (tUInt32)(16383u & DEF_x__h20980);
  DEF_x__h17611 = primShiftR64(64u,
			       64u,
			       (tUInt64)(DEF_new_csr_value__h20355),
			       6u,
			       (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_offsetBits__h17034 = (tUInt32)(16383u & DEF_x__h17611);
  DEF_mav_csr_write_csr_addr_EQ_0x340___d1098 = ARG_mav_csr_write_csr_addr == 832u;
  DEF_mav_csr_write_csr_addr_EQ_0x306___d1094 = ARG_mav_csr_write_csr_addr == 774u;
  DEF_v__h20241 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h20302);
  DEF_mav_csr_write_csr_addr_EQ_0x305___d1051 = ARG_mav_csr_write_csr_addr == 773u;
  DEF_mav_csr_write_csr_addr_EQ_0x303___d1044 = ARG_mav_csr_write_csr_addr == 771u;
  DEF_mav_csr_write_csr_addr_EQ_0x304___d1048 = ARG_mav_csr_write_csr_addr == 772u;
  DEF_v__h18673 = (tUInt64)(DEF_mav_csr_write_word_BITS_11_TO_0___d1047);
  DEF_mav_csr_write_csr_addr_EQ_0x302___d1034 = ARG_mav_csr_write_csr_addr == 770u;
  DEF_v__h18552 = ((((((((tUInt64)(DEF_mav_csr_write_word_BITS_28_TO_26___d1037)) << 26u) | (((tUInt64)(0u)) << 16u)) | (((tUInt64)(DEF_mav_csr_write_word_BIT_15___d1038)) << 15u)) | (((tUInt64)((tUInt8)0u)) << 14u)) | (((tUInt64)(DEF_mav_csr_write_word_BITS_13_TO_12___d1040)) << 12u)) | (((tUInt64)((tUInt8)0u)) << 10u)) | (tUInt64)(DEF_mav_csr_write_word_BITS_9_TO_0___d1042);
  DEF_mav_csr_write_csr_addr_EQ_0x180___d1031 = ARG_mav_csr_write_csr_addr == 384u;
  DEF_mav_csr_write_csr_addr_EQ_0x144___d1028 = ARG_mav_csr_write_csr_addr == 324u;
  DEF_mav_csr_write_csr_addr_EQ_0x142___d1020 = ARG_mav_csr_write_csr_addr == 322u;
  DEF_mav_csr_write_csr_addr_EQ_0x143___d1025 = ARG_mav_csr_write_csr_addr == 323u;
  DEF_mav_csr_write_csr_addr_EQ_0x141___d975 = ARG_mav_csr_write_csr_addr == 321u;
  DEF_mav_csr_write_csr_addr_EQ_0x140___d972 = ARG_mav_csr_write_csr_addr == 320u;
  DEF_mav_csr_write_csr_addr_EQ_0x105___d921 = ARG_mav_csr_write_csr_addr == 261u;
  DEF_mav_csr_write_csr_addr_EQ_0x104___d918 = ARG_mav_csr_write_csr_addr == 260u;
  DEF_mav_csr_write_csr_addr_EQ_0x300___d859 = ARG_mav_csr_write_csr_addr == 768u;
  DEF_mav_csr_write_csr_addr_EQ_0x100___d858 = ARG_mav_csr_write_csr_addr == 256u;
  DEF_mav_csr_write_csr_addr_EQ_0x2___d857 = ARG_mav_csr_write_csr_addr == 2u;
  DEF_y_avValue_fst__h23542 = (tUInt64)(DEF_x__h24021);
  DEF_v__h13149 = (tUInt64)(DEF_new_val__h13152);
  DEF_mav_csr_write_csr_addr_EQ_0x3___d852 = ARG_mav_csr_write_csr_addr == 3u;
  DEF_y_avValue_fst__h23547 = (tUInt64)(DEF_x__h24043);
  DEF_mav_csr_write_csr_addr_EQ_0x1___d851 = ARG_mav_csr_write_csr_addr == 1u;
  DEF_y_avValue_fst__h23537 = (tUInt64)(DEF_x__h23999);
  DEF_fixed_up_val_23__h18779 = 8388607u & ((((((((((tUInt32)((tUInt8)((tUInt8)63u & (ARG_mav_csr_write_word >> 17u)))) << 17u) | (((tUInt32)((tUInt8)0u)) << 15u)) | (((tUInt32)(DEF_fs__h18768)) << 13u)) | (((tUInt32)(DEF_mpp__h18767 == (tUInt8)2u ? (tUInt8)1u : DEF_mpp__h18767)) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (ARG_mav_csr_write_word >> 5u)))) << 5u)) | (((tUInt32)((tUInt8)0u)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)7u & (ARG_mav_csr_write_word >> 1u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_IF_mav_csr_write_csr_addr_EQ_0x2_57_THEN_mav_c_ETC___d917 = DEF_mav_csr_write_csr_addr_EQ_0x2___d857 ? DEF_x__h24021 : DEF_x__h14758;
  switch (DEF_rg_dpcc_02_BITS_43_TO_38___d410) {
  case (tUInt8)52u:
    DEF_mask__h23122 = (tUInt8)0u;
    break;
  case (tUInt8)51u:
    DEF_mask__h23122 = (tUInt8)1u;
    break;
  default:
    DEF_mask__h23122 = (tUInt8)3u;
  }
  switch (DEF_rg_mepcc_55_BITS_33_TO_28___d372) {
  case (tUInt8)52u:
    DEF_mask__h21099 = (tUInt8)0u;
    break;
  case (tUInt8)51u:
    DEF_mask__h21099 = (tUInt8)1u;
    break;
  default:
    DEF_mask__h21099 = (tUInt8)3u;
  }
  switch (DEF_rg_mtcc_25_BITS_33_TO_28___d342) {
  case (tUInt8)52u:
    DEF_mask__h20065 = (tUInt8)0u;
    break;
  case (tUInt8)51u:
    DEF_mask__h20065 = (tUInt8)1u;
    break;
  default:
    DEF_mask__h20065 = (tUInt8)3u;
  }
  switch (DEF_rg_sepcc_83_BITS_33_TO_28___d300) {
  case (tUInt8)52u:
    DEF_mask__h17730 = (tUInt8)0u;
    break;
  case (tUInt8)51u:
    DEF_mask__h17730 = (tUInt8)1u;
    break;
  default:
    DEF_mask__h17730 = (tUInt8)3u;
  }
  switch (DEF_rg_stcc_55_BITS_33_TO_28___d272) {
  case (tUInt8)52u:
    DEF_mask__h16768 = (tUInt8)0u;
    break;
  case (tUInt8)51u:
    DEF_mask__h16768 = (tUInt8)1u;
    break;
  default:
    DEF_mask__h16768 = (tUInt8)3u;
  }
  DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871 = DEF_mpp__h31147 == (tUInt8)2u ? (tUInt8)1u : DEF_mpp__h31147;
  DEF_sd__h18778 = DEF_fs__h18768 == (tUInt8)3u;
  DEF_mav_csr_write_csr_addr_EQ_0xB02___d1156 = ARG_mav_csr_write_csr_addr == 2818u;
  DEF_mav_csr_write_csr_addr_EQ_0xB00___d1153 = ARG_mav_csr_write_csr_addr == 2816u;
  DEF_mav_csr_write_csr_addr_EQ_0x7B3___d1251 = ARG_mav_csr_write_csr_addr == 1971u;
  DEF_mav_csr_write_csr_addr_EQ_0x7B2___d1248 = ARG_mav_csr_write_csr_addr == 1970u;
  DEF_mav_csr_write_csr_addr_EQ_0x7B1___d1190 = ARG_mav_csr_write_csr_addr == 1969u;
  DEF_mav_csr_write_csr_addr_EQ_0x7A2___d1173 = ARG_mav_csr_write_csr_addr == 1954u;
  DEF_mav_csr_write_csr_addr_EQ_0x7A3___d1176 = ARG_mav_csr_write_csr_addr == 1955u;
  DEF_mav_csr_write_csr_addr_EQ_0x2_57_OR_mav_csr_wr_ETC___d866 = DEF_mav_csr_write_csr_addr_EQ_0x2___d857 || DEF_mav_csr_write_csr_addr_EQ_0x3___d852;
  DEF_mav_csr_write_csr_addr_ULT_0x323___d841 = ARG_mav_csr_write_csr_addr < 803u;
  DEF_mav_csr_write_csr_addr_ULT_0xB03___d833 = ARG_mav_csr_write_csr_addr < 2819u;
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 = !(DEF_x__h34721 <= (tUInt8)1u);
  DEF_NOT_mav_csr_write_csr_addr_EQ_0x1_51___d911 = !DEF_mav_csr_write_csr_addr_EQ_0x1___d851;
  DEF_mav_csr_write_csr_addr_ULE_0x33F___d843 = ARG_mav_csr_write_csr_addr <= 831u;
  DEF_NOT_mav_csr_write_csr_addr_ULT_0x323_41_42_AND_ETC___d844 = !DEF_mav_csr_write_csr_addr_ULT_0x323___d841 && DEF_mav_csr_write_csr_addr_ULE_0x33F___d843;
  DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 = DEF_mav_csr_write_csr_addr_ULT_0x323___d841 || !DEF_mav_csr_write_csr_addr_ULE_0x33F___d843;
  DEF_mav_csr_write_csr_addr_ULE_0xB1F___d835 = ARG_mav_csr_write_csr_addr <= 2847u;
  DEF_NOT_mav_csr_write_csr_addr_ULT_0xB03_33_34_AND_ETC___d836 = !DEF_mav_csr_write_csr_addr_ULT_0xB03___d833 && DEF_mav_csr_write_csr_addr_ULE_0xB1F___d835;
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 = DEF_mav_csr_write_csr_addr_ULT_0xB03___d833 || !DEF_mav_csr_write_csr_addr_ULE_0xB1F___d835;
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1349 = (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && (DEF_NOT_mav_csr_write_csr_addr_EQ_0x1_51___d911 && (!DEF_mav_csr_write_csr_addr_EQ_0x2___d857 && (!DEF_mav_csr_write_csr_addr_EQ_0x3___d852 && (!DEF_mav_csr_write_csr_addr_EQ_0x100___d858 && ((!(ARG_mav_csr_write_csr_addr == 258u) && !(ARG_mav_csr_write_csr_addr == 259u)) && (!DEF_mav_csr_write_csr_addr_EQ_0x104___d918 && (!DEF_mav_csr_write_csr_addr_EQ_0x105___d921 && (!(ARG_mav_csr_write_csr_addr == 262u) && (!DEF_mav_csr_write_csr_addr_EQ_0x140___d972 && (!DEF_mav_csr_write_csr_addr_EQ_0x141___d975 && (!DEF_mav_csr_write_csr_addr_EQ_0x142___d1020 && (!DEF_mav_csr_write_csr_addr_EQ_0x143___d1025 && (!DEF_mav_csr_write_csr_addr_EQ_0x144___d1028 && (!DEF_mav_csr_write_csr_addr_EQ_0x180___d1031 && (!DEF_mav_csr_write_csr_addr_EQ_0x302___d1034 && (!DEF_mav_csr_write_csr_addr_EQ_0x303___d1044 && ((!(ARG_mav_csr_write_csr_addr == 3857u) && (!(ARG_mav_csr_write_csr_addr == 3858u) && (!(ARG_mav_csr_write_csr_addr == 3859u) && !(ARG_mav_csr_write_csr_addr == 3860u)))) && (!DEF_mav_csr_write_csr_addr_EQ_0x300___d859 && (!(ARG_mav_csr_write_csr_addr == 769u) && (!DEF_mav_csr_write_csr_addr_EQ_0x304___d1048 && (!DEF_mav_csr_write_csr_addr_EQ_0x305___d1051 && (!DEF_mav_csr_write_csr_addr_EQ_0x306___d1094 && (!DEF_mav_csr_write_csr_addr_EQ_0x340___d1098 && (!DEF_mav_csr_write_csr_addr_EQ_0x341___d1101 && (!DEF_mav_csr_write_csr_addr_EQ_0x342___d1144 && (!DEF_mav_csr_write_csr_addr_EQ_0x343___d1147 && (!DEF_mav_csr_write_csr_addr_EQ_0x344___d1150 && (!DEF_mav_csr_write_csr_addr_EQ_0xB00___d1153 && (!DEF_mav_csr_write_csr_addr_EQ_0xB02___d1156 && (!DEF_mav_csr_write_csr_addr_EQ_0x320___d1159 && (!DEF_mav_csr_write_csr_addr_EQ_0x7A0___d1165 && (!DEF_mav_csr_write_csr_addr_EQ_0x7A1___d1168 && (!DEF_mav_csr_write_csr_addr_EQ_0x7A2___d1173 && (!DEF_mav_csr_write_csr_addr_EQ_0x7A3___d1176 && (!DEF_mav_csr_write_csr_addr_EQ_0x7B0___d1179 && (!DEF_mav_csr_write_csr_addr_EQ_0x7B1___d1190 && (!DEF_mav_csr_write_csr_addr_EQ_0x7B2___d1248 && !DEF_mav_csr_write_csr_addr_EQ_0x7B3___d1251))))))))))))))))))))))))))))))))))))))) && DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348;
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1422 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && (DEF_mav_csr_write_csr_addr_EQ_0x1___d851 || DEF_mav_csr_write_csr_addr_EQ_0x2_57_OR_mav_csr_wr_ETC___d866));
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1253 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x7B3___d1251);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1250 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x7B2___d1248);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1192 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x7B1___d1190);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1181 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x7B0___d1179);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1178 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x7A3___d1176);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1167 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x7A0___d1165);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1175 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x7A2___d1173);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1170 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x7A1___d1168);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1161 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x320___d1159);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1158 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0xB02___d1156);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1155 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0xB00___d1153);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1152 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x344___d1150);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1149 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x343___d1147);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1146 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x342___d1144);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1103 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x341___d1101);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1100 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x340___d1098);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1053 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x305___d1051);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1096 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x306___d1094);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1050 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x304___d1048);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1046 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x303___d1044);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1036 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x302___d1034);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1033 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x180___d1031);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1030 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x144___d1028);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1027 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x143___d1025);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d977 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x141___d975);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1022 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x142___d1020);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d974 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x140___d972);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d923 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x105___d921);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d920 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && DEF_mav_csr_write_csr_addr_EQ_0x104___d918);
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d914 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && (DEF_NOT_mav_csr_write_csr_addr_EQ_0x1_51___d911 && DEF_mav_csr_write_csr_addr_EQ_0x2_57_OR_mav_csr_wr_ETC___d866));
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d865 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && (DEF_mav_csr_write_csr_addr_EQ_0x1___d851 || (DEF_mav_csr_write_csr_addr_EQ_0x2___d857 || (DEF_mav_csr_write_csr_addr_EQ_0x3___d852 || (DEF_mav_csr_write_csr_addr_EQ_0x100___d858 || DEF_mav_csr_write_csr_addr_EQ_0x300___d859)))));
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d845 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && DEF_NOT_mav_csr_write_csr_addr_ULT_0x323_41_42_AND_ETC___d844;
  DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d855 = DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d840 && (DEF_mav_csr_write_csr_addr_ULT_0x323_41_OR_NOT_mav_ETC___d850 && (DEF_mav_csr_write_csr_addr_EQ_0x1___d851 || DEF_mav_csr_write_csr_addr_EQ_0x3___d852));
  DEF_base__h10920 = 65535u & ((((tUInt32)(DEF_rg_dpcc___d402.get_bits_in_word8(0u,
										0u,
										2u))) << 14u) | DEF__read_capFat_bounds_baseBits__h10219);
  DEF_signBits__h22493 = primSignExt64(50u, 1u, (tUInt8)(DEF_x__h20446));
  DEF_toBounds__h22505 = 16383u & (14336u - (16383u & ((((tUInt32)((tUInt8)0u)) << 11u) | DEF_rg_dpcc_02_BITS_20_TO_10___d1198)));
  DEF_toBounds__h19359 = 16383u & (14336u - (16383u & ((((tUInt32)((tUInt8)0u)) << 11u) | DEF_rg_mtcc_25_BITS_10_TO_0___d1059)));
  DEF_toBounds__h20409 = 16383u & (14336u - (16383u & ((((tUInt32)((tUInt8)0u)) << 11u) | DEF_rg_mepcc_55_BITS_10_TO_0___d1109)));
  DEF_toBounds__h17040 = 16383u & (14336u - (16383u & ((((tUInt32)((tUInt8)0u)) << 11u) | DEF_rg_sepcc_83_BITS_10_TO_0___d985)));
  DEF_toBounds__h16056 = 16383u & (14336u - (16383u & ((((tUInt32)((tUInt8)0u)) << 11u) | DEF_rg_stcc_55_BITS_10_TO_0___d937)));
  DEF_repBound__h9383 = (tUInt8)7u & (DEF_bb__h9381 - (tUInt8)1u);
  DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 = DEF_ab__h9382 < DEF_repBound__h9383;
  DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 = DEF_bb__h9381 < DEF_repBound__h9383;
  DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 = !DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290;
  DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295 = DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 == DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 ? (tUInt8)0u : (DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 && DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 ? (tUInt8)1u : (tUInt8)3u);
  DEF_x__h17821 = 65535u & ((((tUInt32)(DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295)) << 14u) | DEF__read_bounds_baseBits__h9398);
  DEF_repBound__h9939 = (tUInt8)7u & (DEF_bb__h9937 - (tUInt8)1u);
  DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 = DEF_ab__h9938 < DEF_repBound__h9939;
  DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 = DEF_bb__h9937 < DEF_repBound__h9939;
  DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 = !DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362;
  DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367 = DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 == DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 ? (tUInt8)0u : (DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 && DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 ? (tUInt8)1u : (tUInt8)3u);
  DEF_x__h21190 = 65535u & ((((tUInt32)(DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367)) << 14u) | DEF__read_bounds_baseBits__h9954);
  DEF_repBound__h23349 = (tUInt8)7u & (DEF_bb__h23347 - (tUInt8)1u);
  DEF_rg_dpcc_02_BITS_23_TO_21_229_ULT_rg_dpcc_02_BI_ETC___d1233 = DEF_bb__h23347 < DEF_repBound__h23349;
  DEF_rg_dpcc_02_BITS_37_TO_35_231_ULT_rg_dpcc_02_BI_ETC___d1232 = DEF_tb__h23346 < DEF_repBound__h23349;
  DEF_repBound__h9711 = (tUInt8)7u & (DEF_bb__h9709 - (tUInt8)1u);
  DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 = DEF_bb__h9709 < DEF_repBound__h9711;
  DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 = DEF_ab__h9710 < DEF_repBound__h9711;
  DEF_x__h20156 = 65535u & ((((tUInt32)(DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 == DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)0u : (DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 && !DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9726);
  DEF_repBound__h9181 = (tUInt8)7u & (DEF_bb__h9179 - (tUInt8)1u);
  DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 = DEF_bb__h9179 < DEF_repBound__h9181;
  DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 = DEF_ab__h9180 < DEF_repBound__h9181;
  DEF_x__h16859 = 65535u & ((((tUInt32)(DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 == DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)0u : (DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 && !DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9196);
  DEF_toBoundsM1__h22506 = 16383u & ((((tUInt32)((tUInt8)6u)) << 11u) | (2047u & ~DEF_rg_dpcc_02_BITS_20_TO_10___d1198));
  DEF_toBoundsM1__h20410 = 16383u & ((((tUInt32)((tUInt8)6u)) << 11u) | (2047u & ~DEF_rg_mepcc_55_BITS_10_TO_0___d1109));
  DEF_toBoundsM1__h19360 = 16383u & ((((tUInt32)((tUInt8)6u)) << 11u) | (2047u & ~DEF_rg_mtcc_25_BITS_10_TO_0___d1059));
  DEF_toBoundsM1__h17041 = 16383u & ((((tUInt32)((tUInt8)6u)) << 11u) | (2047u & ~DEF_rg_sepcc_83_BITS_10_TO_0___d985));
  DEF_toBoundsM1__h16057 = 16383u & ((((tUInt32)((tUInt8)6u)) << 11u) | (2047u & ~DEF_rg_stcc_55_BITS_10_TO_0___d937));
  DEF_addBase__h23153 = primShiftL64(64u,
				     64u,
				     (tUInt64)(primSignExt64(64u, 16u, (tUInt32)(DEF_base__h10920))),
				     6u,
				     (tUInt8)(DEF_rg_dpcc_02_BITS_43_TO_38___d410));
  DEF_addBase__h21139 = primShiftL64(64u,
				     64u,
				     (tUInt64)(primSignExt64(64u, 16u, (tUInt32)(DEF_x__h21190))),
				     6u,
				     (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_addBase__h20105 = primShiftL64(64u,
				     64u,
				     (tUInt64)(primSignExt64(64u, 16u, (tUInt32)(DEF_x__h20156))),
				     6u,
				     (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_addBase__h16808 = primShiftL64(64u,
				     64u,
				     (tUInt64)(primSignExt64(64u, 16u, (tUInt32)(DEF_x__h16859))),
				     6u,
				     (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_addBase__h17770 = primShiftL64(64u,
				     64u,
				     (tUInt64)(primSignExt64(64u, 16u, (tUInt32)(DEF_x__h17821))),
				     6u,
				     (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_highBitsfilter__h22495 = primShiftL64(50u,
					    50u,
					    1125899906842623llu,
					    6u,
					    (tUInt8)(DEF_rg_dpcc_02_BITS_43_TO_38___d410));
  DEF_highBitsfilter__h20399 = primShiftL64(50u,
					    50u,
					    1125899906842623llu,
					    6u,
					    (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_highBitsfilter__h19349 = primShiftL64(50u,
					    50u,
					    1125899906842623llu,
					    6u,
					    (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_highBitsfilter__h17030 = primShiftL64(50u,
					    50u,
					    1125899906842623llu,
					    6u,
					    (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_highBitsfilter__h16046 = primShiftL64(50u,
					    50u,
					    1125899906842623llu,
					    6u,
					    (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_x__h22523 = DEF_highOffsetBits__h22494 ^ DEF_signBits__h22493;
  DEF_highOffsetBits__h22496 = DEF_x__h22523 & DEF_highBitsfilter__h22495;
  DEF_highOffsetBits__h20400 = DEF_x__h22523 & DEF_highBitsfilter__h20399;
  DEF_highOffsetBits__h19350 = DEF_x__h22523 & DEF_highBitsfilter__h19349;
  DEF_highOffsetBits__h17031 = DEF_x__h22523 & DEF_highBitsfilter__h17030;
  DEF_highOffsetBits__h16047 = DEF_x__h22523 & DEF_highBitsfilter__h16046;
  DEF_newAddrBits__h23121 = 16383u & (DEF__read_capFat_bounds_baseBits__h10219 + DEF_offsetBits__h22499);
  DEF_result_d_addrBits__h23134 = (16383u & ((((tUInt32)(DEF_mask__h23122)) << 12u) | 4095u)) & DEF_newAddrBits__h23121;
  DEF_ab__h23348 = (tUInt8)(DEF_result_d_addrBits__h23134 >> 11u);
  DEF_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_THEN__ETC___d1235 = DEF_ab__h23348 < DEF_repBound__h23349;
  DEF_NOT_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_T_ETC___d1237 = !DEF_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_THEN__ETC___d1235;
  DEF_newAddrBits__h21098 = 16383u & (DEF__read_bounds_baseBits__h9954 + DEF_offsetBits__h20403);
  DEF_x_addrBits__h21120 = (16383u & ((((tUInt32)(DEF_mask__h21099)) << 12u) | 4095u)) & DEF_newAddrBits__h21098;
  DEF_newAddrBits__h17729 = 16383u & (DEF__read_bounds_baseBits__h9398 + DEF_offsetBits__h17034);
  DEF_x_addrBits__h17751 = (16383u & ((((tUInt32)(DEF_mask__h17730)) << 12u) | 4095u)) & DEF_newAddrBits__h17729;
  DEF_result_d_address__h23133 = ((((primExtract64(50u,
						   161u,
						   DEF_rg_dpcc___d402,
						   32u,
						   159u,
						   32u,
						   110u) & DEF_highBitsfilter__h22495) << 14u) | (tUInt64)(0u)) + DEF_addBase__h23153) + ARG_mav_csr_write_word;
  DEF_x_address__h21119 = ((((primExtract64(50u,
					    151u,
					    DEF_rg_mepcc___d355,
					    32u,
					    149u,
					    32u,
					    100u) & DEF_highBitsfilter__h20399) << 14u) | (tUInt64)(0u)) + DEF_addBase__h21139) + DEF_new_csr_value__h20355;
  DEF_x_address__h17750 = ((((primExtract64(50u,
					    151u,
					    DEF_rg_sepcc___d283,
					    32u,
					    149u,
					    32u,
					    100u) & DEF_highBitsfilter__h17030) << 14u) | (tUInt64)(0u)) + DEF_addBase__h17770) + DEF_new_csr_value__h20355;
  DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228.set_bits_in_word((tUInt32)(DEF_result_d_address__h23133 >> 42u),
										  4u,
										  0u,
										  22u).set_whole_word((tUInt32)(DEF_result_d_address__h23133 >> 10u),
												      3u).set_whole_word(((((tUInt32)(1023u & DEF_result_d_address__h23133)) << 22u) | (DEF_result_d_addrBits__h23134 << 8u)) | (tUInt32)(DEF_rg_dpcc_02_BITS_81_TO_10___d1227.get_bits_in_word8(2u,
																																				 0u,
																																				 8u)),
															 2u).set_whole_word(DEF_rg_dpcc_02_BITS_81_TO_10___d1227.get_whole_word(1u),
																	    1u).set_whole_word(DEF_rg_dpcc_02_BITS_81_TO_10___d1227.get_whole_word(0u),
																			       0u);
  DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247.build_concat(8589934591llu & ((((tUInt64)(((DEF_highOffsetBits__h22496 == 0llu && (DEF_x__h20446 ? !(DEF_offsetBits__h22499 < DEF_toBounds__h22505) : DEF_offsetBits__h22499 <= DEF_toBoundsM1__h22506)) || !(DEF_rg_dpcc_02_BITS_43_TO_38___d410 < (tUInt8)50u)) && DEF_rg_dpcc___d402.get_bits_in_word8(5u,
																																													   0u,
																																													   1u))) << 32u) | (tUInt64)(primExtract32(32u,
																																																		   150u,
																																																		   DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228,
																																																		   32u,
																																																		   149u,
																																																		   32u,
																																																		   118u))),
									      128u,
									      33u).set_whole_word(primExtract32(32u,
														150u,
														DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228,
														32u,
														117u,
														32u,
														86u),
												  3u).set_whole_word(primExtract32(32u,
																   150u,
																   DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228,
																   32u,
																   85u,
																   32u,
																   54u),
														     2u).set_whole_word(primExtract32(32u,
																		      150u,
																		      DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228,
																		      32u,
																		      53u,
																		      32u,
																		      22u),
																	1u).set_whole_word(((((((DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228.get_bits_in_word32(0u,
																														   0u,
																														   22u) << 10u) | (((tUInt32)(DEF_repBound__h23349)) << 7u)) | (((tUInt32)(DEF_rg_dpcc_02_BITS_37_TO_35_231_ULT_rg_dpcc_02_BI_ETC___d1232)) << 6u)) | (((tUInt32)(DEF_rg_dpcc_02_BITS_23_TO_21_229_ULT_rg_dpcc_02_BI_ETC___d1233)) << 5u)) | (((tUInt32)(DEF_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_THEN__ETC___d1235)) << 4u)) | (((tUInt32)(DEF_rg_dpcc_02_BITS_37_TO_35_231_ULT_rg_dpcc_02_BI_ETC___d1232 == DEF_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_THEN__ETC___d1235 ? (tUInt8)0u : (DEF_rg_dpcc_02_BITS_37_TO_35_231_ULT_rg_dpcc_02_BI_ETC___d1232 && DEF_NOT_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_T_ETC___d1237 ? (tUInt8)1u : (tUInt8)3u))) << 2u)) | (tUInt32)(DEF_rg_dpcc_02_BITS_23_TO_21_229_ULT_rg_dpcc_02_BI_ETC___d1233 == DEF_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_THEN__ETC___d1235 ? (tUInt8)0u : (DEF_rg_dpcc_02_BITS_23_TO_21_229_ULT_rg_dpcc_02_BI_ETC___d1233 && DEF_NOT_IF_rg_dpcc_02_BITS_43_TO_38_10_EQ_52_220_T_ETC___d1237 ? (tUInt8)1u : (tUInt8)3u)),
																			   0u);
  DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142.set_bits_in_word(4194303u & ((DEF_x_addrBits__h21120 << 8u) | (tUInt32)(DEF_rg_mepcc_55_BITS_71_TO_0___d1141.get_bits_in_word8(2u,
																								0u,
																								8u))),
										  2u,
										  0u,
										  22u).set_whole_word(DEF_rg_mepcc_55_BITS_71_TO_0___d1141.get_whole_word(1u),
												      1u).set_whole_word(DEF_rg_mepcc_55_BITS_71_TO_0___d1141.get_whole_word(0u),
															 0u);
  DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143.set_bits_in_word(8388607u & ((((tUInt32)((((DEF_highOffsetBits__h20400 == 0llu && (DEF_x__h20446 ? !(DEF_offsetBits__h20403 < DEF_toBounds__h20409) : DEF_offsetBits__h20403 <= DEF_toBoundsM1__h20410)) || !(DEF_rg_mepcc_55_BITS_33_TO_28___d372 < (tUInt8)50u)) && DEF__read_otype__h9926 == 262143u) && DEF_rg_mepcc_55_BIT_150___d1125)) << 22u) | (tUInt32)(DEF_x_address__h21119 >> 42u)),
										  4u,
										  0u,
										  23u).set_whole_word((tUInt32)(DEF_x_address__h21119 >> 10u),
												      3u).set_whole_word((((tUInt32)(1023u & DEF_x_address__h21119)) << 22u) | DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142.get_bits_in_word32(2u,
																																 0u,
																																 22u),
															 2u).set_whole_word(DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142.get_whole_word(0u),
																			       0u);
  DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018.set_bits_in_word(4194303u & ((DEF_x_addrBits__h17751 << 8u) | (tUInt32)(DEF_rg_sepcc_83_BITS_71_TO_0___d1017.get_bits_in_word8(2u,
																								0u,
																								8u))),
										  2u,
										  0u,
										  22u).set_whole_word(DEF_rg_sepcc_83_BITS_71_TO_0___d1017.get_whole_word(1u),
												      1u).set_whole_word(DEF_rg_sepcc_83_BITS_71_TO_0___d1017.get_whole_word(0u),
															 0u);
  DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019.set_bits_in_word(8388607u & ((((tUInt32)((((DEF_highOffsetBits__h17031 == 0llu && (DEF_x__h20446 ? !(DEF_offsetBits__h17034 < DEF_toBounds__h17040) : DEF_offsetBits__h17034 <= DEF_toBoundsM1__h17041)) || !(DEF_rg_sepcc_83_BITS_33_TO_28___d300 < (tUInt8)50u)) && DEF__read_otype__h9370 == 262143u) && DEF_rg_sepcc_83_BIT_150___d1001)) << 22u) | (tUInt32)(DEF_x_address__h17750 >> 42u)),
										  4u,
										  0u,
										  23u).set_whole_word((tUInt32)(DEF_x_address__h17750 >> 10u),
												      3u).set_whole_word((((tUInt32)(1023u & DEF_x_address__h17750)) << 22u) | DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018.get_bits_in_word32(2u,
																																 0u,
																																 22u),
															 2u).set_whole_word(DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018.get_whole_word(0u),
																			       0u);
  DEF_new_dcsr__h22191 = (((((((tUInt32)(DEF_rg_dcsr__h56340 >> 16u)) << 16u) | (((tUInt32)((tUInt8)((tUInt8)127u & (ARG_mav_csr_write_word >> 9u)))) << 9u)) | (((tUInt32)((tUInt8)((tUInt8)15u & (DEF_rg_dcsr__h56340 >> 5u)))) << 5u)) | (((tUInt32)((tUInt8)((tUInt8)1u & (ARG_mav_csr_write_word >> 4u)))) << 4u)) | (((tUInt32)(DEF_rg_dcsr_BIT_3___h22388)) << 3u)) | (tUInt32)(DEF_x__h24021);
  DEF_v__h22188 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_new_dcsr__h22191);
  DEF__0_CONCAT_mav_csr_write_word_BIT_0_32___d933 = (tUInt8)3u & DEF_x__h22011;
  DEF_new_csr_value__h19305 = (DEF_mtvec_base__h19380 << 2u) | (tUInt64)(DEF__0_CONCAT_mav_csr_write_word_BIT_0_32___d933);
  DEF_x__h19946 = primShiftR64(64u,
			       64u,
			       (tUInt64)(DEF_new_csr_value__h19305),
			       6u,
			       (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_offsetBits__h19353 = (tUInt32)(16383u & DEF_x__h19946);
  DEF_x__h16643 = primShiftR64(64u,
			       64u,
			       (tUInt64)(DEF_new_csr_value__h19305),
			       6u,
			       (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_offsetBits__h16050 = (tUInt32)(16383u & DEF_x__h16643);
  DEF_newAddrBits__h20064 = 16383u & (DEF__read_bounds_baseBits__h9726 + DEF_offsetBits__h19353);
  DEF_x_addrBits__h20086 = (16383u & ((((tUInt32)(DEF_mask__h20065)) << 12u) | 4095u)) & DEF_newAddrBits__h20064;
  DEF_newAddrBits__h16767 = 16383u & (DEF__read_bounds_baseBits__h9196 + DEF_offsetBits__h16050);
  DEF_x_addrBits__h16789 = (16383u & ((((tUInt32)(DEF_mask__h16768)) << 12u) | 4095u)) & DEF_newAddrBits__h16767;
  DEF_x_address__h20085 = ((((primExtract64(50u,
					    151u,
					    DEF_rg_mtcc___d325,
					    32u,
					    149u,
					    32u,
					    100u) & DEF_highBitsfilter__h19349) << 14u) | (tUInt64)(0u)) + DEF_addBase__h20105) + DEF_new_csr_value__h19305;
  DEF_x_address__h16788 = ((((primExtract64(50u,
					    151u,
					    DEF_rg_stcc___d255,
					    32u,
					    149u,
					    32u,
					    100u) & DEF_highBitsfilter__h16046) << 14u) | (tUInt64)(0u)) + DEF_addBase__h16808) + DEF_new_csr_value__h19305;
  DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092.set_bits_in_word(4194303u & ((DEF_x_addrBits__h20086 << 8u) | (tUInt32)(DEF_rg_mtcc_25_BITS_71_TO_0___d1091.get_bits_in_word8(2u,
																							       0u,
																							       8u))),
										  2u,
										  0u,
										  22u).set_whole_word(DEF_rg_mtcc_25_BITS_71_TO_0___d1091.get_whole_word(1u),
												      1u).set_whole_word(DEF_rg_mtcc_25_BITS_71_TO_0___d1091.get_whole_word(0u),
															 0u);
  DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093.set_bits_in_word(8388607u & ((((tUInt32)((((DEF_highOffsetBits__h19350 == 0llu && (DEF_x__h20446 ? !(DEF_offsetBits__h19353 < DEF_toBounds__h19359) : DEF_offsetBits__h19353 <= DEF_toBoundsM1__h19360)) || !(DEF_rg_mtcc_25_BITS_33_TO_28___d342 < (tUInt8)50u)) && DEF__read_otype__h9698 == 262143u) && DEF_rg_mtcc_25_BIT_150___d1075)) << 22u) | (tUInt32)(DEF_x_address__h20085 >> 42u)),
										  4u,
										  0u,
										  23u).set_whole_word((tUInt32)(DEF_x_address__h20085 >> 10u),
												      3u).set_whole_word((((tUInt32)(1023u & DEF_x_address__h20085)) << 22u) | DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092.get_bits_in_word32(2u,
																																 0u,
																																 22u),
															 2u).set_whole_word(DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092.get_whole_word(0u),
																			       0u);
  DEF_x__h22006 = (((tUInt32)(1073741823u & (ARG_mav_csr_write_word >> 2u))) << 2u) | (tUInt32)(DEF__0_CONCAT_mav_csr_write_word_BIT_0_32___d933);
  DEF_v__h21935 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h22006);
  DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970.set_bits_in_word(4194303u & ((DEF_x_addrBits__h16789 << 8u) | (tUInt32)(DEF_rg_stcc_55_BITS_71_TO_0___d969.get_bits_in_word8(2u,
																							     0u,
																							     8u))),
										 2u,
										 0u,
										 22u).set_whole_word(DEF_rg_stcc_55_BITS_71_TO_0___d969.get_whole_word(1u),
												     1u).set_whole_word(DEF_rg_stcc_55_BITS_71_TO_0___d969.get_whole_word(0u),
															0u);
  DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971.set_bits_in_word(8388607u & ((((tUInt32)((((DEF_highOffsetBits__h16047 == 0llu && (DEF_x__h20446 ? !(DEF_offsetBits__h16050 < DEF_toBounds__h16056) : DEF_offsetBits__h16050 <= DEF_toBoundsM1__h16057)) || !(DEF_rg_stcc_55_BITS_33_TO_28___d272 < (tUInt8)50u)) && DEF__read_otype__h9168 == 262143u) && DEF_rg_stcc_55_BIT_150___d953)) << 22u) | (tUInt32)(DEF_x_address__h16788 >> 42u)),
										 4u,
										 0u,
										 23u).set_whole_word((tUInt32)(DEF_x_address__h16788 >> 10u),
												     3u).set_whole_word((((tUInt32)(1023u & DEF_x_address__h16788)) << 22u) | DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970.get_bits_in_word32(2u,
																															       0u,
																															       22u),
															2u).set_whole_word(DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970.get_whole_word(1u),
																	   1u).set_whole_word(DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970.get_whole_word(0u),
																			      0u);
  DEF_mav_csr_write_word_BIT_1_90_CONCAT_0___d891 = (tUInt8)3u & (DEF_sie__h18759 << 1u);
  DEF_v__h15387 = ((((((((((((tUInt64)(DEF_sd__h18778)) << 63u) | (8192llu << 20u)) | (((tUInt64)(DEF_mav_csr_write_word_BITS_19_TO_18___d883)) << 18u)) | (((tUInt64)((tUInt8)0u)) << 15u)) | (((tUInt64)(DEF_fs__h18768)) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_spp__h18765)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)(DEF_spie__h18763)) << 5u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_mav_csr_write_word_BIT_1_90_CONCAT_0___d891);
  DEF_fixed_up_val_23__h15447 = 8388607u & (((((((((((((((tUInt32)((tUInt8)((tUInt8)7u & (DEF_mstatus__h38080 >> 20u)))) << 20u) | (((tUInt32)(DEF_mav_csr_write_word_BITS_19_TO_18___d883)) << 18u)) | (((tUInt32)(DEF_mprv__h31157)) << 17u)) | (((tUInt32)((tUInt8)0u)) << 15u)) | (((tUInt32)(DEF_fs__h18768)) << 13u)) | (((tUInt32)(DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871)) << 11u)) | (((tUInt32)(DEF_wpri_9__h31146)) << 9u)) | (((tUInt32)(DEF_spp__h18765)) << 8u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 6u)))) << 6u)) | (((tUInt32)(DEF_spie__h18763)) << 5u)) | (((tUInt32)((tUInt8)0u)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 2u)))) << 2u)) | (tUInt32)(DEF_mav_csr_write_word_BIT_1_90_CONCAT_0___d891));
  DEF_mav_csr_write_word_BITS_14_TO_13_78_EQ_0x3_79__ETC___d881 = 2147483647u & ((((tUInt32)(DEF_sd__h18778)) << 30u) | 5u);
  DEF_wordxl1__h18729 = ((((tUInt64)(DEF_mav_csr_write_word_BITS_14_TO_13_78_EQ_0x3_79__ETC___d881)) << 33u) | (((tUInt64)(0u)) << 23u)) | (tUInt64)(DEF_fixed_up_val_23__h18779);
  DEF_x__h18569 = 536870911u & ((((((((tUInt32)(DEF_mav_csr_write_word_BITS_28_TO_26___d1037)) << 26u) | (((tUInt32)(DEF_mav_csr_write_word_BIT_15___d1038)) << 15u)) | (((tUInt32)((tUInt8)0u)) << 14u)) | (((tUInt32)(DEF_mav_csr_write_word_BITS_13_TO_12___d1040)) << 12u)) | (((tUInt32)((tUInt8)0u)) << 10u)) | DEF_mav_csr_write_word_BITS_9_TO_0___d1042);
  DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875 = 8191u & (((((((tUInt32)(DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871)) << 11u) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_mstatus__h38080 >> 5u)))) << 5u)) | (((tUInt32)((tUInt8)0u)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)7u & (DEF_mstatus__h38080 >> 1u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_fixed_up_val_23__h14858 = 8388607u & (((((tUInt32)(DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868)) << 17u) | (((tUInt32)((tUInt8)3u)) << 13u)) | DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875);
  DEF_wordxl1__h14808 = (1099511632896llu << 23u) | (tUInt64)(DEF_fixed_up_val_23__h14858);
  switch (ARG_mav_csr_write_csr_addr) {
  case 1u:
  case 2u:
  case 3u:
    DEF_IF_mav_csr_write_csr_addr_EQ_0x1_51_OR_mav_csr_ETC___d910 = DEF_wordxl1__h14808;
    break;
  default:
    DEF_IF_mav_csr_write_csr_addr_EQ_0x1_51_OR_mav_csr_ETC___d910 = ((((tUInt64)(DEF_mav_csr_write_word_BITS_14_TO_13_78_EQ_0x3_79__ETC___d881)) << 33u) | (((tUInt64)(0u)) << 23u)) | (tUInt64)(DEF_mav_csr_write_csr_addr_EQ_0x100___d858 ? DEF_fixed_up_val_23__h15447 : DEF_fixed_up_val_23__h18779);
  }
  DEF_mav_csr_write_word_BIT_63_25_CONCAT_mav_csr_wr_ETC___d1024 = (tUInt8)127u & ((DEF_x__h20446 << 6u) | DEF_mcause_exc_code__h21308);
  if (DEF_NOT_mav_csr_write_csr_addr_ULT_0xB03_33_34_AND_ETC___d836)
    INST_perf_counters.METH_write_counter(DEF_idx__h13090, ARG_mav_csr_write_word);
  DEF_new_value__h21949 = (tUInt8)3u & ((DEF_x__h22010 << 1u) | DEF_x__h22011);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d845)
    INST_perf_counters.METH_write_ctr_sel(DEF_idx__h13164, DEF_new_val__h13152);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d855)
    INST_rg_fflags.METH_write(DEF_x__h23999);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d865)
    INST_csr_mstatus_rg_mstatus.METH_write(DEF_IF_mav_csr_write_csr_addr_EQ_0x1_51_OR_mav_csr_ETC___d910);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d914)
    INST_rg_frm.METH_write(DEF_IF_mav_csr_write_csr_addr_EQ_0x2_57_THEN_mav_c_ETC___d917);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d920)
    DEF_AVMeth_csr_mie_mav_sie_write = INST_csr_mie.METH_mav_sie_write(135532845u,
								       ARG_mav_csr_write_word);
  else
    DEF_AVMeth_csr_mie_mav_sie_write = 12297829382473034410llu;
  DEF_v__h15939 = DEF_AVMeth_csr_mie_mav_sie_write;
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d923)
    INST_rg_stcc.METH_write(DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d974)
    INST_rg_sscratch.METH_write(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d977)
    INST_rg_sepcc.METH_write(DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1022)
    INST_rg_scause.METH_write(DEF_mav_csr_write_word_BIT_63_25_CONCAT_mav_csr_wr_ETC___d1024);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1027)
    INST_rg_stval.METH_write(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1030)
    DEF_AVMeth_csr_mip_mav_sip_write = INST_csr_mip.METH_mav_sip_write(135532845u,
								       ARG_mav_csr_write_word);
  else
    DEF_AVMeth_csr_mip_mav_sip_write = 12297829382473034410llu;
  DEF_v__h18461 = DEF_AVMeth_csr_mip_mav_sip_write;
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1036)
    INST_rg_medeleg.METH_write(DEF_x__h18569);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1033)
    INST_rg_satp.METH_write(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1046)
    INST_rg_mideleg.METH_write(DEF_mav_csr_write_word_BITS_11_TO_0___d1047);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1050)
    DEF_AVMeth_csr_mie_mav_write = INST_csr_mie.METH_mav_write(135532845u, ARG_mav_csr_write_word);
  else
    DEF_AVMeth_csr_mie_mav_write = 12297829382473034410llu;
  DEF_v__h19248 = DEF_AVMeth_csr_mie_mav_write;
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1053)
    INST_rg_mtcc.METH_write(DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1096)
    INST_rg_mcounteren.METH_write(DEF_x__h20302);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1100)
    INST_rg_mscratch.METH_write(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1103)
    INST_rg_mepcc.METH_write(DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1146)
    INST_rg_mcause.METH_write(DEF_mav_csr_write_word_BIT_63_25_CONCAT_mav_csr_wr_ETC___d1024);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1149)
    INST_rg_mtval.METH_write(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1152)
    DEF_AVMeth_csr_mip_mav_write = INST_csr_mip.METH_mav_write(135532845u, ARG_mav_csr_write_word);
  else
    DEF_AVMeth_csr_mip_mav_write = 12297829382473034410llu;
  DEF_v__h21830 = DEF_AVMeth_csr_mip_mav_write;
  switch (ARG_mav_csr_write_csr_addr) {
  case 1u:
    DEF_y_avValue_fst__h23815 = DEF_y_avValue_fst__h23537;
    break;
  case 2u:
    DEF_y_avValue_fst__h23815 = DEF_y_avValue_fst__h23542;
    break;
  case 3u:
    DEF_y_avValue_fst__h23815 = DEF_y_avValue_fst__h23547;
    break;
  case 256u:
    DEF_y_avValue_fst__h23815 = DEF_v__h15387;
    break;
  case 258u:
  case 259u:
  case 262u:
  case 1952u:
  case 3857u:
  case 3858u:
  case 3859u:
  case 3860u:
    DEF_y_avValue_fst__h23815 = 0llu;
    break;
  case 260u:
    DEF_y_avValue_fst__h23815 = DEF_v__h15939;
    break;
  case 261u:
  case 773u:
    DEF_y_avValue_fst__h23815 = DEF_new_csr_value__h19305;
    break;
  case 321u:
  case 833u:
    DEF_y_avValue_fst__h23815 = DEF_new_csr_value__h20355;
    break;
  case 322u:
  case 834u:
    DEF_y_avValue_fst__h23815 = DEF_v__h21275;
    break;
  case 324u:
    DEF_y_avValue_fst__h23815 = DEF_v__h18461;
    break;
  case 770u:
    DEF_y_avValue_fst__h23815 = DEF_v__h18552;
    break;
  case 771u:
    DEF_y_avValue_fst__h23815 = DEF_v__h18673;
    break;
  case 768u:
    DEF_y_avValue_fst__h23815 = DEF_wordxl1__h18729;
    break;
  case 769u:
    DEF_y_avValue_fst__h23815 = 9223372036856090925llu;
    break;
  case 772u:
    DEF_y_avValue_fst__h23815 = DEF_v__h19248;
    break;
  case 774u:
    DEF_y_avValue_fst__h23815 = DEF_v__h20241;
    break;
  case 836u:
    DEF_y_avValue_fst__h23815 = DEF_v__h21830;
    break;
  case 800u:
    DEF_y_avValue_fst__h23815 = DEF_v__h21935;
    break;
  case 1953u:
    DEF_y_avValue_fst__h23815 = DEF_new_csr_value__h22060;
    break;
  case 1968u:
    DEF_y_avValue_fst__h23815 = DEF_v__h22188;
    break;
  default:
    DEF_y_avValue_fst__h23815 = ARG_mav_csr_write_word;
  }
  DEF_y_avValue_fst__h23831 = DEF_NOT_mav_csr_write_csr_addr_ULT_0x323_41_42_AND_ETC___d844 ? DEF_v__h13149 : DEF_y_avValue_fst__h23815;
  DEF_y_avValue_new_csr_value__h23990 = DEF_NOT_mav_csr_write_csr_addr_ULT_0xB03_33_34_AND_ETC___d836 ? ARG_mav_csr_write_word : DEF_y_avValue_fst__h23831;
  PORT_mav_csr_write.set_bits_in_word((tUInt8)(DEF_y_avValue_new_csr_value__h23990 >> 63u),
				      4u,
				      0u,
				      1u).set_whole_word((tUInt32)(DEF_y_avValue_new_csr_value__h23990 >> 31u),
							 3u).build_concat(((((tUInt64)((tUInt32)(2147483647u & DEF_y_avValue_new_csr_value__h23990))) << 33u) | (((tUInt64)(DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1422)) << 32u)) | (tUInt64)((tUInt32)(DEF_wordxl1__h14808 >> 32u)),
									  32u,
									  64u).set_whole_word((tUInt32)(DEF_wordxl1__h14808),
											      0u);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1155)
    INST_rw_mcycle.METH_wset(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1158)
    INST_rw_minstret.METH_wset(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1161)
    INST_w_ctr_inhib_ir_cy.METH_wset(DEF_new_value__h21949);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1161)
    INST_perf_counters.METH_write_ctr_inhibit(DEF_val__h21990);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1170)
    INST_rg_tdata1.METH_write(DEF_new_csr_value__h22060);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1167)
    INST_rg_tselect.METH_write(0llu);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1175)
    INST_rg_tdata2.METH_write(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1178)
    INST_rg_tdata3.METH_write(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1181)
    INST_rg_dcsr.METH_write(DEF_new_dcsr__h22191);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1192)
    INST_rg_dpcc.METH_write(DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1250)
    INST_rg_dscratch0.METH_write(ARG_mav_csr_write_word);
  if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1253)
    INST_rg_dscratch1.METH_write(ARG_mav_csr_write_word);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_mav_csr_write_csr_addr_ULT_0xB03_33_OR_NOT_mav_ETC___d1349)
      dollar_display(sim_hdl,
		     this,
		     "s,64,12,64",
		     &__str_literal_1,
		     DEF_rg_mcycle___d33,
		     ARG_mav_csr_write_csr_addr,
		     ARG_mav_csr_write_word);
  return PORT_mav_csr_write;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_mav_csr_write()
{
  tUInt8 PORT_RDY_mav_csr_write;
  tUInt8 DEF_CAN_FIRE_mav_csr_write;
  DEF_CAN_FIRE_mav_csr_write = (tUInt8)1u;
  PORT_RDY_mav_csr_write = DEF_CAN_FIRE_mav_csr_write;
  return PORT_RDY_mav_csr_write;
}

tUWide MOD_mkCSR_RegFile::METH_mav_scr_write(tUInt8 ARG_mav_scr_write_scr_addr,
					     tUWide ARG_mav_scr_write_cap)
{
  tUInt32 DEF__0_CONCAT_mav_scr_write_cap_BITS_71_TO_56_542___d1543;
  tUInt64 DEF_mav_scr_write_cap_BITS_149_TO_100_482_AND_1125_ETC___d1487;
  tUInt32 DEF_x__h29942;
  tUInt32 DEF_newAddrBits__h27518;
  tUInt32 DEF_newAddrBits__h26429;
  tUInt32 DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1493;
  tUInt64 DEF_addrLSB__h30030;
  tUInt64 DEF_x__h26732;
  tUInt64 DEF_mask__h29175;
  tUInt64 DEF_mask__h29291;
  tUInt64 DEF_x__h25645;
  tUInt64 DEF_addBase__h29174;
  tUInt64 DEF_new_offset__h26678;
  tUInt64 DEF_new_csr__h25574;
  tUInt64 DEF_x__h30122;
  tUInt64 DEF_y__h30121;
  tUInt32 DEF_toBoundsM1__h27908;
  tUInt8 DEF_repBound__h30162;
  tUInt32 DEF_toBounds__h27907;
  tUInt64 DEF_signBits__h26702;
  tUInt32 DEF_x__h29225;
  tUInt32 DEF_offset__h25633;
  tUInt64 DEF_x__h25647;
  tUInt32 DEF_x__h29350;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_12_423_AND_IF_mav_sc_ETC___d1429;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_28_521_AND_IF_mav_sc_ETC___d1522;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1592;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1595;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1596;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1546;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1548;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1589;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1591;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1594;
  tUInt8 DEF_NOT_mav_scr_write_cap_BITS_85_TO_83_435_ULT_ma_ETC___d1438;
  tUInt8 DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1481;
  tUInt8 DEF_x1_avValue_flags__h27766;
  tUInt8 DEF_NOT_mav_scr_write_cap_BITS_33_TO_28_424_ULT_50_ETC___d1475;
  tUInt8 DEF_NOT_mav_scr_write_scr_addr_EQ_30_525___d1533;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_12___d1423;
  tUInt8 DEF_mav_scr_write_cap_BITS_13_TO_11_432_ULT_mav_sc_ETC___d1434;
  tUInt8 DEF_mav_scr_write_cap_BITS_85_TO_83_435_ULT_mav_sc_ETC___d1436;
  tUInt8 DEF_mav_scr_write_cap_BITS_27_TO_25_556_ULT_mav_sc_ETC___d1557;
  tUInt8 DEF_mav_scr_write_cap_BITS_52_TO_35_477_EQ_262143___d1478;
  tUInt64 DEF_highOffsetBits__h26705;
  tUInt8 DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1458;
  tUInt8 DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1599;
  tUInt8 DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1653;
  tUInt8 DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1514;
  tUInt8 DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1697;
  tUInt8 DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1693;
  tUInt8 DEF_x__h26686;
  tUInt8 DEF_mask__h25144;
  tUInt8 DEF_x1_avValue_reserved__h27767;
  tUInt8 DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1694;
  tUInt8 DEF_x1_avValue_perms_soft__h30324;
  tUInt8 DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1672;
  tUInt32 DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1667;
  tUInt32 DEF_cap_unpacked_capFat_addrBits__h26451;
  tUInt32 DEF_cap_unpacked_capFat_addrBits__h27540;
  tUInt32 DEF_x1_avValue_addrBits__h27764;
  tUInt32 DEF_x1_avValue_otype__h27768;
  tUInt32 DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1695;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671;
  tUInt64 DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1698;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_13___d1499;
  tUInt64 DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1660;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_15___d1500;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_14___d1520;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_29___d1523;
  tUInt64 DEF_cap_unpacked_capFat_address__h26450;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_31___d1524;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_30___d1525;
  tUInt64 DEF_cap_unpacked_capFat_address__h27539;
  tUInt8 DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428;
  tUInt64 DEF_x1_avValue_address__h27763;
  tUInt8 DEF_mav_scr_write_scr_addr_EQ_28___d1521;
  tUInt8 DEF_mav_scr_write_cap_BIT_34___d1545;
  tUInt8 DEF_mav_scr_write_cap_BIT_55___d1634;
  tUInt8 DEF_mav_scr_write_cap_BIT_56___d1626;
  tUInt8 DEF_mav_scr_write_cap_BIT_57___d1624;
  tUInt8 DEF_mav_scr_write_cap_BIT_58___d1622;
  tUInt8 DEF_mav_scr_write_cap_BIT_59___d1620;
  tUInt8 DEF_mav_scr_write_cap_BIT_60___d1618;
  tUInt8 DEF_mav_scr_write_cap_BIT_61___d1616;
  tUInt8 DEF_mav_scr_write_cap_BIT_62___d1614;
  tUInt8 DEF_mav_scr_write_cap_BIT_63___d1612;
  tUInt8 DEF_mav_scr_write_cap_BIT_64___d1610;
  tUInt8 DEF_mav_scr_write_cap_BIT_65___d1608;
  tUInt8 DEF_mav_scr_write_cap_BIT_66___d1606;
  tUInt8 DEF_mav_scr_write_cap_BIT_67___d1604;
  tUInt8 DEF_mav_scr_write_cap_BIT_150___d1480;
  tUInt8 DEF__1__h29792;
  tUInt8 DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1460;
  tUInt8 DEF_x__h26865;
  tUInt8 DEF_cap_unpacked_capFat_reserved__h28761;
  tUInt8 DEF_topTip__h29293;
  tUInt8 DEF_bb__h30160;
  tUInt8 DEF_tb__h30159;
  tUInt8 DEF_ab__h30161;
  tUInt8 DEF_cap_perms_soft__h25350;
  tUInt32 DEF_mav_scr_write_cap_BITS_10_TO_0___d1464;
  tUInt32 DEF_value__h29164;
  tUInt32 DEF_value__h29162;
  tUInt32 DEF_cap_addrBits__h24322;
  tUInt64 DEF_x__h27399;
  tUInt32 DEF_offsetBits__h26708;
  tUInt64 DEF_x__h26285;
  tUInt32 DEF_offsetBits__h25594;
  tUInt32 DEF_x__h29120;
  tUInt32 DEF_cap_unpacked_capFat_otype__h28762;
  tUInt64 DEF_mav_scr_write_cap_BITS_33_TO_0___d1640;
  tUInt64 DEF_mav_scr_write_cap_BITS_149_TO_100___d1482;
  tUInt64 DEF_highOffsetBits__h26703;
  tUInt64 DEF_mv_base__h26737;
  tUInt64 DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1451;
  tUInt64 DEF_x__h30120;
  tUInt8 DEF_x__h30242;
  tUInt8 DEF_signed_IF_mav_scr_write_cap_BITS_13_TO_11_432_ETC___d1598;
  tUInt8 DEF_x__h30223;
  tUInt8 DEF_signed_IF_mav_scr_write_cap_BITS_27_TO_25_556_ETC___d1597;
  tUInt8 DEF_x__h30151;
  tUInt8 DEF_unsigned_mav_scr_write_cap_BITS_33_TO_28_424___d1549;
  PORT_mav_scr_write_cap = ARG_mav_scr_write_cap;
  DEF_x__h30151 = primExtract8(6u, 151u, ARG_mav_scr_write_cap, 32u, 33u, 32u, 28u);
  DEF_unsigned_mav_scr_write_cap_BITS_33_TO_28_424___d1549 = DEF_x__h30151;
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_x__h34721 = INST_cfg_verbosity.METH_read();
  wop_primExtractWide(72u,
		      151u,
		      ARG_mav_scr_write_cap,
		      32u,
		      71u,
		      32u,
		      0u,
		      DEF_mav_scr_write_cap_BITS_71_TO_0___d1496);
  DEF_x__h30120 = primExtract64(64u, 151u, ARG_mav_scr_write_cap, 32u, 149u, 32u, 86u);
  DEF_mav_scr_write_cap_BITS_149_TO_100___d1482 = primExtract64(50u,
								151u,
								ARG_mav_scr_write_cap,
								32u,
								149u,
								32u,
								100u);
  DEF_mav_scr_write_cap_BITS_33_TO_0___d1640 = primExtract64(34u,
							     151u,
							     ARG_mav_scr_write_cap,
							     32u,
							     33u,
							     32u,
							     0u);
  DEF_cap_unpacked_capFat_otype__h28762 = ARG_mav_scr_write_cap.get_bits_in_word32(1u, 3u, 18u);
  DEF_x__h29120 = primExtract32(16u, 151u, ARG_mav_scr_write_cap, 32u, 71u, 32u, 56u);
  DEF_cap_addrBits__h24322 = ARG_mav_scr_write_cap.get_bits_in_word32(2u, 8u, 14u);
  DEF_value__h29162 = ARG_mav_scr_write_cap.get_bits_in_word32(0u, 14u, 14u);
  DEF_value__h29164 = ARG_mav_scr_write_cap.get_bits_in_word32(0u, 0u, 14u);
  DEF_mav_scr_write_cap_BITS_10_TO_0___d1464 = ARG_mav_scr_write_cap.get_bits_in_word32(0u, 0u, 11u);
  DEF_cap_perms_soft__h25350 = ARG_mav_scr_write_cap.get_bits_in_word8(2u, 4u, 4u);
  DEF_tb__h30159 = ARG_mav_scr_write_cap.get_bits_in_word8(0u, 25u, 3u);
  DEF_ab__h30161 = ARG_mav_scr_write_cap.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h30160 = ARG_mav_scr_write_cap.get_bits_in_word8(0u, 11u, 3u);
  DEF_cap_unpacked_capFat_reserved__h28761 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 21u, 2u);
  DEF_mav_scr_write_cap_BIT_150___d1480 = ARG_mav_scr_write_cap.get_bits_in_word8(4u, 22u, 1u);
  DEF_mav_scr_write_cap_BIT_67___d1604 = ARG_mav_scr_write_cap.get_bits_in_word8(2u, 3u, 1u);
  DEF_mav_scr_write_cap_BIT_66___d1606 = ARG_mav_scr_write_cap.get_bits_in_word8(2u, 2u, 1u);
  DEF_mav_scr_write_cap_BIT_62___d1614 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 30u, 1u);
  DEF_mav_scr_write_cap_BIT_65___d1608 = ARG_mav_scr_write_cap.get_bits_in_word8(2u, 1u, 1u);
  DEF_mav_scr_write_cap_BIT_64___d1610 = ARG_mav_scr_write_cap.get_bits_in_word8(2u, 0u, 1u);
  DEF_mav_scr_write_cap_BIT_63___d1612 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 31u, 1u);
  DEF_mav_scr_write_cap_BIT_61___d1616 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 29u, 1u);
  DEF_mav_scr_write_cap_BIT_60___d1618 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 28u, 1u);
  DEF_mav_scr_write_cap_BIT_59___d1620 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 27u, 1u);
  DEF_mav_scr_write_cap_BIT_57___d1624 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 25u, 1u);
  DEF_mav_scr_write_cap_BIT_58___d1622 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 26u, 1u);
  DEF_mav_scr_write_cap_BIT_56___d1626 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 24u, 1u);
  DEF_mav_scr_write_cap_BIT_55___d1634 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 23u, 1u);
  DEF_mav_scr_write_cap_BIT_34___d1545 = ARG_mav_scr_write_cap.get_bits_in_word8(1u, 2u, 1u);
  DEF_mav_scr_write_scr_addr_EQ_28___d1521 = ARG_mav_scr_write_scr_addr == (tUInt8)28u;
  DEF_mav_scr_write_scr_addr_EQ_30___d1525 = ARG_mav_scr_write_scr_addr == (tUInt8)30u;
  DEF_mav_scr_write_scr_addr_EQ_31___d1524 = ARG_mav_scr_write_scr_addr == (tUInt8)31u;
  DEF_mav_scr_write_scr_addr_EQ_29___d1523 = ARG_mav_scr_write_scr_addr == (tUInt8)29u;
  DEF_mav_scr_write_scr_addr_EQ_14___d1520 = ARG_mav_scr_write_scr_addr == (tUInt8)14u;
  DEF_mav_scr_write_scr_addr_EQ_15___d1500 = ARG_mav_scr_write_scr_addr == (tUInt8)15u;
  DEF_mav_scr_write_scr_addr_EQ_13___d1499 = ARG_mav_scr_write_scr_addr == (tUInt8)13u;
  DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 = DEF_mav_scr_write_scr_addr_EQ_29___d1523 || (DEF_mav_scr_write_scr_addr_EQ_31___d1524 || DEF_mav_scr_write_scr_addr_EQ_30___d1525);
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)29u:
  case (tUInt8)30u:
  case (tUInt8)31u:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1698 = DEF_mav_scr_write_cap_BITS_33_TO_0___d1640;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1698 = 14025752576llu;
  }
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)29u:
  case (tUInt8)30u:
  case (tUInt8)31u:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1695 = DEF_cap_unpacked_capFat_otype__h28762;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1695 = 262143u;
  }
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)29u:
  case (tUInt8)30u:
  case (tUInt8)31u:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1672 = DEF_cap_perms_soft__h25350;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1672 = (tUInt8)0u;
  }
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)29u:
  case (tUInt8)30u:
  case (tUInt8)31u:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1694 = DEF_cap_unpacked_capFat_reserved__h28761;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1694 = (tUInt8)0u;
  }
  switch (DEF_x__h30151) {
  case (tUInt8)52u:
    DEF_mask__h25144 = (tUInt8)0u;
    break;
  case (tUInt8)51u:
    DEF_mask__h25144 = (tUInt8)1u;
    break;
  default:
    DEF_mask__h25144 = (tUInt8)3u;
  }
  DEF_mav_scr_write_cap_BITS_52_TO_35_477_EQ_262143___d1478 = DEF_cap_unpacked_capFat_otype__h28762 == 262143u;
  DEF_x__h26686 = DEF_x__h30151 == (tUInt8)0u ? ARG_mav_scr_write_cap.get_bits_in_word8(0u,
											0u,
											2u) : (tUInt8)0u;
  DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 = DEF_x__h26686 == (tUInt8)0u;
  DEF_x1_avValue_otype__h27768 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 ? DEF_cap_unpacked_capFat_otype__h28762 : 262143u;
  DEF_x1_avValue_perms_soft__h30324 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 ? DEF_cap_perms_soft__h25350 : (tUInt8)0u;
  DEF_x1_avValue_reserved__h27767 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 ? DEF_cap_unpacked_capFat_reserved__h28761 : (tUInt8)0u;
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)29u:
  case (tUInt8)31u:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1693 = DEF_mav_scr_write_cap_BIT_55___d1634;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1693 = DEF_mav_scr_write_scr_addr_EQ_30___d1525 && DEF_mav_scr_write_cap_BIT_55___d1634;
  }
  DEF_mav_scr_write_scr_addr_EQ_12___d1423 = ARG_mav_scr_write_scr_addr == (tUInt8)12u;
  DEF_NOT_mav_scr_write_scr_addr_EQ_30_525___d1533 = !DEF_mav_scr_write_scr_addr_EQ_30___d1525;
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)29u:
  case (tUInt8)31u:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1697 = DEF_mav_scr_write_cap_BIT_34___d1545;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1697 = DEF_NOT_mav_scr_write_scr_addr_EQ_30_525___d1533 || DEF_mav_scr_write_cap_BIT_34___d1545;
  }
  DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701.build_concat(1099511627775llu & ((((((((((((((((((((tUInt64)(DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1672)) << 36u) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_67___d1604)) << 35u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_66___d1606)) << 34u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_65___d1608)) << 33u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_64___d1610)) << 32u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_63___d1612)) << 31u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_62___d1614)) << 30u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_61___d1616)) << 29u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_60___d1618)) << 28u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_59___d1620)) << 27u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_58___d1622)) << 26u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_57___d1624)) << 25u)) | (((tUInt64)(DEF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_wr_ETC___d1671 && DEF_mav_scr_write_cap_BIT_56___d1626)) << 24u)) | (((tUInt64)(DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1693)) << 23u)) | (((tUInt64)(DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1694)) << 21u)) | (((tUInt64)(DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1695)) << 3u)) | (((tUInt64)(DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1697)) << 2u)) | (tUInt64)((tUInt8)(DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1698 >> 32u))),
									      32u,
									      40u).set_whole_word((tUInt32)(DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1698),
												  0u);
  DEF_NOT_mav_scr_write_cap_BITS_33_TO_28_424_ULT_50_ETC___d1475 = !(DEF_x__h30151 < (tUInt8)50u);
  DEF_x1_avValue_flags__h27766 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_55___d1634;
  DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644.build_concat(1099511627775llu & ((((((((((((((((((((tUInt64)(DEF_x1_avValue_perms_soft__h30324)) << 36u) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_67___d1604)) << 35u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_66___d1606)) << 34u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_65___d1608)) << 33u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_64___d1610)) << 32u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_63___d1612)) << 31u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_62___d1614)) << 30u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_61___d1616)) << 29u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_60___d1618)) << 28u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_59___d1620)) << 27u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_58___d1622)) << 26u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_57___d1624)) << 25u)) | (((tUInt64)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_mav_scr_write_cap_BIT_56___d1626)) << 24u)) | (((tUInt64)(DEF_x1_avValue_flags__h27766)) << 23u)) | (((tUInt64)(DEF_x1_avValue_reserved__h27767)) << 21u)) | (((tUInt64)(DEF_x1_avValue_otype__h27768)) << 3u)) | (((tUInt64)(!DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 || DEF_mav_scr_write_cap_BIT_34___d1545)) << 2u)) | (tUInt64)((tUInt8)((DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 ? DEF_mav_scr_write_cap_BITS_33_TO_0___d1640 : 14025752576llu) >> 32u))),
									      32u,
									      40u).set_whole_word((tUInt32)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 ? DEF_mav_scr_write_cap_BITS_33_TO_0___d1640 : 14025752576llu),
												  0u);
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)13u:
  case (tUInt8)14u:
  case (tUInt8)15u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703 = DEF_mav_scr_write_cap_BITS_71_TO_0___d1496;
    break;
  case (tUInt8)28u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703 = DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703 = DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701;
  }
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 = !(DEF_x__h34721 <= (tUInt8)1u);
  DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541 = (!DEF_mav_scr_write_scr_addr_EQ_12___d1423 && (!DEF_mav_scr_write_scr_addr_EQ_13___d1499 && (!DEF_mav_scr_write_scr_addr_EQ_15___d1500 && (!DEF_mav_scr_write_scr_addr_EQ_14___d1520 && (!DEF_mav_scr_write_scr_addr_EQ_28___d1521 && (!DEF_mav_scr_write_scr_addr_EQ_29___d1523 && (!DEF_mav_scr_write_scr_addr_EQ_31___d1524 && DEF_NOT_mav_scr_write_scr_addr_EQ_30_525___d1533))))))) && DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348;
  DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1548 = DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541 && !DEF_mav_scr_write_cap_BIT_34___d1545;
  DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1546 = DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541 && DEF_mav_scr_write_cap_BIT_34___d1545;
  DEF_mav_scr_write_scr_addr_EQ_28_521_AND_IF_mav_sc_ETC___d1522 = DEF_mav_scr_write_scr_addr_EQ_28___d1521 && DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428;
  DEF_mav_scr_write_scr_addr_EQ_12_423_AND_IF_mav_sc_ETC___d1429 = DEF_mav_scr_write_scr_addr_EQ_12___d1423 && DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428;
  DEF_toBounds__h27907 = 16383u & (14336u - (16383u & ((((tUInt32)((tUInt8)0u)) << 11u) | DEF_mav_scr_write_cap_BITS_10_TO_0___d1464)));
  DEF_repBound__h30162 = (tUInt8)7u & (DEF_bb__h30160 - (tUInt8)1u);
  DEF_mav_scr_write_cap_BITS_27_TO_25_556_ULT_mav_sc_ETC___d1557 = DEF_tb__h30159 < DEF_repBound__h30162;
  DEF_mav_scr_write_cap_BITS_85_TO_83_435_ULT_mav_sc_ETC___d1436 = DEF_ab__h30161 < DEF_repBound__h30162;
  DEF_mav_scr_write_cap_BITS_13_TO_11_432_ULT_mav_sc_ETC___d1434 = DEF_bb__h30160 < DEF_repBound__h30162;
  DEF_NOT_mav_scr_write_cap_BITS_85_TO_83_435_ULT_ma_ETC___d1438 = !DEF_mav_scr_write_cap_BITS_85_TO_83_435_ULT_mav_sc_ETC___d1436;
  DEF_x__h30223 = DEF_mav_scr_write_cap_BITS_27_TO_25_556_ULT_mav_sc_ETC___d1557 == DEF_mav_scr_write_cap_BITS_85_TO_83_435_ULT_mav_sc_ETC___d1436 ? (tUInt8)0u : (DEF_mav_scr_write_cap_BITS_27_TO_25_556_ULT_mav_sc_ETC___d1557 && DEF_NOT_mav_scr_write_cap_BITS_85_TO_83_435_ULT_ma_ETC___d1438 ? (tUInt8)1u : (tUInt8)3u);
  DEF_signed_IF_mav_scr_write_cap_BITS_27_TO_25_556_ETC___d1597 = DEF_x__h30223;
  DEF_x__h30242 = DEF_mav_scr_write_cap_BITS_13_TO_11_432_ULT_mav_sc_ETC___d1434 == DEF_mav_scr_write_cap_BITS_85_TO_83_435_ULT_mav_sc_ETC___d1436 ? (tUInt8)0u : (DEF_mav_scr_write_cap_BITS_13_TO_11_432_ULT_mav_sc_ETC___d1434 && DEF_NOT_mav_scr_write_cap_BITS_85_TO_83_435_ULT_ma_ETC___d1438 ? (tUInt8)1u : (tUInt8)3u);
  DEF_signed_IF_mav_scr_write_cap_BITS_13_TO_11_432_ETC___d1598 = DEF_x__h30242;
  DEF__1__h29792 = (tUInt8)((1125899906842623llu & (DEF_mav_scr_write_cap_BITS_149_TO_100___d1482 + primShiftL64(50u,
														 50u,
														 (tUInt64)(primSignExt64(50u,
																	 2u,
																	 (tUInt8)(DEF_x__h30242))),
														 6u,
														 (tUInt8)(DEF_x__h30151)))) >> 49u);
  DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1594 = DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541 && !DEF_mav_scr_write_cap_BITS_13_TO_11_432_ULT_mav_sc_ETC___d1434;
  DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1591 = DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541 && !DEF_mav_scr_write_cap_BITS_27_TO_25_556_ULT_mav_sc_ETC___d1557;
  DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1589 = DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541 && DEF_mav_scr_write_cap_BITS_27_TO_25_556_ULT_mav_sc_ETC___d1557;
  DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1596 = DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541 && DEF_NOT_mav_scr_write_cap_BITS_85_TO_83_435_ULT_ma_ETC___d1438;
  DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1595 = DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541 && DEF_mav_scr_write_cap_BITS_85_TO_83_435_ULT_mav_sc_ETC___d1436;
  DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1592 = DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541 && DEF_mav_scr_write_cap_BITS_13_TO_11_432_ULT_mav_sc_ETC___d1434;
  DEF_x__h29225 = 65535u & ((((tUInt32)(DEF_x__h30242)) << 14u) | DEF_value__h29164);
  DEF_x__h29350 = 65535u & ((((tUInt32)(DEF_x__h30223)) << 14u) | DEF_value__h29162);
  wop_primSignExtWide(65u,
		      16u,
		      (tUInt32)(DEF_x__h29350),
		      DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563);
  DEF_offset__h25633 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF_cap_addrBits__h24322)) - DEF_x__h29225);
  DEF_x__h25647 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h25633));
  DEF_toBoundsM1__h27908 = 16383u & ((((tUInt32)((tUInt8)6u)) << 11u) | (2047u & ~DEF_mav_scr_write_cap_BITS_10_TO_0___d1464));
  DEF_x__h30122 = primShiftL64(64u, 64u, 18446744073709551615llu, 6u, (tUInt8)(DEF_x__h30151));
  DEF_y__h30121 = ~DEF_x__h30122;
  wop_primShiftLWide(65u,
		     65u,
		     DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563,
		     6u,
		     (tUInt8)(DEF_x__h30151),
		     DEF_addTop__h29290);
  DEF_x__h25645 = primShiftL64(64u, 64u, (tUInt64)(DEF_x__h25647), 6u, (tUInt8)(DEF_x__h30151));
  DEF_addBase__h29174 = primShiftL64(64u,
				     64u,
				     (tUInt64)(primSignExt64(64u, 16u, (tUInt32)(DEF_x__h29225))),
				     6u,
				     (tUInt8)(DEF_x__h30151));
  DEF_mask__h29291 = primShiftL64(51u, 51u, 2251799813685247llu, 6u, (tUInt8)(DEF_x__h30151));
  DEF_mask__h29175 = primShiftL64(50u, 50u, 1125899906842623llu, 6u, (tUInt8)(DEF_x__h30151));
  DEF_addrLSB__h30030 = DEF_x__h30120 & DEF_y__h30121;
  DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1451 = DEF_x__h25645 | DEF_addrLSB__h30030;
  DEF_mv_base__h26737 = (tUInt64)(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1451 >> 2u);
  DEF_highOffsetBits__h26703 = (tUInt64)(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1451 >> 14u);
  DEF_x__h26865 = (tUInt8)(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1451 >> 63u);
  DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1460 = (tUInt8)((tUInt8)1u & DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1451);
  DEF_signBits__h26702 = primSignExt64(50u, 1u, (tUInt8)(DEF_x__h26865));
  DEF_new_csr__h25574 = (((tUInt64)(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1451 >> 1u)) << 1u) | (tUInt64)((tUInt8)0u);
  DEF_x__h26285 = primShiftR64(64u, 64u, (tUInt64)(DEF_new_csr__h25574), 6u, (tUInt8)(DEF_x__h30151));
  DEF_offsetBits__h25594 = (tUInt32)(16383u & DEF_x__h26285);
  DEF_new_offset__h26678 = ((DEF_mv_base__h26737 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1460);
  DEF_x__h27399 = primShiftR64(64u,
			       64u,
			       (tUInt64)(DEF_new_offset__h26678),
			       6u,
			       (tUInt8)(DEF_x__h30151));
  DEF_offsetBits__h26708 = (tUInt32)(16383u & DEF_x__h27399);
  DEF_x__h26732 = DEF_highOffsetBits__h26703 ^ DEF_signBits__h26702;
  DEF_highOffsetBits__h26705 = DEF_x__h26732 & DEF_mask__h29175;
  DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1458 = DEF_highOffsetBits__h26705 == 0llu;
  DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1514 = (((DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1458 && (DEF_x__h26865 ? !(DEF_offsetBits__h25594 < DEF_toBounds__h27907) : DEF_offsetBits__h25594 <= DEF_toBoundsM1__h27908)) || DEF_NOT_mav_scr_write_cap_BITS_33_TO_28_424_ULT_50_ETC___d1475) && (DEF_mav_scr_write_cap_BITS_52_TO_35_477_EQ_262143___d1478 || !DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1460)) && DEF_mav_scr_write_cap_BIT_150___d1480;
  DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1481 = (((DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1458 && (DEF_x__h26865 ? !(DEF_offsetBits__h26708 < DEF_toBounds__h27907) : DEF_offsetBits__h26708 <= DEF_toBoundsM1__h27908)) || DEF_NOT_mav_scr_write_cap_BITS_33_TO_28_424_ULT_50_ETC___d1475) && DEF_mav_scr_write_cap_BITS_52_TO_35_477_EQ_262143___d1478) && DEF_mav_scr_write_cap_BIT_150___d1480;
  DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1599 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 && DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1481;
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)13u:
  case (tUInt8)14u:
  case (tUInt8)29u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1653 = DEF_mav_scr_write_cap_BIT_150___d1480;
    break;
  case (tUInt8)15u:
  case (tUInt8)31u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1653 = DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1514;
    break;
  case (tUInt8)28u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1653 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1599;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1653 = DEF_mav_scr_write_scr_addr_EQ_30___d1525 && DEF_mav_scr_write_cap_BIT_150___d1480;
  }
  DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1493 = 16383u & ((((tUInt32)(DEF_mask__h25144)) << 12u) | 4095u);
  DEF_newAddrBits__h26429 = 16383u & (DEF_value__h29164 + DEF_offsetBits__h25594);
  DEF_cap_unpacked_capFat_addrBits__h26451 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1493 & DEF_newAddrBits__h26429;
  DEF_x__h29942 = 65535u & (DEF_x__h29350 - DEF_x__h29225);
  DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586.set_bits_in_word((tUInt8)(0llu),
										   2u,
										   0u,
										   1u).set_whole_word((tUInt32)(0llu),
												      1u).set_whole_word((((tUInt32)(65535u & 0llu)) << 16u) | DEF_x__h29942,
															 0u);
  wop_primShiftLWide(65u,
		     65u,
		     DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586,
		     6u,
		     (tUInt8)(DEF_x__h30151),
		     DEF_length__h29937);
  DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588 = DEF_x__h30151 < (tUInt8)52u ? DEF_length__h29937 : UWide_literal_65_h1ffffffffffffffff;
  DEF_newAddrBits__h27518 = 16383u & (DEF_value__h29164 + DEF_offsetBits__h26708);
  DEF_cap_unpacked_capFat_addrBits__h27540 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1493 & DEF_newAddrBits__h27518;
  DEF_x1_avValue_addrBits__h27764 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 ? DEF_cap_unpacked_capFat_addrBits__h27540 : 0u;
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)13u:
  case (tUInt8)14u:
  case (tUInt8)29u:
  case (tUInt8)30u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1667 = DEF_cap_addrBits__h24322;
    break;
  case (tUInt8)15u:
  case (tUInt8)31u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1667 = DEF_cap_unpacked_capFat_addrBits__h26451;
    break;
  case (tUInt8)28u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1667 = DEF_x1_avValue_addrBits__h27764;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1667 = 0u;
  }
  DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555.set_bits_in_word((tUInt8)(((2251799813685247llu & ((((tUInt64)((tUInt8)0u)) << 50u) | DEF_mav_scr_write_cap_BITS_149_TO_100___d1482)) & DEF_mask__h29291) >> 50u),
										   2u,
										   0u,
										   1u).set_whole_word((tUInt32)(((2251799813685247llu & ((((tUInt64)((tUInt8)0u)) << 50u) | DEF_mav_scr_write_cap_BITS_149_TO_100___d1482)) & DEF_mask__h29291) >> 18u),
												      1u).set_whole_word(((tUInt32)(262143u & ((2251799813685247llu & ((((tUInt64)((tUInt8)0u)) << 50u) | DEF_mav_scr_write_cap_BITS_149_TO_100___d1482)) & DEF_mask__h29291))) << 14u,
															 0u);
  wop_add(DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555,
	  DEF_addTop__h29290,
	  DEF_ret__h29292);
  DEF_topTip__h29293 = primExtract8(2u, 65u, DEF_ret__h29292, 32u, 64u, 32u, 63u);
  DEF_result__h29878.build_concat(8589934591llu & ((((tUInt64)((tUInt8)1u & ~DEF_ret__h29292.get_bits_in_word8(2u,
													       0u,
													       1u))) << 32u) | (tUInt64)(DEF_ret__h29292.get_whole_word(1u))),
				  32u,
				  33u).set_whole_word(DEF_ret__h29292.get_whole_word(0u), 0u);
  DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583 = DEF_x__h30151 < (tUInt8)51u && !(((tUInt8)3u & (DEF_topTip__h29293 - ((tUInt8)3u & (DEF_x__h30151 == (tUInt8)50u ? ARG_mav_scr_write_cap.get_bits_in_word8(0u,
																											      13u,
																											      1u) : DEF__1__h29792)))) <= (tUInt8)1u) ? DEF_result__h29878 : DEF_ret__h29292;
  DEF_mav_scr_write_cap_BITS_149_TO_100_482_AND_1125_ETC___d1487 = (((DEF_mav_scr_write_cap_BITS_149_TO_100___d1482 & DEF_mask__h29175) << 14u) | (tUInt64)(0u)) + DEF_addBase__h29174;
  DEF_cap_unpacked_capFat_address__h27539 = DEF_mav_scr_write_cap_BITS_149_TO_100_482_AND_1125_ETC___d1487 + DEF_new_offset__h26678;
  DEF_x1_avValue_address__h27763 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1428 ? DEF_cap_unpacked_capFat_address__h27539 : 0llu;
  DEF_cap_unpacked_capFat_address__h26450 = DEF_mav_scr_write_cap_BITS_149_TO_100_482_AND_1125_ETC___d1487 + DEF_new_csr__h25574;
  switch (ARG_mav_scr_write_scr_addr) {
  case (tUInt8)13u:
  case (tUInt8)14u:
  case (tUInt8)29u:
  case (tUInt8)30u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1660 = DEF_x__h30120;
    break;
  case (tUInt8)15u:
  case (tUInt8)31u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1660 = DEF_cap_unpacked_capFat_address__h26450;
    break;
  case (tUInt8)28u:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1660 = DEF_x1_avValue_address__h27763;
    break;
  default:
    DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1660 = 0llu;
  }
  DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704.set_bits_in_word(4194303u & ((DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1667 << 8u) | (tUInt32)(DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703.get_bits_in_word8(2u,
																																  0u,
																																  8u))),
										  2u,
										  0u,
										  22u).set_whole_word(DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703.get_whole_word(1u),
												      1u).set_whole_word(DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703.get_whole_word(0u),
															 0u);
  DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705.set_bits_in_word(8388607u & ((((tUInt32)(DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1653)) << 22u) | (tUInt32)(DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1660 >> 42u)),
										  4u,
										  0u,
										  23u).set_whole_word((tUInt32)(DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1660 >> 10u),
												      3u).set_whole_word((((tUInt32)(1023u & DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1660)) << 22u) | DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704.get_bits_in_word32(2u,
																																					  0u,
																																					  22u),
															 2u).set_whole_word(DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704.get_whole_word(0u),
																			       0u);
  DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645.set_bits_in_word(4194303u & ((DEF_x1_avValue_addrBits__h27764 << 8u) | (tUInt32)(DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644.get_bits_in_word8(2u,
																												   0u,
																												   8u))),
										  2u,
										  0u,
										  22u).set_whole_word(DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644.get_whole_word(1u),
												      1u).set_whole_word(DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644.get_whole_word(0u),
															 0u);
  DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646.set_bits_in_word(8388607u & ((((tUInt32)(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1599)) << 22u) | (tUInt32)(DEF_x1_avValue_address__h27763 >> 42u)),
										  4u,
										  0u,
										  23u).set_whole_word((tUInt32)(DEF_x1_avValue_address__h27763 >> 10u),
												      3u).set_whole_word((((tUInt32)(1023u & DEF_x1_avValue_address__h27763)) << 22u) | DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645.get_bits_in_word32(2u,
																																	  0u,
																																	  22u),
															 2u).set_whole_word(DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645.get_whole_word(0u),
																			       0u);
  PORT_mav_scr_write = DEF_mav_scr_write_scr_addr_EQ_12___d1423 ? DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646 : DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705;
  DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518.set_bits_in_word(4194303u & ((DEF_cap_unpacked_capFat_addrBits__h26451 << 8u) | (tUInt32)(DEF_mav_scr_write_cap_BITS_71_TO_0___d1496.get_bits_in_word8(2u,
																											0u,
																											8u))),
										  2u,
										  0u,
										  22u).set_whole_word(DEF_mav_scr_write_cap_BITS_71_TO_0___d1496.get_whole_word(1u),
												      1u).set_whole_word(DEF_mav_scr_write_cap_BITS_71_TO_0___d1496.get_whole_word(0u),
															 0u);
  DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519.set_bits_in_word(8388607u & ((((tUInt32)(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1514)) << 22u) | (tUInt32)(DEF_cap_unpacked_capFat_address__h26450 >> 42u)),
										  4u,
										  0u,
										  23u).set_whole_word((tUInt32)(DEF_cap_unpacked_capFat_address__h26450 >> 10u),
												      3u).set_whole_word((((tUInt32)(1023u & DEF_cap_unpacked_capFat_address__h26450)) << 22u) | DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518.get_bits_in_word32(2u,
																																		   0u,
																																		   22u),
															 2u).set_whole_word(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518.get_whole_word(0u),
																			       0u);
  DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497.set_bits_in_word(4194303u & ((DEF_cap_unpacked_capFat_addrBits__h27540 << 8u) | (tUInt32)(DEF_mav_scr_write_cap_BITS_71_TO_0___d1496.get_bits_in_word8(2u,
																											0u,
																											8u))),
										  2u,
										  0u,
										  22u).set_whole_word(DEF_mav_scr_write_cap_BITS_71_TO_0___d1496.get_whole_word(1u),
												      1u).set_whole_word(DEF_mav_scr_write_cap_BITS_71_TO_0___d1496.get_whole_word(0u),
															 0u);
  DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498.set_bits_in_word(8388607u & ((((tUInt32)(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1481)) << 22u) | (tUInt32)(DEF_cap_unpacked_capFat_address__h27539 >> 42u)),
										  4u,
										  0u,
										  23u).set_whole_word((tUInt32)(DEF_cap_unpacked_capFat_address__h27539 >> 10u),
												      3u).set_whole_word((((tUInt32)(1023u & DEF_cap_unpacked_capFat_address__h27539)) << 22u) | DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497.get_bits_in_word32(2u,
																																		   0u,
																																		   22u),
															 2u).set_whole_word(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497.get_whole_word(0u),
																			       0u);
  DEF__0_CONCAT_mav_scr_write_cap_BITS_71_TO_56_542___d1543 = 2147483647u & DEF_x__h29120;
  if (DEF_mav_scr_write_scr_addr_EQ_12_423_AND_IF_mav_sc_ETC___d1429)
    INST_rg_stcc.METH_write(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498);
  if (DEF_mav_scr_write_scr_addr_EQ_13___d1499)
    INST_rg_stdc.METH_write(ARG_mav_scr_write_cap);
  if (DEF_mav_scr_write_scr_addr_EQ_15___d1500)
    INST_rg_sepcc.METH_write(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519);
  if (DEF_mav_scr_write_scr_addr_EQ_14___d1520)
    INST_rg_sscratchc.METH_write(ARG_mav_scr_write_cap);
  if (DEF_mav_scr_write_scr_addr_EQ_28_521_AND_IF_mav_sc_ETC___d1522)
    INST_rg_mtcc.METH_write(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498);
  if (DEF_mav_scr_write_scr_addr_EQ_31___d1524)
    INST_rg_mepcc.METH_write(DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519);
  if (DEF_mav_scr_write_scr_addr_EQ_29___d1523)
    INST_rg_mtdc.METH_write(ARG_mav_scr_write_cap);
  if (DEF_mav_scr_write_scr_addr_EQ_30___d1525)
    INST_rg_mscratchc.METH_write(ARG_mav_scr_write_cap);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl,
		   this,
		   "s,64,5",
		   &__str_literal_2,
		   DEF_rg_mcycle___d33,
		   ARG_mav_scr_write_scr_addr);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl,
		   this,
		   "s,1,s,31",
		   &__str_literal_3,
		   DEF_mav_scr_write_cap_BIT_150___d1480,
		   &__str_literal_4,
		   DEF__0_CONCAT_mav_scr_write_cap_BITS_71_TO_56_542___d1543);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_5, DEF_cap_unpacked_capFat_reserved__h28761);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1546)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1548)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_10, &__str_literal_11);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl,
		   this,
		   "s,6",
		   &__str_literal_12,
		   DEF_unsigned_mav_scr_write_cap_BITS_33_TO_28_424___d1549);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_14);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,14", &__str_literal_15, DEF_value__h29162);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_16);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,14,s", &__str_literal_15, DEF_value__h29164, &__str_literal_17);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_18, DEF_x__h30120);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,14", &__str_literal_19, DEF_cap_addrBits__h24322);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl,
		   this,
		   "s,64,65p,65p,64",
		   &__str_literal_20,
		   DEF_mav_scr_write_cap_BITS_149_TO_100_482_AND_1125_ETC___d1487,
		   &DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583,
		   &DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588,
		   DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1451);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_22, &__str_literal_23);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,3", &__str_literal_15, DEF_repBound__h30162);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_24);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1589)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1591)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_27);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1592)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1594)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_28);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1595)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1596)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_29);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl,
		   this,
		   "s,-2",
		   &__str_literal_12,
		   DEF_signed_IF_mav_scr_write_cap_BITS_27_TO_25_556_ETC___d1597);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_13, &__str_literal_30);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl,
		   this,
		   "s,-2,s",
		   &__str_literal_12,
		   DEF_signed_IF_mav_scr_write_cap_BITS_13_TO_11_432_ETC___d1598,
		   &__str_literal_17);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_NOT_mav_scr_write_scr_addr_EQ_12_423_526_AND_N_ETC___d1541)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_32, &__str_literal_33);
  }
  return PORT_mav_scr_write;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_mav_scr_write()
{
  tUInt8 PORT_RDY_mav_scr_write;
  tUInt8 DEF_CAN_FIRE_mav_scr_write;
  DEF_CAN_FIRE_mav_scr_write = (tUInt8)1u;
  PORT_RDY_mav_scr_write = DEF_CAN_FIRE_mav_scr_write;
  return PORT_RDY_mav_scr_write;
}

tUInt8 MOD_mkCSR_RegFile::METH_read_frm()
{
  tUInt8 PORT_read_frm;
  DEF__read__h498 = INST_rg_frm.METH_read();
  PORT_read_frm = DEF__read__h498;
  return PORT_read_frm;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_frm()
{
  tUInt8 PORT_RDY_read_frm;
  tUInt8 DEF_CAN_FIRE_read_frm;
  DEF_CAN_FIRE_read_frm = (tUInt8)1u;
  PORT_RDY_read_frm = DEF_CAN_FIRE_read_frm;
  return PORT_RDY_read_frm;
}

tUInt8 MOD_mkCSR_RegFile::METH_read_fflags()
{
  tUInt8 PORT_read_fflags;
  DEF__read__h473 = INST_rg_fflags.METH_read();
  PORT_read_fflags = DEF__read__h473;
  return PORT_read_fflags;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_fflags()
{
  tUInt8 PORT_RDY_read_fflags;
  tUInt8 DEF_CAN_FIRE_read_fflags;
  DEF_CAN_FIRE_read_fflags = (tUInt8)1u;
  PORT_RDY_read_fflags = DEF_CAN_FIRE_read_fflags;
  return PORT_RDY_read_fflags;
}

tUInt8 MOD_mkCSR_RegFile::METH_mv_update_fcsr_fflags(tUInt8 ARG_mv_update_fcsr_fflags_flags)
{
  tUInt8 PORT_mv_update_fcsr_fflags;
  DEF__read__h473 = INST_rg_fflags.METH_read();
  PORT_mv_update_fcsr_fflags = DEF__read__h473 | ARG_mv_update_fcsr_fflags_flags;
  return PORT_mv_update_fcsr_fflags;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_mv_update_fcsr_fflags()
{
  tUInt8 PORT_RDY_mv_update_fcsr_fflags;
  tUInt8 DEF_CAN_FIRE_mv_update_fcsr_fflags;
  DEF_CAN_FIRE_mv_update_fcsr_fflags = (tUInt8)1u;
  PORT_RDY_mv_update_fcsr_fflags = DEF_CAN_FIRE_mv_update_fcsr_fflags;
  return PORT_RDY_mv_update_fcsr_fflags;
}

void MOD_mkCSR_RegFile::METH_ma_update_fcsr_fflags(tUInt8 ARG_ma_update_fcsr_fflags_flags)
{
  tUInt8 DEF_x__h30576;
  DEF__read__h473 = INST_rg_fflags.METH_read();
  DEF_x__h30576 = DEF__read__h473 | ARG_ma_update_fcsr_fflags_flags;
  INST_rg_fflags.METH_write(DEF_x__h30576);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_ma_update_fcsr_fflags()
{
  tUInt8 PORT_RDY_ma_update_fcsr_fflags;
  tUInt8 DEF_CAN_FIRE_ma_update_fcsr_fflags;
  DEF_CAN_FIRE_ma_update_fcsr_fflags = (tUInt8)1u;
  PORT_RDY_ma_update_fcsr_fflags = DEF_CAN_FIRE_ma_update_fcsr_fflags;
  return PORT_RDY_ma_update_fcsr_fflags;
}

tUInt64 MOD_mkCSR_RegFile::METH_mv_update_mstatus_fs(tUInt8 ARG_mv_update_mstatus_fs_fs)
{
  tUInt32 DEF_fixed_up_val_23__h30605;
  tUInt32 DEF_mv_update_mstatus_fs_fs_EQ_0x3_707_CONCAT_0_70_ETC___d1709;
  tUInt8 DEF_sd__h30604;
  tUInt64 PORT_mv_update_mstatus_fs;
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868 = (tUInt8)((tUInt8)63u & (DEF_mstatus__h38080 >> 17u));
  DEF_mpp__h31147 = (tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 11u));
  DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871 = DEF_mpp__h31147 == (tUInt8)2u ? (tUInt8)1u : DEF_mpp__h31147;
  DEF_sd__h30604 = ARG_mv_update_mstatus_fs_fs == (tUInt8)3u;
  DEF_mv_update_mstatus_fs_fs_EQ_0x3_707_CONCAT_0_70_ETC___d1709 = 1073741823u & ((((tUInt32)(DEF_sd__h30604)) << 29u) | 2u);
  DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875 = 8191u & (((((((tUInt32)(DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871)) << 11u) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_mstatus__h38080 >> 5u)))) << 5u)) | (((tUInt32)((tUInt8)0u)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)7u & (DEF_mstatus__h38080 >> 1u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_fixed_up_val_23__h30605 = 8388607u & ((((((tUInt32)(DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868)) << 17u) | (((tUInt32)((tUInt8)0u)) << 15u)) | (((tUInt32)(ARG_mv_update_mstatus_fs_fs)) << 13u)) | DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875);
  PORT_mv_update_mstatus_fs = ((((tUInt64)(DEF_mv_update_mstatus_fs_fs_EQ_0x3_707_CONCAT_0_70_ETC___d1709)) << 34u) | (((tUInt64)(1024u)) << 23u)) | (tUInt64)(DEF_fixed_up_val_23__h30605);
  return PORT_mv_update_mstatus_fs;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_mv_update_mstatus_fs()
{
  tUInt8 PORT_RDY_mv_update_mstatus_fs;
  tUInt8 DEF_CAN_FIRE_mv_update_mstatus_fs;
  DEF_CAN_FIRE_mv_update_mstatus_fs = (tUInt8)1u;
  PORT_RDY_mv_update_mstatus_fs = DEF_CAN_FIRE_mv_update_mstatus_fs;
  return PORT_RDY_mv_update_mstatus_fs;
}

void MOD_mkCSR_RegFile::METH_ma_update_mstatus_fs(tUInt8 ARG_ma_update_mstatus_fs_fs)
{
  tUInt32 DEF_fixed_up_val_23__h31159;
  tUInt64 DEF_x__h31132;
  tUInt8 DEF_sd__h31158;
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868 = (tUInt8)((tUInt8)63u & (DEF_mstatus__h38080 >> 17u));
  DEF_mpp__h31147 = (tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 11u));
  DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871 = DEF_mpp__h31147 == (tUInt8)2u ? (tUInt8)1u : DEF_mpp__h31147;
  DEF_sd__h31158 = ARG_ma_update_mstatus_fs_fs == (tUInt8)3u;
  DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875 = 8191u & (((((((tUInt32)(DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871)) << 11u) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_mstatus__h38080 >> 5u)))) << 5u)) | (((tUInt32)((tUInt8)0u)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)7u & (DEF_mstatus__h38080 >> 1u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_fixed_up_val_23__h31159 = 8388607u & ((((((tUInt32)(DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868)) << 17u) | (((tUInt32)((tUInt8)0u)) << 15u)) | (((tUInt32)(ARG_ma_update_mstatus_fs_fs)) << 13u)) | DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875);
  DEF_x__h31132 = ((((tUInt64)(DEF_sd__h31158)) << 63u) | (5120llu << 23u)) | (tUInt64)(DEF_fixed_up_val_23__h31159);
  INST_csr_mstatus_rg_mstatus.METH_write(DEF_x__h31132);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_ma_update_mstatus_fs()
{
  tUInt8 PORT_RDY_ma_update_mstatus_fs;
  tUInt8 DEF_CAN_FIRE_ma_update_mstatus_fs;
  DEF_CAN_FIRE_ma_update_mstatus_fs = (tUInt8)1u;
  PORT_RDY_ma_update_mstatus_fs = DEF_CAN_FIRE_ma_update_mstatus_fs;
  return PORT_RDY_ma_update_mstatus_fs;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_mstatus()
{
  tUInt64 PORT_read_mstatus;
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  PORT_read_mstatus = DEF_mstatus__h38080;
  return PORT_read_mstatus;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_mstatus()
{
  tUInt8 PORT_RDY_read_mstatus;
  tUInt8 DEF_CAN_FIRE_read_mstatus;
  DEF_CAN_FIRE_read_mstatus = (tUInt8)1u;
  PORT_RDY_read_mstatus = DEF_CAN_FIRE_read_mstatus;
  return PORT_RDY_read_mstatus;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_sstatus()
{
  tUInt64 PORT_read_sstatus;
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075 = (tUInt8)((tUInt8)3u & DEF_mstatus__h38080);
  DEF_spp__h31145 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 8u));
  DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252 = ((((((((((((((tUInt64)((tUInt8)(DEF_mstatus__h38080 >> 63u))) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 32u)))) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 18u)))) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_mstatus__h38080 >> 13u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_spp__h31145)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075);
  PORT_read_sstatus = DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252;
  return PORT_read_sstatus;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_sstatus()
{
  tUInt8 PORT_RDY_read_sstatus;
  tUInt8 DEF_CAN_FIRE_read_sstatus;
  DEF_CAN_FIRE_read_sstatus = (tUInt8)1u;
  PORT_RDY_read_sstatus = DEF_CAN_FIRE_read_sstatus;
  return PORT_RDY_read_sstatus;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_ustatus()
{
  tUInt64 DEF__0_CONCAT_csr_mstatus_rg_mstatus_39_BIT_4_718___d1719;
  tUInt64 PORT_read_ustatus;
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_csr_mstatus_rg_mstatus_BIT_0___h55849 = (tUInt8)((tUInt8)1u & DEF_mstatus__h38080);
  DEF__0_CONCAT_csr_mstatus_rg_mstatus_39_BIT_4_718___d1719 = 1152921504606846975llu & ((tUInt64)((tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 4u))));
  PORT_read_ustatus = ((DEF__0_CONCAT_csr_mstatus_rg_mstatus_39_BIT_4_718___d1719 << 4u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_csr_mstatus_rg_mstatus_BIT_0___h55849);
  return PORT_read_ustatus;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_ustatus()
{
  tUInt8 PORT_RDY_read_ustatus;
  tUInt8 DEF_CAN_FIRE_read_ustatus;
  DEF_CAN_FIRE_read_ustatus = (tUInt8)1u;
  PORT_RDY_read_ustatus = DEF_CAN_FIRE_read_ustatus;
  return PORT_RDY_read_ustatus;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_satp()
{
  tUInt64 PORT_read_satp;
  DEF_rg_satp___d316 = INST_rg_satp.METH_read();
  PORT_read_satp = DEF_rg_satp___d316;
  return PORT_read_satp;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_satp()
{
  tUInt8 PORT_RDY_read_satp;
  tUInt8 DEF_CAN_FIRE_read_satp;
  DEF_CAN_FIRE_read_satp = (tUInt8)1u;
  PORT_RDY_read_satp = DEF_CAN_FIRE_read_satp;
  return PORT_RDY_read_satp;
}

tUWide MOD_mkCSR_RegFile::METH_csr_trap_actions(tUInt8 ARG_csr_trap_actions_from_priv,
						tUWide ARG_csr_trap_actions_pcc,
						tUInt8 ARG_csr_trap_actions_nmi,
						tUInt8 ARG_csr_trap_actions_interrupt,
						tUInt8 ARG_csr_trap_actions_cheri_exc_code,
						tUInt8 ARG_csr_trap_actions_cheri_exc_reg,
						tUInt8 ARG_csr_trap_actions_exc_code,
						tUInt64 ARG_csr_trap_actions_xtval)
{
  tUInt8 DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2013;
  tUInt32 DEF_fixed_up_val_23__h33227;
  tUInt32 DEF_csr_trap_actions_cheri_exc_reg_CONCAT_csr_trap_ETC___d2007;
  tUInt64 DEF_x__h37935;
  tUInt64 DEF_vector_offset__h34712;
  tUInt64 DEF_result_d_address__h37046;
  tUInt32 DEF_base__h31852;
  tUInt32 DEF_newAddrBits__h37034;
  tUInt32 DEF_result_d_addrBits__h37047;
  tUInt64 DEF_addrLSB__h31854;
  tUInt64 DEF_SEXT__0b0_CONCAT_csr_trap_actions_pcc_BITS_95__ETC___d1734;
  tUInt64 DEF_x__h33416;
  tUInt64 DEF_x__h33386;
  tUInt64 DEF_x__h33399;
  tUInt64 DEF_x__h35724;
  tUInt64 DEF_highBitsfilter__h35696;
  tUInt64 DEF_x__h31865;
  tUInt64 DEF_val__h33405;
  tUInt64 DEF_addBase__h37089;
  tUInt64 DEF_val__h33388;
  tUInt8 DEF_pie_to_x__h33305;
  tUInt64 DEF_x__h31986;
  tUInt64 DEF_y__h31985;
  tUInt64 DEF_mask__h33404;
  tUInt64 DEF_y__h33417;
  tUInt64 DEF_mask__h33387;
  tUInt64 DEF_y__h33400;
  tUInt32 DEF_toBoundsM1__h35707;
  tUInt32 DEF_toBounds__h35706;
  tUInt64 DEF_signBits__h35694;
  tUInt32 DEF_offset__h31853;
  tUInt64 DEF_x__h31867;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1740;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1737;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1743;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1746;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1749;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1752;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1755;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1758;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1761;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1764;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1767;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1770;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1795;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1798;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1800;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1802;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1804;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1806;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1808;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1810;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1812;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1814;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1816;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1818;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1821;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1824;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1827;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1845;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1848;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1851;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1854;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1857;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1860;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1863;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1866;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1869;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1872;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1875;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1878;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1881;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1906;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1909;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1911;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1913;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1915;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1917;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1919;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1921;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1923;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1925;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1927;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1929;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1932;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1935;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1938;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1956;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2067;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2070;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2073;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2076;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2079;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2082;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2085;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2088;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2091;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2094;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2097;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2100;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2125;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2129;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2131;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2133;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2135;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2137;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2139;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2141;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2143;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2145;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2147;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2149;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2152;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2155;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2158;
  tUInt8 DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2176;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_9_762___d1780;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_8_759___d1779;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_7_756___d1778;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_6_753___d1777;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_5_750___d1776;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_4_747___d1775;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_3_744___d1774;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_2_741___d1773;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_1_738___d1772;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_0_735___d1771;
  tUInt8 DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_11_768___d1782;
  tUInt8 DEF_NOT_rg_scause_07_BIT_6_08___d1796;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_9_873___d1891;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_8_870___d1890;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_7_867___d1889;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_6_864___d1888;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_5_861___d1887;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_4_858___d1886;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_3_855___d1885;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_2_852___d1884;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_1_849___d1883;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_0_846___d1882;
  tUInt8 DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_11_879___d1893;
  tUInt8 DEF_NOT_rg_mcause_79_BIT_6_80___d1907;
  tUInt8 DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2017;
  tUInt8 DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2015;
  tUInt8 DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2019;
  tUInt8 DEF_NOT_csr_trap_actions_nmi___d2010;
  tUInt8 DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2110;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2109;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2108;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2107;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2106;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2105;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2104;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2103;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2102;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2101;
  tUInt8 DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2112;
  tUInt8 DEF_IF_csr_trap_actions_interrupt_AND_NOT_csr_trap_ETC___d2208;
  tUInt8 DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2048;
  tUInt8 DEF_sd__h33226;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_0___d1735;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_1___d1738;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_2___d1741;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_3___d1744;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_4___d1747;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_5___d1750;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_6___d1753;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_7___d1756;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_8___d1759;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_9___d1762;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_10___d1765;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_11___d1768;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_12___d1819;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_13___d1822;
  tUInt8 DEF_rg_scause_07_BITS_5_TO_0_09_EQ_15___d1825;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_0___d1846;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_1___d1849;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_2___d1852;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_3___d1855;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_4___d1858;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_5___d1861;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_6___d1864;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_7___d1867;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_8___d1870;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_9___d1873;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_10___d1876;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_11___d1879;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_12___d1930;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_13___d1933;
  tUInt8 DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_15___d1936;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2065;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2068;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2071;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2074;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2077;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2080;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2083;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2086;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2089;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2092;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2095;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2098;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2150;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2153;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2156;
  tUInt64 DEF_highOffsetBits__h35697;
  tUInt8 DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2021;
  tUInt8 DEF__theResult___fst__h33316;
  tUInt8 DEF_mask__h37035;
  tUInt8 DEF_exc_code__h35523;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2183;
  tUInt32 DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36392;
  tUInt32 DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36389;
  tUInt32 DEF_x__h37150;
  tUInt64 DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2026;
  tUInt64 DEF_y_avValue_snd_snd_snd__h34774;
  tUInt64 DEF_x1_avValue_snd_fst_capFat_address__h36288;
  tUInt8 DEF_csr_trap_actions_exc_code_EQ_28___d2006;
  tUInt64 DEF__theResult_____4__h34036;
  tUInt64 DEF_x1_avValue_snd_fst_capFat_address__h36279;
  tUInt64 DEF_y_avValue_fst__h34665;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d2016;
  tUInt64 DEF_exc_pc__h34711;
  tUInt64 DEF_exc_pc___1__h34812;
  tUInt64 DEF_y_avValue_fst__h34683;
  tUInt64 DEF_v__h33174;
  tUInt8 DEF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_nm_ETC___d2004;
  tUInt8 DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966;
  tUInt8 DEF_deleg_bit___1__h33325;
  tUInt8 DEF_deleg_bit___1__h33340;
  tUInt8 DEF_ie_to_x__h33304;
  tUInt8 DEF_b__h33403;
  tUInt8 DEF_b__h33574;
  tUInt8 DEF_sie__h33207;
  tUInt8 DEF_spie__h33211;
  tUInt8 DEF_spp__h33213;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2064;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2063;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2062;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2061;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2060;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2059;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2058;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2056;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2055;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2054;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2053;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2052;
  tUInt8 DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2051;
  tUInt8 DEF_x__h35729;
  tUInt8 DEF_mpp__h33215;
  tUInt8 DEF_fs__h33216;
  tUInt8 DEF_mpp__h34870;
  tUInt8 DEF_fs__h34875;
  tUInt8 DEF_xs__h34874;
  tUInt8 DEF_uxl__h34867;
  tUInt64 DEF_x__h37934;
  tUInt8 DEF_sxl__h34866;
  tUInt8 DEF_csr_trap_actions_exc_code_BITS_3_TO_0___d1958;
  tUInt8 DEF_csr_trap_actions_exc_code_BITS_4_TO_0___d1960;
  tUInt8 DEF_x__h32015;
  tUInt64 DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988;
  tUInt32 DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36395;
  tUInt32 DEF_x_BITS_10_TO_0___h37006;
  tUInt32 DEF_pcc_capFat_bounds_baseBits__h31928;
  tUInt32 DEF_pcc_capFat_addrBits__h31884;
  tUInt64 DEF_x__h36959;
  tUInt32 DEF_offsetBits__h35700;
  tUInt64 DEF__theResult_____2__h34713;
  tUInt64 DEF_highOffsetBits__h35695;
  tUInt64 DEF_x__h37092;
  tUInt64 DEF_x_BITS_63_TO_14___h37104;
  tUInt64 DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_1_CONCA_ETC___d1980;
  tUInt64 DEF_x__h31984;
  tUInt64 DEF_y_avValue_snd_snd_snd__h34772;
  tUInt8 DEF_new_priv__h33169;
  PORT_csr_trap_actions_pcc = ARG_csr_trap_actions_pcc;
  DEF_rg_mepcc___d355 = INST_rg_mepcc.METH_read();
  DEF_rg_mtcc___d325 = INST_rg_mtcc.METH_read();
  DEF_rg_sepcc___d283 = INST_rg_sepcc.METH_read();
  DEF_rg_stcc___d255 = INST_rg_stcc.METH_read();
  DEF_y_avValue_snd_snd_snd__h34772 = INST_rg_nmi_vector.METH_read();
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_tval__h32618 = INST_rg_mtval.METH_read();
  DEF_mip__h55943 = INST_csr_mip.METH_mv_read();
  DEF_mie__h55944 = INST_csr_mie.METH_mv_read();
  DEF_tval__h32038 = INST_rg_stval.METH_read();
  DEF_medeleg__h33308 = INST_rg_medeleg.METH_read();
  DEF_rg_mcause___d379 = INST_rg_mcause.METH_read();
  DEF_mideleg__h33309 = INST_rg_mideleg.METH_read();
  DEF_rg_scause___d307 = INST_rg_scause.METH_read();
  DEF_x__h34721 = INST_cfg_verbosity.METH_read();
  wop_primExtractWide(72u,
		      151u,
		      DEF_rg_mtcc___d325,
		      32u,
		      71u,
		      32u,
		      0u,
		      DEF_rg_mtcc_25_BITS_71_TO_0___d1091);
  wop_primExtractWide(151u,
		      161u,
		      ARG_csr_trap_actions_pcc,
		      32u,
		      160u,
		      32u,
		      10u,
		      DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005);
  wop_primExtractWide(72u,
		      151u,
		      DEF_rg_stcc___d255,
		      32u,
		      71u,
		      32u,
		      0u,
		      DEF_rg_stcc_55_BITS_71_TO_0___d969);
  DEF__read_address__h9921 = primExtract64(64u, 151u, DEF_rg_mepcc___d355, 32u, 149u, 32u, 86u);
  DEF__read_address__h9365 = primExtract64(64u, 151u, DEF_rg_sepcc___d283, 32u, 149u, 32u, 86u);
  DEF__read_address__h9693 = primExtract64(64u, 151u, DEF_rg_mtcc___d325, 32u, 149u, 32u, 86u);
  DEF__read_address__h9163 = primExtract64(64u, 151u, DEF_rg_stcc___d255, 32u, 149u, 32u, 86u);
  DEF_x__h31984 = primExtract64(64u, 161u, ARG_csr_trap_actions_pcc, 32u, 159u, 32u, 96u);
  DEF__read_addrBits__h9922 = DEF_rg_mepcc___d355.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_bounds_baseBits__h9954 = DEF_rg_mepcc___d355.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_addrBits__h9694 = DEF_rg_mtcc___d325.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_bounds_baseBits__h9726 = DEF_rg_mtcc___d325.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_bounds_baseBits__h9398 = DEF_rg_sepcc___d283.get_bits_in_word32(0u, 0u, 14u);
  DEF__read_addrBits__h9366 = DEF_rg_sepcc___d283.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_addrBits__h9164 = DEF_rg_stcc___d255.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_bounds_baseBits__h9196 = DEF_rg_stcc___d255.get_bits_in_word32(0u, 0u, 14u);
  DEF_pcc_capFat_addrBits__h31884 = ARG_csr_trap_actions_pcc.get_bits_in_word32(2u, 18u, 14u);
  DEF_pcc_capFat_bounds_baseBits__h31928 = ARG_csr_trap_actions_pcc.get_bits_in_word32(0u, 10u, 14u);
  DEF_rg_mepcc_55_BITS_33_TO_28___d372 = primExtract8(6u,
						      151u,
						      DEF_rg_mepcc___d355,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF_rg_mtcc_25_BITS_33_TO_28___d342 = primExtract8(6u,
						     151u,
						     DEF_rg_mtcc___d325,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF_rg_sepcc_83_BITS_33_TO_28___d300 = primExtract8(6u,
						      151u,
						      DEF_rg_sepcc___d283,
						      32u,
						      33u,
						      32u,
						      28u);
  DEF_rg_stcc_55_BITS_33_TO_28___d272 = primExtract8(6u,
						     151u,
						     DEF_rg_stcc___d255,
						     32u,
						     33u,
						     32u,
						     28u);
  DEF__read_exc_code__h9510 = (tUInt8)((tUInt8)63u & DEF_rg_scause___d307);
  DEF_x__h32015 = ARG_csr_trap_actions_pcc.get_bits_in_word8(1u, 6u, 6u);
  DEF__read_exc_code__h10066 = (tUInt8)((tUInt8)63u & DEF_rg_mcause___d379);
  DEF_csr_trap_actions_exc_code_BITS_4_TO_0___d1960 = (tUInt8)((tUInt8)31u & ARG_csr_trap_actions_exc_code);
  DEF_csr_trap_actions_exc_code_BITS_3_TO_0___d1958 = (tUInt8)((tUInt8)15u & ARG_csr_trap_actions_exc_code);
  DEF_ab__h9938 = DEF_rg_mepcc___d355.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9937 = DEF_rg_mepcc___d355.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9710 = DEF_rg_mtcc___d325.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9709 = DEF_rg_mtcc___d325.get_bits_in_word8(0u, 11u, 3u);
  DEF_bb__h9381 = DEF_rg_sepcc___d283.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9382 = DEF_rg_sepcc___d283.get_bits_in_word8(2u, 19u, 3u);
  DEF_ab__h9180 = DEF_rg_stcc___d255.get_bits_in_word8(2u, 19u, 3u);
  DEF_bb__h9179 = DEF_rg_stcc___d255.get_bits_in_word8(0u, 11u, 3u);
  DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075 = (tUInt8)((tUInt8)3u & DEF_mstatus__h38080);
  DEF_rg_mtcc_25_BIT_150___d1075 = DEF_rg_mtcc___d325.get_bits_in_word8(4u, 22u, 1u);
  DEF_rg_stcc_55_BIT_150___d953 = DEF_rg_stcc___d255.get_bits_in_word8(4u, 22u, 1u);
  DEF_spp__h31145 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 8u));
  DEF__read_interrupt__h9509 = (tUInt8)(DEF_rg_scause___d307 >> 6u);
  DEF__read_interrupt__h10065 = (tUInt8)(DEF_rg_mcause___d379 >> 6u);
  DEF_b__h33574 = (tUInt8)((tUInt8)1u & ARG_csr_trap_actions_from_priv);
  DEF_deleg_bit___1__h33340 = primExtract8(1u,
					   29u,
					   (tUInt32)(DEF_medeleg__h33308),
					   5u,
					   (tUInt8)(DEF_csr_trap_actions_exc_code_BITS_4_TO_0___d1960),
					   5u,
					   (tUInt8)(DEF_csr_trap_actions_exc_code_BITS_4_TO_0___d1960));
  DEF_deleg_bit___1__h33325 = primExtract8(1u,
					   12u,
					   (tUInt32)(DEF_mideleg__h33309),
					   4u,
					   (tUInt8)(DEF_csr_trap_actions_exc_code_BITS_3_TO_0___d1958),
					   4u,
					   (tUInt8)(DEF_csr_trap_actions_exc_code_BITS_3_TO_0___d1958));
  DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229 = DEF_rg_stcc_55_BITS_71_TO_0___d969;
  DEF_x1_avValue_snd_fst_capFat_address__h36279 = DEF__read_address__h9163;
  DEF_csr_trap_actions_exc_code_EQ_28___d2006 = ARG_csr_trap_actions_exc_code == (tUInt8)28u;
  DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252 = ((((((((((((((tUInt64)((tUInt8)(DEF_mstatus__h38080 >> 63u))) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 32u)))) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 18u)))) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_mstatus__h38080 >> 13u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_spp__h31145)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075);
  DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36389 = DEF__read_bounds_baseBits__h9196;
  DEF_exc_code__h35523 = ARG_csr_trap_actions_nmi ? (tUInt8)0u : ARG_csr_trap_actions_exc_code;
  DEF__theResult___fst__h33316 = (ARG_csr_trap_actions_interrupt ? DEF_deleg_bit___1__h33325 : DEF_deleg_bit___1__h33340) ? (tUInt8)1u : (tUInt8)3u;
  DEF_new_priv__h33169 = ARG_csr_trap_actions_nmi ? (tUInt8)3u : (ARG_csr_trap_actions_from_priv == (tUInt8)3u ? ARG_csr_trap_actions_from_priv : DEF__theResult___fst__h33316);
  DEF_ie_to_x__h33304 = (tUInt8)63u & DEF_new_priv__h33169;
  DEF_b__h33403 = primExtract8(1u,
			       64u,
			       (tUInt64)(DEF_mstatus__h38080),
			       6u,
			       (tUInt8)(DEF_ie_to_x__h33304),
			       6u,
			       (tUInt8)(DEF_ie_to_x__h33304));
  DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966 = DEF_new_priv__h33169 == (tUInt8)3u;
  DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230 = DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966 ? DEF_rg_mtcc_25_BITS_71_TO_0___d1091 : DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229;
  DEF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_nm_ETC___d2004 = ARG_csr_trap_actions_nmi || DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966;
  DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d2016 = DEF_new_priv__h33169 == (tUInt8)1u;
  DEF_x1_avValue_snd_fst_capFat_address__h36288 = DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966 ? DEF__read_address__h9693 : DEF_x1_avValue_snd_fst_capFat_address__h36279;
  DEF_x__h37092 = DEF_x1_avValue_snd_fst_capFat_address__h36288;
  DEF_x_BITS_63_TO_14___h37104 = (tUInt64)(DEF_x__h37092 >> 14u);
  DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36392 = DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966 ? DEF__read_bounds_baseBits__h9726 : DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36389;
  DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36395 = DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36392;
  DEF_x_BITS_10_TO_0___h37006 = (tUInt32)(2047u & DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36395);
  DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2183 = DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966 ? DEF_rg_mtcc_25_BITS_33_TO_28___d342 : DEF_rg_stcc_55_BITS_33_TO_28___d272;
  switch (DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2183) {
  case (tUInt8)52u:
    DEF_mask__h37035 = (tUInt8)0u;
    break;
  case (tUInt8)51u:
    DEF_mask__h37035 = (tUInt8)1u;
    break;
  default:
    DEF_mask__h37035 = (tUInt8)3u;
  }
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2156 = DEF_exc_code__h35523 == (tUInt8)15u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2153 = DEF_exc_code__h35523 == (tUInt8)13u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2150 = DEF_exc_code__h35523 == (tUInt8)12u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2098 = DEF_exc_code__h35523 == (tUInt8)11u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2089 = DEF_exc_code__h35523 == (tUInt8)8u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2095 = DEF_exc_code__h35523 == (tUInt8)10u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2092 = DEF_exc_code__h35523 == (tUInt8)9u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2086 = DEF_exc_code__h35523 == (tUInt8)7u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2083 = DEF_exc_code__h35523 == (tUInt8)6u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2080 = DEF_exc_code__h35523 == (tUInt8)5u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2077 = DEF_exc_code__h35523 == (tUInt8)4u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2074 = DEF_exc_code__h35523 == (tUInt8)3u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2071 = DEF_exc_code__h35523 == (tUInt8)2u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2068 = DEF_exc_code__h35523 == (tUInt8)1u;
  DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2065 = DEF_exc_code__h35523 == (tUInt8)0u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_15___d1936 = DEF__read_exc_code__h10066 == (tUInt8)15u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_13___d1933 = DEF__read_exc_code__h10066 == (tUInt8)13u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_12___d1930 = DEF__read_exc_code__h10066 == (tUInt8)12u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_11___d1879 = DEF__read_exc_code__h10066 == (tUInt8)11u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_10___d1876 = DEF__read_exc_code__h10066 == (tUInt8)10u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_7___d1867 = DEF__read_exc_code__h10066 == (tUInt8)7u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_9___d1873 = DEF__read_exc_code__h10066 == (tUInt8)9u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_8___d1870 = DEF__read_exc_code__h10066 == (tUInt8)8u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_6___d1864 = DEF__read_exc_code__h10066 == (tUInt8)6u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_5___d1861 = DEF__read_exc_code__h10066 == (tUInt8)5u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_4___d1858 = DEF__read_exc_code__h10066 == (tUInt8)4u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_3___d1855 = DEF__read_exc_code__h10066 == (tUInt8)3u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_2___d1852 = DEF__read_exc_code__h10066 == (tUInt8)2u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_1___d1849 = DEF__read_exc_code__h10066 == (tUInt8)1u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_13___d1822 = DEF__read_exc_code__h9510 == (tUInt8)13u;
  DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_0___d1846 = DEF__read_exc_code__h10066 == (tUInt8)0u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_15___d1825 = DEF__read_exc_code__h9510 == (tUInt8)15u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_12___d1819 = DEF__read_exc_code__h9510 == (tUInt8)12u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_11___d1768 = DEF__read_exc_code__h9510 == (tUInt8)11u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_10___d1765 = DEF__read_exc_code__h9510 == (tUInt8)10u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_9___d1762 = DEF__read_exc_code__h9510 == (tUInt8)9u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_8___d1759 = DEF__read_exc_code__h9510 == (tUInt8)8u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_5___d1750 = DEF__read_exc_code__h9510 == (tUInt8)5u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_7___d1756 = DEF__read_exc_code__h9510 == (tUInt8)7u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_6___d1753 = DEF__read_exc_code__h9510 == (tUInt8)6u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_4___d1747 = DEF__read_exc_code__h9510 == (tUInt8)4u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_3___d1744 = DEF__read_exc_code__h9510 == (tUInt8)3u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_2___d1741 = DEF__read_exc_code__h9510 == (tUInt8)2u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_1___d1738 = DEF__read_exc_code__h9510 == (tUInt8)1u;
  DEF_rg_scause_07_BITS_5_TO_0_09_EQ_0___d1735 = DEF__read_exc_code__h9510 == (tUInt8)0u;
  DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 = ARG_csr_trap_actions_nmi || !ARG_csr_trap_actions_interrupt;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2112 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2098;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2101 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2065;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2102 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2068;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2103 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2071;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2104 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2074;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2105 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2077;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2106 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2080;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2107 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2083;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2108 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2086;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2109 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2089;
  DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2110 = !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2092;
  DEF_NOT_csr_trap_actions_nmi___d2010 = !ARG_csr_trap_actions_nmi;
  DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 = DEF_NOT_csr_trap_actions_nmi___d2010 && ARG_csr_trap_actions_interrupt;
  DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2019 = DEF_NOT_csr_trap_actions_nmi___d2010 && (DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d2016 && DEF_csr_trap_actions_exc_code_EQ_28___d2006);
  DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2015 = DEF_NOT_csr_trap_actions_nmi___d2010 && (DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966 && DEF_csr_trap_actions_exc_code_EQ_28___d2006);
  DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2017 = DEF_NOT_csr_trap_actions_nmi___d2010 && DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d2016;
  DEF_NOT_rg_mcause_79_BIT_6_80___d1907 = !DEF__read_interrupt__h10065;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_11_879___d1893 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_11___d1879;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_0_846___d1882 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_0___d1846;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_1_849___d1883 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_1___d1849;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_2_852___d1884 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_2___d1852;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_3_855___d1885 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_3___d1855;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_4_858___d1886 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_4___d1858;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_5_861___d1887 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_5___d1861;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_6_864___d1888 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_6___d1864;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_7_867___d1889 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_7___d1867;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_8_870___d1890 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_8___d1870;
  DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_9_873___d1891 = !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_9___d1873;
  DEF_NOT_rg_scause_07_BIT_6_08___d1796 = !DEF__read_interrupt__h9509;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_11_768___d1782 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_11___d1768;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_0_735___d1771 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_0___d1735;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_1_738___d1772 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_1___d1738;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_2_741___d1773 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_2___d1741;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_3_744___d1774 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_3___d1744;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_5_750___d1776 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_5___d1750;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_4_747___d1775 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_4___d1747;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_6_753___d1777 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_6___d1753;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_7_756___d1778 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_7___d1756;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_8_759___d1779 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_8___d1759;
  DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_9_762___d1780 = !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_9___d1762;
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 = !(DEF_x__h34721 <= (tUInt8)1u);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2176 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2101 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2102 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2103 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2104 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2105 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2106 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2107 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2108 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2109 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2110 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2112 && (!DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2150 && (!DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2153 && !DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2156))))))))))))));
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2158 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2156);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2155 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2153);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2152 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2150);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2149 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2098);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2147 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2092);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2145 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2089);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2143 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2086);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2141 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2083);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2139 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2080);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2137 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2077);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2135 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2074);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2133 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2071);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2131 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2068);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2129 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d2127 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2065);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2125 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2101 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2102 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2103 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2104 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2105 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2106 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2107 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2108 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2109 && (DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2110 && (!DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2095 && DEF_NOT_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_tr_ETC___d2112))))))))))));
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2100 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2098);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2097 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2095);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2094 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2092);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2091 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2089);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2088 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2086);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2085 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2083);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2082 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2080);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2079 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2077);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2076 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2074);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2073 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2071);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2070 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2068);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2067 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 && DEF_IF_csr_trap_actions_nmi_THEN_0_ELSE_csr_trap_a_ETC___d2065);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1956 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_0_846___d1882 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_1_849___d1883 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_2_852___d1884 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_3_855___d1885 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_4_858___d1886 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_5_861___d1887 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_6_864___d1888 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_7_867___d1889 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_8_870___d1890 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_9_873___d1891 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_11_879___d1893 && (!DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_12___d1930 && (!DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_13___d1933 && !DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_15___d1936))))))))))))));
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1938 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_15___d1936);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1935 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_13___d1933);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1932 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_12___d1930);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1929 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_11___d1879);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1927 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_9___d1873);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1925 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_8___d1870);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1923 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_7___d1867);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1921 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_6___d1864);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1919 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_5___d1861);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1917 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_4___d1858);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1915 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_3___d1855);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1913 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_2___d1852);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1911 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_1___d1849);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1909 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_mcause_79_BIT_6_80___d1907 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_0___d1846);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1906 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_0_846___d1882 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_1_849___d1883 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_2_852___d1884 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_3_855___d1885 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_4_858___d1886 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_5_861___d1887 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_6_864___d1888 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_7_867___d1889 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_8_870___d1890 && (DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_9_873___d1891 && (!DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_10___d1876 && DEF_NOT_rg_mcause_79_BITS_5_TO_0_81_EQ_11_879___d1893))))))))))));
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1881 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_11___d1879);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1878 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_10___d1876);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1875 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_9___d1873);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1872 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_8___d1870);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1869 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_7___d1867);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1866 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_6___d1864);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1863 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_5___d1861);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1860 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_4___d1858);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1857 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_3___d1855);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1854 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_2___d1852);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1851 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_1___d1849);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1848 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h10065 && DEF_rg_mcause_79_BITS_5_TO_0_81_EQ_0___d1846);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1845 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_0_735___d1771 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_1_738___d1772 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_2_741___d1773 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_3_744___d1774 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_4_747___d1775 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_5_750___d1776 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_6_753___d1777 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_7_756___d1778 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_8_759___d1779 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_9_762___d1780 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_11_768___d1782 && (!DEF_rg_scause_07_BITS_5_TO_0_09_EQ_12___d1819 && (!DEF_rg_scause_07_BITS_5_TO_0_09_EQ_13___d1822 && !DEF_rg_scause_07_BITS_5_TO_0_09_EQ_15___d1825))))))))))))));
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1827 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_15___d1825);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1824 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_13___d1822);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1818 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_11___d1768);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1821 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_12___d1819);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1816 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_9___d1762);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1814 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_8___d1759);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1812 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_7___d1756);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1810 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_6___d1753);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1808 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_5___d1750);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1806 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_4___d1747);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1804 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_3___d1744);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1802 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_2___d1741);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1800 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_1___d1738);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1798 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF_NOT_rg_scause_07_BIT_6_08___d1796 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_0___d1735);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1795 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_0_735___d1771 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_1_738___d1772 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_2_741___d1773 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_3_744___d1774 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_4_747___d1775 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_5_750___d1776 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_6_753___d1777 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_7_756___d1778 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_8_759___d1779 && (DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_9_762___d1780 && (!DEF_rg_scause_07_BITS_5_TO_0_09_EQ_10___d1765 && DEF_NOT_rg_scause_07_BITS_5_TO_0_09_EQ_11_768___d1782))))))))))));
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1770 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_11___d1768);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1767 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_10___d1765);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1764 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_9___d1762);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1761 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_8___d1759);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1758 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_7___d1756);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1755 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_6___d1753);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1752 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_5___d1750);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1749 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_4___d1747);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1743 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_2___d1741);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1746 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_3___d1744);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1737 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_0___d1735);
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1740 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 && (DEF__read_interrupt__h9509 && DEF_rg_scause_07_BITS_5_TO_0_09_EQ_1___d1738);
  DEF_toBounds__h35706 = 16383u & (14336u - (16383u & ((((tUInt32)((tUInt8)0u)) << 11u) | DEF_x_BITS_10_TO_0___h37006)));
  DEF_repBound__h9383 = (tUInt8)7u & (DEF_bb__h9381 - (tUInt8)1u);
  DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 = DEF_ab__h9382 < DEF_repBound__h9383;
  DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 = DEF_bb__h9381 < DEF_repBound__h9383;
  DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 = !DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290;
  DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295 = DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 == DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 ? (tUInt8)0u : (DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 && DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 ? (tUInt8)1u : (tUInt8)3u);
  DEF_x__h17821 = 65535u & ((((tUInt32)(DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295)) << 14u) | DEF__read_bounds_baseBits__h9398);
  DEF_offset__h9336 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9366)) - DEF_x__h17821);
  DEF_x__h9350 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9336));
  DEF_repBound__h9939 = (tUInt8)7u & (DEF_bb__h9937 - (tUInt8)1u);
  DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 = DEF_ab__h9938 < DEF_repBound__h9939;
  DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 = DEF_bb__h9937 < DEF_repBound__h9939;
  DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 = !DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362;
  DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367 = DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 == DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 ? (tUInt8)0u : (DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 && DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 ? (tUInt8)1u : (tUInt8)3u);
  DEF_x__h21190 = 65535u & ((((tUInt32)(DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367)) << 14u) | DEF__read_bounds_baseBits__h9954);
  DEF_offset__h9892 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9922)) - DEF_x__h21190);
  DEF_x__h9906 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9892));
  DEF_repBound__h9711 = (tUInt8)7u & (DEF_bb__h9709 - (tUInt8)1u);
  DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 = DEF_bb__h9709 < DEF_repBound__h9711;
  DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 = DEF_ab__h9710 < DEF_repBound__h9711;
  DEF_x__h20156 = 65535u & ((((tUInt32)(DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 == DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)0u : (DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 && !DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9726);
  DEF_offset__h9664 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9694)) - DEF_x__h20156);
  DEF_x__h9678 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9664));
  DEF_repBound__h9181 = (tUInt8)7u & (DEF_bb__h9179 - (tUInt8)1u);
  DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 = DEF_bb__h9179 < DEF_repBound__h9181;
  DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 = DEF_ab__h9180 < DEF_repBound__h9181;
  DEF_x__h16859 = 65535u & ((((tUInt32)(DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 == DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)0u : (DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 && !DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 ? (tUInt8)1u : (tUInt8)3u))) << 14u) | DEF__read_bounds_baseBits__h9196);
  DEF_x__h37150 = DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966 ? DEF_x__h20156 : DEF_x__h16859;
  DEF_offset__h9134 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF__read_addrBits__h9164)) - DEF_x__h16859);
  DEF_x__h9148 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h9134));
  DEF_toBoundsM1__h35707 = 16383u & ((((tUInt32)((tUInt8)6u)) << 11u) | (2047u & ~DEF_x_BITS_10_TO_0___h37006));
  DEF_mask__h33387 = primShiftL64(64u, 64u, 1llu, 6u, (tUInt8)(DEF_ie_to_x__h33304));
  DEF_y__h33400 = ~DEF_mask__h33387;
  DEF_x__h31986 = primShiftL64(64u, 64u, 18446744073709551615llu, 6u, (tUInt8)(DEF_x__h32015));
  DEF_y__h31985 = ~DEF_x__h31986;
  DEF_x__h10032 = primShiftL64(64u,
			       64u,
			       18446744073709551615llu,
			       6u,
			       (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_y__h10031 = ~DEF_x__h10032;
  DEF_x__h9804 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_y__h9803 = ~DEF_x__h9804;
  DEF_x__h9476 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_y__h9475 = ~DEF_x__h9476;
  DEF_x__h9274 = primShiftL64(64u,
			      64u,
			      18446744073709551615llu,
			      6u,
			      (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_y__h9273 = ~DEF_x__h9274;
  DEF_pie_to_x__h33305 = (tUInt8)63u & (((tUInt8)1u << 2u) | DEF_new_priv__h33169);
  DEF_mask__h33404 = primShiftL64(64u, 64u, 1llu, 6u, (tUInt8)(DEF_pie_to_x__h33305));
  DEF_y__h33417 = ~DEF_mask__h33404;
  DEF_val__h33388 = primShiftL64(64u, 64u, 0llu, 6u, (tUInt8)(DEF_ie_to_x__h33304));
  DEF_addBase__h37089 = primShiftL64(64u,
				     64u,
				     (tUInt64)(primSignExt64(64u, 16u, (tUInt32)(DEF_x__h37150))),
				     6u,
				     (tUInt8)(DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2183));
  DEF_val__h33405 = primShiftL64(64u,
				 64u,
				 (tUInt64)((tUInt64)(DEF_b__h33403)),
				 6u,
				 (tUInt8)(DEF_pie_to_x__h33305));
  DEF_x__h9904 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9906),
			      6u,
			      (tUInt8)(DEF_rg_mepcc_55_BITS_33_TO_28___d372));
  DEF_x__h9676 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9678),
			      6u,
			      (tUInt8)(DEF_rg_mtcc_25_BITS_33_TO_28___d342));
  DEF_x__h9348 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9350),
			      6u,
			      (tUInt8)(DEF_rg_sepcc_83_BITS_33_TO_28___d300));
  DEF_x__h9146 = primShiftL64(64u,
			      64u,
			      (tUInt64)(DEF_x__h9148),
			      6u,
			      (tUInt8)(DEF_rg_stcc_55_BITS_33_TO_28___d272));
  DEF_highBitsfilter__h35696 = primShiftL64(50u,
					    50u,
					    1125899906842623llu,
					    6u,
					    (tUInt8)(DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2183));
  DEF_x__h33416 = DEF_mstatus__h38080 & DEF_y__h33417;
  DEF_x__h33386 = DEF_x__h33416 | DEF_val__h33405;
  DEF_x__h33399 = DEF_x__h33386 & DEF_y__h33400;
  DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_1_CONCA_ETC___d1980 = DEF_x__h33399 | DEF_val__h33388;
  DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 = DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966 ? ((((tUInt64)(DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_1_CONCA_ETC___d1980 >> 13u)) << 13u) | (((tUInt64)(ARG_csr_trap_actions_from_priv)) << 11u)) | (tUInt64)((tUInt32)(2047u & DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_1_CONCA_ETC___d1980)) : ((((tUInt64)(DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_1_CONCA_ETC___d1980 >> 9u)) << 9u) | (((tUInt64)(DEF_b__h33574)) << 8u)) | (tUInt64)((tUInt8)((tUInt8)255u & DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_1_CONCA_ETC___d1980));
  DEF_fs__h33216 = (tUInt8)((tUInt8)3u & (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 >> 13u));
  DEF_mpp__h33215 = (tUInt8)((tUInt8)3u & (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 >> 11u));
  DEF_spp__h33213 = (tUInt8)((tUInt8)1u & (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 >> 8u));
  DEF_spie__h33211 = (tUInt8)((tUInt8)1u & (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 >> 5u));
  DEF_sie__h33207 = (tUInt8)((tUInt8)1u & (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 >> 1u));
  DEF_sd__h33226 = DEF_fs__h33216 == (tUInt8)3u;
  DEF_y_avValue_fst__h34665 = (((((((((((((tUInt64)(DEF_sd__h33226)) << 63u) | (8192llu << 20u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 >> 18u)))) << 18u)) | (((tUInt64)((tUInt8)0u)) << 15u)) | (((tUInt64)(DEF_fs__h33216)) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_spp__h33213)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)(DEF_spie__h33211)) << 5u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (((tUInt64)(DEF_sie__h33207)) << 1u)) | (tUInt64)((tUInt8)0u);
  DEF_addrLSB__h9893 = DEF__read_address__h9921 & DEF_y__h10031;
  DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378 = DEF_x__h9904 | DEF_addrLSB__h9893;
  DEF_addrLSB__h31854 = DEF_x__h31984 & DEF_y__h31985;
  DEF_addrLSB__h9665 = DEF__read_address__h9693 & DEF_y__h9803;
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 = DEF_x__h9676 | DEF_addrLSB__h9665;
  DEF_x__h34816 = (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 >> 2u);
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350 = (tUInt8)((tUInt8)1u & DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348);
  DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351 = ((DEF_x__h34816 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350);
  DEF_base__h31852 = 65535u & ((((tUInt32)(ARG_csr_trap_actions_pcc.get_bits_in_word8(0u,
										      0u,
										      2u))) << 14u) | DEF_pcc_capFat_bounds_baseBits__h31928);
  DEF_offset__h31853 = 65535u & ((65535u & ((((tUInt32)((tUInt8)0u)) << 14u) | DEF_pcc_capFat_addrBits__h31884)) - DEF_base__h31852);
  DEF_x__h31867 = primSignExt64(64u, 16u, (tUInt32)(DEF_offset__h31853));
  DEF_x__h31865 = primShiftL64(64u, 64u, (tUInt64)(DEF_x__h31867), 6u, (tUInt8)(DEF_x__h32015));
  DEF_SEXT__0b0_CONCAT_csr_trap_actions_pcc_BITS_95__ETC___d1734 = DEF_x__h31865 | DEF_addrLSB__h31854;
  DEF_addrLSB__h9337 = DEF__read_address__h9365 & DEF_y__h9475;
  DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306 = DEF_x__h9348 | DEF_addrLSB__h9337;
  DEF_addrLSB__h9135 = DEF__read_address__h9163 & DEF_y__h9273;
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 = DEF_x__h9146 | DEF_addrLSB__h9135;
  DEF_x__h34822 = (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 >> 2u);
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280 = (tUInt8)((tUInt8)1u & DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278);
  DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281 = ((DEF_x__h34822 << 2u) | (((tUInt64)((tUInt8)0u)) << 1u)) | (tUInt64)(DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280);
  switch (DEF_new_priv__h33169) {
  case (tUInt8)1u:
    DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2026 = DEF_x__h34822;
    break;
  default:
    DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2026 = DEF_x__h34816;
  }
  DEF_y_avValue_snd_snd_snd__h34774 = (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2026 << 2u) | (tUInt64)((tUInt8)0u);
  DEF_exc_pc__h34711 = ARG_csr_trap_actions_nmi ? DEF_y_avValue_snd_snd_snd__h34772 : DEF_y_avValue_snd_snd_snd__h34774;
  switch (DEF_new_priv__h33169) {
  case (tUInt8)1u:
    DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2021 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280;
    break;
  default:
    DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2021 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350;
  }
  DEF_vector_offset__h34712 = (((tUInt64)(ARG_csr_trap_actions_exc_code)) << 2u) | (tUInt64)((tUInt8)0u);
  DEF_exc_pc___1__h34812 = DEF_exc_pc__h34711 + DEF_vector_offset__h34712;
  DEF__theResult_____2__h34713 = ARG_csr_trap_actions_interrupt && (DEF_NOT_csr_trap_actions_nmi___d2010 && DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2021) ? DEF_exc_pc___1__h34812 : DEF_exc_pc__h34711;
  DEF_highOffsetBits__h35695 = (tUInt64)(DEF__theResult_____2__h34713 >> 14u);
  DEF_x__h36959 = primShiftR64(64u,
			       64u,
			       (tUInt64)(DEF__theResult_____2__h34713),
			       6u,
			       (tUInt8)(DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2183));
  DEF_offsetBits__h35700 = (tUInt32)(16383u & DEF_x__h36959);
  DEF_x__h35729 = (tUInt8)(DEF__theResult_____2__h34713 >> 63u);
  DEF_signBits__h35694 = primSignExt64(50u, 1u, (tUInt8)(DEF_x__h35729));
  DEF_x__h35724 = DEF_highOffsetBits__h35695 ^ DEF_signBits__h35694;
  DEF_highOffsetBits__h35697 = DEF_x__h35724 & DEF_highBitsfilter__h35696;
  DEF_IF_csr_trap_actions_interrupt_AND_NOT_csr_trap_ETC___d2208 = ((DEF_highOffsetBits__h35697 == 0llu && (DEF_x__h35729 ? !(DEF_offsetBits__h35700 < DEF_toBounds__h35706) : DEF_offsetBits__h35700 <= DEF_toBoundsM1__h35707)) || !(DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2183 < (tUInt8)50u)) && (DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d1966 ? DEF_rg_mtcc_25_BIT_150___d1075 : DEF_rg_stcc_55_BIT_150___d953);
  DEF_newAddrBits__h37034 = 16383u & (DEF_x1_avValue_snd_fst_capFat_bounds_baseBits__h36395 + DEF_offsetBits__h35700);
  DEF_result_d_addrBits__h37047 = (16383u & ((((tUInt32)(DEF_mask__h37035)) << 12u) | 4095u)) & DEF_newAddrBits__h37034;
  DEF_result_d_address__h37046 = ((((DEF_x_BITS_63_TO_14___h37104 & DEF_highBitsfilter__h35696) << 14u) | (tUInt64)(0u)) + DEF_addBase__h37089) + DEF__theResult_____2__h34713;
  DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231.set_bits_in_word((tUInt32)(DEF_result_d_address__h37046 >> 42u),
										  4u,
										  0u,
										  22u).set_whole_word((tUInt32)(DEF_result_d_address__h37046 >> 10u),
												      3u).set_whole_word(((((tUInt32)(1023u & DEF_result_d_address__h37046)) << 22u) | (DEF_result_d_addrBits__h37047 << 8u)) | (tUInt32)(DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230.get_bits_in_word8(2u,
																																							   0u,
																																							   8u)),
															 2u).set_whole_word(DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230.get_whole_word(0u),
																			       0u);
  DEF_x__h37935 = (((tUInt64)(DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011)) << 63u) | (tUInt64)(DEF_exc_code__h35523);
  DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233.set_bits_in_word((tUInt8)(DEF_x__h37935 >> 62u),
										  2u,
										  0u,
										  2u).set_whole_word((tUInt32)(DEF_x__h37935 >> 30u),
												     1u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h37935)) << 2u) | (tUInt32)(DEF_new_priv__h33169),
															0u);
  DEF_csr_trap_actions_cheri_exc_reg_CONCAT_csr_trap_ETC___d2007 = 2047u & ((((tUInt32)(ARG_csr_trap_actions_cheri_exc_reg)) << 5u) | (tUInt32)(ARG_csr_trap_actions_cheri_exc_code));
  DEF__theResult_____4__h34036 = DEF_csr_trap_actions_exc_code_EQ_28___d2006 ? (tUInt64)(DEF_csr_trap_actions_cheri_exc_reg_CONCAT_csr_trap_ETC___d2007) : ARG_csr_trap_actions_xtval;
  DEF_fixed_up_val_23__h33227 = 8388607u & ((((((((((tUInt32)((tUInt8)((tUInt8)63u & (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 >> 17u)))) << 17u) | (((tUInt32)((tUInt8)0u)) << 15u)) | (((tUInt32)(DEF_fs__h33216)) << 13u)) | (((tUInt32)(DEF_mpp__h33215 == (tUInt8)2u ? (tUInt8)1u : DEF_mpp__h33215)) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 >> 5u)))) << 5u)) | (((tUInt32)((tUInt8)0u)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)7u & (DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d1988 >> 1u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_v__h33174 = ((((tUInt64)(DEF_sd__h33226)) << 63u) | (5120llu << 23u)) | (tUInt64)(DEF_fixed_up_val_23__h33227);
  DEF_y_avValue_fst__h34683 = DEF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_csr__ETC___d2016 ? DEF_y_avValue_fst__h34665 : DEF_v__h33174;
  DEF_x__h37934 = DEF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_nm_ETC___d2004 ? DEF_v__h33174 : DEF_y_avValue_fst__h34683;
  PORT_csr_trap_actions.set_bits_in_word(33554431u & ((((tUInt32)(DEF_IF_csr_trap_actions_interrupt_AND_NOT_csr_trap_ETC___d2208)) << 24u) | primExtract32(24u,
																			   150u,
																			   DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231,
																			   32u,
																			   149u,
																			   32u,
																			   126u)),
					 8u,
					 0u,
					 25u).set_whole_word(primExtract32(32u,
									   150u,
									   DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231,
									   32u,
									   125u,
									   32u,
									   94u),
							     7u).set_whole_word(primExtract32(32u,
											      150u,
											      DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231,
											      32u,
											      93u,
											      32u,
											      62u),
										6u).set_whole_word(primExtract32(32u,
														 150u,
														 DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231,
														 32u,
														 61u,
														 32u,
														 30u),
												   5u).set_whole_word((DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231.get_bits_in_word32(0u,
																									 0u,
																									 30u) << 2u) | (tUInt32)((tUInt8)(DEF_x__h37934 >> 62u)),
														      4u).set_whole_word((tUInt32)(DEF_x__h37934 >> 30u),
																	 3u).set_whole_word((((tUInt32)(1073741823u & DEF_x__h37934)) << 2u) | (tUInt32)(DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233.get_bits_in_word8(2u,
																																					  0u,
																																					  2u)),
																			    2u).set_whole_word(DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233.get_whole_word(1u),
																					       1u).set_whole_word(DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233.get_whole_word(0u),
																								  0u);
  DEF_sxl__h34866 = (tUInt8)((tUInt8)3u & (DEF_x__h37934 >> 34u));
  DEF_uxl__h34867 = (tUInt8)((tUInt8)3u & (DEF_x__h37934 >> 32u));
  DEF_xs__h34874 = (tUInt8)((tUInt8)3u & (DEF_x__h37934 >> 15u));
  DEF_fs__h34875 = (tUInt8)((tUInt8)3u & (DEF_x__h37934 >> 13u));
  DEF_mpp__h34870 = (tUInt8)((tUInt8)3u & (DEF_x__h37934 >> 11u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2051 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 22u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2052 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 21u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2053 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 20u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2054 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 19u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2055 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 18u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2056 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 17u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2058 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 8u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2059 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 7u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2060 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 5u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2061 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 4u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2062 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 3u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2063 = (tUInt8)((tUInt8)1u & (DEF_x__h37934 >> 1u));
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2064 = (tUInt8)((tUInt8)1u & DEF_x__h37934);
  DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2048 = DEF_fs__h34875 == (tUInt8)3u || DEF_xs__h34874 == (tUInt8)3u;
  DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2013 = (tUInt8)127u & ((DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2011 << 6u) | DEF_exc_code__h35523);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl, this, "s,64", &__str_literal_34, DEF_rg_mcycle___d33);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl,
		     this,
		     "s,2,64,1,6,64",
		     &__str_literal_35,
		     ARG_csr_trap_actions_from_priv,
		     DEF_SEXT__0b0_CONCAT_csr_trap_actions_pcc_BITS_95__ETC___d1734,
		     ARG_csr_trap_actions_interrupt,
		     ARG_csr_trap_actions_exc_code,
		     ARG_csr_trap_actions_xtval);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_36, (tUInt8)1u);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_37, DEF_mip__h55943);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_38, DEF_mie__h55944);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,29", &__str_literal_39, 0u);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,12", &__str_literal_40, 0u);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s", &__str_literal_41);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1737)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1740)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1743)
      dollar_write(sim_hdl, this, "s", &__str_literal_44);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1746)
      dollar_write(sim_hdl, this, "s", &__str_literal_45);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1749)
      dollar_write(sim_hdl, this, "s", &__str_literal_46);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1752)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1755)
      dollar_write(sim_hdl, this, "s", &__str_literal_48);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1758)
      dollar_write(sim_hdl, this, "s", &__str_literal_49);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1761)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1764)
      dollar_write(sim_hdl, this, "s", &__str_literal_51);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1767)
      dollar_write(sim_hdl, this, "s", &__str_literal_52);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1770)
      dollar_write(sim_hdl, this, "s", &__str_literal_53);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1795)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_54, DEF__read_exc_code__h9510);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1798)
      dollar_write(sim_hdl, this, "s", &__str_literal_55);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1800)
      dollar_write(sim_hdl, this, "s", &__str_literal_56);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1802)
      dollar_write(sim_hdl, this, "s", &__str_literal_57);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1804)
      dollar_write(sim_hdl, this, "s", &__str_literal_58);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1806)
      dollar_write(sim_hdl, this, "s", &__str_literal_59);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1808)
      dollar_write(sim_hdl, this, "s", &__str_literal_60);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1810)
      dollar_write(sim_hdl, this, "s", &__str_literal_61);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1812)
      dollar_write(sim_hdl, this, "s", &__str_literal_62);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1814)
      dollar_write(sim_hdl, this, "s", &__str_literal_63);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1816)
      dollar_write(sim_hdl, this, "s", &__str_literal_64);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1818)
      dollar_write(sim_hdl, this, "s", &__str_literal_65);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1821)
      dollar_write(sim_hdl, this, "s", &__str_literal_66);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1824)
      dollar_write(sim_hdl, this, "s", &__str_literal_67);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1827)
      dollar_write(sim_hdl, this, "s", &__str_literal_68);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1845)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_69, DEF__read_exc_code__h9510);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl, this, "s", &__str_literal_70);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s", &__str_literal_71);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_72,
		   DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_73,
		   DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_74,
		   DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_75, DEF_tval__h32038);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl, this, "s", &__str_literal_70);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_36, (tUInt8)3u);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_37, DEF_mip__h55943);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_38, DEF_mie__h55944);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,29", &__str_literal_39, DEF_medeleg__h33308);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,12", &__str_literal_40, DEF_mideleg__h33309);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s", &__str_literal_41);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1848)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1851)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1854)
      dollar_write(sim_hdl, this, "s", &__str_literal_44);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1857)
      dollar_write(sim_hdl, this, "s", &__str_literal_45);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1860)
      dollar_write(sim_hdl, this, "s", &__str_literal_46);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1863)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1866)
      dollar_write(sim_hdl, this, "s", &__str_literal_48);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1869)
      dollar_write(sim_hdl, this, "s", &__str_literal_49);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1872)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1875)
      dollar_write(sim_hdl, this, "s", &__str_literal_51);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1878)
      dollar_write(sim_hdl, this, "s", &__str_literal_52);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1881)
      dollar_write(sim_hdl, this, "s", &__str_literal_53);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1906)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_54, DEF__read_exc_code__h10066);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1909)
      dollar_write(sim_hdl, this, "s", &__str_literal_55);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1911)
      dollar_write(sim_hdl, this, "s", &__str_literal_56);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1913)
      dollar_write(sim_hdl, this, "s", &__str_literal_57);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1915)
      dollar_write(sim_hdl, this, "s", &__str_literal_58);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1917)
      dollar_write(sim_hdl, this, "s", &__str_literal_59);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1919)
      dollar_write(sim_hdl, this, "s", &__str_literal_60);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1921)
      dollar_write(sim_hdl, this, "s", &__str_literal_61);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1923)
      dollar_write(sim_hdl, this, "s", &__str_literal_62);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1925)
      dollar_write(sim_hdl, this, "s", &__str_literal_63);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1927)
      dollar_write(sim_hdl, this, "s", &__str_literal_64);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1929)
      dollar_write(sim_hdl, this, "s", &__str_literal_65);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1932)
      dollar_write(sim_hdl, this, "s", &__str_literal_66);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1935)
      dollar_write(sim_hdl, this, "s", &__str_literal_67);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1938)
      dollar_write(sim_hdl, this, "s", &__str_literal_68);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d1956)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_69, DEF__read_exc_code__h10066);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl, this, "s", &__str_literal_70);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s", &__str_literal_71);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_72, DEF_mstatus__h38080);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_73,
		   DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_74,
		   DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_75, DEF_tval__h32618);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl, this, "s", &__str_literal_70);
  }
  INST_csr_mstatus_rg_mstatus.METH_write(DEF_v__h33174);
  if (DEF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_nm_ETC___d2004)
    INST_rg_mepcc.METH_write(DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005);
  if (DEF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_nm_ETC___d2004)
    INST_rg_mtval.METH_write(DEF__theResult_____4__h34036);
  if (DEF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_nm_ETC___d2004)
    INST_rg_mcause.METH_write(DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2013);
  if (DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2015)
    INST_rg_mccsr.METH_write(DEF_csr_trap_actions_cheri_exc_reg_CONCAT_csr_trap_ETC___d2007);
  if (DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2017)
    INST_rg_sepcc.METH_write(DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005);
  if (DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2019)
    INST_rg_sccsr.METH_write(DEF_csr_trap_actions_cheri_exc_reg_CONCAT_csr_trap_ETC___d2007);
  if (DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2017)
    INST_rg_scause.METH_write(DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2013);
  if (DEF_NOT_csr_trap_actions_nmi_010_AND_IF_csr_trap_a_ETC___d2017)
    INST_rg_stval.METH_write(DEF__theResult_____4__h34036);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_76, DEF__theResult_____2__h34713);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s", &__str_literal_77);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,s,1",
		   &__str_literal_78,
		   &__str_literal_79,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2048);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,2,2", &__str_literal_80, DEF_sxl__h34866, DEF_uxl__h34867);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,1",
		   &__str_literal_81,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2051);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,1",
		   &__str_literal_82,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2052);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,1",
		   &__str_literal_83,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2053);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,1",
		   &__str_literal_84,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2054);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,1",
		   &__str_literal_85,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2055);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,1",
		   &__str_literal_86,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2056);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_87, DEF_xs__h34874);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_88, DEF_fs__h34875);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_89, DEF_mpp__h34870);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,1",
		   &__str_literal_90,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2058);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,1,1,1",
		   &__str_literal_91,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2059,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2060,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2061);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl,
		   this,
		   "s,1,1,1",
		   &__str_literal_92,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2062,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2063,
		   DEF_IF_csr_trap_actions_nmi_OR_IF_csr_trap_actions_ETC___d2064);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s", &__str_literal_93);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s", &__str_literal_94);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2067)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2070)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2073)
      dollar_write(sim_hdl, this, "s", &__str_literal_44);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2076)
      dollar_write(sim_hdl, this, "s", &__str_literal_45);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2079)
      dollar_write(sim_hdl, this, "s", &__str_literal_46);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2082)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2085)
      dollar_write(sim_hdl, this, "s", &__str_literal_48);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2088)
      dollar_write(sim_hdl, this, "s", &__str_literal_49);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2091)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2094)
      dollar_write(sim_hdl, this, "s", &__str_literal_51);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2097)
      dollar_write(sim_hdl, this, "s", &__str_literal_52);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2100)
      dollar_write(sim_hdl, this, "s", &__str_literal_53);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2125)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_54, DEF_exc_code__h35523);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2129)
      dollar_write(sim_hdl, this, "s", &__str_literal_55);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2131)
      dollar_write(sim_hdl, this, "s", &__str_literal_56);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2133)
      dollar_write(sim_hdl, this, "s", &__str_literal_57);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2135)
      dollar_write(sim_hdl, this, "s", &__str_literal_58);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2137)
      dollar_write(sim_hdl, this, "s", &__str_literal_59);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2139)
      dollar_write(sim_hdl, this, "s", &__str_literal_60);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2141)
      dollar_write(sim_hdl, this, "s", &__str_literal_61);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2143)
      dollar_write(sim_hdl, this, "s", &__str_literal_62);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2145)
      dollar_write(sim_hdl, this, "s", &__str_literal_63);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2147)
      dollar_write(sim_hdl, this, "s", &__str_literal_64);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2149)
      dollar_write(sim_hdl, this, "s", &__str_literal_65);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2152)
      dollar_write(sim_hdl, this, "s", &__str_literal_66);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2155)
      dollar_write(sim_hdl, this, "s", &__str_literal_67);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2158)
      dollar_write(sim_hdl, this, "s", &__str_literal_68);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347_348_AND__ETC___d2176)
      dollar_write(sim_hdl, this, "s,6", &__str_literal_69, DEF_exc_code__h35523);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_write(sim_hdl, this, "s,2", &__str_literal_95, DEF_new_priv__h33169);
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl, this, "s", &__str_literal_70);
  }
  return PORT_csr_trap_actions;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_trap_actions()
{
  tUInt8 DEF_CAN_FIRE_csr_trap_actions;
  tUInt8 PORT_RDY_csr_trap_actions;
  DEF_CAN_FIRE_csr_trap_actions = (tUInt8)1u;
  PORT_RDY_csr_trap_actions = DEF_CAN_FIRE_csr_trap_actions;
  return PORT_RDY_csr_trap_actions;
}

tUWide MOD_mkCSR_RegFile::METH_csr_ret_actions(tUInt8 ARG_csr_ret_actions_from_priv)
{
  tUInt32 DEF_fixed_up_val_23__h38004;
  tUInt64 DEF_x__h37963;
  tUInt8 DEF_to_y__h38297;
  tUInt64 DEF_x__h38147;
  tUInt64 DEF_x__h38117;
  tUInt64 DEF_x__h38130;
  tUInt64 DEF_val__h38136;
  tUInt8 DEF_ie_from_x__h38081;
  tUInt64 DEF_mask__h38135;
  tUInt64 DEF_y__h38148;
  tUInt64 DEF_mask__h38118;
  tUInt64 DEF_y__h38131;
  tUInt8 DEF_rg_mepcc_55_BITS_27_TO_25_292_ULT_rg_mepcc_55__ETC___d2293;
  tUInt8 DEF_rg_sepcc_83_BITS_27_TO_25_301_ULT_rg_sepcc_83__ETC___d2302;
  tUInt8 DEF_sd__h38003;
  tUInt8 DEF_a_capFat_flags__h38829;
  tUInt8 DEF_a_capFat_reserved__h38830;
  tUInt32 DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2310;
  tUInt32 DEF_a_capFat_addrBits__h38827;
  tUInt32 DEF_x__h38764;
  tUInt32 DEF_a_capFat_otype__h38831;
  tUInt64 DEF_a_capFat_address__h38826;
  tUInt64 DEF__theResult___fst__h38298;
  tUInt64 DEF__theResult___fst__h38097;
  tUInt8 DEF_csr_ret_actions_from_priv_EQ_0b11___d2234;
  tUInt8 DEF_pie_from_x__h38082;
  tUInt8 DEF_b__h38134;
  tUInt8 DEF__read_flags__h9368;
  tUInt8 DEF__read_flags__h9924;
  tUInt8 DEF_to_y__h38096;
  tUInt8 DEF_mpp__h37992;
  tUInt8 DEF_fs__h37993;
  tUInt8 DEF__read_reserved__h9369;
  tUInt8 DEF__read_reserved__h9925;
  tUInt8 DEF_tb__h9380;
  tUInt8 DEF_tb__h9936;
  tUInt64 DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2254;
  tUInt64 DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2247;
  DEF_rg_mepcc___d355 = INST_rg_mepcc.METH_read();
  DEF_rg_sepcc___d283 = INST_rg_sepcc.METH_read();
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF__read_address__h9921 = primExtract64(64u, 151u, DEF_rg_mepcc___d355, 32u, 149u, 32u, 86u);
  DEF__read_address__h9365 = primExtract64(64u, 151u, DEF_rg_sepcc___d283, 32u, 149u, 32u, 86u);
  DEF__read_otype__h9926 = DEF_rg_mepcc___d355.get_bits_in_word32(1u, 3u, 18u);
  DEF__read_otype__h9370 = DEF_rg_sepcc___d283.get_bits_in_word32(1u, 3u, 18u);
  DEF__read_addrBits__h9922 = DEF_rg_mepcc___d355.get_bits_in_word32(2u, 8u, 14u);
  DEF__read_addrBits__h9366 = DEF_rg_sepcc___d283.get_bits_in_word32(2u, 8u, 14u);
  DEF_bb__h9937 = DEF_rg_mepcc___d355.get_bits_in_word8(0u, 11u, 3u);
  DEF_ab__h9938 = DEF_rg_mepcc___d355.get_bits_in_word8(2u, 19u, 3u);
  DEF_tb__h9936 = DEF_rg_mepcc___d355.get_bits_in_word8(0u, 25u, 3u);
  DEF_ab__h9382 = DEF_rg_sepcc___d283.get_bits_in_word8(2u, 19u, 3u);
  DEF_tb__h9380 = DEF_rg_sepcc___d283.get_bits_in_word8(0u, 25u, 3u);
  DEF_bb__h9381 = DEF_rg_sepcc___d283.get_bits_in_word8(0u, 11u, 3u);
  DEF__read_reserved__h9925 = DEF_rg_mepcc___d355.get_bits_in_word8(1u, 21u, 2u);
  DEF__read_reserved__h9369 = DEF_rg_sepcc___d283.get_bits_in_word8(1u, 21u, 2u);
  DEF_pie_from_x__h38082 = (tUInt8)63u & (((tUInt8)1u << 2u) | ARG_csr_ret_actions_from_priv);
  DEF_rg_mepcc_55_BIT_150___d1125 = DEF_rg_mepcc___d355.get_bits_in_word8(4u, 22u, 1u);
  DEF__read_flags__h9924 = DEF_rg_mepcc___d355.get_bits_in_word8(1u, 23u, 1u);
  DEF_rg_sepcc_83_BIT_150___d1001 = DEF_rg_sepcc___d283.get_bits_in_word8(4u, 22u, 1u);
  DEF__read_flags__h9368 = DEF_rg_sepcc___d283.get_bits_in_word8(1u, 23u, 1u);
  DEF_b__h38134 = primExtract8(1u,
			       64u,
			       (tUInt64)(DEF_mstatus__h38080),
			       6u,
			       (tUInt8)(DEF_pie_from_x__h38082),
			       6u,
			       (tUInt8)(DEF_pie_from_x__h38082));
  DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 = ARG_csr_ret_actions_from_priv == (tUInt8)3u;
  DEF_a_capFat_address__h38826 = DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? DEF__read_address__h9921 : DEF__read_address__h9365;
  DEF_x__h38764 = DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? DEF__read_otype__h9926 : DEF__read_otype__h9370;
  DEF_a_capFat_otype__h38831 = DEF_x__h38764 == 262142u ? 262143u : DEF_x__h38764;
  DEF_a_capFat_addrBits__h38827 = DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? DEF__read_addrBits__h9922 : DEF__read_addrBits__h9366;
  DEF_a_capFat_reserved__h38830 = DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? DEF__read_reserved__h9925 : DEF__read_reserved__h9369;
  DEF_a_capFat_flags__h38829 = DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? DEF__read_flags__h9924 : DEF__read_flags__h9368;
  DEF_repBound__h9383 = (tUInt8)7u & (DEF_bb__h9381 - (tUInt8)1u);
  DEF_rg_sepcc_83_BITS_27_TO_25_301_ULT_rg_sepcc_83__ETC___d2302 = DEF_tb__h9380 < DEF_repBound__h9383;
  DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 = DEF_ab__h9382 < DEF_repBound__h9383;
  DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 = DEF_bb__h9381 < DEF_repBound__h9383;
  DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 = !DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290;
  DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295 = DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 == DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 ? (tUInt8)0u : (DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 && DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 ? (tUInt8)1u : (tUInt8)3u);
  DEF_repBound__h9939 = (tUInt8)7u & (DEF_bb__h9937 - (tUInt8)1u);
  DEF_rg_mepcc_55_BITS_27_TO_25_292_ULT_rg_mepcc_55__ETC___d2293 = DEF_tb__h9936 < DEF_repBound__h9939;
  DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 = DEF_ab__h9938 < DEF_repBound__h9939;
  DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 = DEF_bb__h9937 < DEF_repBound__h9939;
  DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 = !DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362;
  DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367 = DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 == DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 ? (tUInt8)0u : (DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 && DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 ? (tUInt8)1u : (tUInt8)3u);
  DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2310 = DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? 1023u & ((((((((tUInt32)(DEF_repBound__h9939)) << 7u) | (((tUInt32)(DEF_rg_mepcc_55_BITS_27_TO_25_292_ULT_rg_mepcc_55__ETC___d2293)) << 6u)) | (((tUInt32)(DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360)) << 5u)) | (((tUInt32)(DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362)) << 4u)) | (((tUInt32)(DEF_rg_mepcc_55_BITS_27_TO_25_292_ULT_rg_mepcc_55__ETC___d2293 == DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 ? (tUInt8)0u : (DEF_rg_mepcc_55_BITS_27_TO_25_292_ULT_rg_mepcc_55__ETC___d2293 && DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 ? (tUInt8)1u : (tUInt8)3u))) << 2u)) | (tUInt32)(DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367)) : 1023u & ((((((((tUInt32)(DEF_repBound__h9383)) << 7u) | (((tUInt32)(DEF_rg_sepcc_83_BITS_27_TO_25_301_ULT_rg_sepcc_83__ETC___d2302)) << 6u)) | (((tUInt32)(DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288)) << 5u)) | (((tUInt32)(DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290)) << 4u)) | (((tUInt32)(DEF_rg_sepcc_83_BITS_27_TO_25_301_ULT_rg_sepcc_83__ETC___d2302 == DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 ? (tUInt8)0u : (DEF_rg_sepcc_83_BITS_27_TO_25_301_ULT_rg_sepcc_83__ETC___d2302 && DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 ? (tUInt8)1u : (tUInt8)3u))) << 2u)) | (tUInt32)(DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295));
  DEF_mask__h38118 = primShiftL64(64u, 64u, 1llu, 6u, (tUInt8)(DEF_pie_from_x__h38082));
  DEF_y__h38131 = ~DEF_mask__h38118;
  DEF_ie_from_x__h38081 = (tUInt8)63u & ARG_csr_ret_actions_from_priv;
  DEF_mask__h38135 = primShiftL64(64u, 64u, 1llu, 6u, (tUInt8)(DEF_ie_from_x__h38081));
  DEF_y__h38148 = ~DEF_mask__h38135;
  DEF_val__h38136 = primShiftL64(64u,
				 64u,
				 (tUInt64)((tUInt64)(DEF_b__h38134)),
				 6u,
				 (tUInt8)(DEF_ie_from_x__h38081));
  DEF_x__h38147 = DEF_mstatus__h38080 & DEF_y__h38148;
  DEF_x__h38117 = DEF_x__h38147 | DEF_val__h38136;
  DEF_x__h38130 = DEF_x__h38117 & DEF_y__h38131;
  DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2247 = DEF_x__h38130 | DEF_mask__h38118;
  DEF_to_y__h38096 = (tUInt8)((tUInt8)3u & (DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2247 >> 11u));
  DEF__theResult___fst__h38097 = ((((tUInt64)(DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2247 >> 13u)) << 13u) | (((tUInt64)((tUInt8)0u)) << 11u)) | (tUInt64)((tUInt32)(2047u & DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2247));
  DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312.build_concat(17179869183llu & ((((tUInt64)(DEF_to_y__h38096)) << 32u) | (tUInt64)((tUInt32)(DEF__theResult___fst__h38097 >> 32u))),
									      32u,
									      34u).set_whole_word((tUInt32)(DEF__theResult___fst__h38097),
												  0u);
  DEF__theResult___fst__h38298 = ((((tUInt64)(DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2247 >> 9u)) << 9u) | (((tUInt64)((tUInt8)0u)) << 8u)) | (tUInt64)((tUInt8)((tUInt8)255u & DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2247));
  DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2254 = DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? DEF__theResult___fst__h38097 : DEF__theResult___fst__h38298;
  DEF_fs__h37993 = (tUInt8)((tUInt8)3u & (DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2254 >> 13u));
  DEF_mpp__h37992 = (tUInt8)((tUInt8)3u & (DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2254 >> 11u));
  DEF_sd__h38003 = DEF_fs__h37993 == (tUInt8)3u;
  DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290.set_bits_in_word(4194303u & ((DEF_a_capFat_addrBits__h38827 << 8u) | (tUInt32)((tUInt8)((DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? primExtract32(16u,
																											151u,
																											DEF_rg_mepcc___d355,
																											32u,
																											71u,
																											32u,
																											56u) : primExtract32(16u,
																													     151u,
																													     DEF_rg_sepcc___d283,
																													     32u,
																													     71u,
																													     32u,
																													     56u)) >> 8u))),
										  2u,
										  0u,
										  22u).set_whole_word(((((((tUInt32)((tUInt8)((tUInt8)255u & (DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? primExtract32(16u,
																									    151u,
																									    DEF_rg_mepcc___d355,
																									    32u,
																									    71u,
																									    32u,
																									    56u) : primExtract32(16u,
																												 151u,
																												 DEF_rg_sepcc___d283,
																												 32u,
																												 71u,
																												 32u,
																												 56u))))) << 24u) | (((tUInt32)(DEF_a_capFat_flags__h38829)) << 23u)) | (((tUInt32)(DEF_a_capFat_reserved__h38830)) << 21u)) | (DEF_a_capFat_otype__h38831 << 3u)) | (tUInt32)((tUInt8)((DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? primExtract64(35u,
																																																										       151u,
																																																										       DEF_rg_mepcc___d355,
																																																										       32u,
																																																										       34u,
																																																										       32u,
																																																										       0u) : primExtract64(35u,
																																																													   151u,
																																																													   DEF_rg_sepcc___d283,
																																																													   32u,
																																																													   34u,
																																																													   32u,
																																																													   0u)) >> 32u)),
												      1u).set_whole_word((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? primExtract64(35u,
																								 151u,
																								 DEF_rg_mepcc___d355,
																								 32u,
																								 34u,
																								 32u,
																								 0u) : primExtract64(35u,
																										     151u,
																										     DEF_rg_sepcc___d283,
																										     32u,
																										     34u,
																										     32u,
																										     0u)),
															 0u);
  DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291.set_bits_in_word(8388607u & ((((tUInt32)(DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? DEF_rg_mepcc_55_BIT_150___d1125 : DEF_rg_sepcc_83_BIT_150___d1001)) << 22u) | (tUInt32)(DEF_a_capFat_address__h38826 >> 42u)),
										  4u,
										  0u,
										  23u).set_whole_word((tUInt32)(DEF_a_capFat_address__h38826 >> 10u),
												      3u).set_whole_word((((tUInt32)(1023u & DEF_a_capFat_address__h38826)) << 22u) | DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290.get_bits_in_word32(2u,
																																	0u,
																																	22u),
															 2u).set_whole_word(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290.get_whole_word(1u),
																	    1u).set_whole_word(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290.get_whole_word(0u),
																			       0u);
  DEF_to_y__h38297 = (tUInt8)3u & ((tUInt8)((tUInt8)1u & (DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2247 >> 8u)));
  DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315.build_concat(17179869183llu & ((((tUInt64)(DEF_to_y__h38297)) << 32u) | (tUInt64)((tUInt32)(DEF__theResult___fst__h38298 >> 32u))),
									       32u,
									       34u).set_whole_word((tUInt32)(DEF__theResult___fst__h38298),
												   0u);
  DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316 = DEF_csr_ret_actions_from_priv_EQ_0b11___d2234 ? DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312 : DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315;
  PORT_csr_ret_actions.set_bits_in_word(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291.get_bits_in_word8(4u,
															 20u,
															 3u),
					7u,
					0u,
					3u).set_whole_word(primExtract32(32u,
									 151u,
									 DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291,
									 32u,
									 147u,
									 32u,
									 116u),
							   6u).set_whole_word(primExtract32(32u,
											    151u,
											    DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291,
											    32u,
											    115u,
											    32u,
											    84u),
									      5u).set_whole_word(primExtract32(32u,
													       151u,
													       DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291,
													       32u,
													       83u,
													       32u,
													       52u),
												 4u).set_whole_word(primExtract32(32u,
																  151u,
																  DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291,
																  32u,
																  51u,
																  32u,
																  20u),
														    3u).set_whole_word(((DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291.get_bits_in_word32(0u,
																											   0u,
																											   20u) << 12u) | (DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2310 << 2u)) | (tUInt32)(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316.get_bits_in_word8(2u,
																																																	       0u,
																																																	       2u)),
																       2u).set_whole_word(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316.get_whole_word(1u),
																			  1u).set_whole_word(DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316.get_whole_word(0u),
																					     0u);
  DEF_fixed_up_val_23__h38004 = 8388607u & ((((((((((tUInt32)((tUInt8)((tUInt8)63u & (DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2254 >> 17u)))) << 17u) | (((tUInt32)((tUInt8)0u)) << 15u)) | (((tUInt32)(DEF_fs__h37993)) << 13u)) | (((tUInt32)(DEF_mpp__h37992 == (tUInt8)2u ? (tUInt8)1u : DEF_mpp__h37992)) << 11u)) | (((tUInt32)((tUInt8)((tUInt8)63u & (DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2254 >> 5u)))) << 5u)) | (((tUInt32)((tUInt8)0u)) << 4u)) | (((tUInt32)((tUInt8)((tUInt8)7u & (DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2254 >> 1u)))) << 1u)) | (tUInt32)((tUInt8)0u));
  DEF_x__h37963 = ((((tUInt64)(DEF_sd__h38003)) << 63u) | (5120llu << 23u)) | (tUInt64)(DEF_fixed_up_val_23__h38004);
  INST_csr_mstatus_rg_mstatus.METH_write(DEF_x__h37963);
  return PORT_csr_ret_actions;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_ret_actions()
{
  tUInt8 DEF_CAN_FIRE_csr_ret_actions;
  tUInt8 PORT_RDY_csr_ret_actions;
  DEF_CAN_FIRE_csr_ret_actions = (tUInt8)1u;
  PORT_RDY_csr_ret_actions = DEF_CAN_FIRE_csr_ret_actions;
  return PORT_RDY_csr_ret_actions;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_csr_minstret()
{
  tUInt64 PORT_read_csr_minstret;
  DEF_rg_minstret___d47 = INST_rg_minstret.METH_read();
  PORT_read_csr_minstret = DEF_rg_minstret___d47;
  return PORT_read_csr_minstret;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_minstret()
{
  tUInt8 PORT_RDY_read_csr_minstret;
  tUInt8 DEF_CAN_FIRE_read_csr_minstret;
  DEF_CAN_FIRE_read_csr_minstret = (tUInt8)1u;
  PORT_RDY_read_csr_minstret = DEF_CAN_FIRE_read_csr_minstret;
  return PORT_RDY_read_csr_minstret;
}

void MOD_mkCSR_RegFile::METH_csr_minstret_incr()
{
  INST_pw_minstret_incr.METH_wset();
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_minstret_incr()
{
  tUInt8 PORT_RDY_csr_minstret_incr;
  tUInt8 DEF_CAN_FIRE_csr_minstret_incr;
  DEF_CAN_FIRE_csr_minstret_incr = (tUInt8)1u;
  PORT_RDY_csr_minstret_incr = DEF_CAN_FIRE_csr_minstret_incr;
  return PORT_RDY_csr_minstret_incr;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_csr_mcycle()
{
  tUInt64 PORT_read_csr_mcycle;
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  PORT_read_csr_mcycle = DEF_rg_mcycle___d33;
  return PORT_read_csr_mcycle;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_mcycle()
{
  tUInt8 PORT_RDY_read_csr_mcycle;
  tUInt8 DEF_CAN_FIRE_read_csr_mcycle;
  DEF_CAN_FIRE_read_csr_mcycle = (tUInt8)1u;
  PORT_RDY_read_csr_mcycle = DEF_CAN_FIRE_read_csr_mcycle;
  return PORT_RDY_read_csr_mcycle;
}

tUInt64 MOD_mkCSR_RegFile::METH_read_csr_mtime()
{
  tUInt64 PORT_read_csr_mtime;
  DEF_rg_mtime___d36 = INST_rg_mtime.METH_read();
  PORT_read_csr_mtime = DEF_rg_mtime___d36;
  return PORT_read_csr_mtime;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_csr_mtime()
{
  tUInt8 PORT_RDY_read_csr_mtime;
  tUInt8 DEF_CAN_FIRE_read_csr_mtime;
  DEF_CAN_FIRE_read_csr_mtime = (tUInt8)1u;
  PORT_RDY_read_csr_mtime = DEF_CAN_FIRE_read_csr_mtime;
  return PORT_RDY_read_csr_mtime;
}

void MOD_mkCSR_RegFile::METH_send_performance_events(tUWide ARG_send_performance_events_evts)
{
  PORT_send_performance_events_evts = ARG_send_performance_events_evts;
  if (PORT_RDY_send_performance_events)
    INST_perf_counters.METH_send_performance_events(ARG_send_performance_events_evts);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_send_performance_events()
{
  tUInt8 DEF_CAN_FIRE_send_performance_events;
  DEF_CAN_FIRE_send_performance_events = (tUInt8)1u;
  PORT_RDY_send_performance_events = DEF_CAN_FIRE_send_performance_events;
  return PORT_RDY_send_performance_events;
}

tUInt8 MOD_mkCSR_RegFile::METH_access_permitted_1(tUInt8 ARG_access_permitted_1_priv,
						  tUInt32 ARG_access_permitted_1_csr_addr,
						  tUInt8 ARG_access_permitted_1_read_not_write)
{
  tUInt8 DEF_access_permitted_1_csr_addr_ULE_0xC1F___d2319;
  tUInt8 DEF_NOT_access_permitted_1_csr_addr_ULT_0xC03_317__ETC___d2438;
  tUInt8 DEF_access_permitted_1_csr_addr_ULT_0xC03_317_OR_N_ETC___d2457;
  tUInt8 DEF_access_permitted_1_csr_addr_ULT_0xC03___d2317;
  tUInt8 DEF_NOT_access_permitted_1_read_not_write___d2441;
  tUInt8 DEF_access_permitted_1_csr_addr_EQ_0x1___d2331;
  tUInt8 DEF_access_permitted_1_csr_addr_EQ_0x2___d2333;
  tUInt8 DEF_access_permitted_1_csr_addr_EQ_0x3___d2335;
  tUInt8 DEF_access_permitted_1_csr_addr_EQ_0x180___d2365;
  tUInt8 DEF_access_permitted_1_csr_addr_EQ_0xC00___d2337;
  tUInt8 DEF_access_permitted_1_csr_addr_EQ_0xC01___d2339;
  tUInt8 DEF_access_permitted_1_csr_addr_EQ_0xC02___d2341;
  tUInt8 PORT_access_permitted_1;
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_csr_mstatus_rg_mstatus_BIT_20___h53550 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 20u));
  DEF_access_permitted_1_csr_addr_EQ_0xC02___d2341 = ARG_access_permitted_1_csr_addr == 3074u;
  DEF_access_permitted_1_csr_addr_EQ_0xC01___d2339 = ARG_access_permitted_1_csr_addr == 3073u;
  DEF_access_permitted_1_csr_addr_EQ_0x180___d2365 = ARG_access_permitted_1_csr_addr == 384u;
  DEF_access_permitted_1_csr_addr_EQ_0xC00___d2337 = ARG_access_permitted_1_csr_addr == 3072u;
  DEF_access_permitted_1_csr_addr_EQ_0x3___d2335 = ARG_access_permitted_1_csr_addr == 3u;
  DEF_access_permitted_1_csr_addr_EQ_0x2___d2333 = ARG_access_permitted_1_csr_addr == 2u;
  DEF_access_permitted_1_csr_addr_EQ_0x1___d2331 = ARG_access_permitted_1_csr_addr == 1u;
  DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431 = !DEF_csr_mstatus_rg_mstatus_BIT_20___h53550;
  DEF_NOT_access_permitted_1_read_not_write___d2441 = !ARG_access_permitted_1_read_not_write;
  DEF_access_permitted_1_csr_addr_ULT_0xC03___d2317 = ARG_access_permitted_1_csr_addr < 3075u;
  DEF_access_permitted_1_csr_addr_ULE_0xC1F___d2319 = ARG_access_permitted_1_csr_addr <= 3103u;
  DEF_access_permitted_1_csr_addr_ULT_0xC03_317_OR_N_ETC___d2457 = (((((((DEF_access_permitted_1_csr_addr_ULT_0xC03___d2317 || !DEF_access_permitted_1_csr_addr_ULE_0xC1F___d2319) || DEF_NOT_access_permitted_1_read_not_write___d2441) && !DEF_access_permitted_1_csr_addr_EQ_0x1___d2331) && !DEF_access_permitted_1_csr_addr_EQ_0x2___d2333) && !DEF_access_permitted_1_csr_addr_EQ_0x3___d2335) && (!DEF_access_permitted_1_csr_addr_EQ_0xC00___d2337 || DEF_NOT_access_permitted_1_read_not_write___d2441)) && (!DEF_access_permitted_1_csr_addr_EQ_0xC01___d2339 || DEF_NOT_access_permitted_1_read_not_write___d2441)) && (!DEF_access_permitted_1_csr_addr_EQ_0xC02___d2341 || DEF_NOT_access_permitted_1_read_not_write___d2441);
  DEF_NOT_access_permitted_1_csr_addr_ULT_0xC03_317__ETC___d2438 = ((((((((((((((((((((((((((((((((((((((((((((((((((((!DEF_access_permitted_1_csr_addr_ULT_0xC03___d2317 && DEF_access_permitted_1_csr_addr_ULE_0xC1F___d2319) || (!(ARG_access_permitted_1_csr_addr < 2819u) && ARG_access_permitted_1_csr_addr <= 2847u)) || (!(ARG_access_permitted_1_csr_addr < 803u) && ARG_access_permitted_1_csr_addr <= 831u)) || DEF_access_permitted_1_csr_addr_EQ_0x1___d2331) || DEF_access_permitted_1_csr_addr_EQ_0x2___d2333) || DEF_access_permitted_1_csr_addr_EQ_0x3___d2335) || DEF_access_permitted_1_csr_addr_EQ_0xC00___d2337) || DEF_access_permitted_1_csr_addr_EQ_0xC01___d2339) || DEF_access_permitted_1_csr_addr_EQ_0xC02___d2341) || ARG_access_permitted_1_csr_addr == 256u) || ARG_access_permitted_1_csr_addr == 258u) || ARG_access_permitted_1_csr_addr == 259u) || ARG_access_permitted_1_csr_addr == 260u) || ARG_access_permitted_1_csr_addr == 261u) || ARG_access_permitted_1_csr_addr == 262u) || ARG_access_permitted_1_csr_addr == 320u) || ARG_access_permitted_1_csr_addr == 321u) || ARG_access_permitted_1_csr_addr == 322u) || ARG_access_permitted_1_csr_addr == 323u) || ARG_access_permitted_1_csr_addr == 324u) || DEF_access_permitted_1_csr_addr_EQ_0x180___d2365) || ARG_access_permitted_1_csr_addr == 770u) || ARG_access_permitted_1_csr_addr == 771u) || ARG_access_permitted_1_csr_addr == 2496u) || ARG_access_permitted_1_csr_addr == 3857u) || ARG_access_permitted_1_csr_addr == 3858u) || ARG_access_permitted_1_csr_addr == 3859u) || ARG_access_permitted_1_csr_addr == 3860u) || ARG_access_permitted_1_csr_addr == 768u) || ARG_access_permitted_1_csr_addr == 769u) || ARG_access_permitted_1_csr_addr == 772u) || ARG_access_permitted_1_csr_addr == 773u) || ARG_access_permitted_1_csr_addr == 774u) || ARG_access_permitted_1_csr_addr == 832u) || ARG_access_permitted_1_csr_addr == 833u) || ARG_access_permitted_1_csr_addr == 834u) || ARG_access_permitted_1_csr_addr == 835u) || ARG_access_permitted_1_csr_addr == 836u) || ARG_access_permitted_1_csr_addr == 3008u) || ARG_access_permitted_1_csr_addr == 2816u) || ARG_access_permitted_1_csr_addr == 2818u) || ARG_access_permitted_1_csr_addr == 800u) || ARG_access_permitted_1_csr_addr == 1952u) || ARG_access_permitted_1_csr_addr == 1953u) || ARG_access_permitted_1_csr_addr == 1954u) || ARG_access_permitted_1_csr_addr == 1955u) || ARG_access_permitted_1_csr_addr == 1968u) || ARG_access_permitted_1_csr_addr == 1969u) || ARG_access_permitted_1_csr_addr == 1970u) || ARG_access_permitted_1_csr_addr == 1971u) && !(ARG_access_permitted_1_priv < ((tUInt8)((tUInt8)3u & (ARG_access_permitted_1_csr_addr >> 8u))))) && (!DEF_access_permitted_1_csr_addr_EQ_0x180___d2365 || DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431)) && (ARG_access_permitted_1_read_not_write || !(((tUInt8)(ARG_access_permitted_1_csr_addr >> 10u)) == (tUInt8)3u));
  PORT_access_permitted_1 = (tUInt8)3u & ((DEF_NOT_access_permitted_1_csr_addr_ULT_0xC03_317__ETC___d2438 << 1u) | DEF_access_permitted_1_csr_addr_ULT_0xC03_317_OR_N_ETC___d2457);
  return PORT_access_permitted_1;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_access_permitted_1()
{
  tUInt8 PORT_RDY_access_permitted_1;
  tUInt8 DEF_CAN_FIRE_access_permitted_1;
  DEF_CAN_FIRE_access_permitted_1 = (tUInt8)1u;
  PORT_RDY_access_permitted_1 = DEF_CAN_FIRE_access_permitted_1;
  return PORT_RDY_access_permitted_1;
}

tUInt8 MOD_mkCSR_RegFile::METH_access_permitted_2(tUInt8 ARG_access_permitted_2_priv,
						  tUInt32 ARG_access_permitted_2_csr_addr,
						  tUInt8 ARG_access_permitted_2_read_not_write)
{
  tUInt8 DEF_access_permitted_2_csr_addr_ULE_0xC1F___d2460;
  tUInt8 DEF_NOT_access_permitted_2_csr_addr_ULT_0xC03_458__ETC___d2577;
  tUInt8 DEF_access_permitted_2_csr_addr_ULT_0xC03_458_OR_N_ETC___d2596;
  tUInt8 DEF_access_permitted_2_csr_addr_ULT_0xC03___d2458;
  tUInt8 DEF_NOT_access_permitted_2_read_not_write___d2580;
  tUInt8 DEF_access_permitted_2_csr_addr_EQ_0x1___d2472;
  tUInt8 DEF_access_permitted_2_csr_addr_EQ_0x2___d2474;
  tUInt8 DEF_access_permitted_2_csr_addr_EQ_0x3___d2476;
  tUInt8 DEF_access_permitted_2_csr_addr_EQ_0x180___d2506;
  tUInt8 DEF_access_permitted_2_csr_addr_EQ_0xC00___d2478;
  tUInt8 DEF_access_permitted_2_csr_addr_EQ_0xC01___d2480;
  tUInt8 DEF_access_permitted_2_csr_addr_EQ_0xC02___d2482;
  tUInt8 PORT_access_permitted_2;
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_csr_mstatus_rg_mstatus_BIT_20___h53550 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 20u));
  DEF_access_permitted_2_csr_addr_EQ_0xC02___d2482 = ARG_access_permitted_2_csr_addr == 3074u;
  DEF_access_permitted_2_csr_addr_EQ_0xC01___d2480 = ARG_access_permitted_2_csr_addr == 3073u;
  DEF_access_permitted_2_csr_addr_EQ_0x180___d2506 = ARG_access_permitted_2_csr_addr == 384u;
  DEF_access_permitted_2_csr_addr_EQ_0xC00___d2478 = ARG_access_permitted_2_csr_addr == 3072u;
  DEF_access_permitted_2_csr_addr_EQ_0x3___d2476 = ARG_access_permitted_2_csr_addr == 3u;
  DEF_access_permitted_2_csr_addr_EQ_0x2___d2474 = ARG_access_permitted_2_csr_addr == 2u;
  DEF_access_permitted_2_csr_addr_EQ_0x1___d2472 = ARG_access_permitted_2_csr_addr == 1u;
  DEF_NOT_access_permitted_2_read_not_write___d2580 = !ARG_access_permitted_2_read_not_write;
  DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431 = !DEF_csr_mstatus_rg_mstatus_BIT_20___h53550;
  DEF_access_permitted_2_csr_addr_ULT_0xC03___d2458 = ARG_access_permitted_2_csr_addr < 3075u;
  DEF_access_permitted_2_csr_addr_ULE_0xC1F___d2460 = ARG_access_permitted_2_csr_addr <= 3103u;
  DEF_access_permitted_2_csr_addr_ULT_0xC03_458_OR_N_ETC___d2596 = (((((((DEF_access_permitted_2_csr_addr_ULT_0xC03___d2458 || !DEF_access_permitted_2_csr_addr_ULE_0xC1F___d2460) || DEF_NOT_access_permitted_2_read_not_write___d2580) && !DEF_access_permitted_2_csr_addr_EQ_0x1___d2472) && !DEF_access_permitted_2_csr_addr_EQ_0x2___d2474) && !DEF_access_permitted_2_csr_addr_EQ_0x3___d2476) && (!DEF_access_permitted_2_csr_addr_EQ_0xC00___d2478 || DEF_NOT_access_permitted_2_read_not_write___d2580)) && (!DEF_access_permitted_2_csr_addr_EQ_0xC01___d2480 || DEF_NOT_access_permitted_2_read_not_write___d2580)) && (!DEF_access_permitted_2_csr_addr_EQ_0xC02___d2482 || DEF_NOT_access_permitted_2_read_not_write___d2580);
  DEF_NOT_access_permitted_2_csr_addr_ULT_0xC03_458__ETC___d2577 = ((((((((((((((((((((((((((((((((((((((((((((((((((((!DEF_access_permitted_2_csr_addr_ULT_0xC03___d2458 && DEF_access_permitted_2_csr_addr_ULE_0xC1F___d2460) || (!(ARG_access_permitted_2_csr_addr < 2819u) && ARG_access_permitted_2_csr_addr <= 2847u)) || (!(ARG_access_permitted_2_csr_addr < 803u) && ARG_access_permitted_2_csr_addr <= 831u)) || DEF_access_permitted_2_csr_addr_EQ_0x1___d2472) || DEF_access_permitted_2_csr_addr_EQ_0x2___d2474) || DEF_access_permitted_2_csr_addr_EQ_0x3___d2476) || DEF_access_permitted_2_csr_addr_EQ_0xC00___d2478) || DEF_access_permitted_2_csr_addr_EQ_0xC01___d2480) || DEF_access_permitted_2_csr_addr_EQ_0xC02___d2482) || ARG_access_permitted_2_csr_addr == 256u) || ARG_access_permitted_2_csr_addr == 258u) || ARG_access_permitted_2_csr_addr == 259u) || ARG_access_permitted_2_csr_addr == 260u) || ARG_access_permitted_2_csr_addr == 261u) || ARG_access_permitted_2_csr_addr == 262u) || ARG_access_permitted_2_csr_addr == 320u) || ARG_access_permitted_2_csr_addr == 321u) || ARG_access_permitted_2_csr_addr == 322u) || ARG_access_permitted_2_csr_addr == 323u) || ARG_access_permitted_2_csr_addr == 324u) || DEF_access_permitted_2_csr_addr_EQ_0x180___d2506) || ARG_access_permitted_2_csr_addr == 770u) || ARG_access_permitted_2_csr_addr == 771u) || ARG_access_permitted_2_csr_addr == 2496u) || ARG_access_permitted_2_csr_addr == 3857u) || ARG_access_permitted_2_csr_addr == 3858u) || ARG_access_permitted_2_csr_addr == 3859u) || ARG_access_permitted_2_csr_addr == 3860u) || ARG_access_permitted_2_csr_addr == 768u) || ARG_access_permitted_2_csr_addr == 769u) || ARG_access_permitted_2_csr_addr == 772u) || ARG_access_permitted_2_csr_addr == 773u) || ARG_access_permitted_2_csr_addr == 774u) || ARG_access_permitted_2_csr_addr == 832u) || ARG_access_permitted_2_csr_addr == 833u) || ARG_access_permitted_2_csr_addr == 834u) || ARG_access_permitted_2_csr_addr == 835u) || ARG_access_permitted_2_csr_addr == 836u) || ARG_access_permitted_2_csr_addr == 3008u) || ARG_access_permitted_2_csr_addr == 2816u) || ARG_access_permitted_2_csr_addr == 2818u) || ARG_access_permitted_2_csr_addr == 800u) || ARG_access_permitted_2_csr_addr == 1952u) || ARG_access_permitted_2_csr_addr == 1953u) || ARG_access_permitted_2_csr_addr == 1954u) || ARG_access_permitted_2_csr_addr == 1955u) || ARG_access_permitted_2_csr_addr == 1968u) || ARG_access_permitted_2_csr_addr == 1969u) || ARG_access_permitted_2_csr_addr == 1970u) || ARG_access_permitted_2_csr_addr == 1971u) && !(ARG_access_permitted_2_priv < ((tUInt8)((tUInt8)3u & (ARG_access_permitted_2_csr_addr >> 8u))))) && (!DEF_access_permitted_2_csr_addr_EQ_0x180___d2506 || DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431)) && (ARG_access_permitted_2_read_not_write || !(((tUInt8)(ARG_access_permitted_2_csr_addr >> 10u)) == (tUInt8)3u));
  PORT_access_permitted_2 = (tUInt8)3u & ((DEF_NOT_access_permitted_2_csr_addr_ULT_0xC03_458__ETC___d2577 << 1u) | DEF_access_permitted_2_csr_addr_ULT_0xC03_458_OR_N_ETC___d2596);
  return PORT_access_permitted_2;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_access_permitted_2()
{
  tUInt8 PORT_RDY_access_permitted_2;
  tUInt8 DEF_CAN_FIRE_access_permitted_2;
  DEF_CAN_FIRE_access_permitted_2 = (tUInt8)1u;
  PORT_RDY_access_permitted_2 = DEF_CAN_FIRE_access_permitted_2;
  return PORT_RDY_access_permitted_2;
}

tUInt8 MOD_mkCSR_RegFile::METH_csr_counter_read_fault(tUInt8 ARG_csr_counter_read_fault_priv,
						      tUInt32 ARG_csr_counter_read_fault_csr_addr)
{
  tUInt8 DEF_csr_counter_read_fault_priv_EQ_0b1_623_OR_csr__ETC___d2625;
  tUInt8 DEF_csr_counter_read_fault_csr_addr_EQ_0xC00_626_A_ETC___d2650;
  tUInt32 DEF_i__h53794;
  tUInt8 DEF_csr_counter_read_fault_csr_addr_MINUS_0xC03_64_ETC___d2646;
  tUInt32 DEF_bs__h53796;
  tUInt8 PORT_csr_counter_read_fault;
  DEF_x__h12865 = INST_rg_mcounteren.METH_read();
  DEF_bs__h53796 = (tUInt32)(DEF_x__h12865 >> 3u);
  DEF_i__h53794 = 4095u & (ARG_csr_counter_read_fault_csr_addr - 3075u);
  DEF_csr_counter_read_fault_csr_addr_MINUS_0xC03_64_ETC___d2646 = (tUInt8)((tUInt8)31u & DEF_i__h53794);
  DEF_csr_counter_read_fault_csr_addr_EQ_0xC00_626_A_ETC___d2650 = (((ARG_csr_counter_read_fault_csr_addr == 3072u && !((tUInt8)((tUInt8)1u & DEF_x__h12865))) || (ARG_csr_counter_read_fault_csr_addr == 3073u && !((tUInt8)((tUInt8)1u & (DEF_x__h12865 >> 1u))))) || (ARG_csr_counter_read_fault_csr_addr == 3074u && !((tUInt8)((tUInt8)1u & (DEF_x__h12865 >> 2u))))) || ((!(ARG_csr_counter_read_fault_csr_addr < 3075u) && ARG_csr_counter_read_fault_csr_addr <= 3103u) && !primExtract8(1u,
																																																												 29u,
																																																												 (tUInt32)(DEF_bs__h53796),
																																																												 5u,
																																																												 (tUInt8)(DEF_csr_counter_read_fault_csr_addr_MINUS_0xC03_64_ETC___d2646),
																																																												 5u,
																																																												 (tUInt8)(DEF_csr_counter_read_fault_csr_addr_MINUS_0xC03_64_ETC___d2646)));
  DEF_csr_counter_read_fault_priv_EQ_0b1_623_OR_csr__ETC___d2625 = ARG_csr_counter_read_fault_priv == (tUInt8)1u || ARG_csr_counter_read_fault_priv == (tUInt8)0u;
  PORT_csr_counter_read_fault = DEF_csr_counter_read_fault_priv_EQ_0b1_623_OR_csr__ETC___d2625 && DEF_csr_counter_read_fault_csr_addr_EQ_0xC00_626_A_ETC___d2650;
  return PORT_csr_counter_read_fault;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_counter_read_fault()
{
  tUInt8 PORT_RDY_csr_counter_read_fault;
  tUInt8 DEF_CAN_FIRE_csr_counter_read_fault;
  DEF_CAN_FIRE_csr_counter_read_fault = (tUInt8)1u;
  PORT_RDY_csr_counter_read_fault = DEF_CAN_FIRE_csr_counter_read_fault;
  return PORT_RDY_csr_counter_read_fault;
}

tUInt64 MOD_mkCSR_RegFile::METH_csr_mip_read()
{
  tUInt64 PORT_csr_mip_read;
  DEF_mip__h55943 = INST_csr_mip.METH_mv_read();
  PORT_csr_mip_read = DEF_mip__h55943;
  return PORT_csr_mip_read;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_csr_mip_read()
{
  tUInt8 PORT_RDY_csr_mip_read;
  tUInt8 DEF_CAN_FIRE_csr_mip_read;
  DEF_CAN_FIRE_csr_mip_read = (tUInt8)1u;
  PORT_RDY_csr_mip_read = DEF_CAN_FIRE_csr_mip_read;
  return PORT_RDY_csr_mip_read;
}

void MOD_mkCSR_RegFile::METH_m_external_interrupt_req(tUInt8 ARG_m_external_interrupt_req_set_not_clear)
{
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_x__h34721 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 = !(DEF_x__h34721 <= (tUInt8)1u);
  INST_csr_mip.METH_m_external_interrupt_req(ARG_m_external_interrupt_req_set_not_clear);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl,
		     this,
		     "s,64,1",
		     &__str_literal_96,
		     DEF_rg_mcycle___d33,
		     ARG_m_external_interrupt_req_set_not_clear);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_m_external_interrupt_req()
{
  tUInt8 DEF_CAN_FIRE_m_external_interrupt_req;
  tUInt8 PORT_RDY_m_external_interrupt_req;
  DEF_CAN_FIRE_m_external_interrupt_req = (tUInt8)1u;
  PORT_RDY_m_external_interrupt_req = DEF_CAN_FIRE_m_external_interrupt_req;
  return PORT_RDY_m_external_interrupt_req;
}

void MOD_mkCSR_RegFile::METH_s_external_interrupt_req(tUInt8 ARG_s_external_interrupt_req_set_not_clear)
{
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_x__h34721 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 = !(DEF_x__h34721 <= (tUInt8)1u);
  INST_csr_mip.METH_s_external_interrupt_req(ARG_s_external_interrupt_req_set_not_clear);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl,
		     this,
		     "s,64,1",
		     &__str_literal_97,
		     DEF_rg_mcycle___d33,
		     ARG_s_external_interrupt_req_set_not_clear);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_s_external_interrupt_req()
{
  tUInt8 DEF_CAN_FIRE_s_external_interrupt_req;
  tUInt8 PORT_RDY_s_external_interrupt_req;
  DEF_CAN_FIRE_s_external_interrupt_req = (tUInt8)1u;
  PORT_RDY_s_external_interrupt_req = DEF_CAN_FIRE_s_external_interrupt_req;
  return PORT_RDY_s_external_interrupt_req;
}

void MOD_mkCSR_RegFile::METH_timer_interrupt_req(tUInt8 ARG_timer_interrupt_req_set_not_clear)
{
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_x__h34721 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 = !(DEF_x__h34721 <= (tUInt8)1u);
  INST_csr_mip.METH_timer_interrupt_req(ARG_timer_interrupt_req_set_not_clear);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl,
		     this,
		     "s,64,1",
		     &__str_literal_98,
		     DEF_rg_mcycle___d33,
		     ARG_timer_interrupt_req_set_not_clear);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_timer_interrupt_req()
{
  tUInt8 DEF_CAN_FIRE_timer_interrupt_req;
  tUInt8 PORT_RDY_timer_interrupt_req;
  DEF_CAN_FIRE_timer_interrupt_req = (tUInt8)1u;
  PORT_RDY_timer_interrupt_req = DEF_CAN_FIRE_timer_interrupt_req;
  return PORT_RDY_timer_interrupt_req;
}

void MOD_mkCSR_RegFile::METH_software_interrupt_req(tUInt8 ARG_software_interrupt_req_set_not_clear)
{
  DEF_rg_mcycle___d33 = INST_rg_mcycle.METH_read();
  DEF_x__h34721 = INST_cfg_verbosity.METH_read();
  DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 = !(DEF_x__h34721 <= (tUInt8)1u);
  INST_csr_mip.METH_software_interrupt_req(ARG_software_interrupt_req_set_not_clear);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      dollar_display(sim_hdl,
		     this,
		     "s,64,1",
		     &__str_literal_99,
		     DEF_rg_mcycle___d33,
		     ARG_software_interrupt_req_set_not_clear);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_software_interrupt_req()
{
  tUInt8 DEF_CAN_FIRE_software_interrupt_req;
  tUInt8 PORT_RDY_software_interrupt_req;
  DEF_CAN_FIRE_software_interrupt_req = (tUInt8)1u;
  PORT_RDY_software_interrupt_req = DEF_CAN_FIRE_software_interrupt_req;
  return PORT_RDY_software_interrupt_req;
}

tUInt8 MOD_mkCSR_RegFile::METH_interrupt_pending(tUInt8 ARG_interrupt_pending_cur_priv)
{
  tUInt8 DEF_csr_mip_mv_read__84_BIT_4_782_AND_csr_mie_mv_r_ETC___d2795;
  tUInt8 DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2781;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2660;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_0b11___d2667;
  tUInt8 DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791;
  tUInt8 DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673;
  tUInt8 DEF__theResult____h54007;
  tUInt8 DEF__theResult____h54219;
  tUInt8 DEF__theResult____h54431;
  tUInt8 DEF__theResult____h54643;
  tUInt8 DEF__theResult____h54855;
  tUInt8 DEF__theResult____h55067;
  tUInt8 DEF__theResult____h55279;
  tUInt8 DEF__theResult____h55491;
  tUInt8 DEF__theResult____h55703;
  tUInt8 DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2691;
  tUInt8 DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2706;
  tUInt8 DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2721;
  tUInt8 DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2736;
  tUInt8 DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2751;
  tUInt8 DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2766;
  tUInt8 DEF_IF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_N_ETC___d2840;
  tUInt8 DEF_rg_mideleg_BIT_0___h55586;
  tUInt8 DEF_rg_mideleg_BIT_1___h54950;
  tUInt8 DEF_rg_mideleg_BIT_3___h54314;
  tUInt8 DEF_rg_mideleg_BIT_4___h55798;
  tUInt8 DEF_rg_mideleg_BIT_5___h55162;
  tUInt8 DEF_rg_mideleg_BIT_7___h54526;
  tUInt8 DEF_rg_mideleg_BIT_8___h55374;
  tUInt8 DEF_rg_mideleg_BIT_9___h54738;
  tUInt8 DEF_rg_mideleg_BIT_11___h54102;
  tUInt8 DEF_csr_mstatus_rg_mstatus_BIT_1___h55873;
  tUInt8 DEF_csr_mstatus_rg_mstatus_BIT_3___h55897;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2684;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2686;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2658;
  tUInt8 DEF_csr_mip_mv_read__84_BIT_3___d2677;
  tUInt8 DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2676;
  tUInt8 DEF_csr_mie_mv_read__24_BIT_3___d2679;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2699;
  tUInt8 DEF_csr_mie_mv_read__24_BIT_7___d2694;
  tUInt8 DEF_csr_mip_mv_read__84_BIT_7___d2692;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2701;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2714;
  tUInt8 DEF_csr_mie_mv_read__24_BIT_9___d2709;
  tUInt8 DEF_csr_mip_mv_read__84_BIT_9___d2707;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2716;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2729;
  tUInt8 DEF_csr_mie_mv_read__24_BIT_1___d2724;
  tUInt8 DEF_csr_mip_mv_read__84_BIT_1___d2722;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2731;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2744;
  tUInt8 DEF_csr_mie_mv_read__24_BIT_5___d2739;
  tUInt8 DEF_csr_mip_mv_read__84_BIT_5___d2737;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2746;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2759;
  tUInt8 DEF_csr_mie_mv_read__24_BIT_8___d2754;
  tUInt8 DEF_csr_mip_mv_read__84_BIT_8___d2752;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2761;
  tUInt8 DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2774;
  tUInt8 DEF_csr_mie_mv_read__24_BIT_0___d2769;
  tUInt8 DEF_csr_mip_mv_read__84_BIT_0___d2767;
  tUInt8 DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2776;
  tUInt8 PORT_interrupt_pending;
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_mip__h55943 = INST_csr_mip.METH_mv_read();
  DEF_csr_mip_mv_read__84_BIT_0___d2767 = (tUInt8)((tUInt8)1u & DEF_mip__h55943);
  DEF_csr_mip_mv_read__84_BIT_8___d2752 = (tUInt8)((tUInt8)1u & (DEF_mip__h55943 >> 8u));
  DEF_csr_mip_mv_read__84_BIT_5___d2737 = (tUInt8)((tUInt8)1u & (DEF_mip__h55943 >> 5u));
  DEF_csr_mip_mv_read__84_BIT_1___d2722 = (tUInt8)((tUInt8)1u & (DEF_mip__h55943 >> 1u));
  DEF_csr_mip_mv_read__84_BIT_9___d2707 = (tUInt8)((tUInt8)1u & (DEF_mip__h55943 >> 9u));
  DEF_csr_mip_mv_read__84_BIT_7___d2692 = (tUInt8)((tUInt8)1u & (DEF_mip__h55943 >> 7u));
  DEF_csr_mip_mv_read__84_BIT_3___d2677 = (tUInt8)((tUInt8)1u & (DEF_mip__h55943 >> 3u));
  DEF_mie__h55944 = INST_csr_mie.METH_mv_read();
  DEF_csr_mie_mv_read__24_BIT_0___d2769 = (tUInt8)((tUInt8)1u & DEF_mie__h55944);
  DEF_csr_mie_mv_read__24_BIT_8___d2754 = (tUInt8)((tUInt8)1u & (DEF_mie__h55944 >> 8u));
  DEF_csr_mie_mv_read__24_BIT_5___d2739 = (tUInt8)((tUInt8)1u & (DEF_mie__h55944 >> 5u));
  DEF_csr_mie_mv_read__24_BIT_1___d2724 = (tUInt8)((tUInt8)1u & (DEF_mie__h55944 >> 1u));
  DEF_csr_mie_mv_read__24_BIT_9___d2709 = (tUInt8)((tUInt8)1u & (DEF_mie__h55944 >> 9u));
  DEF_csr_mie_mv_read__24_BIT_7___d2694 = (tUInt8)((tUInt8)1u & (DEF_mie__h55944 >> 7u));
  DEF_csr_mie_mv_read__24_BIT_3___d2679 = (tUInt8)((tUInt8)1u & (DEF_mie__h55944 >> 3u));
  DEF_mideleg__h33309 = INST_rg_mideleg.METH_read();
  DEF_csr_mstatus_rg_mstatus_BIT_3___h55897 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 3u));
  DEF_csr_mstatus_rg_mstatus_BIT_1___h55873 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 1u));
  DEF_csr_mstatus_rg_mstatus_BIT_0___h55849 = (tUInt8)((tUInt8)1u & DEF_mstatus__h38080);
  DEF_rg_mideleg_BIT_11___h54102 = (tUInt8)(DEF_mideleg__h33309 >> 11u);
  DEF_rg_mideleg_BIT_9___h54738 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h33309 >> 9u));
  DEF_rg_mideleg_BIT_8___h55374 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h33309 >> 8u));
  DEF_rg_mideleg_BIT_7___h54526 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h33309 >> 7u));
  DEF_rg_mideleg_BIT_5___h55162 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h33309 >> 5u));
  DEF_rg_mideleg_BIT_4___h55798 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h33309 >> 4u));
  DEF_rg_mideleg_BIT_3___h54314 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h33309 >> 3u));
  DEF_rg_mideleg_BIT_1___h54950 = (tUInt8)((tUInt8)1u & (DEF_mideleg__h33309 >> 1u));
  DEF_rg_mideleg_BIT_0___h55586 = (tUInt8)((tUInt8)1u & DEF_mideleg__h33309);
  DEF__theResult____h55703 = DEF_rg_mideleg_BIT_4___h55798 ? (tUInt8)1u : (tUInt8)3u;
  DEF__theResult____h55491 = DEF_rg_mideleg_BIT_0___h55586 ? (tUInt8)1u : (tUInt8)3u;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2776 = ARG_interrupt_pending_cur_priv == DEF__theResult____h55491;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2774 = ARG_interrupt_pending_cur_priv < DEF__theResult____h55491;
  DEF__theResult____h55279 = DEF_rg_mideleg_BIT_8___h55374 ? (tUInt8)1u : (tUInt8)3u;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2761 = ARG_interrupt_pending_cur_priv == DEF__theResult____h55279;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2759 = ARG_interrupt_pending_cur_priv < DEF__theResult____h55279;
  DEF__theResult____h55067 = DEF_rg_mideleg_BIT_5___h55162 ? (tUInt8)1u : (tUInt8)3u;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2746 = ARG_interrupt_pending_cur_priv == DEF__theResult____h55067;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2744 = ARG_interrupt_pending_cur_priv < DEF__theResult____h55067;
  DEF__theResult____h54855 = DEF_rg_mideleg_BIT_1___h54950 ? (tUInt8)1u : (tUInt8)3u;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2731 = ARG_interrupt_pending_cur_priv == DEF__theResult____h54855;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2729 = ARG_interrupt_pending_cur_priv < DEF__theResult____h54855;
  DEF__theResult____h54643 = DEF_rg_mideleg_BIT_9___h54738 ? (tUInt8)1u : (tUInt8)3u;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2716 = ARG_interrupt_pending_cur_priv == DEF__theResult____h54643;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2714 = ARG_interrupt_pending_cur_priv < DEF__theResult____h54643;
  DEF__theResult____h54431 = DEF_rg_mideleg_BIT_7___h54526 ? (tUInt8)1u : (tUInt8)3u;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2701 = ARG_interrupt_pending_cur_priv == DEF__theResult____h54431;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2699 = ARG_interrupt_pending_cur_priv < DEF__theResult____h54431;
  DEF__theResult____h54219 = DEF_rg_mideleg_BIT_3___h54314 ? (tUInt8)1u : (tUInt8)3u;
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2686 = ARG_interrupt_pending_cur_priv == DEF__theResult____h54219;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2684 = ARG_interrupt_pending_cur_priv < DEF__theResult____h54219;
  DEF__theResult____h54007 = DEF_rg_mideleg_BIT_11___h54102 ? (tUInt8)1u : (tUInt8)3u;
  DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2658 = ARG_interrupt_pending_cur_priv < DEF__theResult____h54007;
  DEF_interrupt_pending_cur_priv_EQ_0b11___d2667 = ARG_interrupt_pending_cur_priv == (tUInt8)3u;
  switch (ARG_interrupt_pending_cur_priv) {
  case (tUInt8)0u:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673 = !DEF_csr_mstatus_rg_mstatus_BIT_0___h55849;
    break;
  case (tUInt8)1u:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673 = !DEF_csr_mstatus_rg_mstatus_BIT_1___h55873;
    break;
  default:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673 = !DEF_interrupt_pending_cur_priv_EQ_0b11___d2667 || !DEF_csr_mstatus_rg_mstatus_BIT_3___h55897;
  }
  switch (ARG_interrupt_pending_cur_priv) {
  case (tUInt8)0u:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791 = DEF_csr_mstatus_rg_mstatus_BIT_0___h55849;
    break;
  case (tUInt8)1u:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791 = DEF_csr_mstatus_rg_mstatus_BIT_1___h55873;
    break;
  default:
    DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791 = DEF_interrupt_pending_cur_priv_EQ_0b11___d2667 && DEF_csr_mstatus_rg_mstatus_BIT_3___h55897;
  }
  DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2660 = ARG_interrupt_pending_cur_priv == DEF__theResult____h54007;
  DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2676 = (!((tUInt8)((tUInt8)1u & (DEF_mip__h55943 >> 11u))) || !((tUInt8)((tUInt8)1u & (DEF_mie__h55944 >> 11u)))) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2658 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2660 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673));
  DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2691 = DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2676 && ((!DEF_csr_mip_mv_read__84_BIT_3___d2677 || !DEF_csr_mie_mv_read__24_BIT_3___d2679) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2684 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2686 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673)));
  DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2706 = DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2691 && ((!DEF_csr_mip_mv_read__84_BIT_7___d2692 || !DEF_csr_mie_mv_read__24_BIT_7___d2694) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2699 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2701 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673)));
  DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2721 = DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2706 && ((!DEF_csr_mip_mv_read__84_BIT_9___d2707 || !DEF_csr_mie_mv_read__24_BIT_9___d2709) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2714 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2716 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673)));
  DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2736 = DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2721 && ((!DEF_csr_mip_mv_read__84_BIT_1___d2722 || !DEF_csr_mie_mv_read__24_BIT_1___d2724) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2729 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2731 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673)));
  DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2751 = DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2736 && ((!DEF_csr_mip_mv_read__84_BIT_5___d2737 || !DEF_csr_mie_mv_read__24_BIT_5___d2739) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2744 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2746 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673)));
  DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2766 = DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2751 && ((!DEF_csr_mip_mv_read__84_BIT_8___d2752 || !DEF_csr_mie_mv_read__24_BIT_8___d2754) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2759 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2761 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673)));
  DEF_IF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_N_ETC___d2840 = DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2766 ? (tUInt8)127u & (((DEF_csr_mip_mv_read__84_BIT_0___d2767 && DEF_csr_mie_mv_read__24_BIT_0___d2769) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2774 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2776 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791))) << 6u) : (DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2751 ? (tUInt8)127u & ((((DEF_csr_mip_mv_read__84_BIT_8___d2752 && DEF_csr_mie_mv_read__24_BIT_8___d2754) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2759 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2761 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791))) << 6u) | (tUInt8)8u) : (DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2736 ? (tUInt8)127u & ((((DEF_csr_mip_mv_read__84_BIT_5___d2737 && DEF_csr_mie_mv_read__24_BIT_5___d2739) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2744 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2746 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791))) << 6u) | (tUInt8)5u) : (DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2721 ? (tUInt8)127u & ((((DEF_csr_mip_mv_read__84_BIT_1___d2722 && DEF_csr_mie_mv_read__24_BIT_1___d2724) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2729 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2731 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791))) << 6u) | (tUInt8)1u) : (DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2706 ? (tUInt8)127u & ((((DEF_csr_mip_mv_read__84_BIT_9___d2707 && DEF_csr_mie_mv_read__24_BIT_9___d2709) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2714 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2716 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791))) << 6u) | (tUInt8)9u) : (DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2691 ? (tUInt8)127u & ((((DEF_csr_mip_mv_read__84_BIT_7___d2692 && DEF_csr_mie_mv_read__24_BIT_7___d2694) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2699 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2701 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791))) << 6u) | (tUInt8)7u) : (DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2676 ? (tUInt8)127u & ((((DEF_csr_mip_mv_read__84_BIT_3___d2677 && DEF_csr_mie_mv_read__24_BIT_3___d2679) && (DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2684 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2686 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791))) << 6u) | (tUInt8)3u) : (tUInt8)127u & (((DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2658 || (DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2660 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791)) << 6u) | (tUInt8)11u)))))));
  DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2781 = DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2766 && ((!DEF_csr_mip_mv_read__84_BIT_0___d2767 || !DEF_csr_mie_mv_read__24_BIT_0___d2769) || (!DEF_interrupt_pending_cur_priv_ULT_IF_rg_mideleg_1_ETC___d2774 && (!DEF_interrupt_pending_cur_priv_EQ_IF_rg_mideleg_19_ETC___d2776 || DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2673)));
  DEF_csr_mip_mv_read__84_BIT_4_782_AND_csr_mie_mv_r_ETC___d2795 = (tUInt8)127u & (((((tUInt8)((tUInt8)1u & (DEF_mip__h55943 >> 4u)) && (tUInt8)((tUInt8)1u & (DEF_mie__h55944 >> 4u))) && (ARG_interrupt_pending_cur_priv < DEF__theResult____h55703 || (ARG_interrupt_pending_cur_priv == DEF__theResult____h55703 && DEF_IF_interrupt_pending_cur_priv_EQ_0b0_662_THEN__ETC___d2791))) << 6u) | (tUInt8)4u);
  PORT_interrupt_pending = DEF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_NOT__ETC___d2781 ? DEF_csr_mip_mv_read__84_BIT_4_782_AND_csr_mie_mv_r_ETC___d2795 : DEF_IF_NOT_csr_mip_mv_read__84_BIT_11_651_652_OR_N_ETC___d2840;
  return PORT_interrupt_pending;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_interrupt_pending()
{
  tUInt8 PORT_RDY_interrupt_pending;
  tUInt8 DEF_CAN_FIRE_interrupt_pending;
  DEF_CAN_FIRE_interrupt_pending = (tUInt8)1u;
  PORT_RDY_interrupt_pending = DEF_CAN_FIRE_interrupt_pending;
  return PORT_RDY_interrupt_pending;
}

tUInt8 MOD_mkCSR_RegFile::METH_wfi_resume()
{
  tUInt8 DEF_csr_mip_mv_read__84_AND_csr_mie_mv_read__24_84_ETC___d2842;
  tUInt8 PORT_wfi_resume;
  DEF_mip__h55943 = INST_csr_mip.METH_mv_read();
  DEF_mie__h55944 = INST_csr_mie.METH_mv_read();
  DEF_csr_mip_mv_read__84_AND_csr_mie_mv_read__24_84_ETC___d2842 = (DEF_mip__h55943 & DEF_mie__h55944) == 0llu;
  PORT_wfi_resume = !DEF_csr_mip_mv_read__84_AND_csr_mie_mv_read__24_84_ETC___d2842;
  return PORT_wfi_resume;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_wfi_resume()
{
  tUInt8 PORT_RDY_wfi_resume;
  tUInt8 DEF_CAN_FIRE_wfi_resume;
  DEF_CAN_FIRE_wfi_resume = (tUInt8)1u;
  PORT_RDY_wfi_resume = DEF_CAN_FIRE_wfi_resume;
  return PORT_RDY_wfi_resume;
}

void MOD_mkCSR_RegFile::METH_nmi_req(tUInt8 ARG_nmi_req_set_not_clear)
{
  INST_rg_nmi.METH_write(ARG_nmi_req_set_not_clear);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_nmi_req()
{
  tUInt8 DEF_CAN_FIRE_nmi_req;
  tUInt8 PORT_RDY_nmi_req;
  DEF_CAN_FIRE_nmi_req = (tUInt8)1u;
  PORT_RDY_nmi_req = DEF_CAN_FIRE_nmi_req;
  return PORT_RDY_nmi_req;
}

tUInt8 MOD_mkCSR_RegFile::METH_nmi_pending()
{
  tUInt8 PORT_nmi_pending;
  DEF_rg_nmi__h10118 = INST_rg_nmi.METH_read();
  PORT_nmi_pending = DEF_rg_nmi__h10118;
  return PORT_nmi_pending;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_nmi_pending()
{
  tUInt8 PORT_RDY_nmi_pending;
  tUInt8 DEF_CAN_FIRE_nmi_pending;
  DEF_CAN_FIRE_nmi_pending = (tUInt8)1u;
  PORT_RDY_nmi_pending = DEF_CAN_FIRE_nmi_pending;
  return PORT_RDY_nmi_pending;
}

tUWide MOD_mkCSR_RegFile::METH_read_dpcc()
{
  DEF_rg_dpcc___d402 = INST_rg_dpcc.METH_read();
  PORT_read_dpcc = DEF_rg_dpcc___d402;
  return PORT_read_dpcc;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_dpcc()
{
  tUInt8 DEF_CAN_FIRE_read_dpcc;
  tUInt8 PORT_RDY_read_dpcc;
  DEF_CAN_FIRE_read_dpcc = (tUInt8)1u;
  PORT_RDY_read_dpcc = DEF_CAN_FIRE_read_dpcc;
  return PORT_RDY_read_dpcc;
}

void MOD_mkCSR_RegFile::METH_write_dpcc(tUWide ARG_write_dpcc_pcc)
{
  PORT_write_dpcc_pcc = ARG_write_dpcc_pcc;
  INST_rg_dpcc.METH_write(ARG_write_dpcc_pcc);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_write_dpcc()
{
  tUInt8 DEF_CAN_FIRE_write_dpcc;
  tUInt8 PORT_RDY_write_dpcc;
  DEF_CAN_FIRE_write_dpcc = (tUInt8)1u;
  PORT_RDY_write_dpcc = DEF_CAN_FIRE_write_dpcc;
  return PORT_RDY_write_dpcc;
}

tUInt8 MOD_mkCSR_RegFile::METH_dcsr_break_enters_debug(tUInt8 ARG_dcsr_break_enters_debug_cur_priv)
{
  tUInt8 DEF_rg_dcsr_BIT_12___h56315;
  tUInt8 DEF_rg_dcsr_BIT_13___h56314;
  tUInt8 DEF_rg_dcsr_BIT_15___h56313;
  tUInt8 PORT_dcsr_break_enters_debug;
  DEF_rg_dcsr__h56340 = INST_rg_dcsr.METH_read();
  DEF_rg_dcsr_BIT_15___h56313 = (tUInt8)((tUInt8)1u & (DEF_rg_dcsr__h56340 >> 15u));
  DEF_rg_dcsr_BIT_13___h56314 = (tUInt8)((tUInt8)1u & (DEF_rg_dcsr__h56340 >> 13u));
  DEF_rg_dcsr_BIT_12___h56315 = (tUInt8)((tUInt8)1u & (DEF_rg_dcsr__h56340 >> 12u));
  switch (ARG_dcsr_break_enters_debug_cur_priv) {
  case (tUInt8)3u:
    PORT_dcsr_break_enters_debug = DEF_rg_dcsr_BIT_15___h56313;
    break;
  case (tUInt8)1u:
    PORT_dcsr_break_enters_debug = DEF_rg_dcsr_BIT_13___h56314;
    break;
  default:
    PORT_dcsr_break_enters_debug = DEF_rg_dcsr_BIT_12___h56315;
  }
  return PORT_dcsr_break_enters_debug;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_dcsr_break_enters_debug()
{
  tUInt8 DEF_CAN_FIRE_dcsr_break_enters_debug;
  tUInt8 PORT_RDY_dcsr_break_enters_debug;
  DEF_CAN_FIRE_dcsr_break_enters_debug = (tUInt8)1u;
  PORT_RDY_dcsr_break_enters_debug = DEF_CAN_FIRE_dcsr_break_enters_debug;
  return PORT_RDY_dcsr_break_enters_debug;
}

tUInt8 MOD_mkCSR_RegFile::METH_read_dcsr_step()
{
  tUInt8 PORT_read_dcsr_step;
  DEF_rg_dcsr__h56340 = INST_rg_dcsr.METH_read();
  PORT_read_dcsr_step = (tUInt8)((tUInt8)1u & (DEF_rg_dcsr__h56340 >> 2u));
  return PORT_read_dcsr_step;
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_read_dcsr_step()
{
  tUInt8 DEF_CAN_FIRE_read_dcsr_step;
  tUInt8 PORT_RDY_read_dcsr_step;
  DEF_CAN_FIRE_read_dcsr_step = (tUInt8)1u;
  PORT_RDY_read_dcsr_step = DEF_CAN_FIRE_read_dcsr_step;
  return PORT_RDY_read_dcsr_step;
}

void MOD_mkCSR_RegFile::METH_write_dcsr_cause_priv(tUInt8 ARG_write_dcsr_cause_priv_cause,
						   tUInt8 ARG_write_dcsr_cause_priv_priv)
{
  tUInt32 DEF_x__h56353;
  tUInt8 DEF_rg_dcsr_BITS_5_TO_2___h56399;
  tUInt32 DEF_rg_dcsr_BITS_31_TO_9___h56378;
  DEF_rg_dcsr__h56340 = INST_rg_dcsr.METH_read();
  DEF_rg_dcsr_BITS_31_TO_9___h56378 = (tUInt32)(DEF_rg_dcsr__h56340 >> 9u);
  DEF_rg_dcsr_BITS_5_TO_2___h56399 = (tUInt8)((tUInt8)15u & (DEF_rg_dcsr__h56340 >> 2u));
  DEF_x__h56353 = (((DEF_rg_dcsr_BITS_31_TO_9___h56378 << 9u) | (((tUInt32)(ARG_write_dcsr_cause_priv_cause)) << 6u)) | (((tUInt32)(DEF_rg_dcsr_BITS_5_TO_2___h56399)) << 2u)) | (tUInt32)(ARG_write_dcsr_cause_priv_priv);
  INST_rg_dcsr.METH_write(DEF_x__h56353);
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_write_dcsr_cause_priv()
{
  tUInt8 PORT_RDY_write_dcsr_cause_priv;
  tUInt8 DEF_CAN_FIRE_write_dcsr_cause_priv;
  DEF_CAN_FIRE_write_dcsr_cause_priv = (tUInt8)1u;
  PORT_RDY_write_dcsr_cause_priv = DEF_CAN_FIRE_write_dcsr_cause_priv;
  return PORT_RDY_write_dcsr_cause_priv;
}

void MOD_mkCSR_RegFile::METH_debug()
{
  DEF_mstatus__h38080 = INST_csr_mstatus_rg_mstatus.METH_read();
  DEF_mip__h55943 = INST_csr_mip.METH_mv_read();
  DEF_csr_mip_mv_sip_read____d312 = INST_csr_mip.METH_mv_sip_read();
  DEF_mie__h55944 = INST_csr_mie.METH_mv_read();
  DEF_csr_mie_mv_sie_read____d254 = INST_csr_mie.METH_mv_sie_read();
  DEF_spp__h31145 = (tUInt8)((tUInt8)1u & (DEF_mstatus__h38080 >> 8u));
  DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075 = (tUInt8)((tUInt8)3u & DEF_mstatus__h38080);
  DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252 = ((((((((((((((tUInt64)((tUInt8)(DEF_mstatus__h38080 >> 63u))) << 63u) | (((tUInt64)(0u)) << 34u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 32u)))) << 32u)) | (((tUInt64)(0u)) << 20u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 18u)))) << 18u)) | (((tUInt64)((tUInt8)0u)) << 17u)) | (((tUInt64)((tUInt8)((tUInt8)15u & (DEF_mstatus__h38080 >> 13u)))) << 13u)) | (((tUInt64)((tUInt8)0u)) << 9u)) | (((tUInt64)(DEF_spp__h31145)) << 8u)) | (((tUInt64)((tUInt8)0u)) << 6u)) | (((tUInt64)((tUInt8)((tUInt8)3u & (DEF_mstatus__h38080 >> 4u)))) << 4u)) | (((tUInt64)((tUInt8)0u)) << 2u)) | (tUInt64)(DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s,64", &__str_literal_100, DEF_mstatus__h38080);
    dollar_display(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_101,
		   DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252);
    dollar_display(sim_hdl, this, "s,64", &__str_literal_102, DEF_mip__h55943);
    dollar_display(sim_hdl, this, "s,64", &__str_literal_103, DEF_csr_mip_mv_sip_read____d312);
    dollar_display(sim_hdl, this, "s,64", &__str_literal_104, DEF_mie__h55944);
    dollar_display(sim_hdl, this, "s,64", &__str_literal_105, DEF_csr_mie_mv_sie_read____d254);
  }
}

tUInt8 MOD_mkCSR_RegFile::METH_RDY_debug()
{
  tUInt8 DEF_CAN_FIRE_debug;
  tUInt8 PORT_RDY_debug;
  DEF_CAN_FIRE_debug = (tUInt8)1u;
  PORT_RDY_debug = DEF_CAN_FIRE_debug;
  return PORT_RDY_debug;
}


/* Reset routines */

void MOD_mkCSR_RegFile::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_soc_map.reset_RST_N(ARG_rst_in);
  INST_rg_stdc.reset_RST(ARG_rst_in);
  INST_rg_stcc.reset_RST(ARG_rst_in);
  INST_rg_state.reset_RST(ARG_rst_in);
  INST_rg_sscratchc.reset_RST(ARG_rst_in);
  INST_rg_sepcc.reset_RST(ARG_rst_in);
  INST_rg_nmi.reset_RST(ARG_rst_in);
  INST_rg_mtime.reset_RST(ARG_rst_in);
  INST_rg_mtdc.reset_RST(ARG_rst_in);
  INST_rg_mtcc.reset_RST(ARG_rst_in);
  INST_rg_mscratchc.reset_RST(ARG_rst_in);
  INST_rg_minstret.reset_RST(ARG_rst_in);
  INST_rg_mepcc.reset_RST(ARG_rst_in);
  INST_rg_mcycle.reset_RST(ARG_rst_in);
  INST_rg_ctr_inhib_ir_cy.reset_RST(ARG_rst_in);
  INST_perf_counters.reset_RST_N(ARG_rst_in);
  INST_f_reset_rsps.reset_RST(ARG_rst_in);
  INST_csr_mstatus_rg_mstatus.reset_RST(ARG_rst_in);
  INST_csr_mip.reset_RST_N(ARG_rst_in);
  INST_csr_mie.reset_RST_N(ARG_rst_in);
  INST_cfg_verbosity.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCSR_RegFile::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCSR_RegFile::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cfg_verbosity.dump_state(indent + 2u);
  INST_csr_mie.dump_state(indent + 2u);
  INST_csr_mip.dump_state(indent + 2u);
  INST_csr_mstatus_rg_mstatus.dump_state(indent + 2u);
  INST_f_reset_rsps.dump_state(indent + 2u);
  INST_perf_counters.dump_state(indent + 2u);
  INST_pw_minstret_incr.dump_state(indent + 2u);
  INST_rg_ctr_inhib_ir_cy.dump_state(indent + 2u);
  INST_rg_dcsr.dump_state(indent + 2u);
  INST_rg_dpcc.dump_state(indent + 2u);
  INST_rg_dscratch0.dump_state(indent + 2u);
  INST_rg_dscratch1.dump_state(indent + 2u);
  INST_rg_fflags.dump_state(indent + 2u);
  INST_rg_frm.dump_state(indent + 2u);
  INST_rg_mcause.dump_state(indent + 2u);
  INST_rg_mccsr.dump_state(indent + 2u);
  INST_rg_mcounteren.dump_state(indent + 2u);
  INST_rg_mcycle.dump_state(indent + 2u);
  INST_rg_medeleg.dump_state(indent + 2u);
  INST_rg_mepcc.dump_state(indent + 2u);
  INST_rg_mideleg.dump_state(indent + 2u);
  INST_rg_minstret.dump_state(indent + 2u);
  INST_rg_mscratch.dump_state(indent + 2u);
  INST_rg_mscratchc.dump_state(indent + 2u);
  INST_rg_mtcc.dump_state(indent + 2u);
  INST_rg_mtdc.dump_state(indent + 2u);
  INST_rg_mtime.dump_state(indent + 2u);
  INST_rg_mtval.dump_state(indent + 2u);
  INST_rg_nmi.dump_state(indent + 2u);
  INST_rg_nmi_vector.dump_state(indent + 2u);
  INST_rg_satp.dump_state(indent + 2u);
  INST_rg_scause.dump_state(indent + 2u);
  INST_rg_sccsr.dump_state(indent + 2u);
  INST_rg_sepcc.dump_state(indent + 2u);
  INST_rg_sscratch.dump_state(indent + 2u);
  INST_rg_sscratchc.dump_state(indent + 2u);
  INST_rg_state.dump_state(indent + 2u);
  INST_rg_stcc.dump_state(indent + 2u);
  INST_rg_stdc.dump_state(indent + 2u);
  INST_rg_stval.dump_state(indent + 2u);
  INST_rg_tdata1.dump_state(indent + 2u);
  INST_rg_tdata2.dump_state(indent + 2u);
  INST_rg_tdata3.dump_state(indent + 2u);
  INST_rg_tselect.dump_state(indent + 2u);
  INST_rw_mcycle.dump_state(indent + 2u);
  INST_rw_minstret.dump_state(indent + 2u);
  INST_soc_map.dump_state(indent + 2u);
  INST_w_ctr_inhib_ir_cy.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCSR_RegFile::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 341u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645", 86u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290", 86u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231", 150u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497", 86u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518", 86u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704", 86u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142", 86u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092", 86u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018", 86u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970", 86u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cfg_verbosity_read__346_ULE_1_347___d1348", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_mav_csr_write", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_fflags_34___d235", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_frm_36___d237", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mcounteren_52___d353", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_medeleg_17___d318", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_mideleg_19___d320", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7526", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7529", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7532", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7535", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7538", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7541", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7544", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7547", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7550", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7553", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7556", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7559", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7562", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7565", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7568", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7571", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7574", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7577", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7580", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7583", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7586", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7589", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7592", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7595", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7598", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7601", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7604", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7607", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h7610", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8759", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8762", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8765", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8768", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8771", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8774", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8777", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8780", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8783", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8786", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8789", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8792", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8795", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8798", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8801", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8804", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8807", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8810", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8813", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8816", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8819", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8822", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8825", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8828", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8831", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8834", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8837", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8840", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1__read__h8843", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h473", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h498", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_addrBits__h9164", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_addrBits__h9366", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_addrBits__h9694", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_addrBits__h9922", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_address__h9163", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_address__h9365", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_address__h9693", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_address__h9921", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_bounds_baseBits__h9196", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_bounds_baseBits__h9398", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_bounds_baseBits__h9726", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_bounds_baseBits__h9954", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_capFat_addrBits__h10175", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_capFat_bounds_baseBits__h10219", 14u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_exc_code__h10066", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_exc_code__h9510", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_interrupt__h10065", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_interrupt__h9509", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_otype__h9370", 18u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read_otype__h9926", 18u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h9180", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h9382", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h9710", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ab__h9938", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addTop__h29290", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrLSB__h10922", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrLSB__h9135", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrLSB__h9337", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrLSB__h9665", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "addrLSB__h9893", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "base__h10920", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bb__h9179", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bb__h9381", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bb__h9709", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "bb__h9937", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_mie_mv_sie_read____d254", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_mip_mv_sip_read____d312", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312", 66u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_mstatus_rg_mstatus_BIT_0___h55849", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_mstatus_rg_mstatus_BIT_20___h53550", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_trap_actions_pcc_BITS_160_TO_10___d2005", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ctr_inhibit_hpm__h5802", 29u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "dcsr__h10614", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "length__h29937", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247", 161u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_scr_write_cap_BITS_71_TO_0___d1496", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "medeleg__h33308", 29u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mideleg__h33309", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mie__h55944", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mip__h55943", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mpp__h31147", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mstatus__h38080", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "offset__h10921", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "offset__h9134", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "offset__h9336", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "offset__h9664", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "offset__h9892", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "repBound__h9181", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "repBound__h9383", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "repBound__h9711", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "repBound__h9939", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "result__h29878", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "ret__h29292", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_ctr_inhib_ir_cy_BIT_0___h5829", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_ctr_inhib_ir_cy_BIT_1___h5942", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_ctr_inhib_ir_cy__h5940", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dcsr_BITS_2_TO_0___h12919", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dcsr__h56340", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228", 150u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dpcc_02_BITS_43_TO_38___d410", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dpcc_02_BITS_81_TO_10___d1227", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dpcc___d402", 161u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dscratch0___d417", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_dscratch1___d418", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcause___d379", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mcycle___d33", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mepcc_55_BITS_33_TO_28___d372", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mepcc_55_BITS_71_TO_0___d1141", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mepcc_55_BIT_150___d1125", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mepcc___d355", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_minstret___d47", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mscratch___d354", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mscratchc___d654", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtcc_25_BITS_33_TO_28___d342", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtcc_25_BITS_71_TO_0___d1091", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtcc_25_BIT_150___d1075", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtcc___d325", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtdc___d653", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_mtime___d36", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_nmi__h10118", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_satp___d316", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_scause___d307", 7u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sepcc_83_BITS_33_TO_28___d300", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sepcc_83_BITS_71_TO_0___d1017", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sepcc_83_BIT_150___d1001", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sepcc___d283", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sscratch___d282", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sscratchc___d652", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_state___d1", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stcc_55_BITS_33_TO_28___d272", 6u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stcc_55_BITS_71_TO_0___d969", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stcc_55_BIT_150___d953", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stcc___d255", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_stdc___d651", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tdata1___d393", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tdata2___d394", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tdata3___d395", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_tselect___d392", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "soc_map_m_mepcc_reset_value____d4", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "soc_map_m_mtcc_reset_value____d3", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24", 161u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "soc_map_m_pcc_reset_value____d5", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "spp__h31145", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tval__h32038", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "tval__h32618", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10032", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10096", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10275", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10277", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10847", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10875", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10933", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h10935", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h12865", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h16859", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17821", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h20156", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h21190", 16u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h34721", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h34816", 62u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h34822", 62u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9146", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9148", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9274", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9348", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9350", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9476", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9676", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9678", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9804", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9904", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h9906", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h10031", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h10276", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h9273", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h9475", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h9803", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "EN_mav_csr_write", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "RDY_send_performance_events", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_ret_actions", 227u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_trap_actions", 281u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_trap_actions_pcc", 161u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_csr_write", 129u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_read_csr", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_scr_write", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "mav_scr_write_cap", 151u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_csr", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_csr_port2", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_dpcc", 161u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "read_scr", 152u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "send_performance_events_evts", 7360u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "write_dpcc_pcc", 161u);
  num = INST_cfg_verbosity.dump_VCD_defs(num);
  num = INST_csr_mstatus_rg_mstatus.dump_VCD_defs(num);
  num = INST_f_reset_rsps.dump_VCD_defs(num);
  num = INST_pw_minstret_incr.dump_VCD_defs(num);
  num = INST_rg_ctr_inhib_ir_cy.dump_VCD_defs(num);
  num = INST_rg_dcsr.dump_VCD_defs(num);
  num = INST_rg_dpcc.dump_VCD_defs(num);
  num = INST_rg_dscratch0.dump_VCD_defs(num);
  num = INST_rg_dscratch1.dump_VCD_defs(num);
  num = INST_rg_fflags.dump_VCD_defs(num);
  num = INST_rg_frm.dump_VCD_defs(num);
  num = INST_rg_mcause.dump_VCD_defs(num);
  num = INST_rg_mccsr.dump_VCD_defs(num);
  num = INST_rg_mcounteren.dump_VCD_defs(num);
  num = INST_rg_mcycle.dump_VCD_defs(num);
  num = INST_rg_medeleg.dump_VCD_defs(num);
  num = INST_rg_mepcc.dump_VCD_defs(num);
  num = INST_rg_mideleg.dump_VCD_defs(num);
  num = INST_rg_minstret.dump_VCD_defs(num);
  num = INST_rg_mscratch.dump_VCD_defs(num);
  num = INST_rg_mscratchc.dump_VCD_defs(num);
  num = INST_rg_mtcc.dump_VCD_defs(num);
  num = INST_rg_mtdc.dump_VCD_defs(num);
  num = INST_rg_mtime.dump_VCD_defs(num);
  num = INST_rg_mtval.dump_VCD_defs(num);
  num = INST_rg_nmi.dump_VCD_defs(num);
  num = INST_rg_nmi_vector.dump_VCD_defs(num);
  num = INST_rg_satp.dump_VCD_defs(num);
  num = INST_rg_scause.dump_VCD_defs(num);
  num = INST_rg_sccsr.dump_VCD_defs(num);
  num = INST_rg_sepcc.dump_VCD_defs(num);
  num = INST_rg_sscratch.dump_VCD_defs(num);
  num = INST_rg_sscratchc.dump_VCD_defs(num);
  num = INST_rg_state.dump_VCD_defs(num);
  num = INST_rg_stcc.dump_VCD_defs(num);
  num = INST_rg_stdc.dump_VCD_defs(num);
  num = INST_rg_stval.dump_VCD_defs(num);
  num = INST_rg_tdata1.dump_VCD_defs(num);
  num = INST_rg_tdata2.dump_VCD_defs(num);
  num = INST_rg_tdata3.dump_VCD_defs(num);
  num = INST_rg_tselect.dump_VCD_defs(num);
  num = INST_rw_mcycle.dump_VCD_defs(num);
  num = INST_rw_minstret.dump_VCD_defs(num);
  num = INST_w_ctr_inhib_ir_cy.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_csr_mie.dump_VCD_defs(l);
    num = INST_csr_mip.dump_VCD_defs(l);
    num = INST_perf_counters.dump_VCD_defs(l);
    num = INST_soc_map.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCSR_RegFile::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCSR_RegFile &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkCSR_RegFile::vcd_defs(tVCDDumpType dt, MOD_mkCSR_RegFile &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 86u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 86u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 150u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 86u);
    vcd_write_x(sim_hdl, num++, 86u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 86u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 86u);
    vcd_write_x(sim_hdl, num++, 86u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 86u);
    vcd_write_x(sim_hdl, num++, 86u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 14u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 18u);
    vcd_write_x(sim_hdl, num++, 18u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 66u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 29u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 161u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 29u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 150u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 161u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 7u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 6u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 161u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 16u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 62u);
    vcd_write_x(sim_hdl, num++, 62u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 227u);
    vcd_write_x(sim_hdl, num++, 281u);
    vcd_write_x(sim_hdl, num++, 161u);
    vcd_write_x(sim_hdl, num++, 129u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 151u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 161u);
    vcd_write_x(sim_hdl, num++, 152u);
    vcd_write_x(sim_hdl, num++, 7360u);
    vcd_write_x(sim_hdl, num++, 161u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229) != DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229, 72u);
	backing.DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229 = DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229;
      }
      ++num;
      if ((backing.DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230) != DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230, 72u);
	backing.DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230 = DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230;
      }
      ++num;
      if ((backing.DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644) != DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644, 72u);
	backing.DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644 = DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644;
      }
      ++num;
      if ((backing.DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645) != DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645, 86u);
	backing.DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645 = DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645;
      }
      ++num;
      if ((backing.DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871) != DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871, 2u);
	backing.DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871 = DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871;
      }
      ++num;
      if ((backing.DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875) != DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875, 13u);
	backing.DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875 = DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875;
      }
      ++num;
      if ((backing.DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290) != DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290, 86u);
	backing.DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290 = DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290;
      }
      ++num;
      if ((backing.DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291) != DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291, 151u);
	backing.DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291 = DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291;
      }
      ++num;
      if ((backing.DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316) != DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316, 66u);
	backing.DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316 = DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316;
      }
      ++num;
      if ((backing.DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231) != DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231, 150u);
	backing.DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231 = DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231;
      }
      ++num;
      if ((backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646) != DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646, 151u);
	backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646;
      }
      ++num;
      if ((backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497) != DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497, 86u);
	backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497;
      }
      ++num;
      if ((backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518) != DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518, 86u);
	backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518;
      }
      ++num;
      if ((backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583) != DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583, 65u);
	backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583;
      }
      ++num;
      if ((backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588) != DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588, 65u);
	backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588;
      }
      ++num;
      if ((backing.DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703) != DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703, 72u);
	backing.DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703 = DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703;
      }
      ++num;
      if ((backing.DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704) != DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704, 86u);
	backing.DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704 = DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704;
      }
      ++num;
      if ((backing.DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705) != DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705, 151u);
	backing.DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705 = DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705;
      }
      ++num;
      if ((backing.DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701) != DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701, 72u);
	backing.DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701 = DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701;
      }
      ++num;
      if ((backing.DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661) != DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661, 151u);
	backing.DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661;
      }
      ++num;
      if ((backing.DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367) != DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367, 2u);
	backing.DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367 = DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367;
      }
      ++num;
      if ((backing.DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142) != DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142, 86u);
	backing.DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142 = DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142;
      }
      ++num;
      if ((backing.DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092) != DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092, 86u);
	backing.DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092 = DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092;
      }
      ++num;
      if ((backing.DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295) != DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295, 2u);
	backing.DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295 = DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295;
      }
      ++num;
      if ((backing.DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018) != DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018, 86u);
	backing.DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018 = DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018;
      }
      ++num;
      if ((backing.DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970) != DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970, 86u);
	backing.DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970 = DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970;
      }
      ++num;
      if ((backing.DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348) != DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348, 1u);
	backing.DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348;
      }
      ++num;
      if ((backing.DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431) != DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431, 1u);
	backing.DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431 = DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431;
      }
      ++num;
      if ((backing.DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233) != DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233, 66u);
	backing.DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233 = DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233;
      }
      ++num;
      if ((backing.DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364) != DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364, 1u);
	backing.DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 = DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364;
      }
      ++num;
      if ((backing.DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292) != DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292, 1u);
	backing.DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 = DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563) != DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563, 65u);
	backing.DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563 = DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498) != DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498, 151u);
	backing.DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498 = DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519) != DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519, 151u);
	backing.DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519 = DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416) != DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416, 64u);
	backing.DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416 = DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378) != DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378, 64u);
	backing.DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378 = DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348) != DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348, 64u);
	backing.DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350) != DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350, 1u);
	backing.DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351) != DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351, 64u);
	backing.DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306) != DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306, 64u);
	backing.DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306 = DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278) != DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278, 64u);
	backing.DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280) != DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280, 1u);
	backing.DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280;
      }
      ++num;
      if ((backing.DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281) != DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281)
      {
	vcd_write_val(sim_hdl, num, DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281, 64u);
	backing.DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_mav_csr_write) != DEF_WILL_FIRE_mav_csr_write)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_mav_csr_write, 1u);
	backing.DEF_WILL_FIRE_mav_csr_write = DEF_WILL_FIRE_mav_csr_write;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586) != DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586, 65u);
	backing.DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586 = DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391) != DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391, 64u);
	backing.DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391 = DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401) != DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401, 64u);
	backing.DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401 = DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_fflags_34___d235) != DEF__0_CONCAT_rg_fflags_34___d235)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_fflags_34___d235, 64u);
	backing.DEF__0_CONCAT_rg_fflags_34___d235 = DEF__0_CONCAT_rg_fflags_34___d235;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238) != DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238, 64u);
	backing.DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238 = DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_frm_36___d237) != DEF__0_CONCAT_rg_frm_36___d237)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_frm_36___d237, 64u);
	backing.DEF__0_CONCAT_rg_frm_36___d237 = DEF__0_CONCAT_rg_frm_36___d237;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387) != DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387, 64u);
	backing.DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387 = DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mcounteren_52___d353) != DEF__0_CONCAT_rg_mcounteren_52___d353)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mcounteren_52___d353, 64u);
	backing.DEF__0_CONCAT_rg_mcounteren_52___d353 = DEF__0_CONCAT_rg_mcounteren_52___d353;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_medeleg_17___d318) != DEF__0_CONCAT_rg_medeleg_17___d318)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_medeleg_17___d318, 64u);
	backing.DEF__0_CONCAT_rg_medeleg_17___d318 = DEF__0_CONCAT_rg_medeleg_17___d318;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_mideleg_19___d320) != DEF__0_CONCAT_rg_mideleg_19___d320)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_mideleg_19___d320, 64u);
	backing.DEF__0_CONCAT_rg_mideleg_19___d320 = DEF__0_CONCAT_rg_mideleg_19___d320;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315) != DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315, 64u);
	backing.DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315 = DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315;
      }
      ++num;
      if ((backing.DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315) != DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315)
      {
	vcd_write_val(sim_hdl, num, DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315, 66u);
	backing.DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315 = DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315;
      }
      ++num;
      if ((backing.DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555) != DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555)
      {
	vcd_write_val(sim_hdl, num, DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555, 65u);
	backing.DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555 = DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555;
      }
      ++num;
      if ((backing.DEF__1__read__h7526) != DEF__1__read__h7526)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7526, 64u);
	backing.DEF__1__read__h7526 = DEF__1__read__h7526;
      }
      ++num;
      if ((backing.DEF__1__read__h7529) != DEF__1__read__h7529)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7529, 64u);
	backing.DEF__1__read__h7529 = DEF__1__read__h7529;
      }
      ++num;
      if ((backing.DEF__1__read__h7532) != DEF__1__read__h7532)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7532, 64u);
	backing.DEF__1__read__h7532 = DEF__1__read__h7532;
      }
      ++num;
      if ((backing.DEF__1__read__h7535) != DEF__1__read__h7535)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7535, 64u);
	backing.DEF__1__read__h7535 = DEF__1__read__h7535;
      }
      ++num;
      if ((backing.DEF__1__read__h7538) != DEF__1__read__h7538)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7538, 64u);
	backing.DEF__1__read__h7538 = DEF__1__read__h7538;
      }
      ++num;
      if ((backing.DEF__1__read__h7541) != DEF__1__read__h7541)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7541, 64u);
	backing.DEF__1__read__h7541 = DEF__1__read__h7541;
      }
      ++num;
      if ((backing.DEF__1__read__h7544) != DEF__1__read__h7544)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7544, 64u);
	backing.DEF__1__read__h7544 = DEF__1__read__h7544;
      }
      ++num;
      if ((backing.DEF__1__read__h7547) != DEF__1__read__h7547)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7547, 64u);
	backing.DEF__1__read__h7547 = DEF__1__read__h7547;
      }
      ++num;
      if ((backing.DEF__1__read__h7550) != DEF__1__read__h7550)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7550, 64u);
	backing.DEF__1__read__h7550 = DEF__1__read__h7550;
      }
      ++num;
      if ((backing.DEF__1__read__h7553) != DEF__1__read__h7553)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7553, 64u);
	backing.DEF__1__read__h7553 = DEF__1__read__h7553;
      }
      ++num;
      if ((backing.DEF__1__read__h7556) != DEF__1__read__h7556)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7556, 64u);
	backing.DEF__1__read__h7556 = DEF__1__read__h7556;
      }
      ++num;
      if ((backing.DEF__1__read__h7559) != DEF__1__read__h7559)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7559, 64u);
	backing.DEF__1__read__h7559 = DEF__1__read__h7559;
      }
      ++num;
      if ((backing.DEF__1__read__h7562) != DEF__1__read__h7562)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7562, 64u);
	backing.DEF__1__read__h7562 = DEF__1__read__h7562;
      }
      ++num;
      if ((backing.DEF__1__read__h7565) != DEF__1__read__h7565)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7565, 64u);
	backing.DEF__1__read__h7565 = DEF__1__read__h7565;
      }
      ++num;
      if ((backing.DEF__1__read__h7568) != DEF__1__read__h7568)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7568, 64u);
	backing.DEF__1__read__h7568 = DEF__1__read__h7568;
      }
      ++num;
      if ((backing.DEF__1__read__h7571) != DEF__1__read__h7571)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7571, 64u);
	backing.DEF__1__read__h7571 = DEF__1__read__h7571;
      }
      ++num;
      if ((backing.DEF__1__read__h7574) != DEF__1__read__h7574)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7574, 64u);
	backing.DEF__1__read__h7574 = DEF__1__read__h7574;
      }
      ++num;
      if ((backing.DEF__1__read__h7577) != DEF__1__read__h7577)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7577, 64u);
	backing.DEF__1__read__h7577 = DEF__1__read__h7577;
      }
      ++num;
      if ((backing.DEF__1__read__h7580) != DEF__1__read__h7580)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7580, 64u);
	backing.DEF__1__read__h7580 = DEF__1__read__h7580;
      }
      ++num;
      if ((backing.DEF__1__read__h7583) != DEF__1__read__h7583)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7583, 64u);
	backing.DEF__1__read__h7583 = DEF__1__read__h7583;
      }
      ++num;
      if ((backing.DEF__1__read__h7586) != DEF__1__read__h7586)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7586, 64u);
	backing.DEF__1__read__h7586 = DEF__1__read__h7586;
      }
      ++num;
      if ((backing.DEF__1__read__h7589) != DEF__1__read__h7589)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7589, 64u);
	backing.DEF__1__read__h7589 = DEF__1__read__h7589;
      }
      ++num;
      if ((backing.DEF__1__read__h7592) != DEF__1__read__h7592)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7592, 64u);
	backing.DEF__1__read__h7592 = DEF__1__read__h7592;
      }
      ++num;
      if ((backing.DEF__1__read__h7595) != DEF__1__read__h7595)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7595, 64u);
	backing.DEF__1__read__h7595 = DEF__1__read__h7595;
      }
      ++num;
      if ((backing.DEF__1__read__h7598) != DEF__1__read__h7598)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7598, 64u);
	backing.DEF__1__read__h7598 = DEF__1__read__h7598;
      }
      ++num;
      if ((backing.DEF__1__read__h7601) != DEF__1__read__h7601)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7601, 64u);
	backing.DEF__1__read__h7601 = DEF__1__read__h7601;
      }
      ++num;
      if ((backing.DEF__1__read__h7604) != DEF__1__read__h7604)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7604, 64u);
	backing.DEF__1__read__h7604 = DEF__1__read__h7604;
      }
      ++num;
      if ((backing.DEF__1__read__h7607) != DEF__1__read__h7607)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7607, 64u);
	backing.DEF__1__read__h7607 = DEF__1__read__h7607;
      }
      ++num;
      if ((backing.DEF__1__read__h7610) != DEF__1__read__h7610)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h7610, 64u);
	backing.DEF__1__read__h7610 = DEF__1__read__h7610;
      }
      ++num;
      if ((backing.DEF__1__read__h8759) != DEF__1__read__h8759)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8759, 7u);
	backing.DEF__1__read__h8759 = DEF__1__read__h8759;
      }
      ++num;
      if ((backing.DEF__1__read__h8762) != DEF__1__read__h8762)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8762, 7u);
	backing.DEF__1__read__h8762 = DEF__1__read__h8762;
      }
      ++num;
      if ((backing.DEF__1__read__h8765) != DEF__1__read__h8765)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8765, 7u);
	backing.DEF__1__read__h8765 = DEF__1__read__h8765;
      }
      ++num;
      if ((backing.DEF__1__read__h8768) != DEF__1__read__h8768)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8768, 7u);
	backing.DEF__1__read__h8768 = DEF__1__read__h8768;
      }
      ++num;
      if ((backing.DEF__1__read__h8771) != DEF__1__read__h8771)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8771, 7u);
	backing.DEF__1__read__h8771 = DEF__1__read__h8771;
      }
      ++num;
      if ((backing.DEF__1__read__h8774) != DEF__1__read__h8774)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8774, 7u);
	backing.DEF__1__read__h8774 = DEF__1__read__h8774;
      }
      ++num;
      if ((backing.DEF__1__read__h8777) != DEF__1__read__h8777)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8777, 7u);
	backing.DEF__1__read__h8777 = DEF__1__read__h8777;
      }
      ++num;
      if ((backing.DEF__1__read__h8780) != DEF__1__read__h8780)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8780, 7u);
	backing.DEF__1__read__h8780 = DEF__1__read__h8780;
      }
      ++num;
      if ((backing.DEF__1__read__h8783) != DEF__1__read__h8783)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8783, 7u);
	backing.DEF__1__read__h8783 = DEF__1__read__h8783;
      }
      ++num;
      if ((backing.DEF__1__read__h8786) != DEF__1__read__h8786)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8786, 7u);
	backing.DEF__1__read__h8786 = DEF__1__read__h8786;
      }
      ++num;
      if ((backing.DEF__1__read__h8789) != DEF__1__read__h8789)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8789, 7u);
	backing.DEF__1__read__h8789 = DEF__1__read__h8789;
      }
      ++num;
      if ((backing.DEF__1__read__h8792) != DEF__1__read__h8792)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8792, 7u);
	backing.DEF__1__read__h8792 = DEF__1__read__h8792;
      }
      ++num;
      if ((backing.DEF__1__read__h8795) != DEF__1__read__h8795)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8795, 7u);
	backing.DEF__1__read__h8795 = DEF__1__read__h8795;
      }
      ++num;
      if ((backing.DEF__1__read__h8798) != DEF__1__read__h8798)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8798, 7u);
	backing.DEF__1__read__h8798 = DEF__1__read__h8798;
      }
      ++num;
      if ((backing.DEF__1__read__h8801) != DEF__1__read__h8801)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8801, 7u);
	backing.DEF__1__read__h8801 = DEF__1__read__h8801;
      }
      ++num;
      if ((backing.DEF__1__read__h8804) != DEF__1__read__h8804)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8804, 7u);
	backing.DEF__1__read__h8804 = DEF__1__read__h8804;
      }
      ++num;
      if ((backing.DEF__1__read__h8807) != DEF__1__read__h8807)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8807, 7u);
	backing.DEF__1__read__h8807 = DEF__1__read__h8807;
      }
      ++num;
      if ((backing.DEF__1__read__h8810) != DEF__1__read__h8810)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8810, 7u);
	backing.DEF__1__read__h8810 = DEF__1__read__h8810;
      }
      ++num;
      if ((backing.DEF__1__read__h8813) != DEF__1__read__h8813)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8813, 7u);
	backing.DEF__1__read__h8813 = DEF__1__read__h8813;
      }
      ++num;
      if ((backing.DEF__1__read__h8816) != DEF__1__read__h8816)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8816, 7u);
	backing.DEF__1__read__h8816 = DEF__1__read__h8816;
      }
      ++num;
      if ((backing.DEF__1__read__h8819) != DEF__1__read__h8819)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8819, 7u);
	backing.DEF__1__read__h8819 = DEF__1__read__h8819;
      }
      ++num;
      if ((backing.DEF__1__read__h8822) != DEF__1__read__h8822)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8822, 7u);
	backing.DEF__1__read__h8822 = DEF__1__read__h8822;
      }
      ++num;
      if ((backing.DEF__1__read__h8825) != DEF__1__read__h8825)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8825, 7u);
	backing.DEF__1__read__h8825 = DEF__1__read__h8825;
      }
      ++num;
      if ((backing.DEF__1__read__h8828) != DEF__1__read__h8828)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8828, 7u);
	backing.DEF__1__read__h8828 = DEF__1__read__h8828;
      }
      ++num;
      if ((backing.DEF__1__read__h8831) != DEF__1__read__h8831)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8831, 7u);
	backing.DEF__1__read__h8831 = DEF__1__read__h8831;
      }
      ++num;
      if ((backing.DEF__1__read__h8834) != DEF__1__read__h8834)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8834, 7u);
	backing.DEF__1__read__h8834 = DEF__1__read__h8834;
      }
      ++num;
      if ((backing.DEF__1__read__h8837) != DEF__1__read__h8837)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8837, 7u);
	backing.DEF__1__read__h8837 = DEF__1__read__h8837;
      }
      ++num;
      if ((backing.DEF__1__read__h8840) != DEF__1__read__h8840)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8840, 7u);
	backing.DEF__1__read__h8840 = DEF__1__read__h8840;
      }
      ++num;
      if ((backing.DEF__1__read__h8843) != DEF__1__read__h8843)
      {
	vcd_write_val(sim_hdl, num, DEF__1__read__h8843, 7u);
	backing.DEF__1__read__h8843 = DEF__1__read__h8843;
      }
      ++num;
      if ((backing.DEF__read__h473) != DEF__read__h473)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h473, 5u);
	backing.DEF__read__h473 = DEF__read__h473;
      }
      ++num;
      if ((backing.DEF__read__h498) != DEF__read__h498)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h498, 3u);
	backing.DEF__read__h498 = DEF__read__h498;
      }
      ++num;
      if ((backing.DEF__read_addrBits__h9164) != DEF__read_addrBits__h9164)
      {
	vcd_write_val(sim_hdl, num, DEF__read_addrBits__h9164, 14u);
	backing.DEF__read_addrBits__h9164 = DEF__read_addrBits__h9164;
      }
      ++num;
      if ((backing.DEF__read_addrBits__h9366) != DEF__read_addrBits__h9366)
      {
	vcd_write_val(sim_hdl, num, DEF__read_addrBits__h9366, 14u);
	backing.DEF__read_addrBits__h9366 = DEF__read_addrBits__h9366;
      }
      ++num;
      if ((backing.DEF__read_addrBits__h9694) != DEF__read_addrBits__h9694)
      {
	vcd_write_val(sim_hdl, num, DEF__read_addrBits__h9694, 14u);
	backing.DEF__read_addrBits__h9694 = DEF__read_addrBits__h9694;
      }
      ++num;
      if ((backing.DEF__read_addrBits__h9922) != DEF__read_addrBits__h9922)
      {
	vcd_write_val(sim_hdl, num, DEF__read_addrBits__h9922, 14u);
	backing.DEF__read_addrBits__h9922 = DEF__read_addrBits__h9922;
      }
      ++num;
      if ((backing.DEF__read_address__h9163) != DEF__read_address__h9163)
      {
	vcd_write_val(sim_hdl, num, DEF__read_address__h9163, 64u);
	backing.DEF__read_address__h9163 = DEF__read_address__h9163;
      }
      ++num;
      if ((backing.DEF__read_address__h9365) != DEF__read_address__h9365)
      {
	vcd_write_val(sim_hdl, num, DEF__read_address__h9365, 64u);
	backing.DEF__read_address__h9365 = DEF__read_address__h9365;
      }
      ++num;
      if ((backing.DEF__read_address__h9693) != DEF__read_address__h9693)
      {
	vcd_write_val(sim_hdl, num, DEF__read_address__h9693, 64u);
	backing.DEF__read_address__h9693 = DEF__read_address__h9693;
      }
      ++num;
      if ((backing.DEF__read_address__h9921) != DEF__read_address__h9921)
      {
	vcd_write_val(sim_hdl, num, DEF__read_address__h9921, 64u);
	backing.DEF__read_address__h9921 = DEF__read_address__h9921;
      }
      ++num;
      if ((backing.DEF__read_bounds_baseBits__h9196) != DEF__read_bounds_baseBits__h9196)
      {
	vcd_write_val(sim_hdl, num, DEF__read_bounds_baseBits__h9196, 14u);
	backing.DEF__read_bounds_baseBits__h9196 = DEF__read_bounds_baseBits__h9196;
      }
      ++num;
      if ((backing.DEF__read_bounds_baseBits__h9398) != DEF__read_bounds_baseBits__h9398)
      {
	vcd_write_val(sim_hdl, num, DEF__read_bounds_baseBits__h9398, 14u);
	backing.DEF__read_bounds_baseBits__h9398 = DEF__read_bounds_baseBits__h9398;
      }
      ++num;
      if ((backing.DEF__read_bounds_baseBits__h9726) != DEF__read_bounds_baseBits__h9726)
      {
	vcd_write_val(sim_hdl, num, DEF__read_bounds_baseBits__h9726, 14u);
	backing.DEF__read_bounds_baseBits__h9726 = DEF__read_bounds_baseBits__h9726;
      }
      ++num;
      if ((backing.DEF__read_bounds_baseBits__h9954) != DEF__read_bounds_baseBits__h9954)
      {
	vcd_write_val(sim_hdl, num, DEF__read_bounds_baseBits__h9954, 14u);
	backing.DEF__read_bounds_baseBits__h9954 = DEF__read_bounds_baseBits__h9954;
      }
      ++num;
      if ((backing.DEF__read_capFat_addrBits__h10175) != DEF__read_capFat_addrBits__h10175)
      {
	vcd_write_val(sim_hdl, num, DEF__read_capFat_addrBits__h10175, 14u);
	backing.DEF__read_capFat_addrBits__h10175 = DEF__read_capFat_addrBits__h10175;
      }
      ++num;
      if ((backing.DEF__read_capFat_bounds_baseBits__h10219) != DEF__read_capFat_bounds_baseBits__h10219)
      {
	vcd_write_val(sim_hdl, num, DEF__read_capFat_bounds_baseBits__h10219, 14u);
	backing.DEF__read_capFat_bounds_baseBits__h10219 = DEF__read_capFat_bounds_baseBits__h10219;
      }
      ++num;
      if ((backing.DEF__read_exc_code__h10066) != DEF__read_exc_code__h10066)
      {
	vcd_write_val(sim_hdl, num, DEF__read_exc_code__h10066, 6u);
	backing.DEF__read_exc_code__h10066 = DEF__read_exc_code__h10066;
      }
      ++num;
      if ((backing.DEF__read_exc_code__h9510) != DEF__read_exc_code__h9510)
      {
	vcd_write_val(sim_hdl, num, DEF__read_exc_code__h9510, 6u);
	backing.DEF__read_exc_code__h9510 = DEF__read_exc_code__h9510;
      }
      ++num;
      if ((backing.DEF__read_interrupt__h10065) != DEF__read_interrupt__h10065)
      {
	vcd_write_val(sim_hdl, num, DEF__read_interrupt__h10065, 1u);
	backing.DEF__read_interrupt__h10065 = DEF__read_interrupt__h10065;
      }
      ++num;
      if ((backing.DEF__read_interrupt__h9509) != DEF__read_interrupt__h9509)
      {
	vcd_write_val(sim_hdl, num, DEF__read_interrupt__h9509, 1u);
	backing.DEF__read_interrupt__h9509 = DEF__read_interrupt__h9509;
      }
      ++num;
      if ((backing.DEF__read_otype__h9370) != DEF__read_otype__h9370)
      {
	vcd_write_val(sim_hdl, num, DEF__read_otype__h9370, 18u);
	backing.DEF__read_otype__h9370 = DEF__read_otype__h9370;
      }
      ++num;
      if ((backing.DEF__read_otype__h9926) != DEF__read_otype__h9926)
      {
	vcd_write_val(sim_hdl, num, DEF__read_otype__h9926, 18u);
	backing.DEF__read_otype__h9926 = DEF__read_otype__h9926;
      }
      ++num;
      if ((backing.DEF_ab__h9180) != DEF_ab__h9180)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h9180, 3u);
	backing.DEF_ab__h9180 = DEF_ab__h9180;
      }
      ++num;
      if ((backing.DEF_ab__h9382) != DEF_ab__h9382)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h9382, 3u);
	backing.DEF_ab__h9382 = DEF_ab__h9382;
      }
      ++num;
      if ((backing.DEF_ab__h9710) != DEF_ab__h9710)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h9710, 3u);
	backing.DEF_ab__h9710 = DEF_ab__h9710;
      }
      ++num;
      if ((backing.DEF_ab__h9938) != DEF_ab__h9938)
      {
	vcd_write_val(sim_hdl, num, DEF_ab__h9938, 3u);
	backing.DEF_ab__h9938 = DEF_ab__h9938;
      }
      ++num;
      if ((backing.DEF_addTop__h29290) != DEF_addTop__h29290)
      {
	vcd_write_val(sim_hdl, num, DEF_addTop__h29290, 65u);
	backing.DEF_addTop__h29290 = DEF_addTop__h29290;
      }
      ++num;
      if ((backing.DEF_addrLSB__h10922) != DEF_addrLSB__h10922)
      {
	vcd_write_val(sim_hdl, num, DEF_addrLSB__h10922, 64u);
	backing.DEF_addrLSB__h10922 = DEF_addrLSB__h10922;
      }
      ++num;
      if ((backing.DEF_addrLSB__h9135) != DEF_addrLSB__h9135)
      {
	vcd_write_val(sim_hdl, num, DEF_addrLSB__h9135, 64u);
	backing.DEF_addrLSB__h9135 = DEF_addrLSB__h9135;
      }
      ++num;
      if ((backing.DEF_addrLSB__h9337) != DEF_addrLSB__h9337)
      {
	vcd_write_val(sim_hdl, num, DEF_addrLSB__h9337, 64u);
	backing.DEF_addrLSB__h9337 = DEF_addrLSB__h9337;
      }
      ++num;
      if ((backing.DEF_addrLSB__h9665) != DEF_addrLSB__h9665)
      {
	vcd_write_val(sim_hdl, num, DEF_addrLSB__h9665, 64u);
	backing.DEF_addrLSB__h9665 = DEF_addrLSB__h9665;
      }
      ++num;
      if ((backing.DEF_addrLSB__h9893) != DEF_addrLSB__h9893)
      {
	vcd_write_val(sim_hdl, num, DEF_addrLSB__h9893, 64u);
	backing.DEF_addrLSB__h9893 = DEF_addrLSB__h9893;
      }
      ++num;
      if ((backing.DEF_base__h10920) != DEF_base__h10920)
      {
	vcd_write_val(sim_hdl, num, DEF_base__h10920, 16u);
	backing.DEF_base__h10920 = DEF_base__h10920;
      }
      ++num;
      if ((backing.DEF_bb__h9179) != DEF_bb__h9179)
      {
	vcd_write_val(sim_hdl, num, DEF_bb__h9179, 3u);
	backing.DEF_bb__h9179 = DEF_bb__h9179;
      }
      ++num;
      if ((backing.DEF_bb__h9381) != DEF_bb__h9381)
      {
	vcd_write_val(sim_hdl, num, DEF_bb__h9381, 3u);
	backing.DEF_bb__h9381 = DEF_bb__h9381;
      }
      ++num;
      if ((backing.DEF_bb__h9709) != DEF_bb__h9709)
      {
	vcd_write_val(sim_hdl, num, DEF_bb__h9709, 3u);
	backing.DEF_bb__h9709 = DEF_bb__h9709;
      }
      ++num;
      if ((backing.DEF_bb__h9937) != DEF_bb__h9937)
      {
	vcd_write_val(sim_hdl, num, DEF_bb__h9937, 3u);
	backing.DEF_bb__h9937 = DEF_bb__h9937;
      }
      ++num;
      if ((backing.DEF_csr_mie_mv_sie_read____d254) != DEF_csr_mie_mv_sie_read____d254)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_mie_mv_sie_read____d254, 64u);
	backing.DEF_csr_mie_mv_sie_read____d254 = DEF_csr_mie_mv_sie_read____d254;
      }
      ++num;
      if ((backing.DEF_csr_mip_mv_sip_read____d312) != DEF_csr_mip_mv_sip_read____d312)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_mip_mv_sip_read____d312, 64u);
	backing.DEF_csr_mip_mv_sip_read____d312 = DEF_csr_mip_mv_sip_read____d312;
      }
      ++num;
      if ((backing.DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312) != DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312, 66u);
	backing.DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312 = DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312;
      }
      ++num;
      if ((backing.DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868) != DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868, 6u);
	backing.DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868 = DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868;
      }
      ++num;
      if ((backing.DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252) != DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252, 64u);
	backing.DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252 = DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252;
      }
      ++num;
      if ((backing.DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075) != DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075, 2u);
	backing.DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075 = DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075;
      }
      ++num;
      if ((backing.DEF_csr_mstatus_rg_mstatus_BIT_0___h55849) != DEF_csr_mstatus_rg_mstatus_BIT_0___h55849)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_mstatus_rg_mstatus_BIT_0___h55849, 1u);
	backing.DEF_csr_mstatus_rg_mstatus_BIT_0___h55849 = DEF_csr_mstatus_rg_mstatus_BIT_0___h55849;
      }
      ++num;
      if ((backing.DEF_csr_mstatus_rg_mstatus_BIT_20___h53550) != DEF_csr_mstatus_rg_mstatus_BIT_20___h53550)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_mstatus_rg_mstatus_BIT_20___h53550, 1u);
	backing.DEF_csr_mstatus_rg_mstatus_BIT_20___h53550 = DEF_csr_mstatus_rg_mstatus_BIT_20___h53550;
      }
      ++num;
      if ((backing.DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005) != DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005, 151u);
	backing.DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005 = DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005;
      }
      ++num;
      if ((backing.DEF_ctr_inhibit_hpm__h5802) != DEF_ctr_inhibit_hpm__h5802)
      {
	vcd_write_val(sim_hdl, num, DEF_ctr_inhibit_hpm__h5802, 29u);
	backing.DEF_ctr_inhibit_hpm__h5802 = DEF_ctr_inhibit_hpm__h5802;
      }
      ++num;
      if ((backing.DEF_dcsr__h10614) != DEF_dcsr__h10614)
      {
	vcd_write_val(sim_hdl, num, DEF_dcsr__h10614, 32u);
	backing.DEF_dcsr__h10614 = DEF_dcsr__h10614;
      }
      ++num;
      if ((backing.DEF_length__h29937) != DEF_length__h29937)
      {
	vcd_write_val(sim_hdl, num, DEF_length__h29937, 65u);
	backing.DEF_length__h29937 = DEF_length__h29937;
      }
      ++num;
      if ((backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019) != DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019)
      {
	vcd_write_val(sim_hdl, num, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019, 151u);
	backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019;
      }
      ++num;
      if ((backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093) != DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093)
      {
	vcd_write_val(sim_hdl, num, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093, 151u);
	backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093;
      }
      ++num;
      if ((backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143) != DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143)
      {
	vcd_write_val(sim_hdl, num, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143, 151u);
	backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143;
      }
      ++num;
      if ((backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247) != DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247)
      {
	vcd_write_val(sim_hdl, num, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247, 161u);
	backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247;
      }
      ++num;
      if ((backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971) != DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971)
      {
	vcd_write_val(sim_hdl, num, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971, 151u);
	backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971;
      }
      ++num;
      if ((backing.DEF_mav_scr_write_cap_BITS_71_TO_0___d1496) != DEF_mav_scr_write_cap_BITS_71_TO_0___d1496)
      {
	vcd_write_val(sim_hdl, num, DEF_mav_scr_write_cap_BITS_71_TO_0___d1496, 72u);
	backing.DEF_mav_scr_write_cap_BITS_71_TO_0___d1496 = DEF_mav_scr_write_cap_BITS_71_TO_0___d1496;
      }
      ++num;
      if ((backing.DEF_medeleg__h33308) != DEF_medeleg__h33308)
      {
	vcd_write_val(sim_hdl, num, DEF_medeleg__h33308, 29u);
	backing.DEF_medeleg__h33308 = DEF_medeleg__h33308;
      }
      ++num;
      if ((backing.DEF_mideleg__h33309) != DEF_mideleg__h33309)
      {
	vcd_write_val(sim_hdl, num, DEF_mideleg__h33309, 12u);
	backing.DEF_mideleg__h33309 = DEF_mideleg__h33309;
      }
      ++num;
      if ((backing.DEF_mie__h55944) != DEF_mie__h55944)
      {
	vcd_write_val(sim_hdl, num, DEF_mie__h55944, 64u);
	backing.DEF_mie__h55944 = DEF_mie__h55944;
      }
      ++num;
      if ((backing.DEF_mip__h55943) != DEF_mip__h55943)
      {
	vcd_write_val(sim_hdl, num, DEF_mip__h55943, 64u);
	backing.DEF_mip__h55943 = DEF_mip__h55943;
      }
      ++num;
      if ((backing.DEF_mpp__h31147) != DEF_mpp__h31147)
      {
	vcd_write_val(sim_hdl, num, DEF_mpp__h31147, 2u);
	backing.DEF_mpp__h31147 = DEF_mpp__h31147;
      }
      ++num;
      if ((backing.DEF_mstatus__h38080) != DEF_mstatus__h38080)
      {
	vcd_write_val(sim_hdl, num, DEF_mstatus__h38080, 64u);
	backing.DEF_mstatus__h38080 = DEF_mstatus__h38080;
      }
      ++num;
      if ((backing.DEF_offset__h10921) != DEF_offset__h10921)
      {
	vcd_write_val(sim_hdl, num, DEF_offset__h10921, 16u);
	backing.DEF_offset__h10921 = DEF_offset__h10921;
      }
      ++num;
      if ((backing.DEF_offset__h9134) != DEF_offset__h9134)
      {
	vcd_write_val(sim_hdl, num, DEF_offset__h9134, 16u);
	backing.DEF_offset__h9134 = DEF_offset__h9134;
      }
      ++num;
      if ((backing.DEF_offset__h9336) != DEF_offset__h9336)
      {
	vcd_write_val(sim_hdl, num, DEF_offset__h9336, 16u);
	backing.DEF_offset__h9336 = DEF_offset__h9336;
      }
      ++num;
      if ((backing.DEF_offset__h9664) != DEF_offset__h9664)
      {
	vcd_write_val(sim_hdl, num, DEF_offset__h9664, 16u);
	backing.DEF_offset__h9664 = DEF_offset__h9664;
      }
      ++num;
      if ((backing.DEF_offset__h9892) != DEF_offset__h9892)
      {
	vcd_write_val(sim_hdl, num, DEF_offset__h9892, 16u);
	backing.DEF_offset__h9892 = DEF_offset__h9892;
      }
      ++num;
      if ((backing.DEF_repBound__h9181) != DEF_repBound__h9181)
      {
	vcd_write_val(sim_hdl, num, DEF_repBound__h9181, 3u);
	backing.DEF_repBound__h9181 = DEF_repBound__h9181;
      }
      ++num;
      if ((backing.DEF_repBound__h9383) != DEF_repBound__h9383)
      {
	vcd_write_val(sim_hdl, num, DEF_repBound__h9383, 3u);
	backing.DEF_repBound__h9383 = DEF_repBound__h9383;
      }
      ++num;
      if ((backing.DEF_repBound__h9711) != DEF_repBound__h9711)
      {
	vcd_write_val(sim_hdl, num, DEF_repBound__h9711, 3u);
	backing.DEF_repBound__h9711 = DEF_repBound__h9711;
      }
      ++num;
      if ((backing.DEF_repBound__h9939) != DEF_repBound__h9939)
      {
	vcd_write_val(sim_hdl, num, DEF_repBound__h9939, 3u);
	backing.DEF_repBound__h9939 = DEF_repBound__h9939;
      }
      ++num;
      if ((backing.DEF_result__h29878) != DEF_result__h29878)
      {
	vcd_write_val(sim_hdl, num, DEF_result__h29878, 65u);
	backing.DEF_result__h29878 = DEF_result__h29878;
      }
      ++num;
      if ((backing.DEF_ret__h29292) != DEF_ret__h29292)
      {
	vcd_write_val(sim_hdl, num, DEF_ret__h29292, 65u);
	backing.DEF_ret__h29292 = DEF_ret__h29292;
      }
      ++num;
      if ((backing.DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829) != DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829, 1u);
	backing.DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829 = DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829;
      }
      ++num;
      if ((backing.DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942) != DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942, 1u);
	backing.DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942 = DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942;
      }
      ++num;
      if ((backing.DEF_rg_ctr_inhib_ir_cy__h5940) != DEF_rg_ctr_inhib_ir_cy__h5940)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_ctr_inhib_ir_cy__h5940, 2u);
	backing.DEF_rg_ctr_inhib_ir_cy__h5940 = DEF_rg_ctr_inhib_ir_cy__h5940;
      }
      ++num;
      if ((backing.DEF_rg_dcsr_BITS_2_TO_0___h12919) != DEF_rg_dcsr_BITS_2_TO_0___h12919)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dcsr_BITS_2_TO_0___h12919, 3u);
	backing.DEF_rg_dcsr_BITS_2_TO_0___h12919 = DEF_rg_dcsr_BITS_2_TO_0___h12919;
      }
      ++num;
      if ((backing.DEF_rg_dcsr__h56340) != DEF_rg_dcsr__h56340)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dcsr__h56340, 32u);
	backing.DEF_rg_dcsr__h56340 = DEF_rg_dcsr__h56340;
      }
      ++num;
      if ((backing.DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228) != DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228, 150u);
	backing.DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228 = DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228;
      }
      ++num;
      if ((backing.DEF_rg_dpcc_02_BITS_43_TO_38___d410) != DEF_rg_dpcc_02_BITS_43_TO_38___d410)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dpcc_02_BITS_43_TO_38___d410, 6u);
	backing.DEF_rg_dpcc_02_BITS_43_TO_38___d410 = DEF_rg_dpcc_02_BITS_43_TO_38___d410;
      }
      ++num;
      if ((backing.DEF_rg_dpcc_02_BITS_81_TO_10___d1227) != DEF_rg_dpcc_02_BITS_81_TO_10___d1227)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dpcc_02_BITS_81_TO_10___d1227, 72u);
	backing.DEF_rg_dpcc_02_BITS_81_TO_10___d1227 = DEF_rg_dpcc_02_BITS_81_TO_10___d1227;
      }
      ++num;
      if ((backing.DEF_rg_dpcc___d402) != DEF_rg_dpcc___d402)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dpcc___d402, 161u);
	backing.DEF_rg_dpcc___d402 = DEF_rg_dpcc___d402;
      }
      ++num;
      if ((backing.DEF_rg_dscratch0___d417) != DEF_rg_dscratch0___d417)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dscratch0___d417, 64u);
	backing.DEF_rg_dscratch0___d417 = DEF_rg_dscratch0___d417;
      }
      ++num;
      if ((backing.DEF_rg_dscratch1___d418) != DEF_rg_dscratch1___d418)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_dscratch1___d418, 64u);
	backing.DEF_rg_dscratch1___d418 = DEF_rg_dscratch1___d418;
      }
      ++num;
      if ((backing.DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382) != DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382, 64u);
	backing.DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382 = DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382;
      }
      ++num;
      if ((backing.DEF_rg_mcause___d379) != DEF_rg_mcause___d379)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcause___d379, 7u);
	backing.DEF_rg_mcause___d379 = DEF_rg_mcause___d379;
      }
      ++num;
      if ((backing.DEF_rg_mcycle___d33) != DEF_rg_mcycle___d33)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mcycle___d33, 64u);
	backing.DEF_rg_mcycle___d33 = DEF_rg_mcycle___d33;
      }
      ++num;
      if ((backing.DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360) != DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360, 1u);
	backing.DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 = DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360;
      }
      ++num;
      if ((backing.DEF_rg_mepcc_55_BITS_33_TO_28___d372) != DEF_rg_mepcc_55_BITS_33_TO_28___d372)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mepcc_55_BITS_33_TO_28___d372, 6u);
	backing.DEF_rg_mepcc_55_BITS_33_TO_28___d372 = DEF_rg_mepcc_55_BITS_33_TO_28___d372;
      }
      ++num;
      if ((backing.DEF_rg_mepcc_55_BITS_71_TO_0___d1141) != DEF_rg_mepcc_55_BITS_71_TO_0___d1141)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mepcc_55_BITS_71_TO_0___d1141, 72u);
	backing.DEF_rg_mepcc_55_BITS_71_TO_0___d1141 = DEF_rg_mepcc_55_BITS_71_TO_0___d1141;
      }
      ++num;
      if ((backing.DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362) != DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362, 1u);
	backing.DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 = DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362;
      }
      ++num;
      if ((backing.DEF_rg_mepcc_55_BIT_150___d1125) != DEF_rg_mepcc_55_BIT_150___d1125)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mepcc_55_BIT_150___d1125, 1u);
	backing.DEF_rg_mepcc_55_BIT_150___d1125 = DEF_rg_mepcc_55_BIT_150___d1125;
      }
      ++num;
      if ((backing.DEF_rg_mepcc___d355) != DEF_rg_mepcc___d355)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mepcc___d355, 151u);
	backing.DEF_rg_mepcc___d355 = DEF_rg_mepcc___d355;
      }
      ++num;
      if ((backing.DEF_rg_minstret___d47) != DEF_rg_minstret___d47)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_minstret___d47, 64u);
	backing.DEF_rg_minstret___d47 = DEF_rg_minstret___d47;
      }
      ++num;
      if ((backing.DEF_rg_mscratch___d354) != DEF_rg_mscratch___d354)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mscratch___d354, 64u);
	backing.DEF_rg_mscratch___d354 = DEF_rg_mscratch___d354;
      }
      ++num;
      if ((backing.DEF_rg_mscratchc___d654) != DEF_rg_mscratchc___d654)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mscratchc___d654, 151u);
	backing.DEF_rg_mscratchc___d654 = DEF_rg_mscratchc___d654;
      }
      ++num;
      if ((backing.DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330) != DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330, 1u);
	backing.DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 = DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330;
      }
      ++num;
      if ((backing.DEF_rg_mtcc_25_BITS_33_TO_28___d342) != DEF_rg_mtcc_25_BITS_33_TO_28___d342)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtcc_25_BITS_33_TO_28___d342, 6u);
	backing.DEF_rg_mtcc_25_BITS_33_TO_28___d342 = DEF_rg_mtcc_25_BITS_33_TO_28___d342;
      }
      ++num;
      if ((backing.DEF_rg_mtcc_25_BITS_71_TO_0___d1091) != DEF_rg_mtcc_25_BITS_71_TO_0___d1091)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtcc_25_BITS_71_TO_0___d1091, 72u);
	backing.DEF_rg_mtcc_25_BITS_71_TO_0___d1091 = DEF_rg_mtcc_25_BITS_71_TO_0___d1091;
      }
      ++num;
      if ((backing.DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332) != DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332, 1u);
	backing.DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 = DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332;
      }
      ++num;
      if ((backing.DEF_rg_mtcc_25_BIT_150___d1075) != DEF_rg_mtcc_25_BIT_150___d1075)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtcc_25_BIT_150___d1075, 1u);
	backing.DEF_rg_mtcc_25_BIT_150___d1075 = DEF_rg_mtcc_25_BIT_150___d1075;
      }
      ++num;
      if ((backing.DEF_rg_mtcc___d325) != DEF_rg_mtcc___d325)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtcc___d325, 151u);
	backing.DEF_rg_mtcc___d325 = DEF_rg_mtcc___d325;
      }
      ++num;
      if ((backing.DEF_rg_mtdc___d653) != DEF_rg_mtdc___d653)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtdc___d653, 151u);
	backing.DEF_rg_mtdc___d653 = DEF_rg_mtdc___d653;
      }
      ++num;
      if ((backing.DEF_rg_mtime___d36) != DEF_rg_mtime___d36)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_mtime___d36, 64u);
	backing.DEF_rg_mtime___d36 = DEF_rg_mtime___d36;
      }
      ++num;
      if ((backing.DEF_rg_nmi__h10118) != DEF_rg_nmi__h10118)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_nmi__h10118, 1u);
	backing.DEF_rg_nmi__h10118 = DEF_rg_nmi__h10118;
      }
      ++num;
      if ((backing.DEF_rg_satp___d316) != DEF_rg_satp___d316)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_satp___d316, 64u);
	backing.DEF_rg_satp___d316 = DEF_rg_satp___d316;
      }
      ++num;
      if ((backing.DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310) != DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310, 64u);
	backing.DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310 = DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310;
      }
      ++num;
      if ((backing.DEF_rg_scause___d307) != DEF_rg_scause___d307)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_scause___d307, 7u);
	backing.DEF_rg_scause___d307 = DEF_rg_scause___d307;
      }
      ++num;
      if ((backing.DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288) != DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288, 1u);
	backing.DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 = DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288;
      }
      ++num;
      if ((backing.DEF_rg_sepcc_83_BITS_33_TO_28___d300) != DEF_rg_sepcc_83_BITS_33_TO_28___d300)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sepcc_83_BITS_33_TO_28___d300, 6u);
	backing.DEF_rg_sepcc_83_BITS_33_TO_28___d300 = DEF_rg_sepcc_83_BITS_33_TO_28___d300;
      }
      ++num;
      if ((backing.DEF_rg_sepcc_83_BITS_71_TO_0___d1017) != DEF_rg_sepcc_83_BITS_71_TO_0___d1017)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sepcc_83_BITS_71_TO_0___d1017, 72u);
	backing.DEF_rg_sepcc_83_BITS_71_TO_0___d1017 = DEF_rg_sepcc_83_BITS_71_TO_0___d1017;
      }
      ++num;
      if ((backing.DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290) != DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290, 1u);
	backing.DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 = DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290;
      }
      ++num;
      if ((backing.DEF_rg_sepcc_83_BIT_150___d1001) != DEF_rg_sepcc_83_BIT_150___d1001)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sepcc_83_BIT_150___d1001, 1u);
	backing.DEF_rg_sepcc_83_BIT_150___d1001 = DEF_rg_sepcc_83_BIT_150___d1001;
      }
      ++num;
      if ((backing.DEF_rg_sepcc___d283) != DEF_rg_sepcc___d283)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sepcc___d283, 151u);
	backing.DEF_rg_sepcc___d283 = DEF_rg_sepcc___d283;
      }
      ++num;
      if ((backing.DEF_rg_sscratch___d282) != DEF_rg_sscratch___d282)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sscratch___d282, 64u);
	backing.DEF_rg_sscratch___d282 = DEF_rg_sscratch___d282;
      }
      ++num;
      if ((backing.DEF_rg_sscratchc___d652) != DEF_rg_sscratchc___d652)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sscratchc___d652, 151u);
	backing.DEF_rg_sscratchc___d652 = DEF_rg_sscratchc___d652;
      }
      ++num;
      if ((backing.DEF_rg_state___d1) != DEF_rg_state___d1)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_state___d1, 1u);
	backing.DEF_rg_state___d1 = DEF_rg_state___d1;
      }
      ++num;
      if ((backing.DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260) != DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260, 1u);
	backing.DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 = DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260;
      }
      ++num;
      if ((backing.DEF_rg_stcc_55_BITS_33_TO_28___d272) != DEF_rg_stcc_55_BITS_33_TO_28___d272)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stcc_55_BITS_33_TO_28___d272, 6u);
	backing.DEF_rg_stcc_55_BITS_33_TO_28___d272 = DEF_rg_stcc_55_BITS_33_TO_28___d272;
      }
      ++num;
      if ((backing.DEF_rg_stcc_55_BITS_71_TO_0___d969) != DEF_rg_stcc_55_BITS_71_TO_0___d969)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stcc_55_BITS_71_TO_0___d969, 72u);
	backing.DEF_rg_stcc_55_BITS_71_TO_0___d969 = DEF_rg_stcc_55_BITS_71_TO_0___d969;
      }
      ++num;
      if ((backing.DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262) != DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262, 1u);
	backing.DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 = DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262;
      }
      ++num;
      if ((backing.DEF_rg_stcc_55_BIT_150___d953) != DEF_rg_stcc_55_BIT_150___d953)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stcc_55_BIT_150___d953, 1u);
	backing.DEF_rg_stcc_55_BIT_150___d953 = DEF_rg_stcc_55_BIT_150___d953;
      }
      ++num;
      if ((backing.DEF_rg_stcc___d255) != DEF_rg_stcc___d255)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stcc___d255, 151u);
	backing.DEF_rg_stcc___d255 = DEF_rg_stcc___d255;
      }
      ++num;
      if ((backing.DEF_rg_stdc___d651) != DEF_rg_stdc___d651)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_stdc___d651, 151u);
	backing.DEF_rg_stdc___d651 = DEF_rg_stdc___d651;
      }
      ++num;
      if ((backing.DEF_rg_tdata1___d393) != DEF_rg_tdata1___d393)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tdata1___d393, 64u);
	backing.DEF_rg_tdata1___d393 = DEF_rg_tdata1___d393;
      }
      ++num;
      if ((backing.DEF_rg_tdata2___d394) != DEF_rg_tdata2___d394)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tdata2___d394, 64u);
	backing.DEF_rg_tdata2___d394 = DEF_rg_tdata2___d394;
      }
      ++num;
      if ((backing.DEF_rg_tdata3___d395) != DEF_rg_tdata3___d395)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tdata3___d395, 64u);
	backing.DEF_rg_tdata3___d395 = DEF_rg_tdata3___d395;
      }
      ++num;
      if ((backing.DEF_rg_tselect___d392) != DEF_rg_tselect___d392)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_tselect___d392, 64u);
	backing.DEF_rg_tselect___d392 = DEF_rg_tselect___d392;
      }
      ++num;
      if ((backing.DEF_soc_map_m_mepcc_reset_value____d4) != DEF_soc_map_m_mepcc_reset_value____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_soc_map_m_mepcc_reset_value____d4, 151u);
	backing.DEF_soc_map_m_mepcc_reset_value____d4 = DEF_soc_map_m_mepcc_reset_value____d4;
      }
      ++num;
      if ((backing.DEF_soc_map_m_mtcc_reset_value____d3) != DEF_soc_map_m_mtcc_reset_value____d3)
      {
	vcd_write_val(sim_hdl, num, DEF_soc_map_m_mtcc_reset_value____d3, 151u);
	backing.DEF_soc_map_m_mtcc_reset_value____d3 = DEF_soc_map_m_mtcc_reset_value____d3;
      }
      ++num;
      if ((backing.DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24) != DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24)
      {
	vcd_write_val(sim_hdl, num, DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24, 161u);
	backing.DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24 = DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24;
      }
      ++num;
      if ((backing.DEF_soc_map_m_pcc_reset_value____d5) != DEF_soc_map_m_pcc_reset_value____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_soc_map_m_pcc_reset_value____d5, 151u);
	backing.DEF_soc_map_m_pcc_reset_value____d5 = DEF_soc_map_m_pcc_reset_value____d5;
      }
      ++num;
      if ((backing.DEF_spp__h31145) != DEF_spp__h31145)
      {
	vcd_write_val(sim_hdl, num, DEF_spp__h31145, 1u);
	backing.DEF_spp__h31145 = DEF_spp__h31145;
      }
      ++num;
      if ((backing.DEF_tval__h32038) != DEF_tval__h32038)
      {
	vcd_write_val(sim_hdl, num, DEF_tval__h32038, 64u);
	backing.DEF_tval__h32038 = DEF_tval__h32038;
      }
      ++num;
      if ((backing.DEF_tval__h32618) != DEF_tval__h32618)
      {
	vcd_write_val(sim_hdl, num, DEF_tval__h32618, 64u);
	backing.DEF_tval__h32618 = DEF_tval__h32618;
      }
      ++num;
      if ((backing.DEF_x__h10032) != DEF_x__h10032)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10032, 64u);
	backing.DEF_x__h10032 = DEF_x__h10032;
      }
      ++num;
      if ((backing.DEF_x__h10096) != DEF_x__h10096)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10096, 32u);
	backing.DEF_x__h10096 = DEF_x__h10096;
      }
      ++num;
      if ((backing.DEF_x__h10275) != DEF_x__h10275)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10275, 64u);
	backing.DEF_x__h10275 = DEF_x__h10275;
      }
      ++num;
      if ((backing.DEF_x__h10277) != DEF_x__h10277)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10277, 64u);
	backing.DEF_x__h10277 = DEF_x__h10277;
      }
      ++num;
      if ((backing.DEF_x__h10847) != DEF_x__h10847)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10847, 16u);
	backing.DEF_x__h10847 = DEF_x__h10847;
      }
      ++num;
      if ((backing.DEF_x__h10875) != DEF_x__h10875)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10875, 16u);
	backing.DEF_x__h10875 = DEF_x__h10875;
      }
      ++num;
      if ((backing.DEF_x__h10933) != DEF_x__h10933)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10933, 64u);
	backing.DEF_x__h10933 = DEF_x__h10933;
      }
      ++num;
      if ((backing.DEF_x__h10935) != DEF_x__h10935)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h10935, 64u);
	backing.DEF_x__h10935 = DEF_x__h10935;
      }
      ++num;
      if ((backing.DEF_x__h12865) != DEF_x__h12865)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h12865, 32u);
	backing.DEF_x__h12865 = DEF_x__h12865;
      }
      ++num;
      if ((backing.DEF_x__h16859) != DEF_x__h16859)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h16859, 16u);
	backing.DEF_x__h16859 = DEF_x__h16859;
      }
      ++num;
      if ((backing.DEF_x__h17821) != DEF_x__h17821)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17821, 16u);
	backing.DEF_x__h17821 = DEF_x__h17821;
      }
      ++num;
      if ((backing.DEF_x__h20156) != DEF_x__h20156)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h20156, 16u);
	backing.DEF_x__h20156 = DEF_x__h20156;
      }
      ++num;
      if ((backing.DEF_x__h21190) != DEF_x__h21190)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h21190, 16u);
	backing.DEF_x__h21190 = DEF_x__h21190;
      }
      ++num;
      if ((backing.DEF_x__h34721) != DEF_x__h34721)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h34721, 4u);
	backing.DEF_x__h34721 = DEF_x__h34721;
      }
      ++num;
      if ((backing.DEF_x__h34816) != DEF_x__h34816)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h34816, 62u);
	backing.DEF_x__h34816 = DEF_x__h34816;
      }
      ++num;
      if ((backing.DEF_x__h34822) != DEF_x__h34822)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h34822, 62u);
	backing.DEF_x__h34822 = DEF_x__h34822;
      }
      ++num;
      if ((backing.DEF_x__h9146) != DEF_x__h9146)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9146, 64u);
	backing.DEF_x__h9146 = DEF_x__h9146;
      }
      ++num;
      if ((backing.DEF_x__h9148) != DEF_x__h9148)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9148, 64u);
	backing.DEF_x__h9148 = DEF_x__h9148;
      }
      ++num;
      if ((backing.DEF_x__h9274) != DEF_x__h9274)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9274, 64u);
	backing.DEF_x__h9274 = DEF_x__h9274;
      }
      ++num;
      if ((backing.DEF_x__h9348) != DEF_x__h9348)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9348, 64u);
	backing.DEF_x__h9348 = DEF_x__h9348;
      }
      ++num;
      if ((backing.DEF_x__h9350) != DEF_x__h9350)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9350, 64u);
	backing.DEF_x__h9350 = DEF_x__h9350;
      }
      ++num;
      if ((backing.DEF_x__h9476) != DEF_x__h9476)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9476, 64u);
	backing.DEF_x__h9476 = DEF_x__h9476;
      }
      ++num;
      if ((backing.DEF_x__h9676) != DEF_x__h9676)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9676, 64u);
	backing.DEF_x__h9676 = DEF_x__h9676;
      }
      ++num;
      if ((backing.DEF_x__h9678) != DEF_x__h9678)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9678, 64u);
	backing.DEF_x__h9678 = DEF_x__h9678;
      }
      ++num;
      if ((backing.DEF_x__h9804) != DEF_x__h9804)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9804, 64u);
	backing.DEF_x__h9804 = DEF_x__h9804;
      }
      ++num;
      if ((backing.DEF_x__h9904) != DEF_x__h9904)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9904, 64u);
	backing.DEF_x__h9904 = DEF_x__h9904;
      }
      ++num;
      if ((backing.DEF_x__h9906) != DEF_x__h9906)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h9906, 64u);
	backing.DEF_x__h9906 = DEF_x__h9906;
      }
      ++num;
      if ((backing.DEF_y__h10031) != DEF_y__h10031)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h10031, 64u);
	backing.DEF_y__h10031 = DEF_y__h10031;
      }
      ++num;
      if ((backing.DEF_y__h10276) != DEF_y__h10276)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h10276, 64u);
	backing.DEF_y__h10276 = DEF_y__h10276;
      }
      ++num;
      if ((backing.DEF_y__h9273) != DEF_y__h9273)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h9273, 64u);
	backing.DEF_y__h9273 = DEF_y__h9273;
      }
      ++num;
      if ((backing.DEF_y__h9475) != DEF_y__h9475)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h9475, 64u);
	backing.DEF_y__h9475 = DEF_y__h9475;
      }
      ++num;
      if ((backing.DEF_y__h9803) != DEF_y__h9803)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h9803, 64u);
	backing.DEF_y__h9803 = DEF_y__h9803;
      }
      ++num;
      if ((backing.PORT_EN_mav_csr_write) != PORT_EN_mav_csr_write)
      {
	vcd_write_val(sim_hdl, num, PORT_EN_mav_csr_write, 1u);
	backing.PORT_EN_mav_csr_write = PORT_EN_mav_csr_write;
      }
      ++num;
      if ((backing.PORT_RDY_send_performance_events) != PORT_RDY_send_performance_events)
      {
	vcd_write_val(sim_hdl, num, PORT_RDY_send_performance_events, 1u);
	backing.PORT_RDY_send_performance_events = PORT_RDY_send_performance_events;
      }
      ++num;
      if ((backing.PORT_csr_ret_actions) != PORT_csr_ret_actions)
      {
	vcd_write_val(sim_hdl, num, PORT_csr_ret_actions, 227u);
	backing.PORT_csr_ret_actions = PORT_csr_ret_actions;
      }
      ++num;
      if ((backing.PORT_csr_trap_actions) != PORT_csr_trap_actions)
      {
	vcd_write_val(sim_hdl, num, PORT_csr_trap_actions, 281u);
	backing.PORT_csr_trap_actions = PORT_csr_trap_actions;
      }
      ++num;
      if ((backing.PORT_csr_trap_actions_pcc) != PORT_csr_trap_actions_pcc)
      {
	vcd_write_val(sim_hdl, num, PORT_csr_trap_actions_pcc, 161u);
	backing.PORT_csr_trap_actions_pcc = PORT_csr_trap_actions_pcc;
      }
      ++num;
      if ((backing.PORT_mav_csr_write) != PORT_mav_csr_write)
      {
	vcd_write_val(sim_hdl, num, PORT_mav_csr_write, 129u);
	backing.PORT_mav_csr_write = PORT_mav_csr_write;
      }
      ++num;
      if ((backing.PORT_mav_read_csr) != PORT_mav_read_csr)
      {
	vcd_write_val(sim_hdl, num, PORT_mav_read_csr, 65u);
	backing.PORT_mav_read_csr = PORT_mav_read_csr;
      }
      ++num;
      if ((backing.PORT_mav_scr_write) != PORT_mav_scr_write)
      {
	vcd_write_val(sim_hdl, num, PORT_mav_scr_write, 151u);
	backing.PORT_mav_scr_write = PORT_mav_scr_write;
      }
      ++num;
      if ((backing.PORT_mav_scr_write_cap) != PORT_mav_scr_write_cap)
      {
	vcd_write_val(sim_hdl, num, PORT_mav_scr_write_cap, 151u);
	backing.PORT_mav_scr_write_cap = PORT_mav_scr_write_cap;
      }
      ++num;
      if ((backing.PORT_read_csr) != PORT_read_csr)
      {
	vcd_write_val(sim_hdl, num, PORT_read_csr, 65u);
	backing.PORT_read_csr = PORT_read_csr;
      }
      ++num;
      if ((backing.PORT_read_csr_port2) != PORT_read_csr_port2)
      {
	vcd_write_val(sim_hdl, num, PORT_read_csr_port2, 65u);
	backing.PORT_read_csr_port2 = PORT_read_csr_port2;
      }
      ++num;
      if ((backing.PORT_read_dpcc) != PORT_read_dpcc)
      {
	vcd_write_val(sim_hdl, num, PORT_read_dpcc, 161u);
	backing.PORT_read_dpcc = PORT_read_dpcc;
      }
      ++num;
      if ((backing.PORT_read_scr) != PORT_read_scr)
      {
	vcd_write_val(sim_hdl, num, PORT_read_scr, 152u);
	backing.PORT_read_scr = PORT_read_scr;
      }
      ++num;
      if ((backing.PORT_send_performance_events_evts) != PORT_send_performance_events_evts)
      {
	vcd_write_val(sim_hdl, num, PORT_send_performance_events_evts, 7360u);
	backing.PORT_send_performance_events_evts = PORT_send_performance_events_evts;
      }
      ++num;
      if ((backing.PORT_write_dpcc_pcc) != PORT_write_dpcc_pcc)
      {
	vcd_write_val(sim_hdl, num, PORT_write_dpcc_pcc, 161u);
	backing.PORT_write_dpcc_pcc = PORT_write_dpcc_pcc;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229, 72u);
      backing.DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229 = DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2229;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230, 72u);
      backing.DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230 = DEF_IF_IF_csr_trap_actions_nmi_THEN_0b11_ELSE_IF_c_ETC___d2230;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644, 72u);
      backing.DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644 = DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1644;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645, 86u);
      backing.DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645 = DEF_IF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_ETC___d1645;
      vcd_write_val(sim_hdl, num++, DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871, 2u);
      backing.DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871 = DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d871;
      vcd_write_val(sim_hdl, num++, DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875, 13u);
      backing.DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875 = DEF_IF_csr_mstatus_rg_mstatus_39_BITS_12_TO_11_69__ETC___d875;
      vcd_write_val(sim_hdl, num++, DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290, 86u);
      backing.DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290 = DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2290;
      vcd_write_val(sim_hdl, num++, DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291, 151u);
      backing.DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291 = DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2291;
      vcd_write_val(sim_hdl, num++, DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316, 66u);
      backing.DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316 = DEF_IF_csr_ret_actions_from_priv_EQ_0b11_234_THEN__ETC___d2316;
      vcd_write_val(sim_hdl, num++, DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231, 150u);
      backing.DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231 = DEF_IF_csr_trap_actions_nmi_THEN_DONTCARE_ELSE_IF__ETC___d2231;
      vcd_write_val(sim_hdl, num++, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646, 151u);
      backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_0_42_ETC___d1646;
      vcd_write_val(sim_hdl, num++, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497, 86u);
      backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1497;
      vcd_write_val(sim_hdl, num++, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518, 86u);
      backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_EQ_52_4_ETC___d1518;
      vcd_write_val(sim_hdl, num++, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583, 65u);
      backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_51__ETC___d1583;
      vcd_write_val(sim_hdl, num++, DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588, 65u);
      backing.DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588 = DEF_IF_mav_scr_write_cap_BITS_33_TO_28_424_ULT_52__ETC___d1588;
      vcd_write_val(sim_hdl, num++, DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703, 72u);
      backing.DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703 = DEF_IF_mav_scr_write_scr_addr_EQ_13_499_OR_mav_scr_ETC___d1703;
      vcd_write_val(sim_hdl, num++, DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704, 86u);
      backing.DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704 = DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1704;
      vcd_write_val(sim_hdl, num++, DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705, 151u);
      backing.DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705 = DEF_IF_mav_scr_write_scr_addr_EQ_13_499_THEN_mav_s_ETC___d1705;
      vcd_write_val(sim_hdl, num++, DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701, 72u);
      backing.DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701 = DEF_IF_mav_scr_write_scr_addr_EQ_29_523_OR_mav_scr_ETC___d1701;
      vcd_write_val(sim_hdl, num++, DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661, 151u);
      backing.DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661 = DEF_IF_read_scr_scr_addr_EQ_12_36_THEN_rg_stcc_55__ETC___d661;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367, 2u);
      backing.DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367 = DEF_IF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_5_ETC___d367;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142, 86u);
      backing.DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142 = DEF_IF_rg_mepcc_55_BITS_33_TO_28_72_EQ_52_134_THEN_ETC___d1142;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092, 86u);
      backing.DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092 = DEF_IF_rg_mtcc_25_BITS_33_TO_28_42_EQ_52_084_THEN__ETC___d1092;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295, 2u);
      backing.DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295 = DEF_IF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_8_ETC___d295;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018, 86u);
      backing.DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018 = DEF_IF_rg_sepcc_83_BITS_33_TO_28_00_EQ_52_010_THEN_ETC___d1018;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970, 86u);
      backing.DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970 = DEF_IF_rg_stcc_55_BITS_33_TO_28_72_EQ_52_62_THEN_0_ETC___d970;
      vcd_write_val(sim_hdl, num++, DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348, 1u);
      backing.DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348 = DEF_NOT_cfg_verbosity_read__346_ULE_1_347___d1348;
      vcd_write_val(sim_hdl, num++, DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431, 1u);
      backing.DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431 = DEF_NOT_csr_mstatus_rg_mstatus_39_BIT_20_430___d2431;
      vcd_write_val(sim_hdl, num++, DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233, 66u);
      backing.DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233 = DEF_NOT_csr_trap_actions_nmi_010_AND_csr_trap_acti_ETC___d2233;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364, 1u);
      backing.DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364 = DEF_NOT_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc__ETC___d364;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292, 1u);
      backing.DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292 = DEF_NOT_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc__ETC___d292;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563, 65u);
      backing.DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563 = DEF_SEXT_IF_mav_scr_write_cap_BITS_27_TO_25_556_UL_ETC___d1563;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498, 151u);
      backing.DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498 = DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1498;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519, 151u);
      backing.DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519 = DEF_SEXT__0b0_CONCAT_mav_scr_write_cap_BITS_85_TO__ETC___d1519;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416, 64u);
      backing.DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416 = DEF_SEXT__0b0_CONCAT_rg_dpcc_02_BITS_95_TO_82_03_0_ETC___d416;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378, 64u);
      backing.DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378 = DEF_SEXT__0b0_CONCAT_rg_mepcc_55_BITS_85_TO_72_56__ETC___d378;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348, 64u);
      backing.DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d348;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350, 1u);
      backing.DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d350;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351, 64u);
      backing.DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351 = DEF_SEXT__0b0_CONCAT_rg_mtcc_25_BITS_85_TO_72_26_2_ETC___d351;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306, 64u);
      backing.DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306 = DEF_SEXT__0b0_CONCAT_rg_sepcc_83_BITS_85_TO_72_84__ETC___d306;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278, 64u);
      backing.DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d278;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280, 1u);
      backing.DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d280;
      vcd_write_val(sim_hdl, num++, DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281, 64u);
      backing.DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281 = DEF_SEXT__0b0_CONCAT_rg_stcc_55_BITS_85_TO_72_56_5_ETC___d281;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_mav_csr_write, 1u);
      backing.DEF_WILL_FIRE_mav_csr_write = DEF_WILL_FIRE_mav_csr_write;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586, 65u);
      backing.DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586 = DEF__0_CONCAT_IF_mav_scr_write_cap_BITS_27_TO_25_55_ETC___d1586;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391, 64u);
      backing.DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391 = DEF__0_CONCAT_perf_counters_read_ctr_inhibit__read__ETC___d391;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401, 64u);
      backing.DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401 = DEF__0_CONCAT_rg_dcsr_96_BITS_31_TO_4_97_CONCAT_rg__ETC___d401;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_fflags_34___d235, 64u);
      backing.DEF__0_CONCAT_rg_fflags_34___d235 = DEF__0_CONCAT_rg_fflags_34___d235;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238, 64u);
      backing.DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238 = DEF__0_CONCAT_rg_frm_36_CONCAT_rg_fflags_34___d238;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_frm_36___d237, 64u);
      backing.DEF__0_CONCAT_rg_frm_36___d237 = DEF__0_CONCAT_rg_frm_36___d237;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387, 64u);
      backing.DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387 = DEF__0_CONCAT_rg_mccsr_85_CONCAT_3_86___d387;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mcounteren_52___d353, 64u);
      backing.DEF__0_CONCAT_rg_mcounteren_52___d353 = DEF__0_CONCAT_rg_mcounteren_52___d353;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_medeleg_17___d318, 64u);
      backing.DEF__0_CONCAT_rg_medeleg_17___d318 = DEF__0_CONCAT_rg_medeleg_17___d318;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_mideleg_19___d320, 64u);
      backing.DEF__0_CONCAT_rg_mideleg_19___d320 = DEF__0_CONCAT_rg_mideleg_19___d320;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315, 64u);
      backing.DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315 = DEF__0_CONCAT_rg_sccsr_13_CONCAT_3_14___d315;
      vcd_write_val(sim_hdl, num++, DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315, 66u);
      backing.DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315 = DEF__0b0_CONCAT_csr_mstatus_rg_mstatus_39_AND_INV_1_ETC___d2315;
      vcd_write_val(sim_hdl, num++, DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555, 65u);
      backing.DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555 = DEF__0b0_CONCAT_mav_scr_write_cap_BITS_149_TO_100_4_ETC___d1555;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7526, 64u);
      backing.DEF__1__read__h7526 = DEF__1__read__h7526;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7529, 64u);
      backing.DEF__1__read__h7529 = DEF__1__read__h7529;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7532, 64u);
      backing.DEF__1__read__h7532 = DEF__1__read__h7532;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7535, 64u);
      backing.DEF__1__read__h7535 = DEF__1__read__h7535;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7538, 64u);
      backing.DEF__1__read__h7538 = DEF__1__read__h7538;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7541, 64u);
      backing.DEF__1__read__h7541 = DEF__1__read__h7541;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7544, 64u);
      backing.DEF__1__read__h7544 = DEF__1__read__h7544;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7547, 64u);
      backing.DEF__1__read__h7547 = DEF__1__read__h7547;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7550, 64u);
      backing.DEF__1__read__h7550 = DEF__1__read__h7550;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7553, 64u);
      backing.DEF__1__read__h7553 = DEF__1__read__h7553;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7556, 64u);
      backing.DEF__1__read__h7556 = DEF__1__read__h7556;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7559, 64u);
      backing.DEF__1__read__h7559 = DEF__1__read__h7559;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7562, 64u);
      backing.DEF__1__read__h7562 = DEF__1__read__h7562;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7565, 64u);
      backing.DEF__1__read__h7565 = DEF__1__read__h7565;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7568, 64u);
      backing.DEF__1__read__h7568 = DEF__1__read__h7568;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7571, 64u);
      backing.DEF__1__read__h7571 = DEF__1__read__h7571;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7574, 64u);
      backing.DEF__1__read__h7574 = DEF__1__read__h7574;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7577, 64u);
      backing.DEF__1__read__h7577 = DEF__1__read__h7577;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7580, 64u);
      backing.DEF__1__read__h7580 = DEF__1__read__h7580;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7583, 64u);
      backing.DEF__1__read__h7583 = DEF__1__read__h7583;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7586, 64u);
      backing.DEF__1__read__h7586 = DEF__1__read__h7586;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7589, 64u);
      backing.DEF__1__read__h7589 = DEF__1__read__h7589;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7592, 64u);
      backing.DEF__1__read__h7592 = DEF__1__read__h7592;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7595, 64u);
      backing.DEF__1__read__h7595 = DEF__1__read__h7595;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7598, 64u);
      backing.DEF__1__read__h7598 = DEF__1__read__h7598;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7601, 64u);
      backing.DEF__1__read__h7601 = DEF__1__read__h7601;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7604, 64u);
      backing.DEF__1__read__h7604 = DEF__1__read__h7604;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7607, 64u);
      backing.DEF__1__read__h7607 = DEF__1__read__h7607;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h7610, 64u);
      backing.DEF__1__read__h7610 = DEF__1__read__h7610;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8759, 7u);
      backing.DEF__1__read__h8759 = DEF__1__read__h8759;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8762, 7u);
      backing.DEF__1__read__h8762 = DEF__1__read__h8762;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8765, 7u);
      backing.DEF__1__read__h8765 = DEF__1__read__h8765;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8768, 7u);
      backing.DEF__1__read__h8768 = DEF__1__read__h8768;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8771, 7u);
      backing.DEF__1__read__h8771 = DEF__1__read__h8771;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8774, 7u);
      backing.DEF__1__read__h8774 = DEF__1__read__h8774;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8777, 7u);
      backing.DEF__1__read__h8777 = DEF__1__read__h8777;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8780, 7u);
      backing.DEF__1__read__h8780 = DEF__1__read__h8780;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8783, 7u);
      backing.DEF__1__read__h8783 = DEF__1__read__h8783;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8786, 7u);
      backing.DEF__1__read__h8786 = DEF__1__read__h8786;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8789, 7u);
      backing.DEF__1__read__h8789 = DEF__1__read__h8789;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8792, 7u);
      backing.DEF__1__read__h8792 = DEF__1__read__h8792;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8795, 7u);
      backing.DEF__1__read__h8795 = DEF__1__read__h8795;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8798, 7u);
      backing.DEF__1__read__h8798 = DEF__1__read__h8798;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8801, 7u);
      backing.DEF__1__read__h8801 = DEF__1__read__h8801;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8804, 7u);
      backing.DEF__1__read__h8804 = DEF__1__read__h8804;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8807, 7u);
      backing.DEF__1__read__h8807 = DEF__1__read__h8807;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8810, 7u);
      backing.DEF__1__read__h8810 = DEF__1__read__h8810;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8813, 7u);
      backing.DEF__1__read__h8813 = DEF__1__read__h8813;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8816, 7u);
      backing.DEF__1__read__h8816 = DEF__1__read__h8816;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8819, 7u);
      backing.DEF__1__read__h8819 = DEF__1__read__h8819;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8822, 7u);
      backing.DEF__1__read__h8822 = DEF__1__read__h8822;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8825, 7u);
      backing.DEF__1__read__h8825 = DEF__1__read__h8825;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8828, 7u);
      backing.DEF__1__read__h8828 = DEF__1__read__h8828;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8831, 7u);
      backing.DEF__1__read__h8831 = DEF__1__read__h8831;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8834, 7u);
      backing.DEF__1__read__h8834 = DEF__1__read__h8834;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8837, 7u);
      backing.DEF__1__read__h8837 = DEF__1__read__h8837;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8840, 7u);
      backing.DEF__1__read__h8840 = DEF__1__read__h8840;
      vcd_write_val(sim_hdl, num++, DEF__1__read__h8843, 7u);
      backing.DEF__1__read__h8843 = DEF__1__read__h8843;
      vcd_write_val(sim_hdl, num++, DEF__read__h473, 5u);
      backing.DEF__read__h473 = DEF__read__h473;
      vcd_write_val(sim_hdl, num++, DEF__read__h498, 3u);
      backing.DEF__read__h498 = DEF__read__h498;
      vcd_write_val(sim_hdl, num++, DEF__read_addrBits__h9164, 14u);
      backing.DEF__read_addrBits__h9164 = DEF__read_addrBits__h9164;
      vcd_write_val(sim_hdl, num++, DEF__read_addrBits__h9366, 14u);
      backing.DEF__read_addrBits__h9366 = DEF__read_addrBits__h9366;
      vcd_write_val(sim_hdl, num++, DEF__read_addrBits__h9694, 14u);
      backing.DEF__read_addrBits__h9694 = DEF__read_addrBits__h9694;
      vcd_write_val(sim_hdl, num++, DEF__read_addrBits__h9922, 14u);
      backing.DEF__read_addrBits__h9922 = DEF__read_addrBits__h9922;
      vcd_write_val(sim_hdl, num++, DEF__read_address__h9163, 64u);
      backing.DEF__read_address__h9163 = DEF__read_address__h9163;
      vcd_write_val(sim_hdl, num++, DEF__read_address__h9365, 64u);
      backing.DEF__read_address__h9365 = DEF__read_address__h9365;
      vcd_write_val(sim_hdl, num++, DEF__read_address__h9693, 64u);
      backing.DEF__read_address__h9693 = DEF__read_address__h9693;
      vcd_write_val(sim_hdl, num++, DEF__read_address__h9921, 64u);
      backing.DEF__read_address__h9921 = DEF__read_address__h9921;
      vcd_write_val(sim_hdl, num++, DEF__read_bounds_baseBits__h9196, 14u);
      backing.DEF__read_bounds_baseBits__h9196 = DEF__read_bounds_baseBits__h9196;
      vcd_write_val(sim_hdl, num++, DEF__read_bounds_baseBits__h9398, 14u);
      backing.DEF__read_bounds_baseBits__h9398 = DEF__read_bounds_baseBits__h9398;
      vcd_write_val(sim_hdl, num++, DEF__read_bounds_baseBits__h9726, 14u);
      backing.DEF__read_bounds_baseBits__h9726 = DEF__read_bounds_baseBits__h9726;
      vcd_write_val(sim_hdl, num++, DEF__read_bounds_baseBits__h9954, 14u);
      backing.DEF__read_bounds_baseBits__h9954 = DEF__read_bounds_baseBits__h9954;
      vcd_write_val(sim_hdl, num++, DEF__read_capFat_addrBits__h10175, 14u);
      backing.DEF__read_capFat_addrBits__h10175 = DEF__read_capFat_addrBits__h10175;
      vcd_write_val(sim_hdl, num++, DEF__read_capFat_bounds_baseBits__h10219, 14u);
      backing.DEF__read_capFat_bounds_baseBits__h10219 = DEF__read_capFat_bounds_baseBits__h10219;
      vcd_write_val(sim_hdl, num++, DEF__read_exc_code__h10066, 6u);
      backing.DEF__read_exc_code__h10066 = DEF__read_exc_code__h10066;
      vcd_write_val(sim_hdl, num++, DEF__read_exc_code__h9510, 6u);
      backing.DEF__read_exc_code__h9510 = DEF__read_exc_code__h9510;
      vcd_write_val(sim_hdl, num++, DEF__read_interrupt__h10065, 1u);
      backing.DEF__read_interrupt__h10065 = DEF__read_interrupt__h10065;
      vcd_write_val(sim_hdl, num++, DEF__read_interrupt__h9509, 1u);
      backing.DEF__read_interrupt__h9509 = DEF__read_interrupt__h9509;
      vcd_write_val(sim_hdl, num++, DEF__read_otype__h9370, 18u);
      backing.DEF__read_otype__h9370 = DEF__read_otype__h9370;
      vcd_write_val(sim_hdl, num++, DEF__read_otype__h9926, 18u);
      backing.DEF__read_otype__h9926 = DEF__read_otype__h9926;
      vcd_write_val(sim_hdl, num++, DEF_ab__h9180, 3u);
      backing.DEF_ab__h9180 = DEF_ab__h9180;
      vcd_write_val(sim_hdl, num++, DEF_ab__h9382, 3u);
      backing.DEF_ab__h9382 = DEF_ab__h9382;
      vcd_write_val(sim_hdl, num++, DEF_ab__h9710, 3u);
      backing.DEF_ab__h9710 = DEF_ab__h9710;
      vcd_write_val(sim_hdl, num++, DEF_ab__h9938, 3u);
      backing.DEF_ab__h9938 = DEF_ab__h9938;
      vcd_write_val(sim_hdl, num++, DEF_addTop__h29290, 65u);
      backing.DEF_addTop__h29290 = DEF_addTop__h29290;
      vcd_write_val(sim_hdl, num++, DEF_addrLSB__h10922, 64u);
      backing.DEF_addrLSB__h10922 = DEF_addrLSB__h10922;
      vcd_write_val(sim_hdl, num++, DEF_addrLSB__h9135, 64u);
      backing.DEF_addrLSB__h9135 = DEF_addrLSB__h9135;
      vcd_write_val(sim_hdl, num++, DEF_addrLSB__h9337, 64u);
      backing.DEF_addrLSB__h9337 = DEF_addrLSB__h9337;
      vcd_write_val(sim_hdl, num++, DEF_addrLSB__h9665, 64u);
      backing.DEF_addrLSB__h9665 = DEF_addrLSB__h9665;
      vcd_write_val(sim_hdl, num++, DEF_addrLSB__h9893, 64u);
      backing.DEF_addrLSB__h9893 = DEF_addrLSB__h9893;
      vcd_write_val(sim_hdl, num++, DEF_base__h10920, 16u);
      backing.DEF_base__h10920 = DEF_base__h10920;
      vcd_write_val(sim_hdl, num++, DEF_bb__h9179, 3u);
      backing.DEF_bb__h9179 = DEF_bb__h9179;
      vcd_write_val(sim_hdl, num++, DEF_bb__h9381, 3u);
      backing.DEF_bb__h9381 = DEF_bb__h9381;
      vcd_write_val(sim_hdl, num++, DEF_bb__h9709, 3u);
      backing.DEF_bb__h9709 = DEF_bb__h9709;
      vcd_write_val(sim_hdl, num++, DEF_bb__h9937, 3u);
      backing.DEF_bb__h9937 = DEF_bb__h9937;
      vcd_write_val(sim_hdl, num++, DEF_csr_mie_mv_sie_read____d254, 64u);
      backing.DEF_csr_mie_mv_sie_read____d254 = DEF_csr_mie_mv_sie_read____d254;
      vcd_write_val(sim_hdl, num++, DEF_csr_mip_mv_sip_read____d312, 64u);
      backing.DEF_csr_mip_mv_sip_read____d312 = DEF_csr_mip_mv_sip_read____d312;
      vcd_write_val(sim_hdl, num++, DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312, 66u);
      backing.DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312 = DEF_csr_mstatus_rg_mstatus_39_AND_INV_1_SL_0_CONCA_ETC___d2312;
      vcd_write_val(sim_hdl, num++, DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868, 6u);
      backing.DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868 = DEF_csr_mstatus_rg_mstatus_39_BITS_22_TO_17___d868;
      vcd_write_val(sim_hdl, num++, DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252, 64u);
      backing.DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252 = DEF_csr_mstatus_rg_mstatus_39_BIT_63_40_CONCAT_0_C_ETC___d252;
      vcd_write_val(sim_hdl, num++, DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075, 2u);
      backing.DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075 = DEF_csr_mstatus_rg_mstatus_BITS_1_TO_0___h9075;
      vcd_write_val(sim_hdl, num++, DEF_csr_mstatus_rg_mstatus_BIT_0___h55849, 1u);
      backing.DEF_csr_mstatus_rg_mstatus_BIT_0___h55849 = DEF_csr_mstatus_rg_mstatus_BIT_0___h55849;
      vcd_write_val(sim_hdl, num++, DEF_csr_mstatus_rg_mstatus_BIT_20___h53550, 1u);
      backing.DEF_csr_mstatus_rg_mstatus_BIT_20___h53550 = DEF_csr_mstatus_rg_mstatus_BIT_20___h53550;
      vcd_write_val(sim_hdl, num++, DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005, 151u);
      backing.DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005 = DEF_csr_trap_actions_pcc_BITS_160_TO_10___d2005;
      vcd_write_val(sim_hdl, num++, DEF_ctr_inhibit_hpm__h5802, 29u);
      backing.DEF_ctr_inhibit_hpm__h5802 = DEF_ctr_inhibit_hpm__h5802;
      vcd_write_val(sim_hdl, num++, DEF_dcsr__h10614, 32u);
      backing.DEF_dcsr__h10614 = DEF_dcsr__h10614;
      vcd_write_val(sim_hdl, num++, DEF_length__h29937, 65u);
      backing.DEF_length__h29937 = DEF_length__h29937;
      vcd_write_val(sim_hdl, num++, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019, 151u);
      backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1019;
      vcd_write_val(sim_hdl, num++, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093, 151u);
      backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1093;
      vcd_write_val(sim_hdl, num++, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143, 151u);
      backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1143;
      vcd_write_val(sim_hdl, num++, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247, 161u);
      backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d1247;
      vcd_write_val(sim_hdl, num++, DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971, 151u);
      backing.DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971 = DEF_mav_csr_write_word_BITS_63_TO_14_24_XOR_SEXT_m_ETC___d971;
      vcd_write_val(sim_hdl, num++, DEF_mav_scr_write_cap_BITS_71_TO_0___d1496, 72u);
      backing.DEF_mav_scr_write_cap_BITS_71_TO_0___d1496 = DEF_mav_scr_write_cap_BITS_71_TO_0___d1496;
      vcd_write_val(sim_hdl, num++, DEF_medeleg__h33308, 29u);
      backing.DEF_medeleg__h33308 = DEF_medeleg__h33308;
      vcd_write_val(sim_hdl, num++, DEF_mideleg__h33309, 12u);
      backing.DEF_mideleg__h33309 = DEF_mideleg__h33309;
      vcd_write_val(sim_hdl, num++, DEF_mie__h55944, 64u);
      backing.DEF_mie__h55944 = DEF_mie__h55944;
      vcd_write_val(sim_hdl, num++, DEF_mip__h55943, 64u);
      backing.DEF_mip__h55943 = DEF_mip__h55943;
      vcd_write_val(sim_hdl, num++, DEF_mpp__h31147, 2u);
      backing.DEF_mpp__h31147 = DEF_mpp__h31147;
      vcd_write_val(sim_hdl, num++, DEF_mstatus__h38080, 64u);
      backing.DEF_mstatus__h38080 = DEF_mstatus__h38080;
      vcd_write_val(sim_hdl, num++, DEF_offset__h10921, 16u);
      backing.DEF_offset__h10921 = DEF_offset__h10921;
      vcd_write_val(sim_hdl, num++, DEF_offset__h9134, 16u);
      backing.DEF_offset__h9134 = DEF_offset__h9134;
      vcd_write_val(sim_hdl, num++, DEF_offset__h9336, 16u);
      backing.DEF_offset__h9336 = DEF_offset__h9336;
      vcd_write_val(sim_hdl, num++, DEF_offset__h9664, 16u);
      backing.DEF_offset__h9664 = DEF_offset__h9664;
      vcd_write_val(sim_hdl, num++, DEF_offset__h9892, 16u);
      backing.DEF_offset__h9892 = DEF_offset__h9892;
      vcd_write_val(sim_hdl, num++, DEF_repBound__h9181, 3u);
      backing.DEF_repBound__h9181 = DEF_repBound__h9181;
      vcd_write_val(sim_hdl, num++, DEF_repBound__h9383, 3u);
      backing.DEF_repBound__h9383 = DEF_repBound__h9383;
      vcd_write_val(sim_hdl, num++, DEF_repBound__h9711, 3u);
      backing.DEF_repBound__h9711 = DEF_repBound__h9711;
      vcd_write_val(sim_hdl, num++, DEF_repBound__h9939, 3u);
      backing.DEF_repBound__h9939 = DEF_repBound__h9939;
      vcd_write_val(sim_hdl, num++, DEF_result__h29878, 65u);
      backing.DEF_result__h29878 = DEF_result__h29878;
      vcd_write_val(sim_hdl, num++, DEF_ret__h29292, 65u);
      backing.DEF_ret__h29292 = DEF_ret__h29292;
      vcd_write_val(sim_hdl, num++, DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829, 1u);
      backing.DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829 = DEF_rg_ctr_inhib_ir_cy_BIT_0___h5829;
      vcd_write_val(sim_hdl, num++, DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942, 1u);
      backing.DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942 = DEF_rg_ctr_inhib_ir_cy_BIT_1___h5942;
      vcd_write_val(sim_hdl, num++, DEF_rg_ctr_inhib_ir_cy__h5940, 2u);
      backing.DEF_rg_ctr_inhib_ir_cy__h5940 = DEF_rg_ctr_inhib_ir_cy__h5940;
      vcd_write_val(sim_hdl, num++, DEF_rg_dcsr_BITS_2_TO_0___h12919, 3u);
      backing.DEF_rg_dcsr_BITS_2_TO_0___h12919 = DEF_rg_dcsr_BITS_2_TO_0___h12919;
      vcd_write_val(sim_hdl, num++, DEF_rg_dcsr__h56340, 32u);
      backing.DEF_rg_dcsr__h56340 = DEF_rg_dcsr__h56340;
      vcd_write_val(sim_hdl, num++, DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228, 150u);
      backing.DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228 = DEF_rg_dpcc_02_BITS_159_TO_110_213_AND_11258999068_ETC___d1228;
      vcd_write_val(sim_hdl, num++, DEF_rg_dpcc_02_BITS_43_TO_38___d410, 6u);
      backing.DEF_rg_dpcc_02_BITS_43_TO_38___d410 = DEF_rg_dpcc_02_BITS_43_TO_38___d410;
      vcd_write_val(sim_hdl, num++, DEF_rg_dpcc_02_BITS_81_TO_10___d1227, 72u);
      backing.DEF_rg_dpcc_02_BITS_81_TO_10___d1227 = DEF_rg_dpcc_02_BITS_81_TO_10___d1227;
      vcd_write_val(sim_hdl, num++, DEF_rg_dpcc___d402, 161u);
      backing.DEF_rg_dpcc___d402 = DEF_rg_dpcc___d402;
      vcd_write_val(sim_hdl, num++, DEF_rg_dscratch0___d417, 64u);
      backing.DEF_rg_dscratch0___d417 = DEF_rg_dscratch0___d417;
      vcd_write_val(sim_hdl, num++, DEF_rg_dscratch1___d418, 64u);
      backing.DEF_rg_dscratch1___d418 = DEF_rg_dscratch1___d418;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382, 64u);
      backing.DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382 = DEF_rg_mcause_79_BIT_6_80_CONCAT_0_CONCAT_rg_mcaus_ETC___d382;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcause___d379, 7u);
      backing.DEF_rg_mcause___d379 = DEF_rg_mcause___d379;
      vcd_write_val(sim_hdl, num++, DEF_rg_mcycle___d33, 64u);
      backing.DEF_rg_mcycle___d33 = DEF_rg_mcycle___d33;
      vcd_write_val(sim_hdl, num++, DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360, 1u);
      backing.DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360 = DEF_rg_mepcc_55_BITS_13_TO_11_58_ULT_rg_mepcc_55_B_ETC___d360;
      vcd_write_val(sim_hdl, num++, DEF_rg_mepcc_55_BITS_33_TO_28___d372, 6u);
      backing.DEF_rg_mepcc_55_BITS_33_TO_28___d372 = DEF_rg_mepcc_55_BITS_33_TO_28___d372;
      vcd_write_val(sim_hdl, num++, DEF_rg_mepcc_55_BITS_71_TO_0___d1141, 72u);
      backing.DEF_rg_mepcc_55_BITS_71_TO_0___d1141 = DEF_rg_mepcc_55_BITS_71_TO_0___d1141;
      vcd_write_val(sim_hdl, num++, DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362, 1u);
      backing.DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362 = DEF_rg_mepcc_55_BITS_85_TO_83_61_ULT_rg_mepcc_55_B_ETC___d362;
      vcd_write_val(sim_hdl, num++, DEF_rg_mepcc_55_BIT_150___d1125, 1u);
      backing.DEF_rg_mepcc_55_BIT_150___d1125 = DEF_rg_mepcc_55_BIT_150___d1125;
      vcd_write_val(sim_hdl, num++, DEF_rg_mepcc___d355, 151u);
      backing.DEF_rg_mepcc___d355 = DEF_rg_mepcc___d355;
      vcd_write_val(sim_hdl, num++, DEF_rg_minstret___d47, 64u);
      backing.DEF_rg_minstret___d47 = DEF_rg_minstret___d47;
      vcd_write_val(sim_hdl, num++, DEF_rg_mscratch___d354, 64u);
      backing.DEF_rg_mscratch___d354 = DEF_rg_mscratch___d354;
      vcd_write_val(sim_hdl, num++, DEF_rg_mscratchc___d654, 151u);
      backing.DEF_rg_mscratchc___d654 = DEF_rg_mscratchc___d654;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330, 1u);
      backing.DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330 = DEF_rg_mtcc_25_BITS_13_TO_11_28_ULT_rg_mtcc_25_BIT_ETC___d330;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtcc_25_BITS_33_TO_28___d342, 6u);
      backing.DEF_rg_mtcc_25_BITS_33_TO_28___d342 = DEF_rg_mtcc_25_BITS_33_TO_28___d342;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtcc_25_BITS_71_TO_0___d1091, 72u);
      backing.DEF_rg_mtcc_25_BITS_71_TO_0___d1091 = DEF_rg_mtcc_25_BITS_71_TO_0___d1091;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332, 1u);
      backing.DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332 = DEF_rg_mtcc_25_BITS_85_TO_83_31_ULT_rg_mtcc_25_BIT_ETC___d332;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtcc_25_BIT_150___d1075, 1u);
      backing.DEF_rg_mtcc_25_BIT_150___d1075 = DEF_rg_mtcc_25_BIT_150___d1075;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtcc___d325, 151u);
      backing.DEF_rg_mtcc___d325 = DEF_rg_mtcc___d325;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtdc___d653, 151u);
      backing.DEF_rg_mtdc___d653 = DEF_rg_mtdc___d653;
      vcd_write_val(sim_hdl, num++, DEF_rg_mtime___d36, 64u);
      backing.DEF_rg_mtime___d36 = DEF_rg_mtime___d36;
      vcd_write_val(sim_hdl, num++, DEF_rg_nmi__h10118, 1u);
      backing.DEF_rg_nmi__h10118 = DEF_rg_nmi__h10118;
      vcd_write_val(sim_hdl, num++, DEF_rg_satp___d316, 64u);
      backing.DEF_rg_satp___d316 = DEF_rg_satp___d316;
      vcd_write_val(sim_hdl, num++, DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310, 64u);
      backing.DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310 = DEF_rg_scause_07_BIT_6_08_CONCAT_0_CONCAT_rg_scaus_ETC___d310;
      vcd_write_val(sim_hdl, num++, DEF_rg_scause___d307, 7u);
      backing.DEF_rg_scause___d307 = DEF_rg_scause___d307;
      vcd_write_val(sim_hdl, num++, DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288, 1u);
      backing.DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288 = DEF_rg_sepcc_83_BITS_13_TO_11_86_ULT_rg_sepcc_83_B_ETC___d288;
      vcd_write_val(sim_hdl, num++, DEF_rg_sepcc_83_BITS_33_TO_28___d300, 6u);
      backing.DEF_rg_sepcc_83_BITS_33_TO_28___d300 = DEF_rg_sepcc_83_BITS_33_TO_28___d300;
      vcd_write_val(sim_hdl, num++, DEF_rg_sepcc_83_BITS_71_TO_0___d1017, 72u);
      backing.DEF_rg_sepcc_83_BITS_71_TO_0___d1017 = DEF_rg_sepcc_83_BITS_71_TO_0___d1017;
      vcd_write_val(sim_hdl, num++, DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290, 1u);
      backing.DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290 = DEF_rg_sepcc_83_BITS_85_TO_83_89_ULT_rg_sepcc_83_B_ETC___d290;
      vcd_write_val(sim_hdl, num++, DEF_rg_sepcc_83_BIT_150___d1001, 1u);
      backing.DEF_rg_sepcc_83_BIT_150___d1001 = DEF_rg_sepcc_83_BIT_150___d1001;
      vcd_write_val(sim_hdl, num++, DEF_rg_sepcc___d283, 151u);
      backing.DEF_rg_sepcc___d283 = DEF_rg_sepcc___d283;
      vcd_write_val(sim_hdl, num++, DEF_rg_sscratch___d282, 64u);
      backing.DEF_rg_sscratch___d282 = DEF_rg_sscratch___d282;
      vcd_write_val(sim_hdl, num++, DEF_rg_sscratchc___d652, 151u);
      backing.DEF_rg_sscratchc___d652 = DEF_rg_sscratchc___d652;
      vcd_write_val(sim_hdl, num++, DEF_rg_state___d1, 1u);
      backing.DEF_rg_state___d1 = DEF_rg_state___d1;
      vcd_write_val(sim_hdl, num++, DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260, 1u);
      backing.DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260 = DEF_rg_stcc_55_BITS_13_TO_11_58_ULT_rg_stcc_55_BIT_ETC___d260;
      vcd_write_val(sim_hdl, num++, DEF_rg_stcc_55_BITS_33_TO_28___d272, 6u);
      backing.DEF_rg_stcc_55_BITS_33_TO_28___d272 = DEF_rg_stcc_55_BITS_33_TO_28___d272;
      vcd_write_val(sim_hdl, num++, DEF_rg_stcc_55_BITS_71_TO_0___d969, 72u);
      backing.DEF_rg_stcc_55_BITS_71_TO_0___d969 = DEF_rg_stcc_55_BITS_71_TO_0___d969;
      vcd_write_val(sim_hdl, num++, DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262, 1u);
      backing.DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262 = DEF_rg_stcc_55_BITS_85_TO_83_61_ULT_rg_stcc_55_BIT_ETC___d262;
      vcd_write_val(sim_hdl, num++, DEF_rg_stcc_55_BIT_150___d953, 1u);
      backing.DEF_rg_stcc_55_BIT_150___d953 = DEF_rg_stcc_55_BIT_150___d953;
      vcd_write_val(sim_hdl, num++, DEF_rg_stcc___d255, 151u);
      backing.DEF_rg_stcc___d255 = DEF_rg_stcc___d255;
      vcd_write_val(sim_hdl, num++, DEF_rg_stdc___d651, 151u);
      backing.DEF_rg_stdc___d651 = DEF_rg_stdc___d651;
      vcd_write_val(sim_hdl, num++, DEF_rg_tdata1___d393, 64u);
      backing.DEF_rg_tdata1___d393 = DEF_rg_tdata1___d393;
      vcd_write_val(sim_hdl, num++, DEF_rg_tdata2___d394, 64u);
      backing.DEF_rg_tdata2___d394 = DEF_rg_tdata2___d394;
      vcd_write_val(sim_hdl, num++, DEF_rg_tdata3___d395, 64u);
      backing.DEF_rg_tdata3___d395 = DEF_rg_tdata3___d395;
      vcd_write_val(sim_hdl, num++, DEF_rg_tselect___d392, 64u);
      backing.DEF_rg_tselect___d392 = DEF_rg_tselect___d392;
      vcd_write_val(sim_hdl, num++, DEF_soc_map_m_mepcc_reset_value____d4, 151u);
      backing.DEF_soc_map_m_mepcc_reset_value____d4 = DEF_soc_map_m_mepcc_reset_value____d4;
      vcd_write_val(sim_hdl, num++, DEF_soc_map_m_mtcc_reset_value____d3, 151u);
      backing.DEF_soc_map_m_mtcc_reset_value____d3 = DEF_soc_map_m_mtcc_reset_value____d3;
      vcd_write_val(sim_hdl, num++, DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24, 161u);
      backing.DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24 = DEF_soc_map_m_pcc_reset_value_CONCAT_soc_map_m_pcc_ETC___d24;
      vcd_write_val(sim_hdl, num++, DEF_soc_map_m_pcc_reset_value____d5, 151u);
      backing.DEF_soc_map_m_pcc_reset_value____d5 = DEF_soc_map_m_pcc_reset_value____d5;
      vcd_write_val(sim_hdl, num++, DEF_spp__h31145, 1u);
      backing.DEF_spp__h31145 = DEF_spp__h31145;
      vcd_write_val(sim_hdl, num++, DEF_tval__h32038, 64u);
      backing.DEF_tval__h32038 = DEF_tval__h32038;
      vcd_write_val(sim_hdl, num++, DEF_tval__h32618, 64u);
      backing.DEF_tval__h32618 = DEF_tval__h32618;
      vcd_write_val(sim_hdl, num++, DEF_x__h10032, 64u);
      backing.DEF_x__h10032 = DEF_x__h10032;
      vcd_write_val(sim_hdl, num++, DEF_x__h10096, 32u);
      backing.DEF_x__h10096 = DEF_x__h10096;
      vcd_write_val(sim_hdl, num++, DEF_x__h10275, 64u);
      backing.DEF_x__h10275 = DEF_x__h10275;
      vcd_write_val(sim_hdl, num++, DEF_x__h10277, 64u);
      backing.DEF_x__h10277 = DEF_x__h10277;
      vcd_write_val(sim_hdl, num++, DEF_x__h10847, 16u);
      backing.DEF_x__h10847 = DEF_x__h10847;
      vcd_write_val(sim_hdl, num++, DEF_x__h10875, 16u);
      backing.DEF_x__h10875 = DEF_x__h10875;
      vcd_write_val(sim_hdl, num++, DEF_x__h10933, 64u);
      backing.DEF_x__h10933 = DEF_x__h10933;
      vcd_write_val(sim_hdl, num++, DEF_x__h10935, 64u);
      backing.DEF_x__h10935 = DEF_x__h10935;
      vcd_write_val(sim_hdl, num++, DEF_x__h12865, 32u);
      backing.DEF_x__h12865 = DEF_x__h12865;
      vcd_write_val(sim_hdl, num++, DEF_x__h16859, 16u);
      backing.DEF_x__h16859 = DEF_x__h16859;
      vcd_write_val(sim_hdl, num++, DEF_x__h17821, 16u);
      backing.DEF_x__h17821 = DEF_x__h17821;
      vcd_write_val(sim_hdl, num++, DEF_x__h20156, 16u);
      backing.DEF_x__h20156 = DEF_x__h20156;
      vcd_write_val(sim_hdl, num++, DEF_x__h21190, 16u);
      backing.DEF_x__h21190 = DEF_x__h21190;
      vcd_write_val(sim_hdl, num++, DEF_x__h34721, 4u);
      backing.DEF_x__h34721 = DEF_x__h34721;
      vcd_write_val(sim_hdl, num++, DEF_x__h34816, 62u);
      backing.DEF_x__h34816 = DEF_x__h34816;
      vcd_write_val(sim_hdl, num++, DEF_x__h34822, 62u);
      backing.DEF_x__h34822 = DEF_x__h34822;
      vcd_write_val(sim_hdl, num++, DEF_x__h9146, 64u);
      backing.DEF_x__h9146 = DEF_x__h9146;
      vcd_write_val(sim_hdl, num++, DEF_x__h9148, 64u);
      backing.DEF_x__h9148 = DEF_x__h9148;
      vcd_write_val(sim_hdl, num++, DEF_x__h9274, 64u);
      backing.DEF_x__h9274 = DEF_x__h9274;
      vcd_write_val(sim_hdl, num++, DEF_x__h9348, 64u);
      backing.DEF_x__h9348 = DEF_x__h9348;
      vcd_write_val(sim_hdl, num++, DEF_x__h9350, 64u);
      backing.DEF_x__h9350 = DEF_x__h9350;
      vcd_write_val(sim_hdl, num++, DEF_x__h9476, 64u);
      backing.DEF_x__h9476 = DEF_x__h9476;
      vcd_write_val(sim_hdl, num++, DEF_x__h9676, 64u);
      backing.DEF_x__h9676 = DEF_x__h9676;
      vcd_write_val(sim_hdl, num++, DEF_x__h9678, 64u);
      backing.DEF_x__h9678 = DEF_x__h9678;
      vcd_write_val(sim_hdl, num++, DEF_x__h9804, 64u);
      backing.DEF_x__h9804 = DEF_x__h9804;
      vcd_write_val(sim_hdl, num++, DEF_x__h9904, 64u);
      backing.DEF_x__h9904 = DEF_x__h9904;
      vcd_write_val(sim_hdl, num++, DEF_x__h9906, 64u);
      backing.DEF_x__h9906 = DEF_x__h9906;
      vcd_write_val(sim_hdl, num++, DEF_y__h10031, 64u);
      backing.DEF_y__h10031 = DEF_y__h10031;
      vcd_write_val(sim_hdl, num++, DEF_y__h10276, 64u);
      backing.DEF_y__h10276 = DEF_y__h10276;
      vcd_write_val(sim_hdl, num++, DEF_y__h9273, 64u);
      backing.DEF_y__h9273 = DEF_y__h9273;
      vcd_write_val(sim_hdl, num++, DEF_y__h9475, 64u);
      backing.DEF_y__h9475 = DEF_y__h9475;
      vcd_write_val(sim_hdl, num++, DEF_y__h9803, 64u);
      backing.DEF_y__h9803 = DEF_y__h9803;
      vcd_write_val(sim_hdl, num++, PORT_EN_mav_csr_write, 1u);
      backing.PORT_EN_mav_csr_write = PORT_EN_mav_csr_write;
      vcd_write_val(sim_hdl, num++, PORT_RDY_send_performance_events, 1u);
      backing.PORT_RDY_send_performance_events = PORT_RDY_send_performance_events;
      vcd_write_val(sim_hdl, num++, PORT_csr_ret_actions, 227u);
      backing.PORT_csr_ret_actions = PORT_csr_ret_actions;
      vcd_write_val(sim_hdl, num++, PORT_csr_trap_actions, 281u);
      backing.PORT_csr_trap_actions = PORT_csr_trap_actions;
      vcd_write_val(sim_hdl, num++, PORT_csr_trap_actions_pcc, 161u);
      backing.PORT_csr_trap_actions_pcc = PORT_csr_trap_actions_pcc;
      vcd_write_val(sim_hdl, num++, PORT_mav_csr_write, 129u);
      backing.PORT_mav_csr_write = PORT_mav_csr_write;
      vcd_write_val(sim_hdl, num++, PORT_mav_read_csr, 65u);
      backing.PORT_mav_read_csr = PORT_mav_read_csr;
      vcd_write_val(sim_hdl, num++, PORT_mav_scr_write, 151u);
      backing.PORT_mav_scr_write = PORT_mav_scr_write;
      vcd_write_val(sim_hdl, num++, PORT_mav_scr_write_cap, 151u);
      backing.PORT_mav_scr_write_cap = PORT_mav_scr_write_cap;
      vcd_write_val(sim_hdl, num++, PORT_read_csr, 65u);
      backing.PORT_read_csr = PORT_read_csr;
      vcd_write_val(sim_hdl, num++, PORT_read_csr_port2, 65u);
      backing.PORT_read_csr_port2 = PORT_read_csr_port2;
      vcd_write_val(sim_hdl, num++, PORT_read_dpcc, 161u);
      backing.PORT_read_dpcc = PORT_read_dpcc;
      vcd_write_val(sim_hdl, num++, PORT_read_scr, 152u);
      backing.PORT_read_scr = PORT_read_scr;
      vcd_write_val(sim_hdl, num++, PORT_send_performance_events_evts, 7360u);
      backing.PORT_send_performance_events_evts = PORT_send_performance_events_evts;
      vcd_write_val(sim_hdl, num++, PORT_write_dpcc_pcc, 161u);
      backing.PORT_write_dpcc_pcc = PORT_write_dpcc_pcc;
    }
}

void MOD_mkCSR_RegFile::vcd_prims(tVCDDumpType dt, MOD_mkCSR_RegFile &backing)
{
  INST_cfg_verbosity.dump_VCD(dt, backing.INST_cfg_verbosity);
  INST_csr_mstatus_rg_mstatus.dump_VCD(dt, backing.INST_csr_mstatus_rg_mstatus);
  INST_f_reset_rsps.dump_VCD(dt, backing.INST_f_reset_rsps);
  INST_pw_minstret_incr.dump_VCD(dt, backing.INST_pw_minstret_incr);
  INST_rg_ctr_inhib_ir_cy.dump_VCD(dt, backing.INST_rg_ctr_inhib_ir_cy);
  INST_rg_dcsr.dump_VCD(dt, backing.INST_rg_dcsr);
  INST_rg_dpcc.dump_VCD(dt, backing.INST_rg_dpcc);
  INST_rg_dscratch0.dump_VCD(dt, backing.INST_rg_dscratch0);
  INST_rg_dscratch1.dump_VCD(dt, backing.INST_rg_dscratch1);
  INST_rg_fflags.dump_VCD(dt, backing.INST_rg_fflags);
  INST_rg_frm.dump_VCD(dt, backing.INST_rg_frm);
  INST_rg_mcause.dump_VCD(dt, backing.INST_rg_mcause);
  INST_rg_mccsr.dump_VCD(dt, backing.INST_rg_mccsr);
  INST_rg_mcounteren.dump_VCD(dt, backing.INST_rg_mcounteren);
  INST_rg_mcycle.dump_VCD(dt, backing.INST_rg_mcycle);
  INST_rg_medeleg.dump_VCD(dt, backing.INST_rg_medeleg);
  INST_rg_mepcc.dump_VCD(dt, backing.INST_rg_mepcc);
  INST_rg_mideleg.dump_VCD(dt, backing.INST_rg_mideleg);
  INST_rg_minstret.dump_VCD(dt, backing.INST_rg_minstret);
  INST_rg_mscratch.dump_VCD(dt, backing.INST_rg_mscratch);
  INST_rg_mscratchc.dump_VCD(dt, backing.INST_rg_mscratchc);
  INST_rg_mtcc.dump_VCD(dt, backing.INST_rg_mtcc);
  INST_rg_mtdc.dump_VCD(dt, backing.INST_rg_mtdc);
  INST_rg_mtime.dump_VCD(dt, backing.INST_rg_mtime);
  INST_rg_mtval.dump_VCD(dt, backing.INST_rg_mtval);
  INST_rg_nmi.dump_VCD(dt, backing.INST_rg_nmi);
  INST_rg_nmi_vector.dump_VCD(dt, backing.INST_rg_nmi_vector);
  INST_rg_satp.dump_VCD(dt, backing.INST_rg_satp);
  INST_rg_scause.dump_VCD(dt, backing.INST_rg_scause);
  INST_rg_sccsr.dump_VCD(dt, backing.INST_rg_sccsr);
  INST_rg_sepcc.dump_VCD(dt, backing.INST_rg_sepcc);
  INST_rg_sscratch.dump_VCD(dt, backing.INST_rg_sscratch);
  INST_rg_sscratchc.dump_VCD(dt, backing.INST_rg_sscratchc);
  INST_rg_state.dump_VCD(dt, backing.INST_rg_state);
  INST_rg_stcc.dump_VCD(dt, backing.INST_rg_stcc);
  INST_rg_stdc.dump_VCD(dt, backing.INST_rg_stdc);
  INST_rg_stval.dump_VCD(dt, backing.INST_rg_stval);
  INST_rg_tdata1.dump_VCD(dt, backing.INST_rg_tdata1);
  INST_rg_tdata2.dump_VCD(dt, backing.INST_rg_tdata2);
  INST_rg_tdata3.dump_VCD(dt, backing.INST_rg_tdata3);
  INST_rg_tselect.dump_VCD(dt, backing.INST_rg_tselect);
  INST_rw_mcycle.dump_VCD(dt, backing.INST_rw_mcycle);
  INST_rw_minstret.dump_VCD(dt, backing.INST_rw_minstret);
  INST_w_ctr_inhib_ir_cy.dump_VCD(dt, backing.INST_w_ctr_inhib_ir_cy);
}

void MOD_mkCSR_RegFile::vcd_submodules(tVCDDumpType dt,
				       unsigned int levels,
				       MOD_mkCSR_RegFile &backing)
{
  INST_csr_mie.dump_VCD(dt, levels, backing.INST_csr_mie);
  INST_csr_mip.dump_VCD(dt, levels, backing.INST_csr_mip);
  INST_perf_counters.dump_VCD(dt, levels, backing.INST_perf_counters);
  INST_soc_map.dump_VCD(dt, levels, backing.INST_soc_map);
}
