WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2502630 heartbeat IPC: 3.996 cumulative IPC: 3.996 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5006795 heartbeat IPC: 3.993 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6397134 cumulative IPC: 3.908 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6397134 cumulative IPC: 3.908 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 8465387 heartbeat IPC: 2.891 cumulative IPC: 2.417 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 15333627 heartbeat IPC: 1.456 cumulative IPC: 1.679 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 22121383 heartbeat IPC: 1.473 cumulative IPC: 1.59 (Simulation time: 00 hr 02 min 38 sec)
Simulation finished CPU 0 instructions: 25000003 cycles: 15724251 cumulative IPC: 1.59 (Simulation time: 00 hr 02 min 38 sec)
Simulation complete CPU 0 instructions: 25000003 cycles: 15724251 cumulative IPC: 1.59 (Simulation time: 00 hr 02 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ipc1_public/server_004.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.59 instructions: 25000003 cycles: 15724251
CPU 0 Branch Prediction Accuracy: 97.28% MPKI: 5.983 Average ROB Occupancy at Mispredict: 85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.386
BRANCH_INDIRECT: 0.385
BRANCH_CONDITIONAL: 3.07
BRANCH_DIRECT_CALL: 0.677
BRANCH_INDIRECT_CALL: 0.158
BRANCH_RETURN: 1.31

LLC TOTAL        ACCESS:     658872 HIT:     581530 MISS:      77342
LLC LOAD         ACCESS:     293795 HIT:     268704 MISS:      25091
LLC RFO          ACCESS:      20559 HIT:      15476 MISS:       5083
LLC PREFETCH     ACCESS:     230885 HIT:     200462 MISS:      30423
LLC WRITE        ACCESS:      65502 HIT:      65472 MISS:         30
LLC TRANSLATION  ACCESS:      48131 HIT:      31416 MISS:      16715
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 198.3 cycles
cpu0_DTLB TOTAL        ACCESS:    6011762 HIT:    4562649 MISS:    1449113
cpu0_DTLB LOAD         ACCESS:    6011762 HIT:    4562649 MISS:    1449113
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.895 cycles
cpu0_ITLB TOTAL        ACCESS:    2844096 HIT:    2635892 MISS:     208204
cpu0_ITLB LOAD         ACCESS:    2844096 HIT:    2635892 MISS:     208204
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.874 cycles
cpu0_L1D TOTAL        ACCESS:   10044258 HIT:    8290407 MISS:    1753851
cpu0_L1D LOAD         ACCESS:    5002004 HIT:    3745587 MISS:    1256417
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    2549695 HIT:    2238549 MISS:     311146
cpu0_L1D WRITE        ACCESS:    2429765 HIT:    2300486 MISS:     129279
cpu0_L1D TRANSLATION  ACCESS:      62794 HIT:       5785 MISS:      57009
cpu0_L1D PREFETCH REQUESTED:    5062707 ISSUED:    2549691 USEFUL:      45357 USELESS:     136702
cpu0_L1D AVERAGE MISS LATENCY: 18.05 cycles
cpu0_L1I TOTAL        ACCESS:    3764665 HIT:    2304962 MISS:    1459703
cpu0_L1I LOAD         ACCESS:    1866596 HIT:    1194483 MISS:     672113
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:    1898069 HIT:    1110479 MISS:     787590
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:    1898553 ISSUED:    1898071 USEFUL:     124604 USELESS:     135992
cpu0_L1I AVERAGE MISS LATENCY: 10.62 cycles
cpu0_L2C TOTAL        ACCESS:    2209999 HIT:    1616105 MISS:     593894
cpu0_L2C LOAD         ACCESS:    1549032 HIT:    1255236 MISS:     293796
cpu0_L2C RFO          ACCESS:      46648 HIT:      26089 MISS:      20559
cpu0_L2C PREFETCH     ACCESS:     442645 HIT:     211760 MISS:     230885
cpu0_L2C WRITE        ACCESS:     115258 HIT:     114735 MISS:        523
cpu0_L2C TRANSLATION  ACCESS:      56416 HIT:       8285 MISS:      48131
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 45.95 cycles
cpu0_STLB TOTAL        ACCESS:    1069206 HIT:    1019356 MISS:      49850
cpu0_STLB LOAD         ACCESS:    1069206 HIT:    1019356 MISS:      49850
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 113.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      14238
  ROW_BUFFER_MISS:      63039
 AVG DBUS CONGESTED CYCLE: 3.822
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4580
  FULL:      14014
