Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/xilinxVivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 27134c28416e44bf8954c974b6d37e1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_Bed_behav xil_defaultlib.Test_Bed xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Control_Unit.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Acadamic Studies/2022_6th Sem/EE3205 Digital System Design/Verilog/SelectionSort2AfterError/SelectionSort2AfterError.srcs/sources_1/new/Data_Path_Unit.v" Line 1. Module Data_Path_Unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Data_Path_Unit
Compiling module xil_defaultlib.Selection_Sort
Compiling module xil_defaultlib.Test_Bed
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_Bed_behav
