{"vcs1":{"timestamp_begin":1711540081.376196249, "rt":0.84, "ut":0.59, "st":0.10}}
{"vcselab":{"timestamp_begin":1711540082.288222688, "rt":0.78, "ut":0.34, "st":0.11}}
{"link":{"timestamp_begin":1711540083.130092197, "rt":0.24, "ut":0.16, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711540080.881307749}
{"VCS_COMP_START_TIME": 1711540080.881307749}
{"VCS_COMP_END_TIME": 1711540085.597085539}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 330720}}
{"stitch_vcselab": {"peak_mem": 226172}}
