[p PRO_MODE GLOBOPT AUTOSTATIC RSC14 PICREGULAR PICMID SPACEOPT ]
[d version 1.1 ]
[d edition pro ]
[d chip FT61F02X ]
[d frameptr 6 ]
"62 c:\users\admin\desktop\ide3.0.3\data\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 c:\users\admin\desktop\ide3.0.3\data\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"35 C:\Users\ADMIN\Desktop\ft61f02x-c”Ô—‘\test_61f02x_INT\test_61f02x_INT.C
[v _ISR ISR `II(v  1 e 1 0 ]
"49
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
"74
[v _DelayUs DelayUs `(v  1 e 1 0 ]
"88
[v _DelayMs DelayMs `(v  1 e 1 0 ]
"105
[v _INT_INITIAL INT_INITIAL `(v  1 e 1 0 ]
"120
[v _main main `(v  1 e 1 0 ]
"78 c:\users\admin\desktop\ide3.0.3\data\include\FT61F02X.h
[v _PORTA PORTA `VEuc  1 e 1 @5 ]
"92
[v _PA3 PA3 `VEb  1 e 0 @43 ]
"129
[v _PORTC PORTC `VEuc  1 e 1 @7 ]
"184
[v _INTCON INTCON `VEuc  1 e 1 @11 ]
"187
[v _INTF INTF `VEb  1 e 0 @89 ]
"190
[v _INTE INTE `VEb  1 e 0 @92 ]
"193
[v _GIE GIE `VEb  1 e 0 @95 ]
"449
[v _CMCON0 CMCON0 `VEuc  1 e 1 @25 ]
"494
[v _MSCKCON MSCKCON `VEuc  1 e 1 @27 ]
"574
[v _OPTION OPTION `VEuc  1 e 1 @129 ]
"582
[v _INTEDG INTEDG `VEb  1 e 0 @1038 ]
"603
[v _TRISA TRISA `VEuc  1 e 1 @133 ]
"633
[v _TRISC TRISC `VEuc  1 e 1 @135 ]
"636
[v _TRISC1 TRISC1 `VEb  1 e 0 @1081 ]
"660
[v _WPUC WPUC `VEuc  1 e 1 @136 ]
"778
[v _OSCCON OSCCON `VEuc  1 e 1 @143 ]
"834
[v _ANSEL ANSEL `VEuc  1 e 1 @145 ]
"866
[v _WPUA WPUA `VEuc  1 e 1 @149 ]
"28 C:\Users\ADMIN\Desktop\ft61f02x-c”Ô—‘\test_61f02x_INT\test_61f02x_INT.C
[v _FCount FCount `uc  1 e 1 0 ]
"120
[v _main main `(v  1 e 1 0 ]
{
"137
} 0
"49
[v _POWER_INITIAL POWER_INITIAL `(v  1 e 1 0 ]
{
"67
} 0
"105
[v _INT_INITIAL INT_INITIAL `(v  1 e 1 0 ]
{
"113
} 0
"88
[v _DelayMs DelayMs `(v  1 e 1 0 ]
{
[v DelayMs@Time Time `uc  1 a 1 wreg ]
"90
[v DelayMs@b b `uc  1 a 1 6 ]
[v DelayMs@a a `uc  1 a 1 5 ]
"88
[v DelayMs@Time Time `uc  1 a 1 wreg ]
"91
[v DelayMs@Time Time `uc  1 a 1 4 ]
"98
} 0
"74
[v _DelayUs DelayUs `(v  1 e 1 0 ]
{
[v DelayUs@Time Time `uc  1 a 1 wreg ]
"76
[v DelayUs@a a `uc  1 a 1 3 ]
"74
[v DelayUs@Time Time `uc  1 a 1 wreg ]
"77
[v DelayUs@Time Time `uc  1 a 1 2 ]
"81
} 0
"35
[v _ISR ISR `II(v  1 e 1 0 ]
{
"42
} 0
