// Seed: 1222245192
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wor id_3,
    output tri0 id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    input wand id_8,
    output wand id_9,
    output wire id_10,
    output supply0 id_11,
    input tri1 id_12
);
  time id_14;
endmodule
module module_2 (
    output uwire id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wire id_8,
    input tri id_9,
    output tri1 id_10,
    input tri id_11,
    input supply1 id_12,
    input tri id_13,
    output uwire module_1,
    output uwire id_15,
    input wor id_16,
    output uwire id_17,
    input tri0 id_18,
    output wand id_19,
    output wand id_20,
    input tri0 id_21,
    output wire id_22
);
  assign id_7 = 1'h0;
  module_0(
      id_20, id_6, id_20, id_2, id_15, id_2, id_18, id_11, id_18, id_10, id_4, id_7, id_9
  );
  initial begin
    id_10 = 1'b0;
  end
endmodule
