// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_ipHeaderConstruction (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng_ipTupleFifo_V_dout,
        txEng_ipTupleFifo_V_empty_n,
        txEng_ipTupleFifo_V_read,
        txEng_ipMetaFifo_V_V_dout,
        txEng_ipMetaFifo_V_V_empty_n,
        txEng_ipMetaFifo_V_V_read,
        txEng_ipHeaderBuffer_V_din,
        txEng_ipHeaderBuffer_V_full_n,
        txEng_ipHeaderBuffer_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv9_10F = 9'b100001111;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv32_640 = 32'b11001000000;
parameter    ap_const_lv16_28 = 16'b101000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv41_FF00000000 = 41'b1111111100000000000000000000000000000000;
parameter    ap_const_lv16_45 = 16'b1000101;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] txEng_ipTupleFifo_V_dout;
input   txEng_ipTupleFifo_V_empty_n;
output   txEng_ipTupleFifo_V_read;
input  [15:0] txEng_ipMetaFifo_V_V_dout;
input   txEng_ipMetaFifo_V_V_empty_n;
output   txEng_ipMetaFifo_V_V_read;
output  [72:0] txEng_ipHeaderBuffer_V_din;
input   txEng_ipHeaderBuffer_V_full_n;
output   txEng_ipHeaderBuffer_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng_ipTupleFifo_V_read;
reg txEng_ipMetaFifo_V_V_read;
reg[72:0] txEng_ipHeaderBuffer_V_din;
reg txEng_ipHeaderBuffer_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [1:0] ihc_currWord_V_load_load_fu_132_p1;
wire   [0:0] tmp_nbreadreq_fu_96_p3;
wire   [0:0] tmp_53_nbreadreq_fu_110_p3;
reg    ap_sig_bdd_66;
reg   [1:0] ihc_currWord_V_load_reg_241;
reg   [0:0] tmp_reg_245;
reg   [0:0] tmp_53_reg_254;
reg    ap_sig_bdd_91;
reg   [1:0] ihc_currWord_V = 2'b00;
reg   [31:0] ihc_tuple_dstIp_V = 32'b00000000000000000000000000000000;
wire   [31:0] tmp_251_fu_142_p1;
reg   [31:0] tmp_251_reg_249;
reg   [15:0] tmp_V_reg_258;
wire   [72:0] tmp_3_fu_190_p3;
wire   [72:0] tmp_2_fu_199_p4;
wire   [72:0] tmp54_fu_228_p5;
wire   [63:0] p_Result_s_114_fu_178_p5;
wire   [15:0] length_V_fu_209_p2;
wire   [7:0] tmp_250_fu_224_p1;
wire   [7:0] p_Result_s_fu_214_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_48;
reg    ap_sig_bdd_60;
reg    ap_sig_bdd_98;
reg    ap_sig_bdd_82;
reg    ap_sig_bdd_88;
reg    ap_sig_bdd_117;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_98) begin
        if (ap_sig_bdd_60) begin
            ihc_currWord_V <= ap_const_lv2_1;
        end else if (ap_sig_bdd_48) begin
            ihc_currWord_V <= ap_const_lv2_2;
        end else if ((ihc_currWord_V_load_load_fu_132_p1 == ap_const_lv2_2)) begin
            ihc_currWord_V <= ap_const_lv2_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ihc_currWord_V_load_reg_241 <= ihc_currWord_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ihc_currWord_V == ap_const_lv2_1) & ~(tmp_nbreadreq_fu_96_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ihc_tuple_dstIp_V <= {{txEng_ipTupleFifo_V_dout[ap_const_lv32_3F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ihc_currWord_V == ap_const_lv2_1) & ~(tmp_nbreadreq_fu_96_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_251_reg_249 <= tmp_251_fu_142_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ihc_currWord_V == ap_const_lv2_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_53_reg_254 <= tmp_53_nbreadreq_fu_110_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ihc_currWord_V == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_53_nbreadreq_fu_110_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_V_reg_258 <= txEng_ipMetaFifo_V_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ihc_currWord_V == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_245 <= tmp_nbreadreq_fu_96_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_66 or ap_sig_bdd_91)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_66 or ap_sig_bdd_91)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// txEng_ipHeaderBuffer_V_din assign process. ///
always @ (ihc_currWord_V_load_reg_241 or tmp_3_fu_190_p3 or tmp_2_fu_199_p4 or tmp54_fu_228_p5 or ap_sig_bdd_82 or ap_sig_bdd_88 or ap_sig_bdd_117)
begin
    if (ap_sig_bdd_117) begin
        if (ap_sig_bdd_88) begin
            txEng_ipHeaderBuffer_V_din = tmp54_fu_228_p5;
        end else if (ap_sig_bdd_82) begin
            txEng_ipHeaderBuffer_V_din = tmp_2_fu_199_p4;
        end else if ((ihc_currWord_V_load_reg_241 == ap_const_lv2_2)) begin
            txEng_ipHeaderBuffer_V_din = tmp_3_fu_190_p3;
        end else begin
            txEng_ipHeaderBuffer_V_din = 'bx;
        end
    end else begin
        txEng_ipHeaderBuffer_V_din = 'bx;
    end
end

/// txEng_ipHeaderBuffer_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_66 or ihc_currWord_V_load_reg_241 or tmp_reg_245 or tmp_53_reg_254 or ap_sig_bdd_91)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ihc_currWord_V_load_reg_241 == ap_const_lv2_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_1 == ihc_currWord_V_load_reg_241) & ~(ap_const_lv1_0 == tmp_reg_245) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_0 == ihc_currWord_V_load_reg_241) & ~(ap_const_lv1_0 == tmp_53_reg_254) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        txEng_ipHeaderBuffer_V_write = ap_const_logic_1;
    end else begin
        txEng_ipHeaderBuffer_V_write = ap_const_logic_0;
    end
end

/// txEng_ipMetaFifo_V_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_53_nbreadreq_fu_110_p3 or ap_sig_bdd_66 or ap_sig_bdd_91 or ihc_currWord_V)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ihc_currWord_V == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_53_nbreadreq_fu_110_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        txEng_ipMetaFifo_V_V_read = ap_const_logic_1;
    end else begin
        txEng_ipMetaFifo_V_V_read = ap_const_logic_0;
    end
end

/// txEng_ipTupleFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_96_p3 or ap_sig_bdd_66 or ap_sig_bdd_91 or ihc_currWord_V)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ihc_currWord_V == ap_const_lv2_1) & ~(tmp_nbreadreq_fu_96_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        txEng_ipTupleFifo_V_read = ap_const_logic_1;
    end else begin
        txEng_ipTupleFifo_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_66 or ap_sig_bdd_91 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_117 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_66 or ap_sig_bdd_91)
begin
    ap_sig_bdd_117 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_48 assign process. ///
always @ (tmp_nbreadreq_fu_96_p3 or ihc_currWord_V)
begin
    ap_sig_bdd_48 = ((ihc_currWord_V == ap_const_lv2_1) & ~(tmp_nbreadreq_fu_96_p3 == ap_const_lv1_0));
end

/// ap_sig_bdd_60 assign process. ///
always @ (tmp_53_nbreadreq_fu_110_p3 or ihc_currWord_V)
begin
    ap_sig_bdd_60 = ((ihc_currWord_V == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_53_nbreadreq_fu_110_p3));
end

/// ap_sig_bdd_66 assign process. ///
always @ (ap_start or ap_done_reg or txEng_ipTupleFifo_V_empty_n or tmp_nbreadreq_fu_96_p3 or txEng_ipMetaFifo_V_V_empty_n or tmp_53_nbreadreq_fu_110_p3 or ihc_currWord_V)
begin
    ap_sig_bdd_66 = (((txEng_ipTupleFifo_V_empty_n == ap_const_logic_0) & (ihc_currWord_V == ap_const_lv2_1) & ~(tmp_nbreadreq_fu_96_p3 == ap_const_lv1_0)) | ((txEng_ipMetaFifo_V_V_empty_n == ap_const_logic_0) & (ihc_currWord_V == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_53_nbreadreq_fu_110_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_82 assign process. ///
always @ (ihc_currWord_V_load_reg_241 or tmp_reg_245)
begin
    ap_sig_bdd_82 = ((ap_const_lv2_1 == ihc_currWord_V_load_reg_241) & ~(ap_const_lv1_0 == tmp_reg_245));
end

/// ap_sig_bdd_88 assign process. ///
always @ (ihc_currWord_V_load_reg_241 or tmp_53_reg_254)
begin
    ap_sig_bdd_88 = ((ap_const_lv2_0 == ihc_currWord_V_load_reg_241) & ~(ap_const_lv1_0 == tmp_53_reg_254));
end

/// ap_sig_bdd_91 assign process. ///
always @ (txEng_ipHeaderBuffer_V_full_n or ihc_currWord_V_load_reg_241 or tmp_reg_245 or tmp_53_reg_254)
begin
    ap_sig_bdd_91 = (((txEng_ipHeaderBuffer_V_full_n == ap_const_logic_0) & (ihc_currWord_V_load_reg_241 == ap_const_lv2_2)) | ((txEng_ipHeaderBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv2_1 == ihc_currWord_V_load_reg_241) & ~(ap_const_lv1_0 == tmp_reg_245)) | ((txEng_ipHeaderBuffer_V_full_n == ap_const_logic_0) & (ap_const_lv2_0 == ihc_currWord_V_load_reg_241) & ~(ap_const_lv1_0 == tmp_53_reg_254)));
end

/// ap_sig_bdd_98 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_66 or ap_sig_bdd_91)
begin
    ap_sig_bdd_98 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_66) | (ap_sig_bdd_91 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end
assign ihc_currWord_V_load_load_fu_132_p1 = ihc_currWord_V;
assign length_V_fu_209_p2 = (ap_const_lv16_28 + tmp_V_reg_258);
assign p_Result_s_114_fu_178_p5 = {{ap_const_lv64_0[32'd63 : 32'd32]}, {ihc_tuple_dstIp_V}};
assign p_Result_s_fu_214_p4 = {{length_V_fu_209_p2[ap_const_lv32_F : ap_const_lv32_8]}};
assign tmp54_fu_228_p5 = {{{{{{ap_const_lv41_FF00000000}, {tmp_250_fu_224_p1}}}, {p_Result_s_fu_214_p4}}}, {ap_const_lv16_45}};
assign tmp_250_fu_224_p1 = length_V_fu_209_p2[7:0];
assign tmp_251_fu_142_p1 = txEng_ipTupleFifo_V_dout[31:0];
assign tmp_2_fu_199_p4 = {{{{ap_const_lv9_FF}, {tmp_251_reg_249}}}, {ap_const_lv32_640}};
assign tmp_3_fu_190_p3 = {{ap_const_lv9_10F}, {p_Result_s_114_fu_178_p5}};
assign tmp_53_nbreadreq_fu_110_p3 = txEng_ipMetaFifo_V_V_empty_n;
assign tmp_nbreadreq_fu_96_p3 = txEng_ipTupleFifo_V_empty_n;


endmodule //toe_ipHeaderConstruction

