<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_a1691b78</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78')">rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.69</td>
<td class="s9 cl rt"><a href="mod1336.html#Line" > 96.61</a></td>
<td class="s9 cl rt"><a href="mod1336.html#Cond" > 90.00</a></td>
<td class="s5 cl rt"><a href="mod1336.html#Toggle" > 53.90</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1336.html#Branch" > 94.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1336.html#inst_tag_165039"  onclick="showContent('inst_tag_165039')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 83.69</td>
<td class="s9 cl rt"><a href="mod1336.html#Line" > 96.61</a></td>
<td class="s9 cl rt"><a href="mod1336.html#Cond" > 90.00</a></td>
<td class="s5 cl rt"><a href="mod1336.html#Toggle" > 53.90</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1336.html#Branch" > 94.23</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<hr>
<a name="inst_tag_165039"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_165039" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.69</td>
<td class="s9 cl rt"><a href="mod1336.html#Line" > 96.61</a></td>
<td class="s9 cl rt"><a href="mod1336.html#Cond" > 90.00</a></td>
<td class="s5 cl rt"><a href="mod1336.html#Toggle" > 53.90</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1336.html#Branch" > 94.23</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.25</td>
<td class="s9 cl rt"> 96.75</td>
<td class="s9 cl rt"> 90.00</td>
<td class="s5 cl rt"> 59.60</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.90</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.96</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod618.html#inst_tag_61245" >SCU_Multi_APB_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod491.html#inst_tag_37239" id="tag_urg_inst_37239">FsmCurState</a></td>
<td class="s9 cl rt"> 92.50</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1895.html#inst_tag_229737" id="tag_urg_inst_229737">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190686" id="tag_urg_inst_190686">ummd90eb2</a></td>
<td class="s8 cl rt"> 85.00</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190687" id="tag_urg_inst_190687">ummd90eb2_253</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1586.html#inst_tag_190688" id="tag_urg_inst_190688">ummd90eb2_268</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1422.html#inst_tag_172478" id="tag_urg_inst_172478">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1387.html#inst_tag_170482" id="tag_urg_inst_170482">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_3.html#inst_tag_251370" id="tag_urg_inst_251370">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_3.html#inst_tag_251369" id="tag_urg_inst_251369">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251366" id="tag_urg_inst_251366">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_3.html#inst_tag_251371" id="tag_urg_inst_251371">ursrrrg205</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_2.html#inst_tag_251367" id="tag_urg_inst_251367">ursrrrg207</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_3.html#inst_tag_251372" id="tag_urg_inst_251372">ursrrrg208</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_3.html#inst_tag_251368" id="tag_urg_inst_251368">ursrrrg210</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2024_3.html#inst_tag_251373" id="tag_urg_inst_251373">ursrrrg211</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146133" id="tag_urg_inst_146133">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1274.html#inst_tag_146132" id="tag_urg_inst_146132">us6abbdefa_240</a></td>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.12</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1058.html#inst_tag_91981" id="tag_urg_inst_91981">uuc01c9ebcca</a></td>
<td class="s5 cl rt"> 56.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod351.html#inst_tag_31233" id="tag_urg_inst_31233">uue705a8d5</a></td>
<td class="s5 cl rt"> 56.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.30</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1336.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>59</td><td>57</td><td>96.61</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21782</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21787</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21795</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>21848</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21872</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21881</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21886</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21894</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21970</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21975</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>21980</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22008</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22016</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>22024</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>22073</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
21781                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21782      1/1          		if ( ! Sys_Clk_RstN )
21783      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
21784      1/1          		else if ( CntCe )
21785      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
21786                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
21787      1/1          		case ( CurState )
21788      1/1          			2'b10   : PSelSetV = u_14e ;
21789      1/1          			2'b01   : PSelSetV = u_c602 ;
21790      1/1          			2'b0    : PSelSetV = u_e7c7 ;
21791      <font color = "red">0/1     ==>  			default : PSelSetV = 1'b0 ;</font>
21792                   		endcase
21793                   	end
21794                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21795      1/1          		if ( ! Sys_Clk_RstN )
21796      1/1          			u_f325 &lt;= #1.0 ( 2'b0 );
21797      1/1          		else if ( StartCnt )
21798      1/1          			u_f325 &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
21799                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
21800                   		.Clk( Sys_Clk )
21801                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21802                   	,	.Clk_En( Sys_Clk_En )
21803                   	,	.Clk_EnS( Sys_Clk_EnS )
21804                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21805                   	,	.Clk_RstN( Sys_Clk_RstN )
21806                   	,	.Clk_Tm( Sys_Clk_Tm )
21807                   	,	.O( ApbA_0_PSel )
21808                   	,	.Reset( PRdy )
21809                   	,	.Set( PSelSetV &amp; SlvNum == 2'b0 )
21810                   	);
21811                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg207(
21812                   		.Clk( Sys_Clk )
21813                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21814                   	,	.Clk_En( Sys_Clk_En )
21815                   	,	.Clk_EnS( Sys_Clk_EnS )
21816                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21817                   	,	.Clk_RstN( Sys_Clk_RstN )
21818                   	,	.Clk_Tm( Sys_Clk_Tm )
21819                   	,	.O( ApbA_1_PSel )
21820                   	,	.Reset( PRdy )
21821                   	,	.Set( PSelSetV &amp; SlvNum == 2'b01 )
21822                   	);
21823                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg210(
21824                   		.Clk( Sys_Clk )
21825                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21826                   	,	.Clk_En( Sys_Clk_En )
21827                   	,	.Clk_EnS( Sys_Clk_EnS )
21828                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21829                   	,	.Clk_RstN( Sys_Clk_RstN )
21830                   	,	.Clk_Tm( Sys_Clk_Tm )
21831                   	,	.O( ApbA_2_PSel )
21832                   	,	.Reset( PRdy )
21833                   	,	.Set( PSelSetV &amp; SlvNum == 2'b10 )
21834                   	);
21835                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
21836                   		.Clk( Sys_Clk )
21837                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21838                   	,	.Clk_En( Sys_Clk_En )
21839                   	,	.Clk_EnS( Sys_Clk_EnS )
21840                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21841                   	,	.Clk_RstN( Sys_Clk_RstN )
21842                   	,	.Clk_Tm( Sys_Clk_Tm )
21843                   	,	.O( PEn )
21844                   	,	.Reset( PRdy )
21845                   	,	.Set( PSel )
21846                   	);
21847                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
21848      1/1          		case ( CurState )
21849      1/1          			2'b10   : PSelSet = u_b9a5 ;
21850      1/1          			2'b01   : PSelSet = u_b081 ;
21851      1/1          			2'b0    : PSelSet = u_825f ;
21852      <font color = "red">0/1     ==>  			default : PSelSet = 1'b0 ;</font>
21853                   		endcase
21854                   	end
21855                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
21856                   		.Clk( Sys_Clk )
21857                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21858                   	,	.Clk_En( Sys_Clk_En )
21859                   	,	.Clk_EnS( Sys_Clk_EnS )
21860                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21861                   	,	.Clk_RstN( Sys_Clk_RstN )
21862                   	,	.Clk_Tm( Sys_Clk_Tm )
21863                   	,	.O( PSel )
21864                   	,	.Reset( PRdy )
21865                   	,	.Set( PSelSet )
21866                   	);
21867                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_253(
21868                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
21869                   	);
21870                   	assign uRdData1_caseSel = { ApbA_2_PSel , ApbA_1_PSel , ApbA_0_PSel } ;
21871                   	always @( ApbA_0_PRData or ApbA_1_PRData or ApbA_2_PRData or uRdData1_caseSel ) begin
21872      1/1          		case ( uRdData1_caseSel )
21873      1/1          			3'b001  : RdData1 = ApbA_0_PRData ;
21874      1/1          			3'b010  : RdData1 = ApbA_1_PRData ;
21875      1/1          			3'b100  : RdData1 = ApbA_2_PRData ;
21876      1/1          			default : RdData1 = 32'b0 ;
21877                   		endcase
21878                   	end
21879                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_240( .I( RdData1 ) , .O( RdData ) );
21880                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21881      1/1          		if ( ! Sys_Clk_RstN )
21882      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
21883      1/1          		else if ( Sm_RD &amp; PRdy )
21884      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
21885                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21886      1/1          		if ( ! Sys_Clk_RstN )
21887      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( 2'b0 );
21888      1/1          		else if ( Sm_IDLE &amp; GenLcl_Req_Vld )
21889      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
21890                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
21891                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
21892                   	);
21893                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21894      1/1          		if ( ! Sys_Clk_RstN )
21895      1/1          			GErr &lt;= #1.0 ( 1'b0 );
21896      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
21897      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
21898                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_268(
21899                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
21900                   	);
21901                   	rsnoc_z_H_R_G_U_P_U_e705a8d5 uue705a8d5(
21902                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
21903                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
21904                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
21905                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
21906                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
21907                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
21908                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
21909                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
21910                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
21911                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
21912                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
21913                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
21914                   	,	.GenLcl_Req_User( GenLcl_Req_User )
21915                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
21916                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
21917                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
21918                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
21919                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
21920                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
21921                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
21922                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
21923                   	,	.GenPrt_Req_Addr( u_Req_Addr )
21924                   	,	.GenPrt_Req_Be( u_Req_Be )
21925                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
21926                   	,	.GenPrt_Req_Data( u_Req_Data )
21927                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
21928                   	,	.GenPrt_Req_Last( u_Req_Last )
21929                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
21930                   	,	.GenPrt_Req_Lock( u_Req_Lock )
21931                   	,	.GenPrt_Req_Opc( u_Req_Opc )
21932                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
21933                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
21934                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
21935                   	,	.GenPrt_Req_User( u_Req_User )
21936                   	,	.GenPrt_Req_Vld( u_Req_Vld )
21937                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
21938                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
21939                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
21940                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
21941                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
21942                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
21943                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
21944                   	);
21945                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
21946                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
21947                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21948                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
21949                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
21950                   		.Clk( Sys_Clk )
21951                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21952                   	,	.Clk_En( Sys_Clk_En )
21953                   	,	.Clk_EnS( Sys_Clk_EnS )
21954                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21955                   	,	.Clk_RstN( Sys_Clk_RstN )
21956                   	,	.Clk_Tm( Sys_Clk_Tm )
21957                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
21958                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
21959                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
21960                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
21961                   	,	.CurState( u_bdb6 )
21962                   	,	.NextState( u_b9ec )
21963                   	);
21964                   	assign CurState = u_bdb6;
21965                   	assign Sm_IDLE = CurState == 2'b00;
21966                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
21967                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
21968                   	assign Apb_0_PAddr = ApbA_0_PAddr;
21969                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21970      1/1          		if ( ! Sys_Clk_RstN )
21971      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
21972      1/1          		else if ( StartCnt )
21973      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
21974                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21975      1/1          		if ( ! Sys_Clk_RstN )
21976      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
21977      1/1          		else if ( StartCnt )
21978      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
21979                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
21980      1/1          		if ( ! Sys_Clk_RstN )
21981      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
21982      1/1          		else if ( PSelSet )
21983      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
21984                   	assign Apb_0_PSel = ApbA_0_PSel;
21985                   	assign Apb_0_PEnable = ApbA_0_PEnable;
21986                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
21987                   		.Clk( Sys_Clk )
21988                   	,	.Clk_ClkS( Sys_Clk_ClkS )
21989                   	,	.Clk_En( Sys_Clk_En )
21990                   	,	.Clk_EnS( Sys_Clk_EnS )
21991                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
21992                   	,	.Clk_RstN( Sys_Clk_RstN )
21993                   	,	.Clk_Tm( Sys_Clk_Tm )
21994                   	,	.O( ApbA_0_PEnable )
21995                   	,	.Reset( PRdy )
21996                   	,	.Set( Apb_0_PSel )
21997                   	);
21998                   	assign ApbA_0_PWBe = WrBe1;
21999                   	assign Apb_0_PWBe = ApbA_0_PWBe;
22000                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
22001                   		.Dflt( 1'b0 )
22002                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
22003                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
22004                   	,	.O( WDCe )
22005                   	,	.Sel( CurState )
22006                   	);
22007                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22008      1/1          		if ( ! Sys_Clk_RstN )
22009      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
22010      1/1          		else if ( WDCe )
22011      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
22012                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
22013                   	assign ApbA_0_PWData = WrData1;
22014                   	assign Apb_0_PWData = ApbA_0_PWData;
22015                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22016      1/1          		if ( ! Sys_Clk_RstN )
22017      1/1          			WrData &lt;= #1.0 ( 32'b0 );
22018      1/1          		else if ( WDCe )
22019      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
22020                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
22021                   	assign ApbA_0_PWrite = WriteEn;
22022                   	assign Apb_0_PWrite = ApbA_0_PWrite;
22023                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
22024      1/1          		if ( ! Sys_Clk_RstN )
22025      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
22026      1/1          		else if ( StartCnt )
22027      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
22028                   	assign Apb_1_PAddr = ApbA_0_PAddr;
22029                   	assign Apb_1_PSel = ApbA_1_PSel;
22030                   	assign Apb_1_PEnable = ApbA_1_PEnable;
22031                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg208(
22032                   		.Clk( Sys_Clk )
22033                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22034                   	,	.Clk_En( Sys_Clk_En )
22035                   	,	.Clk_EnS( Sys_Clk_EnS )
22036                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22037                   	,	.Clk_RstN( Sys_Clk_RstN )
22038                   	,	.Clk_Tm( Sys_Clk_Tm )
22039                   	,	.O( ApbA_1_PEnable )
22040                   	,	.Reset( PRdy )
22041                   	,	.Set( Apb_1_PSel )
22042                   	);
22043                   	assign Apb_1_PWBe = ApbA_0_PWBe;
22044                   	assign Apb_1_PWData = ApbA_0_PWData;
22045                   	assign Apb_1_PWrite = ApbA_0_PWrite;
22046                   	assign Apb_2_PAddr = ApbA_0_PAddr;
22047                   	assign Apb_2_PSel = ApbA_2_PSel;
22048                   	assign Apb_2_PEnable = ApbA_2_PEnable;
22049                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg211(
22050                   		.Clk( Sys_Clk )
22051                   	,	.Clk_ClkS( Sys_Clk_ClkS )
22052                   	,	.Clk_En( Sys_Clk_En )
22053                   	,	.Clk_EnS( Sys_Clk_EnS )
22054                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
22055                   	,	.Clk_RstN( Sys_Clk_RstN )
22056                   	,	.Clk_Tm( Sys_Clk_Tm )
22057                   	,	.O( ApbA_2_PEnable )
22058                   	,	.Reset( PRdy )
22059                   	,	.Set( Apb_2_PSel )
22060                   	);
22061                   	assign Apb_2_PWBe = ApbA_0_PWBe;
22062                   	assign Apb_2_PWData = ApbA_0_PWData;
22063                   	assign Apb_2_PWrite = ApbA_0_PWrite;
22064                   	assign NiuEmpty = 1'b1;
22065                   	assign SmPwr_Idle = Sm_IDLE;
22066                   	assign Sys_Pwr_Idle = SmPwr_Idle;
22067                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
22068                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
22069                   	assign WakeUp_Gen = GenLcl_Req_Vld;
22070                   	// synopsys translate_off
22071                   	// synthesis translate_off
22072                   	always @( posedge Sys_Clk )
22073      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
22074      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
22075      <font color = "grey">unreachable  </font>				dontStop = 0;
22076      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
22077      <font color = "grey">unreachable  </font>				if (!dontStop) begin
22078      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
22079      <font color = "grey">unreachable  </font>					$stop;
22080                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
22081                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1336.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21698
 EXPRESSION (StartCnt ? GenLcl_Req_FlowId : u_f325)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21720
 EXPRESSION (u_3a84 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21785
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21896
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       21966
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1336.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">59</td>
<td class="rt">30</td>
<td class="rt">50.85 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">922</td>
<td class="rt">497</td>
<td class="rt">53.90 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">461</td>
<td class="rt">264</td>
<td class="rt">57.27 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">461</td>
<td class="rt">233</td>
<td class="rt">50.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">59</td>
<td class="rt">30</td>
<td class="rt">50.85 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">922</td>
<td class="rt">497</td>
<td class="rt">53.90 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">461</td>
<td class="rt">264</td>
<td class="rt">57.27 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">461</td>
<td class="rt">233</td>
<td class="rt">50.54 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PAddr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PRData[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[23:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PRData[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PAddr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PRData[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[13]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[23:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[25:24]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PRData[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PAddr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PRData[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[19:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PRData[31:23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PWData[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[11:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1336.html" >rsnoc_z_H_R_N_A_G2_U_U_a1691b78</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">52</td>
<td class="rt">49</td>
<td class="rt">94.23 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21698</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">21720</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">21966</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21782</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21787</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21795</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">21848</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">21872</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21881</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21886</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21894</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21970</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21975</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">21980</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22008</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22016</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">22024</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21698      	assign SlvNum = StartCnt ? GenLcl_Req_FlowId : u_f325;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21720      	assign GenLcl_Rsp_Status = u_3a84 ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21966      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21782      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21783      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
21784      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
21785      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21787      		case ( CurState )
           		<font color = "red">-1-</font>  
21788      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
21789      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
21790      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
21791      			default : PSelSetV = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21795      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21796      			u_f325 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
21797      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21798      			u_f325 <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21848      		case ( CurState )
           		<font color = "red">-1-</font>  
21849      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
21850      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
21851      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
21852      			default : PSelSet = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21872      		case ( uRdData1_caseSel )
           		<font color = "green">-1-</font>                
21873      			3'b001  : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
21874      			3'b010  : RdData1 = ApbA_1_PRData ;
           <font color = "green">			==></font>
21875      			3'b100  : RdData1 = ApbA_2_PRData ;
           <font color = "green">			==></font>
21876      			default : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21881      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21882      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
21883      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
21884      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21886      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21887      			GenLcl_Rsp_FlowId <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
21888      		else if ( Sm_IDLE & GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
21889      			GenLcl_Rsp_FlowId <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21894      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21895      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21896      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
21897      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21970      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21971      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
21972      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21973      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21975      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21976      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
21977      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
21978      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
21980      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
21981      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
21982      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
21983      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22008      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22009      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
22010      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22011      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22016      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22017      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
22018      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
22019      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
22024      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
22025      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
22026      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
22027      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_165039">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_a1691b78">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
