#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2019.06
# platform  : Linux 3.10.0-1127.13.1.el7.x86_64
# version   : 2019.06p001 64 bits
# build date: 2019.08.01 18:19:57 PDT
#----------------------------------------
# started Sat Aug 08 00:08:27 BRT 2020
# hostname  : optmaS1
# pid       : 10987
# arguments : '-label' 'session_0' '-console' 'optmaS1:43905' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/Mateus/workspace/UFMG_digital_design/block_interleaver/formal/multi_d/sessionLogs/session_0' '-init' '-hidden' '/home/Mateus/workspace/UFMG_digital_design/block_interleaver/formal/multi_d/.tmp/.initCmds.tcl' 't.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2019 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/Mateus/workspace/UFMG_digital_design/block_interleaver/formal/multi_d/sessionLogs/session_0

/home/Mateus/workspace/UFMG_digital_design/block_interleaver/formal/multi_d/jg.log
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/Mateus/.config/jasper/jaspergold.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% set_elaborate_single_run_mode off
% 
% proc dut_compilation {MEM_SIZE ROW_NUM WIDTH INTERLEAVER_MODE COMPILATION_MODE} {
	analyze -vhdl08 -L GENERIC_TYPES ../../generic_components/rtl/generic_types.vhd
	analyze -vhdl08 -L GENERIC_FUNCTIONS ../../generic_components/rtl/generic_functions.vhd
	analyze -vhdl08 -L GENERIC_COMPONENTS ../../generic_components/rtl/generic_components.vhd
	analyze -vhdl08 -L BLOCK_INTERLEAVER_COMPONENTS ../rtl/block_interleaver_components.vhd
	analyze -vhdl08 ../rtl/block_interleaver.vhd\
					../rtl/rectangular_interleaver.vhd\
					../rtl/interleaver_controller.vhd\
					../rtl/interleaver_data_path.vhd\
					../rtl/block_interleaver_components/flag_signals_generator.vhd\
					../rtl/block_interleaver_components/m2D_index_counter.vhd\
					../rtl/block_interleaver_components/wr_rd_status_selector.vhd\
					../rtl/rectangular_deinterleaver.vhd\
					../rtl/deinterleaver_data_path.vhd\
					../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd\
					../rtl/block_interleaver_components/m2D_index_counter_core.vhd\
					../rtl/block_interleaver_components/wr_rd_status_selector.vhd\
					../../generic_components/rtl/adder.vhd\
					../../generic_components/rtl/single_port_2D_ram.vhd\
					../../generic_components/rtl/single_port_linear_ram.vhd\
					../../generic_components/rtl/half_subtractor_unit.vhd\
					../../generic_components/rtl/decrementer.vhd\
					../../generic_components/rtl/half_adder_unit.vhd\
					../../generic_components/rtl/incrementer.vhd\
					../../generic_components/rtl/up_down_counter.vhd\
					../../generic_components/rtl/sync_ld_dff.vhd\
					../../generic_components/rtl/comparator.vhd
	if {$COMPILATION_MODE == "DEINTER_FUNCTIONAL"} {
		analyze -vhdl08 rtl/block_interleaver_func_verification_model.vhd
		elaborate -vhdl -top block_interleaver_func_verification_model\
			-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
			-parameter NUMBER_OF_LINES $ROW_NUM\
			-parameter WORD_LENGTH $WIDTH\
			-bbox_a 900000
	} elseif {$COMPILATION_MODE == "INTER_FUNCTIONAL"} {
		analyze -sv09 block_interleaver_func_fv.sv
		elaborate -vhdl -top block_interleaver\
			-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
			-parameter NUMBER_OF_LINES $ROW_NUM\
			-parameter WORD_LENGTH $WIDTH\
			-parameter MODE $INTERLEAVER_MODE\
			-bbox_a 900000
	} elseif {$COMPILATION_MODE == "INTER_DEINTER_RESET_AND_INT_CONTROL"} {
		analyze -sv09 block_deint_int_reset_int_ctrl_fv.sv
		elaborate -vhdl -top block_interleaver\
			-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
			-parameter NUMBER_OF_LINES $ROW_NUM\
			-parameter WORD_LENGTH $WIDTH\
			-parameter MODE $INTERLEAVER_MODE\
			-bbox_a 900000
	}
}
% 
% 
% proc formal_setup {} {
	clock clk
	reset rst
}
% 
% proc add_control_constraints {MEM_SIZE} {
	set_property_compile_time_limit 30s
	#Forcing i_start_cw to 1 for the first cycle
	assume -bound 1 i_start_cw
	assume {i_start_cw |=> not i_start_cw} 
	assume {not i_start_cw |=> not i_start_cw} 

	#Forcing i_valid to be '1' for the max number of cycles
	set bound [expr {$MEM_SIZE - 1}]
	set CMD "assume \{i_start_cw |-> not i_end_cw and i_valid \[*1:$bound\] ##1 i_end_cw and i_valid\}"
	eval $CMD

	#In the last cycle i_end_cw is assert and i_valid is '0' forever
	assume {i_end_cw |=> not i_valid}
	assume {not i_valid |=> not i_valid}
}
% 
% proc deinterleaver_functional {MEM_SIZE ROW_NUM WIDTH} {
	clear -all
	dut_compilation $MEM_SIZE $ROW_NUM $WIDTH false DEINTER_FUNCTIONAL

	task -create functional_req -set

	#Not required anymore
	#assume {not i_valid |-> not i_end_cw}
	add_control_constraints $MEM_SIZE
	#External blocks always ready to consume info.
	assume {i_consume_int}
	assume {i_consume_deint}

	#Not required anymore
	#assume  {DEINTERLEAVER_INST.i_consume = INTERLEAVER_INST.o_valid}
	#assume {not INTERLEAVER_INST.GEN_INT.INTERLEAVER_INST.IDP.w_wr_rd_status |-> not w_valid}
	#assume {not DEINTERLEAVER_INST.GEN_INT.DEINTERLEAVER_INST.IDP.w_wr_rd_status |-> not o_valid}

	#Assertion that attest functional operation of interleaver/deinterleaver
	assert {o_valid and o_cnt = 1 |-> o_saved_data = o_data}
	cover {o_valid and o_cnt = 1 |-> o_saved_data = o_data}

	formal_setup
	#Prove script
	set proof_bound [expr {$MEM_SIZE*2 + 2}]
	set_prove_target_bound $proof_bound
	set_max_trace_length $proof_bound
	set_prove_time_limit 80h
	set_engine_mode {Tri Ht}
	prove -task functional_req
	check_return {get_property_list -include {status {cex unreachable}} -task func} {}
	set_prove_target_bound 0
	set_max_trace_length 0
}
% 
% proc interface_control_and_reset_req {MEM_SIZE ROW_NUM WIDTH is_interleaver} {
	clear -all
	dut_compilation $MEM_SIZE $ROW_NUM $WIDTH $is_interleaver INTER_DEINTER_RESET_AND_INT_CONTROL
	connect -bind -auto block_deint_int_reset_int_ctrl_fv block_interleaver_top\
		-auto -elaborate\
		-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
		-parameter NUMBER_OF_LINES $ROW_NUM\
		-parameter WORD_LENGTH $WIDTH
	formal_setup

	#Checking reset requirements
	task -create reset -set -source_task <embedded>\
		-copy_stopats -copy_abstractions all\
		-copy_assumes -copy <embedded>::block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01
	task -set reset
	reset -none
	check_return {prove -task reset} "proven"

	#Setting reset expression and removing property already proven in the previous step
	reset rst
	task -set <embedded>
	assert -disable <embedded>::block_interleaver.block_interleaver_top.REQ_INTER_001_CHECK_01

	#Checking interface control requirements
	prove -all	
	check_return {get_property_list -include {status {cex unreachable}}} {}

	#Checking STALL mechanism. 
	#TODO: Needs to be moved to .sv files
	task -create stall -set
	if {$is_interleaver == false} {
		assert {GEN_INT.INTERLEAVER_INST.IC.w_current_state = 1 and not i_valid and not GEN_INT.INTERLEAVER_INST.IC.i_full_ram |=> ##1 $past(GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_col_cnt and\
					     $past(GEN_INT.INTERLEAVER_INST.IDP.w_ram_wr_en = 0) and\
				             $past(GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt) = GEN_INT.INTERLEAVER_INST.IDP.r_lin_cnt}
		check_code "proven" [prove -task stall]
	} else {
		#assert {GEN_INT.DEINTERLEAVER_INST.IC.w_current_state = 1 and not i_valid and not GEN_INT.DEINTERLEAVER_INST.IC.i_full_ram ##1 i_end_cw = 0 |=> $past(GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_wr_en) = 0 and\
		$past(GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_addr) = GEN_INT.DEINTERLEAVER_INST.IDP.w_ram_addr}
	}
}
% 
% proc interleaver_functional {MEM_SIZE ROW_NUM WIDTH} {
	clear -all
	dut_compilation $MEM_SIZE $ROW_NUM $WIDTH false INTER_FUNCTIONAL
	connect -bind -auto block_interleaver_func_fv block_interleaver_top\
		-auto -elaborate\
		-parameter NUMBER_OF_ELEMENTS $MEM_SIZE\
		-parameter NUMBER_OF_LINES $ROW_NUM\
		-parameter WORD_LENGTH $WIDTH
	#add_control_constraints $MEM_SIZE
	#assume {i_consume} 
	formal_setup
	prove -all
	check_return {get_property_list -include {status {cex unreachable}}} {}
}
% 
% # set MEM_SIZE 45
% # set ROW_NUM 15
% # set WIDTH 4
% # time [interface_control_and_reset_req $MEM_SIZE $ROW_NUM $WIDTH false]
% # time [interface_control_and_reset_req $MEM_SIZE $ROW_NUM $WIDTH true]
% # time [interleaver_functional $MEM_SIZE $ROW_NUM $WIDTH]
% # time [deinterleaver_functional $MEM_SIZE $ROW_NUM $WIDTH]
% 
% source get_parameters.tcl
% set times [list]
% foreach param [get_parameters] {
    set MEM_SIZE [lindex $param 0]
    set ROW_NUM [lindex $param 1]
    set WIDTH [lindex $param 2]
puts $WIDTH
	deinterleaver_functional $MEM_SIZE $ROW_NUM $WIDTH
	set total_time [get_property_info -list time {functional_req::property:0}]
	puts "total time: $total_time"
	set t [list $MEM_SIZE $ROW_NUM $WIDTH $total_time]
    set times [linsert $times end $t]
}
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=50,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=50,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=50,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=50,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=50,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=50,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=50,word_length=2)(behavioral)'
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:49] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 281 design flops, 0 of 0 design latches, 55 of 55 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 102
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.004s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 11499@optmaS1(local) jg_10987_optmaS1_1
0.0.Ht: Proofgrid shell started at 11500@optmaS1(local) jg_10987_optmaS1_1
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,08 s]
0.0.Ht: Trace Attempt  2	[0,08 s]
0.0.Ht: Trace Attempt  3	[0,11 s]
0.0.Ht: Trace Attempt  4	[0,11 s]
0.0.Ht: Trace Attempt  5	[0,12 s]
0.0.Ht: Trace Attempt  7	[0,14 s]
0.0.Ht: A trace with 7 cycles was found. [0,14 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.24 s.
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  8	[0,17 s]
0: ProofGrid usable level: 1
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Tri:    0.60" ---- Launching abstraction thread ----
0.0.Tri: Per property time limit expired (1,00 s) [1,05 s]
0.0.Tri: Stopped processing property "property:0"	[0,97 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.69" ---- Launching multi-phase simplification thread ----
0.0.Tri:    0.81" ---- Launching main thread ----
0.0.Tri:    1.13" ---- Launching abstraction thread ----
0.0.Tri:    1.20" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[1,03 s]
0.0.Tri: Trace Attempt  3	[1,03 s]
0.0.Tri: Trace Attempt  4	[1,07 s]
0.0.Tri: Trace Attempt  5	[1,21 s]
0.0.Ht: Trace Attempt 25	[4,47 s]
0.0.Tri:    4.34" Simplification phase 1 complete
0.0.Tri: Trace Attempt 30	[5,31 s]
0.0.Tri:    6.09" Simplification phase 2 complete
0.0.Ht: Trace Attempt 33	[8,97 s]
0.0.Tri:    9.30" Simplification phase 3 complete
   9.30" ---- Completed simplification thread ----
   9.30" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    9.83" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 37	[14,04 s]
0.0.Ht: Trace Attempt 40	[18,15 s]
0.0.Tri: Trace Attempt 36	[18,81 s]
0.0.Ht: Trace Attempt 43	[24,02 s]
0.0.Tri: Trace Attempt 43	[22,99 s]
0.0.Ht: Trace Attempt 45	[28,37 s]
0.0.Tri: Trace Attempt 46	[28,02 s]
0.0.Ht: Trace Attempt 48	[33,00 s]
0.0.Tri: Trace Attempt 50	[32,37 s]
0.0.Tri: Trace Attempt 54	[36,50 s]
0.0.Ht: Trace Attempt 52	[37,95 s]
0.0.Tri: Trace Attempt 58	[42,20 s]
0.0.Ht: Trace Attempt 58	[46,08 s]
0.0.Tri: Trace Attempt 61	[49,01 s]
0.0.Ht: Trace Attempt 61	[53,23 s]
0.0.Tri: Trace Attempt 64	[54,78 s]
0.0.Ht: Trace Attempt 63	[57,59 s]
0.0.Tri: Trace Attempt 66	[60,38 s]
0.0.Ht: Trace Attempt 66	[63,13 s]
0.0.Ht: Trace Attempt 67	[67,76 s]
0.0.Tri: Trace Attempt 69	[67,27 s]
0.0.Tri: Trace Attempt 71	[72,22 s]
0.0.Ht: Trace Attempt 71	[74,58 s]
0.0.Tri: Trace Attempt 73	[77,38 s]
0.0.Ht: Trace Attempt 72	[79,99 s]
0.0.Tri: Trace Attempt 75	[82,40 s]
0.0.Ht: Trace Attempt 74	[85,50 s]
0.0.Tri: Trace Attempt 77	[87,46 s]
0.0.Ht: Trace Attempt 76	[92,02 s]
0.0.Tri: Trace Attempt 79	[93,17 s]
0.0.Ht: Trace Attempt 79	[97,74 s]
0.0.Tri: Trace Attempt 81	[99,15 s]
0.0.Ht: Trace Attempt 80	[103,05 s]
0.0.Tri: Trace Attempt 83	[106,74 s]
0.0.Ht: Trace Attempt 82	[112,46 s]
0.0.Tri: Trace Attempt 85	[113,49 s]
0.0.Ht: Trace Attempt 85	[119,56 s]
0.0.Tri: Trace Attempt 87	[119,69 s]
0.0.Ht: Trace Attempt 87	[125,91 s]
0.0.Tri: Trace Attempt 89	[125,19 s]
0.0.Tri: Trace Attempt 90	[130,43 s]
0.0.Ht: Trace Attempt 89	[133,46 s]
0.0.Tri: Trace Attempt 92	[137,41 s]
0.0.Tri: Trace Attempt 93	[142,02 s]
0.0.Tri: Trace Attempt 94	[146,20 s]
0.0.Ht: Trace Attempt 91	[148,40 s]
0.0.Tri: Trace Attempt 95	[153,74 s]
0.0.Tri: Trace Attempt 96	[160,14 s]
0.0.Ht: Trace Attempt 95	[163,96 s]
0.0.Tri: Trace Attempt 98	[166,53 s]
0.0.Tri: Trace Attempt 99	[172,11 s]
0.0.Ht: Trace Attempt 98	[173,33 s]
0.0.Tri: Trace Attempt 100	[179,00 s]
0.0.Ht: Trace Attempt 100	[182,89 s]
0.0.Tri: Trace Attempt 101	[185,57 s]
0.0.Tri: Trace Attempt 102	[189,83 s]
0.0.Ht: Trace Attempt 101	[192,46 s]
0.0.Tri: Trace Attempt 103	[195,60 s]
0.0.Tri: Stopped processing property "property:0"	[195,60 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [196,89]
0.0.Tri: Interrupted. [0,04 s]
0.0.Tri: Exited with Success (@ 196,89 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 102	[192,50 s]
0.0.Ht: Interrupted. [18,08 s]
0.0.Ht: Exited with Success (@ 196,99 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.64      196.80        0.00       99.67 %
     Ht        0.66      196.82        0.00       99.66 %
    all        0.65      196.81        0.00       99.67 %

    Data read    : 15.62 kiB
    Data written : 1.97 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (102).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 195,598397
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=60,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=60,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=60,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=60,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=60,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=60,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=60,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:59] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 321 design flops, 0 of 0 design latches, 65 of 65 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 122
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.011s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.03 s]
0.0.Tri: Proof Simplification Iteration 4	[0.05 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 14273@optmaS1(local) jg_10987_optmaS1_2
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,07 s]
0.0.Ht: Trace Attempt  2	[0,07 s]
0.0.Ht: Trace Attempt  3	[0,08 s]
0.0.Ht: Trace Attempt  4	[0,09 s]
0.0.Ht: Trace Attempt  5	[0,10 s]
0.0.Ht: Trace Attempt  7	[0,13 s]
0.0.Ht: A trace with 7 cycles was found. [0,14 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.25 s.
0.0.Ht: Trace Attempt  8	[0,16 s]
0.0.Tri: Proofgrid shell started at 14271@optmaS1(local) jg_10987_optmaS1_2
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0: ProofGrid usable level: 1
0.0.Tri:    0.02" ---- Launching main thread ----
0.0.Tri:    0.54" ---- Launching abstraction thread ----
0.0.Tri:    0.65" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[1,47 s]
0.0.Tri: Trace Attempt  3	[1,48 s]
0.0.Tri: Trace Attempt  4	[1,51 s]
0.0.Tri: Trace Attempt  5	[1,58 s]
0.0.Tri:    3.55" Simplification phase 1 complete
0.0.Ht: Trace Attempt 24	[4,37 s]
0.0.Tri:    4.84" Simplification phase 2 complete
0.0.Tri: Trace Attempt 26	[5,62 s]
0.0.Ht: Trace Attempt 31	[8,85 s]
0.0.Tri:    9.77" Simplification phase 3 complete
   9.77" ---- Completed simplification thread ----
   9.77" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   10.23" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 36	[13,13 s]
0.0.Ht: Trace Attempt 40	[17,64 s]
0.0.Tri: Trace Attempt 34	[17,63 s]
0.0.Tri: Trace Attempt 39	[21,99 s]
0.0.Ht: Trace Attempt 42	[22,56 s]
0.0.Ht: Trace Attempt 44	[27,04 s]
0.0.Tri: Trace Attempt 43	[27,09 s]
0.0.Ht: Trace Attempt 46	[31,07 s]
0.0.Tri: Trace Attempt 48	[31,36 s]
0.0.Ht: Trace Attempt 49	[35,64 s]
0.0.Tri: Trace Attempt 51	[35,59 s]
0.0.Ht: Trace Attempt 51	[40,36 s]
0.0.Tri: Trace Attempt 54	[41,25 s]
0.0.Ht: Trace Attempt 56	[46,86 s]
0.0.Tri: Trace Attempt 57	[46,64 s]
0.0.Tri: Trace Attempt 60	[51,89 s]
0.0.Ht: Trace Attempt 59	[52,63 s]
0.0.Tri: Trace Attempt 62	[56,37 s]
0.0.Ht: Trace Attempt 61	[56,69 s]
0.0.Ht: Trace Attempt 62	[61,07 s]
0.0.Tri: Trace Attempt 64	[60,87 s]
0.0.Tri: Trace Attempt 66	[65,11 s]
0.0.Ht: Trace Attempt 64	[66,68 s]
0.0.Tri: Trace Attempt 69	[70,83 s]
0.0.Ht: Trace Attempt 67	[73,44 s]
0.0.Tri: Trace Attempt 71	[75,90 s]
0.0.Ht: Trace Attempt 71	[80,39 s]
0.0.Tri: Trace Attempt 73	[82,04 s]
0.0.Ht: Trace Attempt 73	[86,91 s]
0.0.Tri: Trace Attempt 75	[89,12 s]
0.0.Ht: Trace Attempt 75	[91,90 s]
0.0.Tri: Trace Attempt 77	[93,62 s]
0.0.Ht: Trace Attempt 77	[99,19 s]
0.0.Tri: Trace Attempt 79	[99,11 s]
0.0.Tri: Trace Attempt 81	[104,09 s]
0.0.Tri: Trace Attempt 82	[108,09 s]
0.0.Ht: Trace Attempt 79	[111,14 s]
0.0.Tri: Trace Attempt 84	[118,52 s]
0.0.Ht: Trace Attempt 83	[122,19 s]
0.0.Tri: Trace Attempt 85	[122,89 s]
0.0.Tri: Trace Attempt 86	[126,99 s]
0.0.Ht: Trace Attempt 85	[130,54 s]
0.0.Tri: Trace Attempt 87	[131,89 s]
0.0.Ht: Trace Attempt 87	[137,51 s]
0.0.Tri: Trace Attempt 89	[139,70 s]
0.0.Tri: Trace Attempt 90	[144,78 s]
0.0.Ht: Trace Attempt 89	[147,58 s]
0.0.Tri: Trace Attempt 92	[153,99 s]
0.0.Ht: Trace Attempt 91	[155,03 s]
0.0.Tri: Trace Attempt 93	[160,04 s]
0.0.Tri: Trace Attempt 94	[165,00 s]
0.0.Ht: Trace Attempt 93	[167,28 s]
0.0.Tri: Trace Attempt 95	[172,40 s]
0.0.Tri: Trace Attempt 96	[177,63 s]
0.0.Ht: Trace Attempt 95	[178,55 s]
0.0.Tri: Trace Attempt 97	[183,91 s]
0.0.Tri: Trace Attempt 98	[188,46 s]
0.0.Ht: Trace Attempt 97	[189,74 s]
0.0.Tri: Trace Attempt 99	[192,64 s]
0.0.Tri: Trace Attempt 100	[197,31 s]
0.0.Ht: Trace Attempt 99	[198,82 s]
0.0.Tri: Trace Attempt 101	[202,90 s]
0.0.Tri: Trace Attempt 102	[209,57 s]
0.0.Ht: Trace Attempt 101	[210,97 s]
0.0.Tri: Trace Attempt 103	[216,49 s]
0.0.Ht: Trace Attempt 103	[218,75 s]
0.0.Tri: Trace Attempt 104	[222,53 s]
0.0.Tri: Trace Attempt 105	[229,17 s]
0.0.Ht: Trace Attempt 104	[236,52 s]
0.0.Tri: Trace Attempt 106	[238,19 s]
0.0.Tri: Trace Attempt 107	[243,57 s]
0.0.Ht: Trace Attempt 106	[244,88 s]
0.0.Tri: Trace Attempt 108	[247,89 s]
0.0.Tri: Trace Attempt 109	[253,28 s]
0.0.Ht: Trace Attempt 108	[254,81 s]
0.0.Tri: Trace Attempt 110	[259,62 s]
0.0.Ht: Trace Attempt 110	[263,61 s]
0.0.Tri: Trace Attempt 111	[267,40 s]
0.0.Ht: Trace Attempt 111	[273,72 s]
0.0.Tri: Trace Attempt 112	[280,29 s]
0.0.Ht: Trace Attempt 112	[283,56 s]
0.0.Tri: Trace Attempt 113	[285,78 s]
0.0.Tri: Trace Attempt 114	[291,25 s]
0.0.Ht: Trace Attempt 113	[293,90 s]
0.0.Tri: Trace Attempt 115	[301,96 s]
0.0.Ht: Trace Attempt 115	[308,40 s]
0.0.Tri: Trace Attempt 116	[311,58 s]
0.0.Ht: Trace Attempt 116	[316,65 s]
0.0.Tri: Trace Attempt 117	[319,40 s]
0.0.Ht: Trace Attempt 117	[325,59 s]
0.0.Tri: Trace Attempt 118	[326,72 s]
0.0.Tri: Trace Attempt 119	[335,86 s]
0.0.Ht: Trace Attempt 118	[338,11 s]
0.0.Tri: Trace Attempt 120	[343,77 s]
0.0.Ht: Trace Attempt 120	[350,13 s]
0.0.Tri: Trace Attempt 121	[351,79 s]
0.0.Tri: Trace Attempt 122	[362,54 s]
0.0.Ht: Trace Attempt 121	[365,00 s]
0.0.Tri: Trace Attempt 123	[370,10 s]
0.0.Tri: Stopped processing property "property:0"	[370,11 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [370,37]
0.0.Tri: Interrupted. [0,06 s]
0.0.Ht: Interrupted (multi)
0.0.Tri: Exited with Success (@ 370,40 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 122	[365,05 s]
0.0.Ht: Interrupted. [34,76 s]
0.0.Ht: Exited with Success (@ 370,50 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.83      370.16        0.00       99.78 %
     Ht        0.62      370.37        0.00       99.83 %
    all        0.73      370.27        0.00       99.80 %

    Data read    : 20.04 kiB
    Data written : 2.09 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (122).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 370,101078
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=70,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=70,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=70,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=70,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=70,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=70,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=70,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=70,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=70,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=70,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=70,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=70,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:69] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 83 of 367 design flops, 0 of 0 design latches, 75 of 75 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 142
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.052s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.06 s]
0.0.Tri: Proof Simplification Iteration 3	[0.07 s]
0.0.Tri: Proof Simplification Iteration 4	[0.11 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 18867@optmaS1(local) jg_10987_optmaS1_3
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,05 s]
0.0.Ht: Trace Attempt  2	[0,05 s]
0.0.Ht: Trace Attempt  3	[0,05 s]
0.0.Ht: Trace Attempt  4	[0,08 s]
0.0.Ht: Trace Attempt  5	[0,09 s]
0.0.Ht: Trace Attempt  7	[0,12 s]
0.0.Ht: A trace with 7 cycles was found. [0,14 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.26 s.
0.0.Ht: Trace Attempt  8	[0,17 s]
0.0.Tri: Proofgrid shell started at 18866@optmaS1(local) jg_10987_optmaS1_3
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0: ProofGrid usable level: 1
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.69" ---- Launching abstraction thread ----
0.0.Tri:    0.75" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[1,82 s]
0.0.Tri: Trace Attempt  3	[2,00 s]
0.0.Tri: Trace Attempt  4	[2,01 s]
0.0.Tri: Trace Attempt  5	[2,12 s]
0.0.Ht: Trace Attempt 29	[4,54 s]
0.0.Tri:    3.62" Simplification phase 1 complete
0.0.Tri: Trace Attempt 27	[6,14 s]
0.0.Tri:    5.60" Simplification phase 2 complete
0.0.Ht: Trace Attempt 34	[8,95 s]
0.0.Tri: Trace Attempt 33	[10,39 s]
0.0.Ht: Trace Attempt 37	[13,37 s]
0.0.Tri:   13.18" Simplification phase 3 complete
  13.18" ---- Completed simplification thread ----
  13.18" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   13.78" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 40	[18,96 s]
0.0.Ht: Trace Attempt 42	[23,61 s]
0.0.Ht: Trace Attempt 44	[28,11 s]
0.0.Tri: Trace Attempt 39	[28,21 s]
0.0.Tri: Trace Attempt 42	[32,89 s]
0.0.Ht: Trace Attempt 46	[33,71 s]
0.0.Tri: Trace Attempt 45	[37,45 s]
0.0.Ht: Trace Attempt 48	[39,44 s]
0.0.Tri: Trace Attempt 48	[41,58 s]
0.0.Ht: Trace Attempt 50	[43,51 s]
0.0.Ht: Trace Attempt 52	[48,95 s]
0.0.Tri: Trace Attempt 51	[48,60 s]
0.0.Tri: Trace Attempt 53	[52,77 s]
0.0.Ht: Trace Attempt 54	[54,14 s]
0.0.Tri: Trace Attempt 55	[57,20 s]
0.0.Ht: Trace Attempt 56	[59,10 s]
0.0.Tri: Trace Attempt 57	[62,42 s]
0.0.Ht: Trace Attempt 58	[65,82 s]
0.0.Tri: Trace Attempt 59	[68,13 s]
0.0.Ht: Trace Attempt 60	[71,17 s]
0.0.Tri: Trace Attempt 61	[74,55 s]
0.0.Ht: Trace Attempt 62	[79,16 s]
0.0.Tri: Trace Attempt 62	[79,53 s]
0.0.Ht: Trace Attempt 63	[84,76 s]
0.0.Tri: Trace Attempt 64	[85,91 s]
0.0.Ht: Trace Attempt 64	[89,13 s]
0.0.Tri: Trace Attempt 65	[89,98 s]
0.0.Ht: Trace Attempt 66	[94,55 s]
0.0.Tri: Trace Attempt 66	[94,43 s]
0.0.Tri: Trace Attempt 68	[99,46 s]
0.0.Ht: Trace Attempt 67	[100,29 s]
0.0.Tri: Trace Attempt 70	[105,41 s]
0.0.Tri: Trace Attempt 71	[110,87 s]
0.0.Ht: Trace Attempt 70	[113,81 s]
0.0.Tri: Trace Attempt 72	[114,89 s]
0.0.Ht: Trace Attempt 72	[122,28 s]
0.0.Tri: Trace Attempt 74	[123,26 s]
0.0.Tri: Trace Attempt 75	[127,35 s]
0.0.Ht: Trace Attempt 74	[132,13 s]
0.0.Tri: Trace Attempt 76	[132,36 s]
0.0.Ht: Trace Attempt 76	[137,55 s]
0.0.Tri: Trace Attempt 78	[139,61 s]
0.0.Ht: Trace Attempt 78	[143,44 s]
0.0.Tri: Trace Attempt 79	[144,61 s]
0.0.Ht: Trace Attempt 79	[148,79 s]
0.0.Tri: Trace Attempt 80	[152,92 s]
0.0.Ht: Trace Attempt 80	[154,90 s]
0.0.Tri: Trace Attempt 81	[157,37 s]
0.0.Tri: Trace Attempt 82	[162,37 s]
0.0.Ht: Trace Attempt 81	[163,14 s]
0.0.Tri: Trace Attempt 83	[168,34 s]
0.0.Ht: Trace Attempt 83	[174,26 s]
0.0.Tri: Trace Attempt 84	[174,72 s]
0.0.Ht: Trace Attempt 84	[180,73 s]
0.0.Tri: Trace Attempt 85	[181,28 s]
0.0.Tri: Trace Attempt 86	[186,76 s]
0.0.Ht: Trace Attempt 85	[189,94 s]
0.0.Tri: Trace Attempt 87	[192,42 s]
0.0.Ht: Trace Attempt 87	[195,16 s]
0.0.Tri: Trace Attempt 88	[197,96 s]
0.0.Tri: Trace Attempt 89	[202,42 s]
0.0.Ht: Trace Attempt 88	[204,91 s]
0.0.Tri: Trace Attempt 90	[208,79 s]
0.0.Tri: Trace Attempt 91	[212,99 s]
0.0.Ht: Trace Attempt 90	[216,52 s]
0.0.Tri: Trace Attempt 92	[217,10 s]
0.0.Tri: Trace Attempt 93	[221,95 s]
0.0.Tri: Trace Attempt 94	[228,84 s]
0.0.Ht: Trace Attempt 92	[231,19 s]
0.0.Tri: Trace Attempt 95	[233,40 s]
0.0.Tri: Trace Attempt 96	[240,04 s]
0.0.Ht: Trace Attempt 95	[242,61 s]
0.0.Tri: Trace Attempt 97	[245,75 s]
0.0.Tri: Trace Attempt 98	[252,34 s]
0.0.Ht: Trace Attempt 97	[255,30 s]
0.0.Tri: Trace Attempt 99	[261,19 s]
0.0.Tri: Trace Attempt 100	[268,16 s]
0.0.Ht: Trace Attempt 99	[269,09 s]
0.0.Tri: Trace Attempt 102	[277,37 s]
0.0.Ht: Trace Attempt 101	[279,11 s]
0.0.Tri: Trace Attempt 103	[286,20 s]
0.0.Ht: Trace Attempt 103	[293,30 s]
0.0.Tri: Trace Attempt 104	[294,53 s]
0.0.Tri: Trace Attempt 105	[304,85 s]
0.0.Ht: Trace Attempt 104	[305,46 s]
0.0.Tri: Trace Attempt 106	[311,26 s]
0.0.Ht: Trace Attempt 106	[319,63 s]
0.0.Tri: Trace Attempt 107	[322,14 s]
0.0.Ht: Trace Attempt 107	[332,51 s]
0.0.Tri: Trace Attempt 108	[332,84 s]
0.0.Tri: Trace Attempt 109	[339,64 s]
0.0.Ht: Trace Attempt 108	[347,30 s]
0.0.Tri: Trace Attempt 110	[349,61 s]
0.0.Tri: Trace Attempt 111	[355,99 s]
0.0.Ht: Trace Attempt 110	[362,26 s]
0.0.Tri: Trace Attempt 112	[367,25 s]
0.0.Ht: Trace Attempt 112	[375,92 s]
0.0.Tri: Trace Attempt 113	[378,00 s]
0.0.Tri: Trace Attempt 114	[384,15 s]
0.0.Ht: Trace Attempt 113	[389,55 s]
0.0.Tri: Trace Attempt 115	[396,79 s]
0.0.Tri: Trace Attempt 116	[408,02 s]
0.0.Ht: Trace Attempt 115	[413,30 s]
0.0.Tri: Trace Attempt 117	[416,05 s]
0.0.Tri: Trace Attempt 118	[424,27 s]
0.0.Ht: Trace Attempt 117	[431,86 s]
0.0.Tri: Trace Attempt 119	[435,10 s]
0.0.Tri: Trace Attempt 120	[447,39 s]
0.0.Ht: Trace Attempt 119	[456,64 s]
0.0.Tri: Trace Attempt 121	[462,16 s]
0.0.Tri: Trace Attempt 122	[470,27 s]
0.0.Ht: Trace Attempt 121	[473,02 s]
0.0.Tri: Trace Attempt 123	[484,85 s]
0.0.Ht: Trace Attempt 123	[488,69 s]
0.0.Tri: Trace Attempt 124	[494,13 s]
0.0.Tri: Trace Attempt 125	[501,95 s]
0.0.Ht: Trace Attempt 124	[508,47 s]
0.0.Tri: Trace Attempt 126	[515,73 s]
0.0.Ht: Trace Attempt 126	[527,66 s]
0.0.Tri: Trace Attempt 127	[530,49 s]
0.0.Tri: Trace Attempt 128	[543,05 s]
0.0.Ht: Trace Attempt 127	[549,82 s]
0.0.Tri: Trace Attempt 129	[561,02 s]
0.0.Tri: Trace Attempt 130	[572,98 s]
0.0.Ht: Trace Attempt 129	[575,63 s]
0.0.Tri: Trace Attempt 131	[586,44 s]
0.0.Tri: Trace Attempt 132	[601,08 s]
0.0.Ht: Trace Attempt 131	[601,74 s]
0.0.Tri: Trace Attempt 133	[614,66 s]
0.0.Ht: Trace Attempt 133	[622,64 s]
0.0.Tri: Trace Attempt 134	[629,13 s]
0.0.Ht: Trace Attempt 134	[639,43 s]
0.0.Tri: Trace Attempt 135	[639,82 s]
0.0.Tri: Trace Attempt 136	[654,62 s]
0.0.Ht: Trace Attempt 135	[655,94 s]
0.0.Tri: Trace Attempt 137	[670,87 s]
0.0.Ht: Trace Attempt 137	[676,75 s]
0.0.Tri: Trace Attempt 138	[686,18 s]
0.0.Ht: Trace Attempt 138	[693,94 s]
0.0.Tri: Trace Attempt 139	[701,18 s]
0.0.Tri: Trace Attempt 140	[718,73 s]
0.0.Ht: Trace Attempt 139	[719,24 s]
0.0.Tri: Trace Attempt 141	[738,44 s]
0.0.Ht: Trace Attempt 140	[741,08 s]
0.0.Tri: Trace Attempt 142	[756,41 s]
0.0.Ht: Trace Attempt 142	[764,37 s]
0.0.Tri: Trace Attempt 143	[771,02 s]
0.0.Tri: Stopped processing property "property:0"	[771,03 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [771,53]
0.0.Tri: Interrupted. [0,12 s]
0: ProofGrid usable level: 0
0.0.Tri: Exited with Success (@ 771,63 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [75,11 s]
0.0.Ht: Exited with Success (@ 771,68 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.96      771.16        0.00       99.88 %
     Ht        0.53      771.53        0.00       99.93 %
    all        0.75      771.34        0.00       99.90 %

    Data read    : 30.08 kiB
    Data written : 2.30 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (142).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 771,021282
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=80,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=80,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=80,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=80,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=80,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=80,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=80,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=80,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=80,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=80,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=80,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=80,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:79] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 83 of 407 design flops, 0 of 0 design latches, 85 of 85 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 162
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.008s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.05 s]
0.0.Tri: Proof Simplification Iteration 3	[0.08 s]
0.0.Tri: Proof Simplification Iteration 4	[0.10 s]
0.0.PRE: Proof Simplification completed in 0,04 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 28167@optmaS1(local) jg_10987_optmaS1_4
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proofgrid shell started at 28166@optmaS1(local) jg_10987_optmaS1_4
0.0.Ht: Trace Attempt  1	[0,05 s]
0.0.Ht: Trace Attempt  2	[0,07 s]
0.0.Ht: Trace Attempt  3	[0,07 s]
0.0.Ht: Trace Attempt  4	[0,07 s]
0.0.Ht: Trace Attempt  5	[0,08 s]
0.0.Ht: Trace Attempt  7	[0,08 s]
0.0.Ht: A trace with 7 cycles was found. [0,08 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.17 s.
0.0.Ht: Trace Attempt  8	[0,09 s]
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0: ProofGrid usable level: 1
0.0.Tri:    0.02" ---- Launching main thread ----
0.0.Tri:    0.59" ---- Launching abstraction thread ----
0.0.Tri:    0.78" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[1,77 s]
0.0.Tri: Trace Attempt  3	[1,85 s]
0.0.Tri: Trace Attempt  4	[1,88 s]
0.0.Tri: Trace Attempt  5	[2,04 s]
0.0.Ht: Trace Attempt 23	[4,22 s]
0.0.Tri:    5.50" Simplification phase 1 complete
0.0.Tri: Trace Attempt 27	[6,52 s]
0.0.Tri:    7.46" Simplification phase 2 complete
0.0.Ht: Trace Attempt 30	[8,38 s]
0.0.Tri: Trace Attempt 35	[10,71 s]
0.0.Ht: Trace Attempt 36	[12,99 s]
0.0.Tri: Trace Attempt 40	[15,16 s]
0.0.Tri:   15.68" Simplification phase 3 complete
  15.68" ---- Completed simplification thread ----
  15.68" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   16.20" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 41	[18,73 s]
0.0.Ht: Trace Attempt 43	[25,04 s]
0.0.Ht: Trace Attempt 45	[31,70 s]
0.0.Tri: Trace Attempt 42	[36,17 s]
0.0.Ht: Trace Attempt 47	[37,52 s]
0.0.Tri: Trace Attempt 45	[41,53 s]
0.0.Ht: Trace Attempt 49	[43,85 s]
0.0.Tri: Trace Attempt 48	[47,82 s]
0.0.Ht: Trace Attempt 50	[48,18 s]
0.0.Tri: Trace Attempt 52	[53,65 s]
0.0.Ht: Trace Attempt 52	[54,60 s]
0.0.Tri: Trace Attempt 55	[58,69 s]
0.0.Ht: Trace Attempt 53	[59,10 s]
0.0.Tri: Trace Attempt 57	[63,31 s]
0.0.Ht: Trace Attempt 56	[63,95 s]
0.0.Tri: Trace Attempt 59	[69,26 s]
0.0.Tri: Trace Attempt 60	[73,39 s]
0.0.Ht: Trace Attempt 59	[73,59 s]
0.0.Tri: Trace Attempt 62	[78,34 s]
0.0.Ht: Trace Attempt 61	[80,57 s]
0.0.Tri: Trace Attempt 65	[85,89 s]
0.0.Ht: Trace Attempt 64	[87,30 s]
0.0.Tri: Trace Attempt 66	[90,83 s]
0.0.Tri: Trace Attempt 68	[96,05 s]
0.0.Ht: Trace Attempt 66	[96,64 s]
0.0.Tri: Trace Attempt 69	[100,09 s]
0.0.Ht: Trace Attempt 69	[104,40 s]
0.0.Tri: Trace Attempt 71	[106,92 s]
0.0.Ht: Trace Attempt 71	[112,82 s]
0.0.Tri: Trace Attempt 73	[112,78 s]
0.0.Tri: Trace Attempt 75	[119,16 s]
0.0.Ht: Trace Attempt 73	[119,60 s]
0.0.Tri: Trace Attempt 77	[127,95 s]
0.0.Ht: Trace Attempt 76	[131,23 s]
0.0.Tri: Trace Attempt 78	[132,02 s]
0.0.Tri: Trace Attempt 79	[136,71 s]
0.0.Ht: Trace Attempt 78	[140,47 s]
0.0.Tri: Trace Attempt 81	[145,68 s]
0.0.Tri: Trace Attempt 83	[153,95 s]
0.0.Ht: Trace Attempt 81	[158,34 s]
0.0.Tri: Trace Attempt 84	[159,04 s]
0.0.Tri: Trace Attempt 86	[166,99 s]
0.0.Ht: Trace Attempt 84	[167,98 s]
0.0.Tri: Trace Attempt 87	[172,03 s]
0.0.Ht: Trace Attempt 87	[176,07 s]
0.0.Tri: Trace Attempt 88	[177,83 s]
0.0.Tri: Trace Attempt 89	[183,28 s]
0.0.Ht: Trace Attempt 88	[187,73 s]
0.0.Tri: Trace Attempt 90	[189,29 s]
0.0.Tri: Trace Attempt 91	[195,96 s]
0.0.Ht: Trace Attempt 90	[196,83 s]
0.0.Tri: Trace Attempt 92	[201,30 s]
0.0.Tri: Trace Attempt 93	[206,38 s]
0.0.Ht: Trace Attempt 92	[209,43 s]
0.0.Tri: Trace Attempt 94	[214,52 s]
0.0.Tri: Trace Attempt 95	[221,58 s]
0.0.Ht: Trace Attempt 94	[221,74 s]
0.0.Tri: Trace Attempt 96	[227,20 s]
0.0.Tri: Trace Attempt 97	[231,80 s]
0.0.Ht: Trace Attempt 96	[233,44 s]
0.0.Tri: Trace Attempt 98	[237,18 s]
0.0.Tri: Trace Attempt 99	[245,50 s]
0.0.Tri: Trace Attempt 100	[252,72 s]
0.0.Ht: Trace Attempt 98	[253,52 s]
0.0.Tri: Trace Attempt 101	[261,98 s]
0.0.Ht: Trace Attempt 101	[267,03 s]
0.0.Tri: Trace Attempt 102	[267,74 s]
0.0.Tri: Trace Attempt 103	[276,89 s]
0.0.Tri: Trace Attempt 104	[285,42 s]
0.0.Ht: Trace Attempt 102	[289,84 s]
0.0.Tri: Trace Attempt 105	[291,12 s]
0.0.Tri: Trace Attempt 106	[298,29 s]
0.0.Tri: Trace Attempt 107	[305,49 s]
0.0.Ht: Trace Attempt 105	[307,95 s]
0.0.Tri: Trace Attempt 108	[315,68 s]
0.0.Tri: Trace Attempt 109	[323,90 s]
0.0.Ht: Trace Attempt 108	[330,99 s]
0.0.Tri: Trace Attempt 110	[331,04 s]
0.0.Tri: Trace Attempt 111	[337,94 s]
0.0.Tri: Trace Attempt 112	[345,87 s]
0.0.Ht: Trace Attempt 110	[353,70 s]
0.0.Tri: Trace Attempt 113	[356,30 s]
0.0.Tri: Trace Attempt 114	[364,24 s]
0.0.Ht: Trace Attempt 113	[372,52 s]
0.0.Tri: Trace Attempt 115	[375,34 s]
0.0.Tri: Trace Attempt 116	[384,25 s]
0.0.Ht: Trace Attempt 115	[391,36 s]
0.0.Tri: Trace Attempt 117	[394,68 s]
0.0.Tri: Trace Attempt 118	[402,88 s]
0.0.Ht: Trace Attempt 117	[412,87 s]
0.0.Tri: Trace Attempt 119	[416,65 s]
0.0.Tri: Trace Attempt 120	[426,62 s]
0.0.Ht: Trace Attempt 119	[433,25 s]
0.0.Tri: Trace Attempt 121	[439,08 s]
0.0.Tri: Trace Attempt 122	[451,24 s]
0.0.Ht: Trace Attempt 121	[457,45 s]
0.0.Tri: Trace Attempt 123	[461,61 s]
0.0.Tri: Trace Attempt 124	[472,07 s]
0.0.Ht: Trace Attempt 123	[480,85 s]
0.0.Tri: Trace Attempt 125	[485,14 s]
0.0.Ht: Trace Attempt 125	[499,20 s]
0.0.Tri: Trace Attempt 126	[500,36 s]
0.0.Tri: Trace Attempt 127	[514,17 s]
0.0.Tri: Trace Attempt 128	[525,49 s]
0.0.Ht: Trace Attempt 126	[526,36 s]
0.0.Tri: Trace Attempt 129	[537,56 s]
0.0.Tri: Trace Attempt 130	[548,11 s]
0.0.Ht: Trace Attempt 129	[556,27 s]
0.0.Tri: Trace Attempt 131	[558,56 s]
0.0.Tri: Trace Attempt 132	[569,41 s]
0.0.Tri: Trace Attempt 133	[584,81 s]
0.0.Ht: Trace Attempt 131	[594,36 s]
0.0.Tri: Trace Attempt 134	[595,53 s]
0.0.Tri: Trace Attempt 135	[607,53 s]
0.0.Ht: Trace Attempt 134	[621,44 s]
0.0.Tri: Trace Attempt 136	[622,04 s]
0.0.Tri: Trace Attempt 137	[635,83 s]
0.0.Ht: Trace Attempt 136	[647,62 s]
0.0.Tri: Trace Attempt 138	[650,33 s]
0.0.Tri: Trace Attempt 139	[664,97 s]
0.0.Ht: Trace Attempt 138	[674,37 s]
0.0.Tri: Trace Attempt 140	[679,95 s]
0.0.Tri: Trace Attempt 141	[693,78 s]
0.0.Ht: Trace Attempt 140	[701,00 s]
0.0.Tri: Trace Attempt 142	[706,53 s]
0.0.Tri: Trace Attempt 143	[721,07 s]
0.0.Ht: Trace Attempt 142	[737,10 s]
0.0.Tri: Trace Attempt 144	[737,87 s]
0.0.Tri: Trace Attempt 145	[753,91 s]
0.0.Ht: Trace Attempt 144	[766,05 s]
0.0.Tri: Trace Attempt 146	[767,87 s]
0.0.Tri: Trace Attempt 147	[787,12 s]
0.0.Ht: Trace Attempt 146	[788,78 s]
0.0.Tri: Trace Attempt 148	[802,99 s]
0.0.Ht: Trace Attempt 148	[818,41 s]
0.0.Tri: Trace Attempt 149	[820,42 s]
0.0.Tri: Trace Attempt 150	[838,86 s]
0.0.Ht: Trace Attempt 149	[841,97 s]
0.0.Tri: Trace Attempt 151	[866,45 s]
0.0.Ht: Trace Attempt 151	[872,85 s]
0.0.Tri: Trace Attempt 152	[887,19 s]
0.0.Ht: Trace Attempt 152	[899,58 s]
0.0.Tri: Trace Attempt 153	[906,54 s]
0.0.Tri: Trace Attempt 154	[926,54 s]
0.0.Ht: Trace Attempt 153	[940,08 s]
0.0.Tri: Trace Attempt 155	[945,76 s]
0.0.Tri: Trace Attempt 156	[970,71 s]
0.0.Ht: Trace Attempt 155	[975,70 s]
0.0.Tri: Trace Attempt 157	[989,20 s]
0.0.Tri: Trace Attempt 158	[1005,20 s]
0.0.Ht: Trace Attempt 157	[1016,59 s]
0.0.Tri: Trace Attempt 159	[1024,54 s]
0.0.Tri: Trace Attempt 160	[1044,12 s]
0.0.Tri: Trace Attempt 161	[1058,68 s]
0.0.Ht: Trace Attempt 159	[1069,30 s]
0.0.Tri: Trace Attempt 162	[1084,54 s]
0.0.Tri: Trace Attempt 163	[1111,22 s]
0.0.Tri: Stopped processing property "property:0"	[1111,21 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1111,38]
0.0.Tri: Interrupted. [0,16 s]
0.0.Tri: Exited with Success (@ 1111,40 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 161	[1069,46 s]
0.0.Ht: Interrupted. [106,81 s]
0.0.Ht: Exited with Success (@ 1111,55 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.69     1111.27        0.00       99.94 %
     Ht        0.65     1111.38        0.00       99.94 %
    all        0.67     1111.32        0.00       99.94 %

    Data read    : 37.93 kiB
    Data written : 2.50 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (162).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 1111,204591
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=90,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=90,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=90,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=90,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=90,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=90,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=90,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=90,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=90,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=90,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=90,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=90,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:89] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 89 of 453 design flops, 0 of 0 design latches, 95 of 95 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 182
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.032s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.04 s]
0.0.Tri: Proof Simplification Iteration 4	[0.07 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 8845@optmaS1(local) jg_10987_optmaS1_5
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,06 s]
0.0.Ht: Trace Attempt  2	[0,06 s]
0.0.Ht: Trace Attempt  3	[0,06 s]
0.0.Ht: Trace Attempt  4	[0,06 s]
0.0.Ht: Trace Attempt  5	[0,06 s]
0.0.Ht: Trace Attempt  7	[0,10 s]
0.0.Ht: A trace with 7 cycles was found. [0,10 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.18 s.
0.0.Tri: Proofgrid shell started at 8844@optmaS1(local) jg_10987_optmaS1_5
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  8	[0,19 s]
0: ProofGrid usable level: 1
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.02" ---- Launching main thread ----
0.0.Tri:    0.53" ---- Launching abstraction thread ----
0.0.Tri:    0.63" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[1,53 s]
0.0.Tri: Trace Attempt  3	[1,58 s]
0.0.Tri: Trace Attempt  4	[1,64 s]
0.0.Tri: Trace Attempt  5	[1,83 s]
0.0.Ht: Trace Attempt 24	[4,54 s]
0.0.Tri:    5.57" Simplification phase 1 complete
0.0.Tri: Trace Attempt 22	[6,47 s]
0.0.Ht: Trace Attempt 29	[8,93 s]
0.0.Tri:    8.77" Simplification phase 2 complete
0.0.Tri: Trace Attempt 30	[10,96 s]
0.0.Ht: Trace Attempt 32	[13,17 s]
0.0.Tri: Trace Attempt 35	[14,98 s]
0.0.Ht: Trace Attempt 36	[18,41 s]
0.0.Tri: Trace Attempt 41	[19,35 s]
0.0.Tri:   20.58" Simplification phase 3 complete
  20.58" ---- Completed simplification thread ----
  20.58" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   20.96" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 41	[23,14 s]
0.0.Ht: Trace Attempt 45	[31,84 s]
0.0.Ht: Trace Attempt 46	[36,00 s]
0.0.Ht: Trace Attempt 47	[40,71 s]
0.0.Tri: Trace Attempt 44	[43,58 s]
0.0.Ht: Trace Attempt 48	[44,84 s]
0.0.Tri: Trace Attempt 47	[48,93 s]
0.0.Ht: Trace Attempt 50	[52,49 s]
0.0.Tri: Trace Attempt 50	[53,90 s]
0.0.Ht: Trace Attempt 52	[59,20 s]
0.0.Tri: Trace Attempt 52	[58,97 s]
0.0.Ht: Trace Attempt 53	[63,22 s]
0.0.Tri: Trace Attempt 54	[64,78 s]
0.0.Tri: Trace Attempt 57	[71,76 s]
0.0.Ht: Trace Attempt 56	[73,37 s]
0.0.Ht: Trace Attempt 58	[77,72 s]
0.0.Tri: Trace Attempt 59	[77,84 s]
0.0.Ht: Trace Attempt 59	[82,12 s]
0.0.Tri: Trace Attempt 61	[83,96 s]
0.0.Ht: Trace Attempt 61	[89,99 s]
0.0.Tri: Trace Attempt 63	[90,98 s]
0.0.Ht: Trace Attempt 63	[94,28 s]
0.0.Ht: Trace Attempt 64	[98,45 s]
0.0.Tri: Trace Attempt 65	[98,63 s]
0.0.Ht: Trace Attempt 65	[104,83 s]
0.0.Tri: Trace Attempt 67	[105,38 s]
0.0.Tri: Trace Attempt 68	[110,59 s]
0.0.Ht: Trace Attempt 67	[113,47 s]
0.0.Tri: Trace Attempt 69	[115,35 s]
0.0.Tri: Trace Attempt 70	[120,67 s]
0.0.Ht: Trace Attempt 69	[122,70 s]
0.0.Tri: Trace Attempt 72	[129,01 s]
0.0.Ht: Trace Attempt 71	[133,15 s]
0.0.Tri: Trace Attempt 73	[133,75 s]
0.0.Tri: Trace Attempt 74	[140,10 s]
0.0.Ht: Trace Attempt 73	[145,66 s]
0.0.Tri: Trace Attempt 76	[149,27 s]
0.0.Tri: Trace Attempt 77	[154,93 s]
0.0.Ht: Trace Attempt 76	[159,22 s]
0.0.Tri: Trace Attempt 78	[161,43 s]
0.0.Tri: Trace Attempt 79	[166,39 s]
0.0.Ht: Trace Attempt 78	[170,11 s]
0.0.Tri: Trace Attempt 80	[171,91 s]
0.0.Tri: Trace Attempt 81	[176,91 s]
0.0.Ht: Trace Attempt 80	[185,75 s]
0.0.Tri: Trace Attempt 82	[185,94 s]
0.0.Tri: Trace Attempt 83	[191,64 s]
0.0.Ht: Trace Attempt 82	[199,78 s]
0.0.Tri: Trace Attempt 84	[202,67 s]
0.0.Tri: Trace Attempt 85	[206,94 s]
0.0.Tri: Trace Attempt 86	[211,76 s]
0.0.Ht: Trace Attempt 84	[212,40 s]
0.0.Tri: Trace Attempt 87	[218,91 s]
0.0.Tri: Trace Attempt 88	[226,07 s]
0.0.Ht: Trace Attempt 87	[230,80 s]
0.0.Tri: Trace Attempt 89	[233,80 s]
0.0.Tri: Trace Attempt 90	[240,15 s]
0.0.Ht: Trace Attempt 89	[246,76 s]
0.0.Tri: Trace Attempt 91	[247,55 s]
0.0.Tri: Trace Attempt 92	[253,25 s]
0.0.Tri: Trace Attempt 93	[258,96 s]
0.0.Ht: Trace Attempt 91	[261,20 s]
0.0.Tri: Trace Attempt 94	[267,52 s]
0.0.Tri: Trace Attempt 95	[273,25 s]
0.0.Ht: Trace Attempt 94	[276,71 s]
0.0.Tri: Trace Attempt 96	[282,01 s]
0.0.Tri: Trace Attempt 97	[288,18 s]
0.0.Ht: Trace Attempt 96	[295,89 s]
0.0.Tri: Trace Attempt 98	[296,09 s]
0.0.Tri: Trace Attempt 99	[301,33 s]
0.0.Ht: Trace Attempt 98	[306,78 s]
0.0.Tri: Trace Attempt 100	[306,60 s]
0.0.Tri: Trace Attempt 101	[313,97 s]
0.0.Ht: Trace Attempt 100	[322,19 s]
0.0.Tri: Trace Attempt 102	[323,21 s]
0.0.Tri: Trace Attempt 103	[331,70 s]
0.0.Tri: Trace Attempt 104	[341,41 s]
0.0.Ht: Trace Attempt 102	[344,94 s]
0.0.Tri: Trace Attempt 105	[350,77 s]
0.0.Tri: Trace Attempt 106	[359,74 s]
0.0.Tri: Trace Attempt 107	[366,74 s]
0.0.Ht: Trace Attempt 105	[367,35 s]
0.0.Tri: Trace Attempt 108	[373,16 s]
0.0.Tri: Trace Attempt 109	[383,89 s]
0.0.Ht: Trace Attempt 108	[388,30 s]
0.0.Tri: Trace Attempt 110	[396,08 s]
0.0.Tri: Trace Attempt 111	[402,70 s]
0.0.Ht: Trace Attempt 110	[409,02 s]
0.0.Tri: Trace Attempt 112	[415,75 s]
0.0.Tri: Trace Attempt 113	[423,78 s]
0.0.Ht: Trace Attempt 112	[427,58 s]
0.0.Tri: Trace Attempt 114	[433,48 s]
0.0.Tri: Trace Attempt 115	[442,53 s]
0.0.Ht: Trace Attempt 114	[452,25 s]
0.0.Tri: Trace Attempt 116	[454,00 s]
0.0.Tri: Trace Attempt 117	[465,64 s]
0.0.Tri: Trace Attempt 118	[475,82 s]
0.0.Ht: Trace Attempt 116	[479,64 s]
0.0.Tri: Trace Attempt 119	[489,63 s]
0.0.Tri: Trace Attempt 120	[502,70 s]
0.0.Ht: Trace Attempt 119	[503,74 s]
0.0.Tri: Trace Attempt 121	[512,83 s]
0.0.Tri: Trace Attempt 122	[522,01 s]
0.0.Ht: Trace Attempt 121	[532,22 s]
0.0.Tri: Trace Attempt 123	[533,95 s]
0.0.Tri: Trace Attempt 124	[546,25 s]
0.0.Tri: Trace Attempt 125	[558,77 s]
0.0.Ht: Trace Attempt 123	[570,13 s]
0.0.Tri: Trace Attempt 126	[572,07 s]
0.0.Tri: Trace Attempt 127	[584,93 s]
0.0.Tri: Trace Attempt 128	[598,70 s]
0.0.Ht: Trace Attempt 126	[611,85 s]
0.0.Tri: Trace Attempt 129	[612,81 s]
0.0.Tri: Trace Attempt 130	[628,59 s]
0.0.Ht: Trace Attempt 129	[641,54 s]
0.0.Tri: Trace Attempt 131	[647,06 s]
0.0.Tri: Trace Attempt 132	[662,21 s]
0.0.Ht: Trace Attempt 131	[672,79 s]
0.0.Tri: Trace Attempt 133	[676,11 s]
0.0.Tri: Trace Attempt 134	[685,86 s]
0.0.Tri: Trace Attempt 135	[706,67 s]
0.0.Ht: Trace Attempt 133	[713,98 s]
0.0.Tri: Trace Attempt 136	[720,54 s]
0.0.Tri: Trace Attempt 137	[737,39 s]
0.0.Tri: Trace Attempt 138	[753,65 s]
0.0.Tri: Trace Attempt 139	[766,37 s]
0.0.Ht: Trace Attempt 136	[772,81 s]
0.0.Tri: Trace Attempt 140	[787,46 s]
0.0.Tri: Trace Attempt 141	[803,92 s]
0.0.Ht: Trace Attempt 140	[805,64 s]
0.0.Tri: Trace Attempt 142	[817,36 s]
0.0.Tri: Trace Attempt 143	[835,03 s]
0.0.Ht: Trace Attempt 142	[843,33 s]
0.0.Tri: Trace Attempt 144	[852,06 s]
0.0.Tri: Trace Attempt 145	[873,93 s]
0.0.Ht: Trace Attempt 144	[878,73 s]
0.0.Tri: Trace Attempt 146	[887,50 s]
0.0.Ht: Trace Attempt 146	[909,44 s]
0.0.Tri: Trace Attempt 147	[910,72 s]
0.0.Tri: Trace Attempt 148	[932,56 s]
0.0.Tri: Trace Attempt 149	[951,80 s]
0.0.Ht: Trace Attempt 147	[957,97 s]
0.0.Tri: Trace Attempt 150	[968,64 s]
0.0.Tri: Trace Attempt 151	[991,30 s]
0.0.Tri: Trace Attempt 152	[1018,86 s]
0.0.Ht: Trace Attempt 150	[1021,25 s]
0.0.Tri: Trace Attempt 153	[1038,80 s]
0.0.Tri: Trace Attempt 154	[1059,21 s]
0.0.Ht: Trace Attempt 153	[1065,78 s]
0.0.Tri: Trace Attempt 155	[1080,12 s]
0.0.Tri: Trace Attempt 156	[1104,08 s]
0.0.Ht: Trace Attempt 155	[1112,98 s]
0.0.Tri: Trace Attempt 157	[1123,29 s]
0.0.Tri: Trace Attempt 158	[1140,61 s]
0.0.Ht: Trace Attempt 157	[1154,21 s]
0.0.Tri: Trace Attempt 159	[1155,90 s]
0.0.Tri: Trace Attempt 160	[1183,40 s]
0.0.Tri: Trace Attempt 161	[1207,81 s]
0.0.Ht: Trace Attempt 159	[1217,63 s]
0.0.Tri: Trace Attempt 162	[1239,40 s]
0.0.Tri: Trace Attempt 163	[1258,94 s]
0.0.Ht: Trace Attempt 162	[1281,76 s]
0.0.Tri: Trace Attempt 164	[1292,16 s]
0.0.Tri: Trace Attempt 165	[1317,89 s]
0.0.Ht: Trace Attempt 164	[1335,26 s]
0.0.Tri: Trace Attempt 166	[1341,09 s]
0.0.Tri: Trace Attempt 167	[1369,19 s]
0.0.Ht: Trace Attempt 166	[1381,56 s]
0.0.Tri: Trace Attempt 168	[1396,78 s]
0.0.Ht: Trace Attempt 168	[1425,29 s]
0.0.Tri: Trace Attempt 169	[1427,09 s]
0.0.Tri: Trace Attempt 170	[1463,23 s]
0.0.Tri: Trace Attempt 171	[1490,05 s]
0.0.Ht: Trace Attempt 169	[1494,97 s]
0.0.Tri: Trace Attempt 172	[1514,86 s]
0.0.Tri: Trace Attempt 173	[1548,72 s]
0.0.Ht: Trace Attempt 172	[1562,79 s]
0.0.Tri: Trace Attempt 174	[1584,84 s]
0.0.Tri: Trace Attempt 175	[1609,28 s]
0.0.Ht: Trace Attempt 174	[1621,72 s]
0.0.Tri: Trace Attempt 176	[1635,23 s]
0.0.Tri: Trace Attempt 177	[1665,05 s]
0.0.Ht: Trace Attempt 176	[1688,13 s]
0.0.Tri: Trace Attempt 178	[1696,40 s]
0.0.Tri: Trace Attempt 179	[1730,10 s]
0.0.Ht: Trace Attempt 178	[1737,48 s]
0.0.Tri: Trace Attempt 180	[1756,98 s]
0.0.Tri: Trace Attempt 181	[1785,12 s]
0.0.Ht: Trace Attempt 180	[1804,42 s]
0.0.Tri: Trace Attempt 182	[1821,25 s]
0.0.Tri: Trace Attempt 183	[1848,53 s]
0.0.Tri: Stopped processing property "property:0"	[1848,54 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1848,78]
0.0.Tri: Interrupted. [0,28 s]
0: ProofGrid usable level: 0
0.0.Tri: Exited with Success (@ 1848,91 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 181	[1804,45 s]
0.0.Ht: Interrupted. [169,93 s]
0.0.Ht: Exited with Success (@ 1849,05 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        1.03     1848.61        0.00       99.94 %
     Ht        0.82     1848.77        0.00       99.96 %
    all        0.93     1848.69        0.00       99.95 %

    Data read    : 53.11 kiB
    Data written : 2.79 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (182).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 1848,535193
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=100,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=100,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=100,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=100,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=100,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=100,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=100,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=100,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=100,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=100,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=100,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=100,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:99] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 89 of 493 design flops, 0 of 0 design latches, 105 of 105 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 202
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.012s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.03 s]
0.0.Tri: Proof Simplification Iteration 3	[0.05 s]
0.0.Tri: Proof Simplification Iteration 4	[0.06 s]
0.0.PRE: Proof Simplification completed in 0,03 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 31807@optmaS1(local) jg_10987_optmaS1_6
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,04 s]
0.0.Ht: Trace Attempt  2	[0,04 s]
0.0.Ht: Trace Attempt  3	[0,05 s]
0.0.Ht: Trace Attempt  4	[0,05 s]
0.0.Ht: Trace Attempt  5	[0,06 s]
0.0.Ht: Trace Attempt  7	[0,09 s]
0.0.Ht: A trace with 7 cycles was found. [0,09 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.19 s.
0.0.Ht: Trace Attempt  8	[0,17 s]
0: ProofGrid usable level: 1
0.0.Tri: Proofgrid shell started at 31804@optmaS1(local) jg_10987_optmaS1_6
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Tri:    0.49" ---- Launching abstraction thread ----
0.0.Tri:    0.58" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[1,68 s]
0.0.Tri: Trace Attempt  3	[1,69 s]
0.0.Tri: Trace Attempt  4	[1,77 s]
0.0.Tri: Trace Attempt  5	[1,97 s]
0.0.Ht: Trace Attempt 25	[4,54 s]
0.0.Tri:    4.34" Simplification phase 1 complete
0.0.Tri: Trace Attempt 25	[6,21 s]
0.0.Tri:    8.05" Simplification phase 2 complete
0.0.Ht: Trace Attempt 30	[9,55 s]
0.0.Tri: Trace Attempt 32	[10,85 s]
0.0.Ht: Trace Attempt 33	[14,49 s]
0.0.Tri: Trace Attempt 37	[15,23 s]
0.0.Tri:   18.94" Simplification phase 3 complete
  18.94" ---- Completed simplification thread ----
0.0.Tri:   18.94" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   19.50" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 40	[21,58 s]
0.0.Ht: Trace Attempt 42	[27,05 s]
0.0.Ht: Trace Attempt 44	[31,05 s]
0.0.Ht: Trace Attempt 46	[37,89 s]
0.0.Tri: Trace Attempt 41	[38,54 s]
0.0.Tri: Trace Attempt 44	[43,57 s]
0.0.Ht: Trace Attempt 48	[45,08 s]
0.0.Tri: Trace Attempt 46	[48,68 s]
0.0.Ht: Trace Attempt 49	[49,82 s]
0.0.Tri: Trace Attempt 49	[52,89 s]
0.0.Ht: Trace Attempt 50	[54,12 s]
0.0.Tri: Trace Attempt 51	[59,32 s]
0.0.Ht: Trace Attempt 52	[60,74 s]
0.0.Tri: Trace Attempt 53	[63,69 s]
0.0.Ht: Trace Attempt 54	[67,75 s]
0.0.Tri: Trace Attempt 55	[67,78 s]
0.0.Ht: Trace Attempt 55	[73,37 s]
0.0.Tri: Trace Attempt 57	[73,50 s]
0.0.Tri: Trace Attempt 59	[78,05 s]
0.0.Tri: Trace Attempt 61	[83,49 s]
0.0.Ht: Trace Attempt 57	[85,73 s]
0.0.Tri: Trace Attempt 63	[90,36 s]
0.0.Ht: Trace Attempt 62	[96,96 s]
0.0.Tri: Trace Attempt 65	[98,30 s]
0.0.Ht: Trace Attempt 65	[105,21 s]
0.0.Tri: Trace Attempt 67	[105,28 s]
0.0.Ht: Trace Attempt 67	[112,33 s]
0.0.Tri: Trace Attempt 69	[111,98 s]
0.0.Tri: Trace Attempt 70	[118,02 s]
0.0.Ht: Trace Attempt 69	[120,68 s]
0.0.Tri: Trace Attempt 71	[122,36 s]
0.0.Tri: Trace Attempt 72	[126,83 s]
0.0.Ht: Trace Attempt 71	[128,10 s]
0.0.Tri: Trace Attempt 73	[131,12 s]
0.0.Tri: Trace Attempt 74	[135,40 s]
0.0.Ht: Trace Attempt 73	[136,79 s]
0.0.Tri: Trace Attempt 75	[140,64 s]
0.0.Tri: Trace Attempt 77	[148,97 s]
0.0.Ht: Trace Attempt 75	[150,74 s]
0.0.Tri: Trace Attempt 78	[154,29 s]
0.0.Tri: Trace Attempt 79	[160,20 s]
0.0.Tri: Trace Attempt 80	[164,97 s]
0.0.Ht: Trace Attempt 78	[168,27 s]
0.0.Tri: Trace Attempt 81	[172,58 s]
0.0.Tri: Trace Attempt 83	[180,88 s]
0.0.Ht: Trace Attempt 81	[183,85 s]
0.0.Tri: Trace Attempt 84	[186,54 s]
0.0.Tri: Trace Attempt 85	[194,15 s]
0.0.Tri: Trace Attempt 86	[198,51 s]
0.0.Ht: Trace Attempt 84	[200,05 s]
0.0.Tri: Trace Attempt 87	[206,24 s]
0.0.Tri: Trace Attempt 88	[212,01 s]
0.0.Ht: Trace Attempt 87	[213,28 s]
0.0.Tri: Trace Attempt 89	[217,89 s]
0.0.Tri: Trace Attempt 90	[227,14 s]
0.0.Ht: Trace Attempt 89	[229,31 s]
0.0.Tri: Trace Attempt 91	[235,71 s]
0.0.Tri: Trace Attempt 92	[240,68 s]
0.0.Ht: Trace Attempt 91	[246,88 s]
0.0.Tri: Trace Attempt 93	[247,25 s]
0.0.Tri: Trace Attempt 94	[255,22 s]
0.0.Ht: Trace Attempt 93	[262,57 s]
0.0.Tri: Trace Attempt 95	[262,74 s]
0.0.Tri: Trace Attempt 96	[269,97 s]
0.0.Tri: Trace Attempt 97	[276,66 s]
0.0.Ht: Trace Attempt 95	[282,67 s]
0.0.Tri: Trace Attempt 98	[286,01 s]
0.0.Tri: Trace Attempt 99	[293,12 s]
0.0.Ht: Trace Attempt 98	[298,74 s]
0.0.Tri: Trace Attempt 100	[300,05 s]
0.0.Tri: Trace Attempt 101	[309,41 s]
0.0.Ht: Trace Attempt 100	[312,62 s]
0.0.Tri: Trace Attempt 102	[317,72 s]
0.0.Tri: Trace Attempt 103	[323,88 s]
0.0.Tri: Trace Attempt 104	[330,85 s]
0.0.Ht: Trace Attempt 102	[332,26 s]
0.0.Tri: Trace Attempt 105	[338,18 s]
0.0.Tri: Trace Attempt 106	[348,19 s]
0.0.Ht: Trace Attempt 105	[355,98 s]
0.0.Tri: Trace Attempt 107	[357,55 s]
0.0.Tri: Trace Attempt 108	[371,32 s]
0.0.Ht: Trace Attempt 107	[377,72 s]
0.0.Tri: Trace Attempt 109	[382,39 s]
0.0.Ht: Trace Attempt 109	[390,28 s]
0.0.Tri: Trace Attempt 110	[394,12 s]
0.0.Tri: Trace Attempt 111	[402,82 s]
0.0.Ht: Trace Attempt 110	[404,65 s]
0.0.Tri: Trace Attempt 112	[413,03 s]
0.0.Tri: Trace Attempt 113	[422,20 s]
0.0.Ht: Trace Attempt 112	[427,20 s]
0.0.Tri: Trace Attempt 114	[436,93 s]
0.0.Tri: Trace Attempt 115	[445,62 s]
0.0.Ht: Trace Attempt 114	[447,51 s]
0.0.Tri: Trace Attempt 116	[453,13 s]
0.0.Tri: Trace Attempt 117	[462,67 s]
0.0.Ht: Trace Attempt 116	[467,06 s]
0.0.Tri: Trace Attempt 118	[479,53 s]
0.0.Ht: Trace Attempt 118	[489,23 s]
0.0.Tri: Trace Attempt 119	[491,64 s]
0.0.Tri: Trace Attempt 120	[501,81 s]
0.0.Ht: Trace Attempt 119	[512,04 s]
0.0.Tri: Trace Attempt 121	[512,04 s]
0.0.Tri: Trace Attempt 122	[527,69 s]
0.0.Ht: Trace Attempt 121	[531,62 s]
0.0.Tri: Trace Attempt 123	[542,52 s]
0.0.Tri: Trace Attempt 124	[561,21 s]
0.0.Ht: Trace Attempt 123	[566,15 s]
0.0.Tri: Trace Attempt 125	[575,85 s]
0.0.Ht: Trace Attempt 125	[585,70 s]
0.0.Tri: Trace Attempt 126	[589,38 s]
0.0.Tri: Trace Attempt 127	[600,99 s]
0.0.Ht: Trace Attempt 126	[604,88 s]
0.0.Tri: Trace Attempt 128	[611,58 s]
0.0.Ht: Trace Attempt 128	[621,61 s]
0.0.Tri: Trace Attempt 129	[622,14 s]
0.0.Tri: Trace Attempt 130	[631,35 s]
0.0.Ht: Trace Attempt 129	[637,63 s]
0.0.Tri: Trace Attempt 131	[648,83 s]
0.0.Ht: Trace Attempt 131	[663,43 s]
0.0.Tri: Trace Attempt 132	[663,85 s]
0.0.Tri: Trace Attempt 133	[679,23 s]
0.0.Tri: Trace Attempt 134	[691,17 s]
0.0.Ht: Trace Attempt 132	[691,92 s]
0.0.Tri: Trace Attempt 135	[709,39 s]
0.0.Ht: Trace Attempt 135	[716,34 s]
0.0.Tri: Trace Attempt 136	[723,72 s]
0.0.Tri: Trace Attempt 137	[743,10 s]
0.0.Ht: Trace Attempt 136	[744,18 s]
0.0.Tri: Trace Attempt 138	[758,69 s]
0.0.Ht: Trace Attempt 138	[764,96 s]
0.0.Tri: Trace Attempt 139	[767,36 s]
0.0.Tri: Trace Attempt 140	[780,46 s]
0.0.Ht: Trace Attempt 139	[784,85 s]
0.0.Tri: Trace Attempt 141	[800,29 s]
0.0.Ht: Trace Attempt 141	[804,84 s]
0.0.Tri: Trace Attempt 142	[814,93 s]
0.0.Ht: Trace Attempt 142	[821,30 s]
0.0.Tri: Trace Attempt 143	[825,50 s]
0.0.Tri: Trace Attempt 144	[845,40 s]
0.0.Ht: Trace Attempt 143	[848,45 s]
0.0.Tri: Trace Attempt 145	[859,44 s]
0.0.Ht: Trace Attempt 145	[871,65 s]
0.0.Tri: Trace Attempt 146	[871,98 s]
0.0.Tri: Trace Attempt 147	[886,37 s]
0.0.Ht: Trace Attempt 146	[892,48 s]
0.0.Tri: Trace Attempt 148	[902,48 s]
0.0.Tri: Trace Attempt 149	[916,41 s]
0.0.Ht: Trace Attempt 148	[920,70 s]
0.0.Tri: Trace Attempt 150	[930,25 s]
0.0.Ht: Trace Attempt 150	[946,08 s]
0.0.Tri: Trace Attempt 151	[946,68 s]
0.0.Tri: Trace Attempt 152	[961,09 s]
0.0.Ht: Trace Attempt 151	[968,95 s]
0.0.Tri: Trace Attempt 153	[971,85 s]
0.0.Tri: Trace Attempt 154	[984,70 s]
0.0.Ht: Trace Attempt 153	[994,40 s]
0.0.Tri: Trace Attempt 155	[1001,87 s]
0.0.Tri: Trace Attempt 156	[1017,03 s]
0.0.Ht: Trace Attempt 155	[1023,40 s]
0.0.Tri: Trace Attempt 157	[1035,35 s]
0.0.Tri: Trace Attempt 158	[1051,89 s]
0.0.Tri: Trace Attempt 159	[1069,28 s]
0.0.Ht: Trace Attempt 157	[1075,19 s]
0.0.Tri: Trace Attempt 160	[1085,28 s]
0.0.Tri: Trace Attempt 161	[1109,75 s]
0.0.Ht: Trace Attempt 160	[1110,46 s]
0.0.Tri: Trace Attempt 162	[1127,80 s]
0.0.Tri: Trace Attempt 163	[1144,95 s]
0.0.Ht: Trace Attempt 162	[1147,25 s]
0.0.Tri: Trace Attempt 164	[1163,14 s]
0.0.Tri: Trace Attempt 165	[1181,12 s]
0.0.Ht: Trace Attempt 164	[1198,52 s]
0.0.Tri: Trace Attempt 166	[1200,87 s]
0.0.Tri: Trace Attempt 167	[1219,29 s]
0.0.Ht: Trace Attempt 166	[1237,08 s]
0.0.Tri: Trace Attempt 168	[1238,49 s]
0.0.Tri: Trace Attempt 169	[1262,72 s]
0.0.Ht: Trace Attempt 168	[1281,66 s]
0.0.Tri: Trace Attempt 170	[1282,79 s]
0.0.Tri: Trace Attempt 171	[1303,42 s]
0.0.Ht: Trace Attempt 170	[1321,67 s]
0.0.Tri: Trace Attempt 172	[1323,84 s]
0.0.Tri: Trace Attempt 173	[1344,02 s]
0.0.Ht: Trace Attempt 172	[1363,95 s]
0.0.Tri: Trace Attempt 174	[1367,27 s]
0.0.Tri: Trace Attempt 175	[1382,56 s]
0.0.Tri: Trace Attempt 176	[1398,94 s]
0.0.Ht: Trace Attempt 174	[1411,38 s]
0.0.Tri: Trace Attempt 177	[1420,52 s]
0.0.Tri: Trace Attempt 178	[1441,43 s]
0.0.Ht: Trace Attempt 177	[1453,41 s]
0.0.Tri: Trace Attempt 179	[1470,48 s]
0.0.Tri: Trace Attempt 180	[1492,85 s]
0.0.Ht: Trace Attempt 179	[1499,10 s]
0.0.Tri: Trace Attempt 181	[1509,01 s]
0.0.Tri: Trace Attempt 182	[1527,66 s]
0.0.Ht: Trace Attempt 181	[1545,16 s]
0.0.Tri: Trace Attempt 183	[1550,44 s]
0.0.Tri: Trace Attempt 184	[1567,17 s]
0.0.Tri: Trace Attempt 185	[1588,79 s]
0.0.Ht: Trace Attempt 183	[1590,17 s]
0.0.Tri: Trace Attempt 186	[1607,05 s]
0.0.Tri: Trace Attempt 187	[1636,53 s]
0.0.Ht: Trace Attempt 186	[1653,83 s]
0.0.Tri: Trace Attempt 188	[1665,38 s]
0.0.Tri: Trace Attempt 189	[1688,90 s]
0.0.Ht: Trace Attempt 188	[1693,32 s]
0.0.Tri: Trace Attempt 190	[1709,23 s]
0.0.Tri: Trace Attempt 191	[1728,53 s]
0.0.Ht: Trace Attempt 190	[1742,53 s]
0.0.Tri: Trace Attempt 192	[1749,12 s]
0.0.Ht: Trace Attempt 192	[1778,11 s]
0.0.Tri: Trace Attempt 193	[1778,96 s]
0.0.Tri: Trace Attempt 194	[1797,92 s]
0.0.Ht: Trace Attempt 193	[1819,81 s]
0.0.Tri: Trace Attempt 195	[1824,71 s]
0.0.Tri: Trace Attempt 196	[1852,63 s]
0.0.Ht: Trace Attempt 195	[1865,47 s]
0.0.Tri: Trace Attempt 197	[1871,36 s]
0.0.Tri: Trace Attempt 198	[1888,84 s]
0.0.Tri: Trace Attempt 199	[1907,98 s]
0.0.Ht: Trace Attempt 197	[1915,11 s]
0.0.Tri: Trace Attempt 200	[1936,85 s]
0.0.Ht: Trace Attempt 200	[1965,13 s]
0.0.Tri: Trace Attempt 201	[1967,86 s]
0.0.Tri: Trace Attempt 202	[1995,07 s]
0.0.Ht: Trace Attempt 201	[2014,36 s]
0.0.Tri: Trace Attempt 203	[2029,51 s]
0.0.Tri: Stopped processing property "property:0"	[2029,52 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2029,93]
0.0.Tri: Interrupted. [0,29 s]
0.0.Tri: Exited with Success (@ 2030,05 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 202	[2014,41 s]
0.0.Ht: Interrupted. [248,20 s]
0.0.Ht: Exited with Success (@ 2030,09 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        1.18     2029.66        0.00       99.94 %
     Ht        0.85     2029.93        0.00       99.96 %
    all        1.01     2029.80        0.00       99.95 %

    Data read    : 58.22 kiB
    Data written : 2.95 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (202).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 2029,514232
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=110,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=110,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=110,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=110,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=110,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=110,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=110,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=110,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=110,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=110,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=110,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=110,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:109] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 89 of 533 design flops, 0 of 0 design latches, 115 of 115 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 222
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.011s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.02 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 23382@optmaS1(local) jg_10987_optmaS1_7
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 23383@optmaS1(local) jg_10987_optmaS1_7
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,02 s]
0.0.Ht: Trace Attempt  2	[0,02 s]
0.0.Ht: Trace Attempt  3	[0,03 s]
0.0.Ht: Trace Attempt  4	[0,03 s]
0.0.Ht: Trace Attempt  5	[0,04 s]
0.0.Ht: Trace Attempt  7	[0,06 s]
0.0.Ht: A trace with 7 cycles was found. [0,06 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.15 s.
0.0.Ht: Trace Attempt  8	[0,09 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Tri:    0.35" ---- Launching abstraction thread ----
0.0.Tri:    0.40" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,83 s]
0.0.Tri: Trace Attempt  3	[0,85 s]
0.0.Tri: Trace Attempt  4	[0,87 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  5	[1,00 s]
0.0.Tri: Trace Attempt  6	[1,06 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,06 s]
0.0.Tri: Stopped processing property "property:0"	[1,07 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.87" ---- Launching main thread ----
0.0.Tri:    1.22" ---- Launching abstraction thread ----
0.0.Tri:    1.25" ---- Launching multi-phase simplification thread ----
0.0.Ht: Trace Attempt 28	[4,38 s]
0.0.Tri:    4.45" Simplification phase 1 complete
0.0.Tri: Trace Attempt 28	[4,28 s]
0.0.Tri:    6.57" Simplification phase 2 complete
0.0.Ht: Trace Attempt 34	[8,46 s]
0.0.Tri: Trace Attempt 36	[8,97 s]
0.0.Ht: Trace Attempt 39	[12,50 s]
0.0.Tri:   13.49" Simplification phase 3 complete
  13.49" ---- Completed simplification thread ----
0.0.Tri:   13.49" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   13.84" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 43	[17,99 s]
0.0.Ht: Trace Attempt 45	[22,55 s]
0.0.Tri: Trace Attempt 40	[24,18 s]
0.0.Ht: Trace Attempt 47	[27,33 s]
0.0.Tri: Trace Attempt 44	[28,61 s]
0.0.Ht: Trace Attempt 50	[31,90 s]
0.0.Tri: Trace Attempt 50	[33,12 s]
0.0.Ht: Trace Attempt 53	[37,19 s]
0.0.Tri: Trace Attempt 53	[37,50 s]
0.0.Ht: Trace Attempt 55	[41,37 s]
0.0.Tri: Trace Attempt 56	[42,37 s]
0.0.Ht: Trace Attempt 57	[46,69 s]
0.0.Tri: Trace Attempt 59	[47,91 s]
0.0.Ht: Trace Attempt 59	[50,74 s]
0.0.Tri: Trace Attempt 62	[53,01 s]
0.0.Ht: Trace Attempt 63	[56,52 s]
0.0.Tri: Trace Attempt 65	[57,11 s]
0.0.Ht: Trace Attempt 64	[61,31 s]
0.0.Tri: Trace Attempt 67	[62,18 s]
0.0.Ht: Trace Attempt 66	[65,89 s]
0.0.Tri: Trace Attempt 69	[67,86 s]
0.0.Ht: Trace Attempt 68	[71,57 s]
0.0.Tri: Trace Attempt 72	[73,76 s]
0.0.Ht: Trace Attempt 71	[78,54 s]
0.0.Tri: Trace Attempt 74	[79,78 s]
0.0.Ht: Trace Attempt 74	[84,05 s]
0.0.Tri: Trace Attempt 76	[86,16 s]
0.0.Ht: Trace Attempt 75	[92,47 s]
0.0.Tri: Trace Attempt 78	[93,07 s]
0.0.Ht: Trace Attempt 78	[99,11 s]
0.0.Tri: Trace Attempt 80	[98,37 s]
0.0.Tri: Trace Attempt 82	[105,25 s]
0.0.Ht: Trace Attempt 80	[107,43 s]
0.0.Ht: Trace Attempt 83	[112,53 s]
0.0.Tri: Trace Attempt 84	[112,66 s]
0.0.Tri: Trace Attempt 85	[117,53 s]
0.0.Ht: Trace Attempt 84	[118,51 s]
0.0.Ht: Trace Attempt 86	[124,53 s]
0.0.Tri: Trace Attempt 87	[125,99 s]
0.0.Ht: Trace Attempt 87	[132,79 s]
0.0.Tri: Trace Attempt 89	[132,86 s]
0.0.Tri: Trace Attempt 90	[137,46 s]
0.0.Tri: Trace Attempt 91	[144,28 s]
0.0.Ht: Trace Attempt 89	[145,63 s]
0.0.Tri: Trace Attempt 93	[153,13 s]
0.0.Ht: Trace Attempt 92	[155,35 s]
0.0.Tri: Trace Attempt 94	[158,40 s]
0.0.Ht: Trace Attempt 94	[164,41 s]
0.0.Tri: Trace Attempt 95	[164,33 s]
0.0.Tri: Trace Attempt 96	[169,62 s]
0.0.Ht: Trace Attempt 95	[172,23 s]
0.0.Tri: Trace Attempt 97	[174,08 s]
0.0.Ht: Trace Attempt 97	[179,64 s]
0.0.Tri: Trace Attempt 99	[181,57 s]
0.0.Tri: Trace Attempt 100	[185,70 s]
0.0.Ht: Trace Attempt 99	[187,81 s]
0.0.Tri: Trace Attempt 101	[190,80 s]
0.0.Ht: Trace Attempt 101	[195,42 s]
0.0.Tri: Trace Attempt 103	[198,37 s]
0.0.Ht: Trace Attempt 102	[204,38 s]
0.0.Tri: Trace Attempt 104	[204,81 s]
0.0.Ht: Trace Attempt 104	[211,78 s]
0.0.Tri: Trace Attempt 105	[213,44 s]
0.0.Ht: Trace Attempt 105	[221,47 s]
0.0.Tri: Trace Attempt 107	[225,25 s]
0.0.Ht: Trace Attempt 107	[231,76 s]
0.0.Tri: Trace Attempt 108	[233,56 s]
0.0.Ht: Trace Attempt 108	[241,49 s]
0.0.Tri: Trace Attempt 109	[240,94 s]
0.0.Tri: Trace Attempt 110	[246,69 s]
0.0.Tri: Trace Attempt 111	[251,88 s]
0.0.Ht: Trace Attempt 109	[255,46 s]
0.0.Tri: Trace Attempt 112	[259,47 s]
0.0.Ht: Trace Attempt 112	[264,01 s]
0.0.Tri: Trace Attempt 113	[264,72 s]
0.0.Tri: Trace Attempt 114	[270,60 s]
0.0.Ht: Trace Attempt 113	[272,71 s]
0.0.Tri: Trace Attempt 115	[279,03 s]
0.0.Ht: Trace Attempt 115	[282,33 s]
0.0.Tri: Trace Attempt 116	[285,85 s]
0.0.Ht: Trace Attempt 116	[293,29 s]
0.0.Tri: Trace Attempt 117	[294,30 s]
0.0.Ht: Trace Attempt 117	[305,40 s]
0.0.Tri: Trace Attempt 118	[306,08 s]
0.0.Tri: Trace Attempt 119	[314,26 s]
0.0.Ht: Trace Attempt 118	[319,14 s]
0.0.Tri: Trace Attempt 120	[320,37 s]
0.0.Tri: Trace Attempt 121	[330,29 s]
0.0.Ht: Trace Attempt 120	[334,23 s]
0.0.Tri: Trace Attempt 122	[339,14 s]
0.0.Ht: Trace Attempt 122	[346,20 s]
0.0.Tri: Trace Attempt 123	[345,63 s]
0.0.Tri: Trace Attempt 124	[353,59 s]
0.0.Ht: Trace Attempt 123	[357,84 s]
0.0.Tri: Trace Attempt 125	[361,85 s]
0.0.Ht: Trace Attempt 125	[372,18 s]
0.0.Tri: Trace Attempt 126	[371,97 s]
0.0.Tri: Trace Attempt 127	[380,95 s]
0.0.Ht: Trace Attempt 126	[383,67 s]
0.0.Tri: Trace Attempt 128	[389,70 s]
0.0.Ht: Trace Attempt 128	[396,13 s]
0.0.Tri: Trace Attempt 129	[397,61 s]
0.0.Tri: Trace Attempt 130	[405,02 s]
0.0.Ht: Trace Attempt 129	[407,74 s]
0.0.Tri: Trace Attempt 131	[412,23 s]
0.0.Ht: Trace Attempt 131	[419,46 s]
0.0.Tri: Trace Attempt 132	[422,84 s]
0.0.Ht: Trace Attempt 132	[429,46 s]
0.0.Tri: Trace Attempt 133	[428,58 s]
0.0.Tri: Trace Attempt 134	[436,47 s]
0.0.Ht: Trace Attempt 133	[441,41 s]
0.0.Tri: Trace Attempt 135	[446,15 s]
0.0.Ht: Trace Attempt 135	[453,07 s]
0.0.Tri: Trace Attempt 136	[456,31 s]
0.0.Ht: Trace Attempt 136	[465,06 s]
0.0.Tri: Trace Attempt 137	[465,90 s]
0.0.Tri: Trace Attempt 138	[477,49 s]
0.0.Ht: Trace Attempt 137	[479,15 s]
0.0.Tri: Trace Attempt 139	[485,34 s]
0.0.Ht: Trace Attempt 139	[492,12 s]
0.0.Tri: Trace Attempt 140	[496,91 s]
0.0.Ht: Trace Attempt 140	[500,52 s]
0.0.Tri: Trace Attempt 141	[502,19 s]
0.0.Tri: Trace Attempt 142	[510,77 s]
0.0.Ht: Trace Attempt 141	[513,37 s]
0.0.Tri: Trace Attempt 143	[523,89 s]
0.0.Ht: Trace Attempt 143	[527,29 s]
0.0.Tri: Trace Attempt 144	[530,09 s]
0.0.Ht: Trace Attempt 144	[541,66 s]
0.0.Tri: Trace Attempt 145	[542,74 s]
0.0.Ht: Trace Attempt 145	[547,61 s]
0.0.Tri: Trace Attempt 146	[551,39 s]
0.0.Ht: Trace Attempt 146	[559,38 s]
0.0.Tri: Trace Attempt 147	[560,53 s]
0.0.Tri: Trace Attempt 148	[572,69 s]
0.0.Ht: Trace Attempt 147	[574,89 s]
0.0.Tri: Trace Attempt 149	[578,60 s]
0.0.Ht: Trace Attempt 149	[585,85 s]
0.0.Tri: Trace Attempt 150	[585,87 s]
0.0.Tri: Trace Attempt 151	[595,10 s]
0.0.Ht: Trace Attempt 150	[597,76 s]
0.0.Tri: Trace Attempt 152	[605,58 s]
0.0.Ht: Trace Attempt 152	[607,59 s]
0.0.Tri: Trace Attempt 153	[612,03 s]
0.0.Ht: Trace Attempt 153	[615,66 s]
0.0.Tri: Trace Attempt 154	[622,09 s]
0.0.Ht: Trace Attempt 154	[625,04 s]
0.0.Tri: Trace Attempt 155	[629,75 s]
0.0.Ht: Trace Attempt 155	[634,64 s]
0.0.Tri: Trace Attempt 156	[641,39 s]
0.0.Ht: Trace Attempt 156	[644,20 s]
0.0.Tri: Trace Attempt 157	[650,22 s]
0.0.Ht: Trace Attempt 157	[654,01 s]
0.0.Tri: Trace Attempt 158	[661,86 s]
0.0.Ht: Trace Attempt 158	[665,43 s]
0.0.Tri: Trace Attempt 159	[670,21 s]
0.0.Ht: Trace Attempt 159	[672,62 s]
0.0.Tri: Trace Attempt 160	[680,41 s]
0.0.Ht: Trace Attempt 160	[682,67 s]
0.0.Tri: Trace Attempt 161	[693,22 s]
0.0.Ht: Trace Attempt 161	[695,79 s]
0.0.Tri: Trace Attempt 162	[704,26 s]
0.0.Ht: Trace Attempt 162	[705,55 s]
0.0.Ht: Trace Attempt 163	[716,33 s]
0.0.Tri: Trace Attempt 163	[716,69 s]
0.0.Ht: Trace Attempt 164	[723,61 s]
0.0.Tri: Trace Attempt 164	[725,70 s]
0.0.Ht: Trace Attempt 165	[731,95 s]
0.0.Ht: Trace Attempt 166	[737,20 s]
0.0.Tri: Trace Attempt 165	[736,60 s]
0.0.Ht: Trace Attempt 167	[742,72 s]
0.0.Tri: Trace Attempt 166	[746,59 s]
0.0.Ht: Trace Attempt 168	[752,72 s]
0.0.Tri: Trace Attempt 167	[753,62 s]
0.0.Ht: Trace Attempt 169	[759,19 s]
0.0.Tri: Trace Attempt 168	[762,72 s]
0.0.Ht: Trace Attempt 170	[769,87 s]
0.0.Tri: Trace Attempt 169	[774,20 s]
0.0.Ht: Trace Attempt 171	[776,11 s]
0.0.Tri: Trace Attempt 170	[781,36 s]
0.0.Ht: Trace Attempt 172	[787,36 s]
0.0.Ht: Trace Attempt 173	[793,81 s]
0.0.Tri: Trace Attempt 171	[792,94 s]
0.0.Ht: Trace Attempt 174	[800,28 s]
0.0.Tri: Trace Attempt 172	[803,70 s]
0.0.Ht: Trace Attempt 175	[809,98 s]
0.0.Tri: Trace Attempt 173	[813,49 s]
0.0.Ht: Trace Attempt 176	[816,88 s]
0.0.Ht: Trace Attempt 177	[824,91 s]
0.0.Tri: Trace Attempt 174	[826,03 s]
0.0.Tri: Trace Attempt 175	[836,28 s]
0.0.Ht: Trace Attempt 178	[837,42 s]
0.0.Tri: Trace Attempt 176	[844,01 s]
0.0.Ht: Trace Attempt 179	[845,12 s]
0.0.Ht: Trace Attempt 180	[853,37 s]
0.0.Tri: Trace Attempt 177	[856,25 s]
0.0.Ht: Trace Attempt 181	[863,39 s]
0.0.Tri: Trace Attempt 178	[869,31 s]
0.0.Ht: Trace Attempt 182	[870,68 s]
0.0.Ht: Trace Attempt 183	[878,11 s]
0.0.Tri: Trace Attempt 179	[880,15 s]
0.0.Ht: Trace Attempt 184	[884,22 s]
0.0.Tri: Trace Attempt 180	[888,48 s]
0.0.Ht: Trace Attempt 185	[894,89 s]
0.0.Tri: Trace Attempt 181	[896,15 s]
0.0.Ht: Trace Attempt 186	[903,32 s]
0.0.Tri: Trace Attempt 182	[904,06 s]
0.0.Ht: Trace Attempt 187	[914,07 s]
0.0.Tri: Trace Attempt 183	[917,09 s]
0.0.Ht: Trace Attempt 188	[921,45 s]
0.0.Tri: Trace Attempt 184	[928,43 s]
0.0.Ht: Trace Attempt 189	[929,96 s]
0.0.Ht: Trace Attempt 190	[938,87 s]
0.0.Tri: Trace Attempt 185	[939,33 s]
0.0.Ht: Trace Attempt 191	[947,54 s]
0.0.Tri: Trace Attempt 186	[947,16 s]
0.0.Ht: Trace Attempt 192	[954,58 s]
0.0.Tri: Trace Attempt 187	[959,59 s]
0.0.Ht: Trace Attempt 193	[962,77 s]
0.0.Ht: Trace Attempt 194	[971,02 s]
0.0.Tri: Trace Attempt 188	[971,25 s]
0.0.Tri: Trace Attempt 189	[977,83 s]
0.0.Ht: Trace Attempt 195	[982,21 s]
0.0.Ht: Trace Attempt 196	[991,19 s]
0.0.Tri: Trace Attempt 190	[990,55 s]
0.0.Tri: Trace Attempt 191	[997,56 s]
0.0.Ht: Trace Attempt 197	[1000,19 s]
0.0.Ht: Trace Attempt 198	[1006,04 s]
0.0.Tri: Trace Attempt 192	[1006,74 s]
0.0.Ht: Trace Attempt 199	[1013,31 s]
0.0.Tri: Trace Attempt 193	[1016,71 s]
0.0.Ht: Trace Attempt 200	[1022,03 s]
0.0.Tri: Trace Attempt 194	[1027,49 s]
0.0.Ht: Trace Attempt 201	[1030,37 s]
0.0.Ht: Trace Attempt 202	[1036,85 s]
0.0.Tri: Trace Attempt 195	[1038,99 s]
0.0.Ht: Trace Attempt 203	[1043,65 s]
0.0.Ht: Trace Attempt 204	[1051,24 s]
0.0.Tri: Trace Attempt 196	[1050,95 s]
0.0.Tri: Trace Attempt 197	[1060,33 s]
0.0.Ht: Trace Attempt 205	[1061,44 s]
0.0.Ht: Trace Attempt 206	[1067,69 s]
0.0.Tri: Trace Attempt 198	[1069,35 s]
0.0.Tri: Trace Attempt 199	[1074,87 s]
0.0.Ht: Trace Attempt 207	[1078,20 s]
0.0.Tri: Trace Attempt 200	[1080,90 s]
0.0.Ht: Trace Attempt 208	[1086,08 s]
0.0.Tri: Trace Attempt 201	[1089,15 s]
0.0.Ht: Trace Attempt 209	[1093,53 s]
0.0.Tri: Trace Attempt 202	[1098,45 s]
0.0.Ht: Trace Attempt 210	[1101,16 s]
0.0.Tri: Trace Attempt 203	[1106,41 s]
0.0.Ht: Trace Attempt 211	[1111,85 s]
0.0.Tri: Trace Attempt 204	[1114,62 s]
0.0.Ht: Trace Attempt 212	[1119,01 s]
0.0.Tri: Trace Attempt 205	[1124,08 s]
0.0.Ht: Trace Attempt 213	[1126,25 s]
0.0.Tri: Trace Attempt 206	[1131,52 s]
0.0.Ht: Trace Attempt 214	[1137,04 s]
0.0.Tri: Trace Attempt 207	[1139,53 s]
0.0.Ht: Trace Attempt 215	[1146,56 s]
0.0.Tri: Trace Attempt 208	[1147,73 s]
0.0.Ht: Trace Attempt 216	[1155,41 s]
0.0.Tri: Trace Attempt 209	[1157,77 s]
0.0.Ht: Trace Attempt 217	[1162,59 s]
0.0.Tri: Trace Attempt 210	[1166,11 s]
0.0.Ht: Trace Attempt 218	[1169,36 s]
0.0.Tri: Trace Attempt 211	[1172,75 s]
0.0.Ht: Trace Attempt 219	[1173,90 s]
0.0.Tri: Trace Attempt 212	[1177,98 s]
0.0.Ht: Trace Attempt 220	[1179,71 s]
0.0.Ht: Trace Attempt 221	[1185,62 s]
0.0.Tri: Trace Attempt 213	[1186,92 s]
0.0.Ht: Trace Attempt 222	[1193,54 s]
0.0.Tri: Trace Attempt 214	[1194,03 s]
0.0.Ht: Reached length limit (222) [366,94 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1199,49]
0.0.Tri: Stopped processing property "property:0"	[1198,46 s].
0.0.Ht: Exited with Success (@ 1199,55 s)
0.0.Tri: Interrupted. [0,18 s]
0.0.Tri: Exited with Success (@ 1199,55 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.14     1199.48        0.00       99.99 %
     Ht        0.27     1199.35        0.00       99.98 %
    all        0.20     1199.42        0.00       99.98 %

    Data read    : 44.81 kiB
    Data written : 2.98 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (222).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 1199,346246
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=120,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=120,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=120,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=120,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=120,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=120,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=120,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=120,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=120,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=120,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=120,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=120,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:119] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 89 of 573 design flops, 0 of 0 design latches, 125 of 125 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 242
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.006s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 6387@optmaS1(local) jg_10987_optmaS1_8
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proofgrid shell started at 6386@optmaS1(local) jg_10987_optmaS1_8
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,00 s]
0.0.Ht: Trace Attempt  3	[0,00 s]
0.0.Ht: Trace Attempt  4	[0,01 s]
0.0.Ht: Trace Attempt  5	[0,01 s]
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.09 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.03" ---- Launching abstraction thread ----
0.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,11 s]
0.0.Tri: Trace Attempt  3	[0,12 s]
0.0.Tri: Trace Attempt  4	[0,12 s]
0.0.Tri: Trace Attempt  5	[0,13 s]
0.0.Tri:    0.61" Simplification phase 1 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 36	[1,10 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,10 s]
0.0.Tri: Stopped processing property "property:0"	[1,10 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    1.08" ---- Launching main thread ----
0.0.Tri:    1.10" ---- Launching abstraction thread ----
0.0.Tri:    1.10" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.71" Simplification phase 1 complete
0.0.Tri:    2.02" Simplification phase 2 complete
0.0.Tri:    3.60" Simplification phase 3 complete
0.0.Tri:    3.60" ---- Completed simplification thread ----
0.0.Tri:    3.60" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    3.63" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 48	[4,04 s]
0.0.Tri: Trace Attempt 47	[5,00 s]
0.0.Ht: Trace Attempt 61	[8,41 s]
0.0.Tri: Trace Attempt 64	[9,17 s]
0.0.Ht: Trace Attempt 69	[12,49 s]
0.0.Tri: Trace Attempt 75	[13,46 s]
0.0.Ht: Trace Attempt 79	[17,01 s]
0.0.Tri: Trace Attempt 83	[17,71 s]
0.0.Ht: Trace Attempt 85	[21,28 s]
0.0.Tri: Trace Attempt 89	[22,21 s]
0.0.Ht: Trace Attempt 91	[25,81 s]
0.0.Tri: Trace Attempt 94	[26,35 s]
0.0.Ht: Trace Attempt 95	[30,20 s]
0.0.Tri: Trace Attempt 99	[31,02 s]
0.0.Ht: Trace Attempt 100	[34,35 s]
0.0.Tri: Trace Attempt 104	[35,55 s]
0.0.Ht: Trace Attempt 106	[39,93 s]
0.0.Tri: Trace Attempt 108	[39,57 s]
0.0.Ht: Trace Attempt 110	[45,22 s]
0.0.Tri: Trace Attempt 112	[44,25 s]
0.0.Ht: Trace Attempt 114	[49,63 s]
0.0.Tri: Trace Attempt 116	[49,09 s]
0.0.Ht: Trace Attempt 118	[54,22 s]
0.0.Tri: Trace Attempt 120	[54,35 s]
0.0.Ht: Trace Attempt 121	[58,79 s]
0.0.Tri: Trace Attempt 123	[59,65 s]
0.0.Ht: Trace Attempt 124	[63,59 s]
0.0.Tri: Trace Attempt 126	[67,31 s]
0.0.Ht: Trace Attempt 126	[69,22 s]
0.0.Tri: Trace Attempt 129	[71,78 s]
0.0.Ht: Trace Attempt 129	[74,14 s]
0.0.Tri: Trace Attempt 132	[77,56 s]
0.0.Ht: Trace Attempt 132	[79,94 s]
0.0.Tri: Trace Attempt 135	[83,17 s]
0.0.Ht: Trace Attempt 134	[84,49 s]
0.0.Tri: Trace Attempt 137	[87,55 s]
0.0.Ht: Trace Attempt 137	[90,63 s]
0.0.Tri: Trace Attempt 139	[93,01 s]
0.0.Ht: Trace Attempt 139	[95,94 s]
0.0.Tri: Trace Attempt 142	[97,56 s]
0.0.Ht: Trace Attempt 143	[102,48 s]
0.0.Tri: Trace Attempt 144	[102,87 s]
0.0.Tri: Trace Attempt 146	[107,03 s]
0.0.Ht: Trace Attempt 146	[109,15 s]
0.0.Tri: Trace Attempt 148	[111,84 s]
0.0.Ht: Trace Attempt 149	[115,49 s]
0.0.Tri: Trace Attempt 151	[118,11 s]
0.0.Ht: Trace Attempt 150	[119,87 s]
0.0.Tri: Trace Attempt 154	[125,27 s]
0.0.Ht: Trace Attempt 153	[126,56 s]
0.0.Ht: Trace Attempt 155	[130,73 s]
0.0.Tri: Trace Attempt 156	[129,98 s]
0.0.Tri: Trace Attempt 158	[136,39 s]
0.0.Ht: Trace Attempt 157	[137,94 s]
0.0.Tri: Trace Attempt 160	[141,04 s]
0.0.Ht: Trace Attempt 160	[144,77 s]
0.0.Tri: Trace Attempt 162	[146,85 s]
0.0.Ht: Trace Attempt 163	[152,12 s]
0.0.Tri: Trace Attempt 165	[154,03 s]
0.0.Ht: Trace Attempt 166	[157,66 s]
0.0.Tri: Trace Attempt 167	[159,85 s]
0.0.Ht: Trace Attempt 168	[162,69 s]
0.0.Tri: Trace Attempt 169	[165,12 s]
0.0.Ht: Trace Attempt 170	[167,96 s]
0.0.Tri: Trace Attempt 170	[169,62 s]
0.0.Ht: Trace Attempt 172	[172,74 s]
0.0.Tri: Trace Attempt 172	[174,68 s]
0.0.Ht: Trace Attempt 174	[178,30 s]
0.0.Tri: Trace Attempt 174	[181,27 s]
0.0.Ht: Trace Attempt 176	[184,42 s]
0.0.Ht: Trace Attempt 178	[189,34 s]
0.0.Tri: Trace Attempt 176	[188,56 s]
0.0.Ht: Trace Attempt 180	[195,66 s]
0.0.Tri: Trace Attempt 178	[195,04 s]
0.0.Tri: Trace Attempt 179	[199,88 s]
0.0.Ht: Trace Attempt 182	[202,19 s]
0.0.Ht: Trace Attempt 184	[206,91 s]
0.0.Tri: Trace Attempt 181	[207,98 s]
0.0.Ht: Trace Attempt 186	[213,62 s]
0.0.Tri: Trace Attempt 183	[216,29 s]
0.0.Ht: Trace Attempt 188	[220,90 s]
0.0.Tri: Trace Attempt 185	[223,42 s]
0.0.Ht: Trace Attempt 190	[227,09 s]
0.0.Tri: Trace Attempt 187	[230,31 s]
0.0.Ht: Trace Attempt 192	[232,27 s]
0.0.Tri: Trace Attempt 188	[234,46 s]
0.0.Ht: Trace Attempt 194	[239,16 s]
0.0.Tri: Trace Attempt 190	[241,58 s]
0.0.Ht: Trace Attempt 195	[243,50 s]
0.0.Tri: Trace Attempt 191	[245,84 s]
0.0.Ht: Trace Attempt 197	[249,59 s]
0.0.Tri: Trace Attempt 193	[252,99 s]
0.0.Ht: Trace Attempt 199	[255,58 s]
0.0.Ht: Trace Attempt 201	[262,17 s]
0.0.Tri: Trace Attempt 195	[262,75 s]
0.0.Ht: Trace Attempt 202	[267,71 s]
0.0.Tri: Trace Attempt 197	[270,31 s]
0.0.Ht: Trace Attempt 203	[272,52 s]
0.0.Tri: Trace Attempt 198	[274,75 s]
0.0.Ht: Trace Attempt 205	[279,60 s]
0.0.Tri: Trace Attempt 199	[279,64 s]
0.0.Ht: Trace Attempt 207	[286,28 s]
0.0.Tri: Trace Attempt 201	[289,14 s]
0.0.Ht: Trace Attempt 208	[290,63 s]
0.0.Ht: Trace Attempt 209	[295,00 s]
0.0.Tri: Trace Attempt 202	[296,70 s]
0.0.Ht: Trace Attempt 211	[301,59 s]
0.0.Tri: Trace Attempt 203	[300,74 s]
0.0.Tri: Trace Attempt 204	[304,99 s]
0.0.Ht: Trace Attempt 213	[308,26 s]
0.0.Ht: Trace Attempt 214	[312,37 s]
0.0.Tri: Trace Attempt 205	[311,65 s]
0.0.Ht: Trace Attempt 216	[318,16 s]
0.0.Tri: Trace Attempt 206	[317,92 s]
0.0.Ht: Trace Attempt 218	[324,88 s]
0.0.Tri: Trace Attempt 208	[327,70 s]
0.0.Ht: Trace Attempt 220	[332,87 s]
0.0.Tri: Trace Attempt 209	[335,42 s]
0.0.Ht: Trace Attempt 221	[337,56 s]
0.0.Tri: Trace Attempt 210	[341,04 s]
0.0.Ht: Trace Attempt 223	[346,27 s]
0.0.Tri: Trace Attempt 211	[345,29 s]
0.0.Ht: Trace Attempt 224	[350,35 s]
0.0.Tri: Trace Attempt 212	[351,24 s]
0.0.Ht: Trace Attempt 225	[355,07 s]
0.0.Ht: Trace Attempt 226	[359,53 s]
0.0.Tri: Trace Attempt 213	[359,58 s]
0.0.Ht: Trace Attempt 227	[364,20 s]
0.0.Tri: Trace Attempt 214	[364,46 s]
0.0.Ht: Trace Attempt 228	[369,45 s]
0.0.Tri: Trace Attempt 215	[368,49 s]
0.0.Ht: Trace Attempt 230	[377,28 s]
0.0.Tri: Trace Attempt 217	[376,94 s]
0.0.Ht: Trace Attempt 231	[381,83 s]
0.0.Tri: Trace Attempt 218	[385,51 s]
0.0.Ht: Trace Attempt 232	[386,88 s]
0.0.Tri: Trace Attempt 219	[390,33 s]
0.0.Ht: Trace Attempt 234	[393,68 s]
0.0.Tri: Trace Attempt 220	[396,28 s]
0.0.Ht: Trace Attempt 236	[401,99 s]
0.0.Tri: Trace Attempt 221	[402,88 s]
0.0.Ht: Trace Attempt 237	[407,43 s]
0.0.Tri: Trace Attempt 222	[410,39 s]
0.0.Ht: Trace Attempt 238	[413,28 s]
0.0.Ht: Trace Attempt 239	[417,82 s]
0.0.Tri: Trace Attempt 223	[417,71 s]
0.0.Ht: Trace Attempt 240	[422,78 s]
0.0.Tri: Trace Attempt 224	[422,56 s]
0.0.Ht: Trace Attempt 241	[427,99 s]
0.0.Tri: Trace Attempt 225	[429,87 s]
0.0.Ht: Trace Attempt 242	[433,13 s]
0.0.Ht: Reached length limit (242) [403,16 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [437,16]
0.0.Tri: Stopped processing property "property:0"	[436,10 s].
0.0.Ht: Exited with Success (@ 437,22 s)
0.0.Tri: Interrupted. [0,07 s]
0.0.Tri: Exited with Success (@ 437,22 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.03      437.16        0.00       99.99 %
     Ht        0.03      437.16        0.00       99.99 %
    all        0.03      437.16        0.00       99.99 %

    Data read    : 32.91 kiB
    Data written : 2.97 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (242).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 437,160313
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=130,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=130,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=130,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=130,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=130,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=130,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=130,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=130,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=130,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=130,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=130,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=130,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:129] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 95 of 619 design flops, 0 of 0 design latches, 135 of 135 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 262
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.007s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 13073@optmaS1(local) jg_10987_optmaS1_9
0.0.Tri: Proofgrid shell started at 13072@optmaS1(local) jg_10987_optmaS1_9
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,02 s]
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,02 s]
0.0.Ht: Trace Attempt  3	[0,02 s]
0.0.Ht: Trace Attempt  4	[0,02 s]
0.0.Ht: Trace Attempt  5	[0,02 s]
0.0.Ht: Trace Attempt  7	[0,03 s]
0.0.Ht: A trace with 7 cycles was found. [0,03 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.10 s.
0.0.Ht: Trace Attempt  8	[0,03 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.02" ---- Launching abstraction thread ----
0.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,10 s]
0.0.Tri: Trace Attempt  3	[0,10 s]
0.0.Tri: Trace Attempt  4	[0,10 s]
0.0.Tri: Trace Attempt  5	[0,14 s]
0.0.Tri:    0.64" Simplification phase 1 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 28	[1,02 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,02 s]
0.0.Tri: Stopped processing property "property:0"	[1,02 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    1.00" ---- Launching main thread ----
0.0.Tri:    1.03" ---- Launching abstraction thread ----
0.0.Tri:    1.03" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.48" Simplification phase 1 complete
0.0.Tri:    1.89" Simplification phase 2 complete
0.0.Ht: Trace Attempt 47	[4,21 s]
0.0.Tri:    4.23" Simplification phase 3 complete
   4.23" ---- Completed simplification thread ----
   4.23" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    4.26" ---- Restarting abstraction thread on simplified netlist ----
0.0.Tri: Trace Attempt 46	[6,46 s]
0.0.Ht: Trace Attempt 58	[8,61 s]
0.0.Tri: Trace Attempt 61	[10,65 s]
0.0.Ht: Trace Attempt 65	[13,56 s]
0.0.Tri: Trace Attempt 71	[14,75 s]
0.0.Ht: Trace Attempt 73	[18,14 s]
0.0.Tri: Trace Attempt 78	[19,55 s]
0.0.Ht: Trace Attempt 80	[23,31 s]
0.0.Tri: Trace Attempt 84	[24,18 s]
0.0.Ht: Trace Attempt 87	[28,22 s]
0.0.Tri: Trace Attempt 89	[28,82 s]
0.0.Ht: Trace Attempt 92	[34,33 s]
0.0.Tri: Trace Attempt 93	[33,32 s]
0.0.Tri: Trace Attempt 97	[37,34 s]
0.0.Ht: Trace Attempt 96	[39,19 s]
0.0.Tri: Trace Attempt 101	[42,33 s]
0.0.Ht: Trace Attempt 100	[43,81 s]
0.0.Ht: Trace Attempt 103	[47,86 s]
0.0.Tri: Trace Attempt 104	[47,26 s]
0.0.Ht: Trace Attempt 106	[52,12 s]
0.0.Tri: Trace Attempt 107	[51,78 s]
0.0.Ht: Trace Attempt 109	[57,05 s]
0.0.Tri: Trace Attempt 110	[56,74 s]
0.0.Ht: Trace Attempt 112	[61,95 s]
0.0.Tri: Trace Attempt 113	[61,12 s]
0.0.Tri: Trace Attempt 115	[65,56 s]
0.0.Ht: Trace Attempt 115	[67,13 s]
0.0.Tri: Trace Attempt 117	[70,05 s]
0.0.Ht: Trace Attempt 118	[71,84 s]
0.0.Tri: Trace Attempt 120	[75,62 s]
0.0.Ht: Trace Attempt 121	[77,22 s]
0.0.Tri: Trace Attempt 123	[79,95 s]
0.0.Ht: Trace Attempt 124	[82,51 s]
0.0.Tri: Trace Attempt 125	[84,77 s]
0.0.Ht: Trace Attempt 127	[87,76 s]
0.0.Tri: Trace Attempt 127	[89,50 s]
0.0.Ht: Trace Attempt 130	[94,84 s]
0.0.Tri: Trace Attempt 130	[95,60 s]
0.0.Ht: Trace Attempt 133	[100,11 s]
0.0.Tri: Trace Attempt 132	[101,52 s]
0.0.Ht: Trace Attempt 136	[106,20 s]
0.0.Tri: Trace Attempt 135	[107,77 s]
0.0.Ht: Trace Attempt 139	[112,15 s]
0.0.Tri: Trace Attempt 137	[112,10 s]
0.0.Ht: Trace Attempt 141	[116,59 s]
0.0.Tri: Trace Attempt 139	[117,10 s]
0.0.Ht: Trace Attempt 143	[120,92 s]
0.0.Tri: Trace Attempt 141	[123,58 s]
0.0.Ht: Trace Attempt 145	[125,32 s]
0.0.Tri: Trace Attempt 143	[129,32 s]
0.0.Ht: Trace Attempt 147	[130,59 s]
0.0.Ht: Trace Attempt 149	[136,33 s]
0.0.Tri: Trace Attempt 145	[135,49 s]
0.0.Ht: Trace Attempt 151	[140,57 s]
0.0.Tri: Trace Attempt 147	[140,79 s]
0.0.Ht: Trace Attempt 153	[145,58 s]
0.0.Tri: Trace Attempt 149	[147,11 s]
0.0.Ht: Trace Attempt 155	[152,62 s]
0.0.Tri: Trace Attempt 151	[152,67 s]
0.0.Ht: Trace Attempt 156	[157,27 s]
0.0.Tri: Trace Attempt 152	[156,72 s]
0.0.Ht: Trace Attempt 157	[162,10 s]
0.0.Tri: Trace Attempt 154	[163,03 s]
0.0.Ht: Trace Attempt 159	[168,27 s]
0.0.Tri: Trace Attempt 156	[169,03 s]
0.0.Ht: Trace Attempt 161	[172,85 s]
0.0.Tri: Trace Attempt 158	[176,22 s]
0.0.Ht: Trace Attempt 163	[180,23 s]
0.0.Tri: Trace Attempt 160	[183,16 s]
0.0.Ht: Trace Attempt 165	[185,91 s]
0.0.Tri: Trace Attempt 162	[189,17 s]
0.0.Ht: Trace Attempt 167	[193,07 s]
0.0.Tri: Trace Attempt 164	[197,39 s]
0.0.Ht: Trace Attempt 169	[199,63 s]
0.0.Tri: Trace Attempt 165	[202,13 s]
0.0.Ht: Trace Attempt 170	[204,24 s]
0.0.Tri: Trace Attempt 167	[209,18 s]
0.0.Ht: Trace Attempt 172	[210,36 s]
0.0.Tri: Trace Attempt 168	[213,38 s]
0.0.Ht: Trace Attempt 174	[217,28 s]
0.0.Tri: Trace Attempt 169	[218,71 s]
0.0.Ht: Trace Attempt 176	[223,82 s]
0.0.Tri: Trace Attempt 170	[223,61 s]
0.0.Ht: Trace Attempt 177	[228,01 s]
0.0.Tri: Trace Attempt 171	[227,77 s]
0.0.Ht: Trace Attempt 178	[233,30 s]
0.0.Tri: Trace Attempt 172	[233,60 s]
0.0.Ht: Trace Attempt 180	[239,90 s]
0.0.Tri: Trace Attempt 174	[242,02 s]
0.0.Ht: Trace Attempt 181	[244,20 s]
0.0.Tri: Trace Attempt 175	[246,72 s]
0.0.Ht: Trace Attempt 182	[248,48 s]
0.0.Tri: Trace Attempt 176	[251,47 s]
0.0.Ht: Trace Attempt 183	[252,60 s]
0.0.Ht: Trace Attempt 184	[257,05 s]
0.0.Tri: Trace Attempt 177	[256,54 s]
0.0.Tri: Trace Attempt 178	[261,87 s]
0.0.Ht: Trace Attempt 186	[264,05 s]
0.0.Tri: Trace Attempt 180	[269,43 s]
0.0.Ht: Trace Attempt 188	[271,25 s]
0.0.Tri: Trace Attempt 181	[275,10 s]
0.0.Ht: Trace Attempt 189	[277,81 s]
0.0.Tri: Trace Attempt 182	[281,90 s]
0.0.Ht: Trace Attempt 191	[284,94 s]
0.0.Tri: Trace Attempt 183	[286,14 s]
0.0.Ht: Trace Attempt 192	[290,39 s]
0.0.Ht: Trace Attempt 193	[294,86 s]
0.0.Tri: Trace Attempt 185	[296,79 s]
0.0.Tri: Trace Attempt 186	[302,00 s]
0.0.Ht: Trace Attempt 195	[303,96 s]
0.0.Tri: Trace Attempt 188	[309,41 s]
0.0.Ht: Trace Attempt 197	[312,45 s]
0.0.Ht: Trace Attempt 198	[317,42 s]
0.0.Tri: Trace Attempt 189	[318,45 s]
0.0.Ht: Trace Attempt 199	[321,75 s]
0.0.Tri: Trace Attempt 190	[323,42 s]
0.0.Ht: Trace Attempt 200	[327,17 s]
0.0.Tri: Trace Attempt 191	[328,38 s]
0.0.Ht: Trace Attempt 201	[331,44 s]
0.0.Tri: Trace Attempt 192	[333,80 s]
0.0.Ht: Trace Attempt 203	[340,03 s]
0.0.Tri: Trace Attempt 193	[339,18 s]
0.0.Ht: Trace Attempt 204	[344,52 s]
0.0.Tri: Trace Attempt 194	[344,49 s]
0.0.Ht: Trace Attempt 205	[348,54 s]
0.0.Tri: Trace Attempt 195	[350,35 s]
0.0.Ht: Trace Attempt 206	[353,40 s]
0.0.Tri: Trace Attempt 196	[355,74 s]
0.0.Ht: Trace Attempt 207	[358,49 s]
0.0.Tri: Trace Attempt 197	[360,19 s]
0.0.Ht: Trace Attempt 208	[363,12 s]
0.0.Tri: Trace Attempt 198	[365,23 s]
0.0.Ht: Trace Attempt 209	[367,35 s]
0.0.Tri: Trace Attempt 199	[370,75 s]
0.0.Ht: Trace Attempt 211	[375,91 s]
0.0.Tri: Trace Attempt 200	[379,61 s]
0.0.Ht: Trace Attempt 212	[381,44 s]
0.0.Tri: Trace Attempt 201	[384,27 s]
0.0.Ht: Trace Attempt 213	[387,61 s]
0.0.Tri: Trace Attempt 202	[389,59 s]
0.0.Ht: Trace Attempt 214	[392,17 s]
0.0.Ht: Trace Attempt 215	[396,39 s]
0.0.Tri: Trace Attempt 203	[399,86 s]
0.0.Ht: Trace Attempt 216	[401,25 s]
0.0.Ht: Trace Attempt 217	[406,93 s]
0.0.Tri: Trace Attempt 204	[406,46 s]
0.0.Ht: Trace Attempt 218	[412,03 s]
0.0.Tri: Trace Attempt 205	[412,45 s]
0.0.Ht: Trace Attempt 219	[417,62 s]
0.0.Tri: Trace Attempt 206	[420,00 s]
0.0.Ht: Trace Attempt 220	[423,12 s]
0.0.Ht: Trace Attempt 221	[428,32 s]
0.0.Tri: Trace Attempt 207	[427,33 s]
0.0.Ht: Trace Attempt 222	[433,15 s]
0.0.Tri: Trace Attempt 208	[433,37 s]
0.0.Tri: Trace Attempt 209	[441,41 s]
0.0.Ht: Trace Attempt 224	[442,79 s]
0.0.Tri: Trace Attempt 210	[447,75 s]
0.0.Ht: Trace Attempt 226	[452,25 s]
0.0.Ht: Trace Attempt 227	[457,42 s]
0.0.Tri: Trace Attempt 211	[456,45 s]
0.0.Ht: Trace Attempt 228	[462,23 s]
0.0.Tri: Trace Attempt 212	[462,21 s]
0.0.Ht: Trace Attempt 229	[469,02 s]
0.0.Tri: Trace Attempt 213	[469,81 s]
0.0.Ht: Trace Attempt 230	[474,66 s]
0.0.Tri: Trace Attempt 214	[477,92 s]
0.0.Ht: Trace Attempt 231	[479,22 s]
0.0.Tri: Trace Attempt 215	[484,37 s]
0.0.Ht: Trace Attempt 232	[485,75 s]
0.0.Ht: Trace Attempt 233	[490,41 s]
0.0.Tri: Trace Attempt 216	[492,29 s]
0.0.Ht: Trace Attempt 234	[498,29 s]
0.0.Tri: Trace Attempt 217	[500,41 s]
0.0.Ht: Trace Attempt 235	[503,70 s]
0.0.Tri: Trace Attempt 218	[508,20 s]
0.0.Ht: Trace Attempt 236	[510,54 s]
0.0.Tri: Trace Attempt 219	[513,94 s]
0.0.Ht: Trace Attempt 237	[517,24 s]
0.0.Ht: Trace Attempt 238	[521,77 s]
0.0.Tri: Trace Attempt 220	[522,23 s]
0.0.Ht: Trace Attempt 239	[528,88 s]
0.0.Tri: Trace Attempt 221	[530,07 s]
0.0.Ht: Trace Attempt 240	[536,66 s]
0.0.Tri: Trace Attempt 222	[537,65 s]
0.0.Ht: Trace Attempt 241	[541,74 s]
0.0.Tri: Trace Attempt 223	[544,26 s]
0.0.Ht: Trace Attempt 242	[546,82 s]
0.0.Tri: Trace Attempt 224	[551,61 s]
0.0.Ht: Trace Attempt 243	[553,24 s]
0.0.Ht: Trace Attempt 244	[560,04 s]
0.0.Tri: Trace Attempt 225	[560,04 s]
0.0.Ht: Trace Attempt 245	[566,98 s]
0.0.Tri: Trace Attempt 226	[569,41 s]
0.0.Ht: Trace Attempt 246	[572,63 s]
0.0.Tri: Trace Attempt 227	[576,84 s]
0.0.Ht: Trace Attempt 247	[579,32 s]
0.0.Ht: Trace Attempt 248	[584,79 s]
0.0.Ht: Trace Attempt 249	[590,66 s]
0.0.Tri: Trace Attempt 228	[589,68 s]
0.0.Ht: Trace Attempt 250	[597,00 s]
0.0.Tri: Trace Attempt 229	[599,19 s]
0.0.Ht: Trace Attempt 251	[603,71 s]
0.0.Tri: Trace Attempt 230	[607,27 s]
0.0.Ht: Trace Attempt 252	[609,17 s]
0.0.Ht: Trace Attempt 253	[615,24 s]
0.0.Tri: Trace Attempt 231	[616,67 s]
0.0.Ht: Trace Attempt 254	[621,10 s]
0.0.Ht: Trace Attempt 255	[626,68 s]
0.0.Tri: Trace Attempt 232	[628,76 s]
0.0.Ht: Trace Attempt 256	[632,14 s]
0.0.Ht: Trace Attempt 257	[636,56 s]
0.0.Tri: Trace Attempt 233	[636,98 s]
0.0.Ht: Trace Attempt 258	[642,79 s]
0.0.Tri: Trace Attempt 234	[646,56 s]
0.0.Ht: Trace Attempt 259	[648,95 s]
0.0.Ht: Trace Attempt 260	[656,20 s]
0.0.Tri: Trace Attempt 235	[655,24 s]
0.0.Ht: Trace Attempt 261	[662,98 s]
0.0.Tri: Trace Attempt 236	[663,06 s]
0.0.Ht: Trace Attempt 262	[669,78 s]
0.0.Tri: Trace Attempt 237	[672,97 s]
0.0.Ht: Reached length limit (262) [611,12 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [675,47]
0.0.Tri: Stopped processing property "property:0"	[674,58 s].
0.0.Ht: Exited with Success (@ 675,63 s)
0.0.Tri: Interrupted. [0,10 s]
0.0.Tri: Exited with Success (@ 675,63 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.03      675.47        0.00      100.00 %
     Ht        0.03      675.47        0.00      100.00 %
    all        0.03      675.47        0.00      100.00 %

    Data read    : 40.93 kiB
    Data written : 3.15 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (262).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 675,450490
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=140,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=140,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=140,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=140,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=140,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=140,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=140,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=140,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=140,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=140,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=140,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=140,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:139] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 95 of 659 design flops, 0 of 0 design latches, 145 of 145 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 282
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.009s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 23953@optmaS1(local) jg_10987_optmaS1_10
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proofgrid shell started at 23952@optmaS1(local) jg_10987_optmaS1_10
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,00 s]
0.0.Ht: Trace Attempt  3	[0,01 s]
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  4	[0,01 s]
0.0.Ht: Trace Attempt  5	[0,01 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.10 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.03" ---- Launching abstraction thread ----
0.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,10 s]
0.0.Tri: Trace Attempt  3	[0,11 s]
0.0.Tri: Trace Attempt  4	[0,11 s]
0.0.Tri: Trace Attempt  5	[0,15 s]
0.0.Tri:    0.68" Simplification phase 1 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 29	[1,05 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,05 s]
0.0.Tri: Stopped processing property "property:0"	[1,05 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    1.03" ---- Launching main thread ----
0.0.Tri:    1.06" ---- Launching abstraction thread ----
0.0.Tri:    1.06" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.61" Simplification phase 1 complete
0.0.Tri:    2.24" Simplification phase 2 complete
0.0.Ht: Trace Attempt 46	[4,17 s]
0.0.Tri:    4.90" Simplification phase 3 complete
   4.90" ---- Completed simplification thread ----
   4.90" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    4.93" ---- Restarting abstraction thread on simplified netlist ----
0.0.Tri: Trace Attempt 46	[6,67 s]
0.0.Ht: Trace Attempt 56	[8,54 s]
0.0.Tri: Trace Attempt 61	[10,75 s]
0.0.Ht: Trace Attempt 64	[12,80 s]
0.0.Tri: Trace Attempt 70	[15,11 s]
0.0.Ht: Trace Attempt 72	[17,71 s]
0.0.Tri: Trace Attempt 77	[19,27 s]
0.0.Ht: Trace Attempt 78	[21,81 s]
0.0.Tri: Trace Attempt 83	[23,72 s]
0.0.Ht: Trace Attempt 84	[26,34 s]
0.0.Tri: Trace Attempt 88	[28,86 s]
0.0.Ht: Trace Attempt 88	[31,18 s]
0.0.Tri: Trace Attempt 92	[33,02 s]
0.0.Ht: Trace Attempt 93	[36,17 s]
0.0.Tri: Trace Attempt 96	[37,54 s]
0.0.Ht: Trace Attempt 97	[42,13 s]
0.0.Tri: Trace Attempt 100	[42,40 s]
0.0.Ht: Trace Attempt 102	[47,54 s]
0.0.Tri: Trace Attempt 104	[47,56 s]
0.0.Ht: Trace Attempt 106	[52,82 s]
0.0.Tri: Trace Attempt 107	[52,16 s]
0.0.Tri: Trace Attempt 110	[56,68 s]
0.0.Ht: Trace Attempt 109	[58,07 s]
0.0.Tri: Trace Attempt 113	[61,34 s]
0.0.Ht: Trace Attempt 112	[63,40 s]
0.0.Tri: Trace Attempt 116	[66,00 s]
0.0.Ht: Trace Attempt 116	[69,01 s]
0.0.Tri: Trace Attempt 119	[71,19 s]
0.0.Ht: Trace Attempt 119	[75,58 s]
0.0.Tri: Trace Attempt 122	[76,60 s]
0.0.Tri: Trace Attempt 125	[82,51 s]
0.0.Ht: Trace Attempt 123	[83,68 s]
0.0.Ht: Trace Attempt 126	[87,71 s]
0.0.Tri: Trace Attempt 126	[87,01 s]
0.0.Ht: Trace Attempt 127	[91,90 s]
0.0.Tri: Trace Attempt 129	[93,37 s]
0.0.Tri: Trace Attempt 132	[98,63 s]
0.0.Ht: Trace Attempt 130	[100,04 s]
0.0.Tri: Trace Attempt 134	[103,20 s]
0.0.Ht: Trace Attempt 133	[104,88 s]
0.0.Tri: Trace Attempt 136	[108,29 s]
0.0.Ht: Trace Attempt 135	[110,14 s]
0.0.Ht: Trace Attempt 137	[114,27 s]
0.0.Tri: Trace Attempt 138	[113,42 s]
0.0.Ht: Trace Attempt 138	[119,02 s]
0.0.Tri: Trace Attempt 139	[118,74 s]
0.0.Ht: Trace Attempt 139	[123,81 s]
0.0.Tri: Trace Attempt 141	[124,54 s]
0.0.Ht: Trace Attempt 141	[128,38 s]
0.0.Tri: Trace Attempt 143	[130,72 s]
0.0.Ht: Trace Attempt 143	[132,88 s]
0.0.Tri: Trace Attempt 145	[136,44 s]
0.0.Ht: Trace Attempt 144	[137,74 s]
0.0.Ht: Trace Attempt 146	[142,06 s]
0.0.Tri: Trace Attempt 147	[142,41 s]
0.0.Tri: Trace Attempt 149	[147,09 s]
0.0.Ht: Trace Attempt 147	[148,92 s]
0.0.Ht: Trace Attempt 150	[154,35 s]
0.0.Tri: Trace Attempt 151	[153,83 s]
0.0.Ht: Trace Attempt 151	[160,67 s]
0.0.Tri: Trace Attempt 153	[161,28 s]
0.0.Tri: Trace Attempt 154	[165,31 s]
0.0.Ht: Trace Attempt 153	[166,66 s]
0.0.Ht: Trace Attempt 155	[171,44 s]
0.0.Tri: Trace Attempt 156	[172,28 s]
0.0.Ht: Trace Attempt 156	[177,23 s]
0.0.Tri: Trace Attempt 158	[179,32 s]
0.0.Ht: Trace Attempt 158	[182,88 s]
0.0.Tri: Trace Attempt 160	[186,13 s]
0.0.Ht: Trace Attempt 159	[189,41 s]
0.0.Tri: Trace Attempt 161	[190,39 s]
0.0.Ht: Trace Attempt 161	[195,01 s]
0.0.Tri: Trace Attempt 163	[197,30 s]
0.0.Ht: Trace Attempt 162	[200,21 s]
0.0.Ht: Trace Attempt 164	[206,18 s]
0.0.Tri: Trace Attempt 165	[206,41 s]
0.0.Ht: Trace Attempt 165	[210,65 s]
0.0.Tri: Trace Attempt 166	[210,92 s]
0.0.Tri: Trace Attempt 167	[215,19 s]
0.0.Ht: Trace Attempt 166	[217,03 s]
0.0.Tri: Trace Attempt 168	[220,40 s]
0.0.Ht: Trace Attempt 168	[222,58 s]
0.0.Tri: Trace Attempt 169	[225,85 s]
0.0.Ht: Trace Attempt 169	[228,07 s]
0.0.Tri: Trace Attempt 170	[230,19 s]
0.0.Ht: Trace Attempt 170	[234,55 s]
0.0.Tri: Trace Attempt 171	[235,16 s]
0.0.Ht: Trace Attempt 171	[240,28 s]
0.0.Tri: Trace Attempt 172	[239,46 s]
0.0.Ht: Trace Attempt 172	[246,02 s]
0.0.Tri: Trace Attempt 174	[248,45 s]
0.0.Ht: Trace Attempt 174	[252,50 s]
0.0.Tri: Trace Attempt 175	[253,68 s]
0.0.Ht: Trace Attempt 175	[259,47 s]
0.0.Tri: Trace Attempt 177	[263,60 s]
0.0.Ht: Trace Attempt 177	[266,95 s]
0.0.Tri: Trace Attempt 178	[269,16 s]
0.0.Ht: Trace Attempt 178	[273,23 s]
0.0.Tri: Trace Attempt 179	[276,08 s]
0.0.Ht: Trace Attempt 179	[282,02 s]
0.0.Tri: Trace Attempt 180	[283,29 s]
0.0.Tri: Trace Attempt 181	[288,64 s]
0.0.Ht: Trace Attempt 180	[291,68 s]
0.0.Tri: Trace Attempt 182	[294,29 s]
0.0.Ht: Trace Attempt 182	[296,97 s]
0.0.Tri: Trace Attempt 183	[299,21 s]
0.0.Tri: Trace Attempt 184	[304,62 s]
0.0.Ht: Trace Attempt 183	[307,96 s]
0.0.Tri: Trace Attempt 185	[311,11 s]
0.0.Ht: Trace Attempt 185	[317,65 s]
0.0.Tri: Trace Attempt 187	[319,09 s]
0.0.Ht: Trace Attempt 187	[325,00 s]
0.0.Tri: Trace Attempt 188	[325,26 s]
0.0.Tri: Trace Attempt 189	[330,38 s]
0.0.Ht: Trace Attempt 188	[332,18 s]
0.0.Tri: Trace Attempt 190	[336,42 s]
0.0.Ht: Trace Attempt 190	[340,37 s]
0.0.Tri: Trace Attempt 191	[343,25 s]
0.0.Ht: Trace Attempt 191	[347,68 s]
0.0.Tri: Trace Attempt 192	[351,27 s]
0.0.Tri: Trace Attempt 193	[355,93 s]
0.0.Ht: Trace Attempt 192	[359,82 s]
0.0.Tri: Trace Attempt 194	[363,13 s]
0.0.Ht: Trace Attempt 194	[368,73 s]
0.0.Tri: Trace Attempt 195	[369,25 s]
0.0.Tri: Trace Attempt 196	[376,67 s]
0.0.Ht: Trace Attempt 195	[378,46 s]
0.0.Tri: Trace Attempt 197	[382,91 s]
0.0.Tri: Trace Attempt 198	[388,20 s]
0.0.Ht: Trace Attempt 197	[390,02 s]
0.0.Tri: Trace Attempt 199	[393,48 s]
0.0.Ht: Trace Attempt 199	[397,43 s]
0.0.Tri: Trace Attempt 200	[401,98 s]
0.0.Ht: Trace Attempt 200	[403,14 s]
0.0.Ht: Trace Attempt 201	[408,63 s]
0.0.Tri: Trace Attempt 201	[408,43 s]
0.0.Ht: Trace Attempt 202	[413,73 s]
0.0.Tri: Trace Attempt 202	[413,78 s]
0.0.Ht: Trace Attempt 203	[418,18 s]
0.0.Tri: Trace Attempt 203	[421,21 s]
0.0.Ht: Trace Attempt 204	[426,05 s]
0.0.Tri: Trace Attempt 204	[429,97 s]
0.0.Ht: Trace Attempt 205	[433,59 s]
0.0.Tri: Trace Attempt 205	[435,24 s]
0.0.Ht: Trace Attempt 206	[439,52 s]
0.0.Tri: Trace Attempt 206	[441,37 s]
0.0.Ht: Trace Attempt 207	[444,86 s]
0.0.Tri: Trace Attempt 207	[448,66 s]
0.0.Ht: Trace Attempt 208	[450,80 s]
0.0.Ht: Trace Attempt 209	[457,29 s]
0.0.Tri: Trace Attempt 208	[459,37 s]
0.0.Ht: Trace Attempt 210	[462,66 s]
0.0.Ht: Trace Attempt 211	[468,57 s]
0.0.Tri: Trace Attempt 209	[467,65 s]
0.0.Ht: Trace Attempt 212	[473,22 s]
0.0.Tri: Trace Attempt 210	[475,52 s]
0.0.Ht: Trace Attempt 213	[480,28 s]
0.0.Tri: Trace Attempt 211	[482,71 s]
0.0.Ht: Trace Attempt 214	[486,14 s]
0.0.Tri: Trace Attempt 212	[490,25 s]
0.0.Ht: Trace Attempt 215	[491,33 s]
0.0.Ht: Trace Attempt 216	[498,03 s]
0.0.Tri: Trace Attempt 213	[498,32 s]
0.0.Ht: Trace Attempt 217	[503,71 s]
0.0.Tri: Trace Attempt 214	[507,27 s]
0.0.Ht: Trace Attempt 218	[508,59 s]
0.0.Ht: Trace Attempt 219	[514,62 s]
0.0.Tri: Trace Attempt 215	[514,76 s]
0.0.Ht: Trace Attempt 220	[519,74 s]
0.0.Tri: Trace Attempt 216	[519,47 s]
0.0.Ht: Trace Attempt 221	[526,27 s]
0.0.Tri: Trace Attempt 217	[527,83 s]
0.0.Ht: Trace Attempt 222	[531,51 s]
0.0.Tri: Trace Attempt 218	[536,41 s]
0.0.Ht: Trace Attempt 223	[538,43 s]
0.0.Tri: Trace Attempt 219	[544,23 s]
0.0.Ht: Trace Attempt 224	[545,99 s]
0.0.Tri: Trace Attempt 220	[551,04 s]
0.0.Ht: Trace Attempt 225	[552,53 s]
0.0.Tri: Trace Attempt 221	[557,98 s]
0.0.Ht: Trace Attempt 226	[559,20 s]
0.0.Ht: Trace Attempt 227	[568,03 s]
0.0.Tri: Trace Attempt 222	[570,08 s]
0.0.Ht: Trace Attempt 228	[578,72 s]
0.0.Tri: Trace Attempt 223	[580,89 s]
0.0.Ht: Trace Attempt 229	[584,12 s]
0.0.Tri: Trace Attempt 224	[589,50 s]
0.0.Ht: Trace Attempt 230	[591,25 s]
0.0.Ht: Trace Attempt 231	[597,67 s]
0.0.Tri: Trace Attempt 225	[597,27 s]
0.0.Ht: Trace Attempt 232	[603,43 s]
0.0.Tri: Trace Attempt 226	[606,51 s]
0.0.Ht: Trace Attempt 233	[609,89 s]
0.0.Tri: Trace Attempt 227	[615,89 s]
0.0.Ht: Trace Attempt 234	[617,39 s]
0.0.Ht: Trace Attempt 235	[623,74 s]
0.0.Tri: Trace Attempt 228	[623,80 s]
0.0.Ht: Trace Attempt 236	[630,76 s]
0.0.Tri: Trace Attempt 229	[630,70 s]
0.0.Ht: Trace Attempt 237	[638,52 s]
0.0.Tri: Trace Attempt 230	[642,26 s]
0.0.Ht: Trace Attempt 238	[645,44 s]
0.0.Tri: Trace Attempt 231	[651,91 s]
0.0.Ht: Trace Attempt 239	[653,33 s]
0.0.Ht: Trace Attempt 240	[659,19 s]
0.0.Tri: Trace Attempt 232	[658,37 s]
0.0.Ht: Trace Attempt 241	[666,00 s]
0.0.Tri: Trace Attempt 233	[665,21 s]
0.0.Ht: Trace Attempt 242	[671,75 s]
0.0.Tri: Trace Attempt 234	[673,57 s]
0.0.Ht: Trace Attempt 243	[678,17 s]
0.0.Ht: Trace Attempt 244	[684,94 s]
0.0.Tri: Trace Attempt 235	[684,55 s]
0.0.Ht: Trace Attempt 245	[691,34 s]
0.0.Tri: Trace Attempt 236	[691,36 s]
0.0.Ht: Trace Attempt 246	[698,70 s]
0.0.Tri: Trace Attempt 237	[699,65 s]
0.0.Ht: Trace Attempt 247	[706,38 s]
0.0.Tri: Trace Attempt 238	[712,41 s]
0.0.Ht: Trace Attempt 248	[715,44 s]
0.0.Tri: Trace Attempt 239	[719,00 s]
0.0.Ht: Trace Attempt 249	[722,64 s]
0.0.Tri: Trace Attempt 240	[727,38 s]
0.0.Ht: Trace Attempt 250	[728,48 s]
0.0.Ht: Trace Attempt 251	[734,90 s]
0.0.Tri: Trace Attempt 241	[735,84 s]
0.0.Ht: Trace Attempt 252	[744,14 s]
0.0.Tri: Trace Attempt 242	[744,49 s]
0.0.Ht: Trace Attempt 253	[752,73 s]
0.0.Tri: Trace Attempt 243	[754,73 s]
0.0.Ht: Trace Attempt 254	[760,71 s]
0.0.Tri: Trace Attempt 244	[761,22 s]
0.0.Ht: Trace Attempt 255	[771,55 s]
0.0.Tri: Trace Attempt 245	[773,13 s]
0.0.Ht: Trace Attempt 256	[780,11 s]
0.0.Tri: Trace Attempt 246	[785,66 s]
0.0.Ht: Trace Attempt 257	[790,07 s]
0.0.Tri: Trace Attempt 247	[795,23 s]
0.0.Ht: Trace Attempt 258	[798,29 s]
0.0.Ht: Trace Attempt 259	[805,87 s]
0.0.Tri: Trace Attempt 248	[807,59 s]
0.0.Ht: Trace Attempt 260	[821,91 s]
0.0.Tri: Trace Attempt 249	[830,54 s]
0.0.Ht: Trace Attempt 261	[859,49 s]
0.0.Tri: Trace Attempt 250	[879,43 s]
0.0.Ht: Trace Attempt 262	[927,64 s]
0.0.Tri: Trace Attempt 251	[960,18 s]
0.0.Ht: Trace Attempt 263	[1005,30 s]
0.0.Tri: Trace Attempt 252	[1039,92 s]
0.0.Ht: Trace Attempt 264	[1106,71 s]
0.0.Tri: Trace Attempt 253	[1133,62 s]
0.0.Ht: Trace Attempt 265	[1199,85 s]
0.0.Tri: Trace Attempt 254	[1216,63 s]
0.0.Ht: Trace Attempt 266	[1266,51 s]
0.0.Tri: Trace Attempt 255	[1303,40 s]
0.0.Ht: Trace Attempt 267	[1349,34 s]
0.0.Tri: Trace Attempt 256	[1382,38 s]
0.0.Tri: Trace Attempt 257	[1457,82 s]
0.0.Ht: Trace Attempt 268	[1484,01 s]
0.0.Tri: Trace Attempt 258	[1553,62 s]
0.0.Ht: Trace Attempt 269	[1594,03 s]
0.0.Tri: Trace Attempt 259	[1628,73 s]
0.0.Ht: Trace Attempt 270	[1687,37 s]
0.0.Tri: Trace Attempt 260	[1725,96 s]
0.0.Ht: Trace Attempt 271	[1849,24 s]
0.0.Tri: Trace Attempt 261	[1858,08 s]
0.0.Ht: Trace Attempt 272	[1938,66 s]
0.0.Tri: Trace Attempt 262	[1952,33 s]
0.0.Tri: Trace Attempt 263	[2029,10 s]
0.0.Ht: Trace Attempt 273	[2040,48 s]
0.0.Ht: Trace Attempt 274	[2124,02 s]
0.0.Tri: Trace Attempt 264	[2144,01 s]
0.0.Tri: Trace Attempt 265	[2234,26 s]
0.0.Ht: Trace Attempt 275	[2243,07 s]
0.0.Ht: Trace Attempt 276	[2324,47 s]
0.0.Tri: Trace Attempt 266	[2341,24 s]
0.0.Ht: Trace Attempt 277	[2431,23 s]
0.0.Tri: Trace Attempt 267	[2452,50 s]
0.0.Ht: Trace Attempt 278	[2529,05 s]
0.0.Tri: Trace Attempt 268	[2551,48 s]
0.0.Tri: Trace Attempt 269	[2646,15 s]
0.0.Ht: Trace Attempt 279	[2689,93 s]
0.0.Tri: Trace Attempt 270	[2750,37 s]
0.0.Ht: Trace Attempt 280	[2780,86 s]
0.0.Tri: Trace Attempt 271	[2875,38 s]
0.0.Ht: Trace Attempt 281	[2905,44 s]
0.0.Tri: Trace Attempt 272	[2979,70 s]
0.0.Ht: Trace Attempt 282	[2991,26 s]
0.0.Tri: Trace Attempt 273	[3076,58 s]
0.0.Ht: Reached length limit (282) [963,67 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [3091,44]
0.0.Tri: Stopped processing property "property:0"	[3090,45 s].
0.0.Ht: Exited with Success (@ 3091,52 s)
0.0.Tri: Interrupted. [0,44 s]
0.0.Tri: Exited with Success (@ 3091,52 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.03     3091.44        0.00      100.00 %
     Ht        0.03     3091.44        0.00      100.00 %
    all        0.03     3091.44        0.00      100.00 %

    Data read    : 85.58 kiB
    Data written : 3.76 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (282).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 3091,431012
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=150,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=150,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=150,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=150,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=150,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=150,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=150,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=150,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=150,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=150,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=150,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=150,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:149] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 95 of 699 design flops, 0 of 0 design latches, 155 of 155 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 302
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.055s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.03 s]
0.0.Tri: Proof Simplification Iteration 3	[0.05 s]
0.0.Tri: Proof Simplification Iteration 4	[0.06 s]
0.0.PRE: Proof Simplification completed in 0,03 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 2259@optmaS1(local) jg_10987_optmaS1_11
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 2260@optmaS1(local) jg_10987_optmaS1_11
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,01 s]
0.0.Ht: Trace Attempt  2	[0,02 s]
0.0.Ht: Trace Attempt  3	[0,02 s]
0.0.Ht: Trace Attempt  4	[0,03 s]
0.0.Ht: Trace Attempt  5	[0,04 s]
0.0.Ht: Trace Attempt  7	[0,05 s]
0.0.Ht: A trace with 7 cycles was found. [0,05 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.14 s.
0.0.Ht: Trace Attempt  8	[0,07 s]
0.0.Tri:    0.02" ---- Launching main thread ----
0.0.Tri:    0.33" ---- Launching abstraction thread ----
0.0.Tri:    0.41" ---- Launching multi-phase simplification thread ----
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  2	[0,90 s]
0.0.Tri: Trace Attempt  3	[0,92 s]
0.0.Tri: Trace Attempt  4	[0,93 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,13 s]
0.0.Tri: Stopped processing property "property:0"	[1,14 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.94" ---- Launching main thread ----
0.0.Tri:    1.24" ---- Launching abstraction thread ----
0.0.Tri:    1.33" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  5	[1,14 s]
0.0.Ht: Trace Attempt 24	[4,58 s]
0.0.Tri:    5.07" Simplification phase 1 complete
0.0.Tri: Trace Attempt 25	[5,39 s]
0.0.Ht: Trace Attempt 31	[8,87 s]
0.0.Tri:    9.54" Simplification phase 2 complete
0.0.Tri: Trace Attempt 31	[9,40 s]
0.0.Ht: Trace Attempt 34	[13,37 s]
0.0.Tri: Trace Attempt 35	[14,43 s]
0.0.Ht: Trace Attempt 38	[17,99 s]
0.0.Tri: Trace Attempt 39	[19,56 s]
0.0.Ht: Trace Attempt 41	[24,07 s]
0.0.Tri: Trace Attempt 43	[25,48 s]
0.0.Tri:   28.30" Simplification phase 3 complete
  28.30" ---- Completed simplification thread ----
  28.30" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   28.62" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 44	[31,15 s]
0.0.Ht: Trace Attempt 46	[37,15 s]
0.0.Ht: Trace Attempt 48	[42,42 s]
0.0.Ht: Trace Attempt 50	[47,37 s]
0.0.Tri: Trace Attempt 45	[49,62 s]
0.0.Ht: Trace Attempt 52	[53,12 s]
0.0.Tri: Trace Attempt 48	[54,05 s]
0.0.Ht: Trace Attempt 54	[59,36 s]
0.0.Tri: Trace Attempt 51	[59,69 s]
0.0.Ht: Trace Attempt 56	[64,59 s]
0.0.Tri: Trace Attempt 54	[65,88 s]
0.0.Ht: Trace Attempt 58	[72,51 s]
0.0.Tri: Trace Attempt 57	[73,20 s]
0.0.Ht: Trace Attempt 59	[78,24 s]
0.0.Tri: Trace Attempt 59	[77,97 s]
0.0.Tri: Trace Attempt 61	[83,80 s]
0.0.Ht: Trace Attempt 61	[87,36 s]
0.0.Tri: Trace Attempt 63	[90,80 s]
0.0.Ht: Trace Attempt 63	[93,87 s]
0.0.Tri: Trace Attempt 65	[96,26 s]
0.0.Ht: Trace Attempt 64	[98,22 s]
0.0.Tri: Trace Attempt 67	[102,43 s]
0.0.Ht: Trace Attempt 66	[104,68 s]
0.0.Ht: Trace Attempt 68	[109,94 s]
0.0.Tri: Trace Attempt 69	[109,84 s]
0.0.Tri: Trace Attempt 70	[113,91 s]
0.0.Ht: Trace Attempt 69	[116,48 s]
0.0.Tri: Trace Attempt 71	[119,88 s]
0.0.Tri: Trace Attempt 72	[124,51 s]
0.0.Ht: Trace Attempt 71	[128,01 s]
0.0.Tri: Trace Attempt 73	[129,50 s]
0.0.Ht: Trace Attempt 73	[134,43 s]
0.0.Tri: Trace Attempt 74	[133,84 s]
0.0.Ht: Trace Attempt 74	[140,03 s]
0.0.Tri: Trace Attempt 75	[139,09 s]
0.0.Tri: Trace Attempt 76	[144,76 s]
0.0.Tri: Trace Attempt 77	[150,21 s]
0.0.Ht: Trace Attempt 75	[153,93 s]
0.0.Tri: Trace Attempt 78	[156,97 s]
0.0.Ht: Trace Attempt 78	[163,33 s]
0.0.Tri: Trace Attempt 79	[162,67 s]
0.0.Tri: Trace Attempt 80	[167,86 s]
0.0.Tri: Trace Attempt 81	[173,92 s]
0.0.Ht: Trace Attempt 79	[175,97 s]
0.0.Tri: Trace Attempt 82	[179,53 s]
0.0.Tri: Trace Attempt 83	[187,09 s]
0.0.Ht: Trace Attempt 82	[192,29 s]
0.0.Tri: Trace Attempt 84	[193,36 s]
0.0.Tri: Trace Attempt 85	[199,05 s]
0.0.Ht: Trace Attempt 84	[206,34 s]
0.0.Tri: Trace Attempt 86	[206,52 s]
0.0.Tri: Trace Attempt 87	[212,71 s]
0.0.Ht: Trace Attempt 86	[215,10 s]
0.0.Tri: Trace Attempt 88	[220,86 s]
0.0.Ht: Trace Attempt 88	[226,95 s]
0.0.Tri: Trace Attempt 89	[228,33 s]
0.0.Ht: Trace Attempt 89	[239,19 s]
0.0.Tri: Trace Attempt 90	[239,73 s]
0.0.Tri: Trace Attempt 91	[247,60 s]
0.0.Ht: Trace Attempt 90	[251,95 s]
0.0.Tri: Trace Attempt 92	[252,45 s]
0.0.Tri: Trace Attempt 93	[261,54 s]
0.0.Ht: Trace Attempt 92	[268,35 s]
0.0.Tri: Trace Attempt 94	[271,27 s]
0.0.Tri: Trace Attempt 95	[279,68 s]
0.0.Ht: Trace Attempt 94	[283,86 s]
0.0.Tri: Trace Attempt 96	[289,22 s]
0.0.Tri: Trace Attempt 97	[295,68 s]
0.0.Ht: Trace Attempt 96	[299,51 s]
0.0.Tri: Trace Attempt 98	[301,24 s]
0.0.Ht: Trace Attempt 98	[312,66 s]
0.0.Tri: Trace Attempt 99	[314,96 s]
0.0.Tri: Trace Attempt 100	[327,89 s]
0.0.Ht: Trace Attempt 99	[333,10 s]
0.0.Tri: Trace Attempt 101	[339,99 s]
0.0.Ht: Trace Attempt 101	[345,84 s]
0.0.Tri: Trace Attempt 102	[350,17 s]
0.0.Tri: Trace Attempt 103	[357,84 s]
0.0.Ht: Trace Attempt 102	[359,26 s]
0.0.Tri: Trace Attempt 104	[363,12 s]
0.0.Tri: Trace Attempt 105	[372,69 s]
0.0.Ht: Trace Attempt 104	[377,78 s]
0.0.Tri: Trace Attempt 106	[381,82 s]
0.0.Tri: Trace Attempt 107	[390,75 s]
0.0.Ht: Trace Attempt 106	[392,92 s]
0.0.Tri: Trace Attempt 108	[400,59 s]
0.0.Tri: Trace Attempt 109	[411,79 s]
0.0.Ht: Trace Attempt 108	[413,39 s]
0.0.Tri: Trace Attempt 110	[426,23 s]
0.0.Ht: Trace Attempt 110	[437,56 s]
0.0.Tri: Trace Attempt 111	[439,06 s]
0.0.Tri: Trace Attempt 112	[448,25 s]
0.0.Tri: Trace Attempt 113	[456,70 s]
0.0.Ht: Trace Attempt 111	[460,96 s]
0.0.Tri: Trace Attempt 114	[465,56 s]
0.0.Tri: Trace Attempt 115	[475,41 s]
0.0.Ht: Trace Attempt 114	[482,60 s]
0.0.Tri: Trace Attempt 116	[487,50 s]
0.0.Tri: Trace Attempt 117	[495,67 s]
0.0.Ht: Trace Attempt 116	[506,15 s]
0.0.Tri: Trace Attempt 118	[507,66 s]
0.0.Tri: Trace Attempt 119	[519,81 s]
0.0.Tri: Trace Attempt 120	[531,82 s]
0.0.Ht: Trace Attempt 118	[535,96 s]
0.0.Tri: Trace Attempt 121	[542,38 s]
0.0.Tri: Trace Attempt 122	[553,03 s]
0.0.Ht: Trace Attempt 121	[565,90 s]
0.0.Tri: Trace Attempt 123	[569,68 s]
0.0.Tri: Trace Attempt 124	[582,69 s]
0.0.Tri: Trace Attempt 125	[594,26 s]
0.0.Ht: Trace Attempt 123	[596,89 s]
0.0.Tri: Trace Attempt 126	[609,28 s]
0.0.Tri: Trace Attempt 127	[622,16 s]
0.0.Ht: Trace Attempt 126	[631,74 s]
0.0.Tri: Trace Attempt 128	[640,16 s]
0.0.Ht: Trace Attempt 128	[654,33 s]
0.0.Tri: Trace Attempt 129	[658,80 s]
0.0.Tri: Trace Attempt 130	[674,23 s]
0.0.Ht: Trace Attempt 129	[681,34 s]
0.0.Tri: Trace Attempt 131	[683,28 s]
0.0.Tri: Trace Attempt 132	[699,02 s]
0.0.Ht: Trace Attempt 131	[711,79 s]
0.0.Tri: Trace Attempt 133	[712,99 s]
0.0.Tri: Trace Attempt 134	[729,84 s]
0.0.Ht: Trace Attempt 133	[740,30 s]
0.0.Tri: Trace Attempt 135	[744,24 s]
0.0.Tri: Trace Attempt 136	[757,07 s]
0.0.Tri: Trace Attempt 137	[765,59 s]
0.0.Ht: Trace Attempt 135	[768,02 s]
0.0.Tri: Trace Attempt 138	[782,42 s]
0.0.Tri: Trace Attempt 139	[792,77 s]
0.0.Ht: Trace Attempt 138	[798,60 s]
0.0.Tri: Trace Attempt 140	[805,27 s]
0.0.Tri: Trace Attempt 141	[823,08 s]
0.0.Ht: Trace Attempt 140	[830,99 s]
0.0.Tri: Trace Attempt 142	[843,14 s]
0.0.Tri: Trace Attempt 143	[856,23 s]
0.0.Ht: Trace Attempt 142	[869,84 s]
0.0.Tri: Trace Attempt 144	[878,28 s]
0.0.Tri: Trace Attempt 145	[893,67 s]
0.0.Tri: Trace Attempt 146	[901,70 s]
0.0.Ht: Trace Attempt 144	[909,98 s]
0.0.Tri: Trace Attempt 147	[915,39 s]
0.0.Tri: Trace Attempt 148	[928,69 s]
0.0.Tri: Trace Attempt 149	[943,49 s]
0.0.Tri: Trace Attempt 150	[958,03 s]
0.0.Ht: Trace Attempt 147	[959,74 s]
0.0.Tri: Trace Attempt 151	[967,09 s]
0.0.Tri: Trace Attempt 152	[983,39 s]
0.0.Ht: Trace Attempt 151	[998,25 s]
0.0.Tri: Trace Attempt 153	[998,95 s]
0.0.Tri: Trace Attempt 154	[1016,63 s]
0.0.Tri: Trace Attempt 155	[1030,38 s]
0.0.Ht: Trace Attempt 153	[1037,62 s]
0.0.Tri: Trace Attempt 156	[1043,45 s]
0.0.Tri: Trace Attempt 157	[1061,14 s]
0.0.Tri: Trace Attempt 158	[1077,03 s]
0.0.Ht: Trace Attempt 156	[1091,82 s]
0.0.Tri: Trace Attempt 159	[1099,87 s]
0.0.Tri: Trace Attempt 160	[1113,44 s]
0.0.Tri: Trace Attempt 161	[1129,67 s]
0.0.Tri: Trace Attempt 162	[1151,07 s]
0.0.Ht: Trace Attempt 159	[1158,10 s]
0.0.Tri: Trace Attempt 163	[1171,37 s]
0.0.Tri: Trace Attempt 164	[1193,02 s]
0.0.Ht: Trace Attempt 163	[1196,76 s]
0.0.Tri: Trace Attempt 165	[1216,03 s]
0.0.Tri: Trace Attempt 166	[1238,76 s]
0.0.Ht: Trace Attempt 165	[1251,35 s]
0.0.Tri: Trace Attempt 167	[1259,74 s]
0.0.Ht: Trace Attempt 167	[1287,94 s]
0.0.Tri: Trace Attempt 168	[1289,82 s]
0.0.Tri: Trace Attempt 169	[1309,20 s]
0.0.Tri: Trace Attempt 170	[1329,33 s]
0.0.Ht: Trace Attempt 168	[1336,20 s]
0.0.Tri: Trace Attempt 171	[1350,33 s]
0.0.Tri: Trace Attempt 172	[1375,07 s]
0.0.Ht: Trace Attempt 171	[1380,18 s]
0.0.Tri: Trace Attempt 173	[1404,26 s]
0.0.Tri: Trace Attempt 174	[1429,40 s]
0.0.Ht: Trace Attempt 173	[1455,13 s]
0.0.Tri: Trace Attempt 175	[1459,26 s]
0.0.Tri: Trace Attempt 176	[1488,43 s]
0.0.Ht: Trace Attempt 175	[1496,94 s]
0.0.Tri: Trace Attempt 177	[1511,65 s]
0.0.Tri: Trace Attempt 178	[1537,99 s]
0.0.Ht: Trace Attempt 177	[1552,25 s]
0.0.Tri: Trace Attempt 179	[1563,29 s]
0.0.Tri: Trace Attempt 180	[1585,17 s]
0.0.Ht: Trace Attempt 179	[1606,76 s]
0.0.Tri: Trace Attempt 181	[1623,23 s]
0.0.Tri: Trace Attempt 182	[1648,77 s]
0.0.Ht: Trace Attempt 181	[1660,21 s]
0.0.Tri: Trace Attempt 183	[1674,99 s]
0.0.Tri: Trace Attempt 184	[1698,13 s]
0.0.Ht: Trace Attempt 183	[1701,54 s]
0.0.Tri: Trace Attempt 185	[1716,60 s]
0.0.Tri: Trace Attempt 186	[1736,78 s]
0.0.Tri: Trace Attempt 187	[1756,29 s]
0.0.Ht: Trace Attempt 185	[1759,08 s]
0.0.Tri: Trace Attempt 188	[1775,18 s]
0.0.Tri: Trace Attempt 189	[1797,09 s]
0.0.Ht: Trace Attempt 188	[1803,11 s]
0.0.Tri: Trace Attempt 190	[1829,11 s]
0.0.Tri: Trace Attempt 191	[1850,47 s]
0.0.Ht: Trace Attempt 190	[1867,26 s]
0.0.Tri: Trace Attempt 192	[1875,71 s]
0.0.Tri: Trace Attempt 193	[1902,60 s]
0.0.Tri: Trace Attempt 194	[1930,45 s]
0.0.Ht: Trace Attempt 192	[1941,42 s]
0.0.Tri: Trace Attempt 195	[1964,97 s]
0.0.Ht: Trace Attempt 195	[1996,01 s]
0.0.Tri: Trace Attempt 196	[2005,10 s]
0.0.Tri: Trace Attempt 197	[2038,93 s]
0.0.Tri: Trace Attempt 198	[2068,26 s]
0.0.Ht: Trace Attempt 196	[2086,42 s]
0.0.Tri: Trace Attempt 199	[2103,54 s]
0.0.Tri: Trace Attempt 200	[2137,11 s]
0.0.Ht: Trace Attempt 199	[2173,15 s]
0.0.Tri: Trace Attempt 201	[2176,34 s]
0.0.Tri: Trace Attempt 202	[2219,05 s]
0.0.Ht: Trace Attempt 201	[2243,07 s]
0.0.Tri: Trace Attempt 203	[2273,20 s]
0.0.Ht: Trace Attempt 203	[2292,37 s]
0.0.Tri: Trace Attempt 204	[2308,43 s]
0.0.Tri: Trace Attempt 205	[2345,24 s]
0.0.Tri: Trace Attempt 206	[2384,95 s]
0.0.Ht: Trace Attempt 204	[2394,38 s]
0.0.Tri: Trace Attempt 207	[2426,78 s]
0.0.Tri: Trace Attempt 208	[2466,22 s]
0.0.Ht: Trace Attempt 207	[2468,41 s]
0.0.Tri: Trace Attempt 209	[2507,32 s]
0.0.Tri: Trace Attempt 210	[2536,95 s]
0.0.Ht: Trace Attempt 209	[2550,86 s]
0.0.Tri: Trace Attempt 211	[2573,46 s]
0.0.Tri: Trace Attempt 212	[2615,20 s]
0.0.Ht: Trace Attempt 211	[2626,76 s]
0.0.Tri: Trace Attempt 213	[2634,55 s]
0.0.Ht: Trace Attempt 213	[2640,68 s]
0.0.Tri: Trace Attempt 214	[2640,12 s]
0.0.Tri: Trace Attempt 215	[2648,06 s]
0.0.Tri: Trace Attempt 216	[2656,02 s]
0.0.Ht: Trace Attempt 214	[2657,25 s]
0.0.Tri: Trace Attempt 217	[2665,51 s]
0.0.Ht: Trace Attempt 217	[2670,83 s]
0.0.Tri: Trace Attempt 218	[2672,93 s]
0.0.Tri: Trace Attempt 219	[2679,54 s]
0.0.Tri: Trace Attempt 220	[2683,95 s]
0.0.Ht: Trace Attempt 218	[2686,24 s]
0.0.Tri: Trace Attempt 221	[2690,32 s]
0.0.Ht: Trace Attempt 221	[2697,17 s]
0.0.Tri: Trace Attempt 222	[2698,31 s]
0.0.Ht: Trace Attempt 222	[2705,78 s]
0.0.Tri: Trace Attempt 223	[2705,39 s]
0.0.Tri: Trace Attempt 224	[2710,52 s]
0.0.Ht: Trace Attempt 223	[2715,80 s]
0.0.Tri: Trace Attempt 225	[2719,16 s]
0.0.Ht: Trace Attempt 225	[2724,94 s]
0.0.Tri: Trace Attempt 226	[2724,51 s]
0.0.Ht: Trace Attempt 226	[2730,75 s]
0.0.Tri: Trace Attempt 227	[2732,34 s]
0.0.Ht: Trace Attempt 227	[2737,21 s]
0.0.Tri: Trace Attempt 228	[2737,11 s]
0.0.Tri: Trace Attempt 229	[2743,08 s]
0.0.Ht: Trace Attempt 228	[2744,54 s]
0.0.Tri: Trace Attempt 230	[2750,48 s]
0.0.Ht: Trace Attempt 230	[2753,47 s]
0.0.Tri: Trace Attempt 231	[2758,36 s]
0.0.Ht: Trace Attempt 231	[2761,48 s]
0.0.Ht: Trace Attempt 232	[2767,84 s]
0.0.Tri: Trace Attempt 232	[2766,90 s]
0.0.Ht: Trace Attempt 233	[2775,04 s]
0.0.Tri: Trace Attempt 233	[2775,30 s]
0.0.Tri: Trace Attempt 234	[2784,21 s]
0.0.Ht: Trace Attempt 234	[2786,81 s]
0.0.Ht: Trace Attempt 235	[2793,77 s]
0.0.Tri: Trace Attempt 235	[2794,06 s]
0.0.Ht: Trace Attempt 236	[2802,54 s]
0.0.Tri: Trace Attempt 236	[2802,63 s]
0.0.Ht: Trace Attempt 237	[2811,02 s]
0.0.Tri: Trace Attempt 237	[2810,18 s]
0.0.Tri: Trace Attempt 238	[2817,63 s]
0.0.Ht: Trace Attempt 238	[2820,33 s]
0.0.Ht: Trace Attempt 239	[2827,65 s]
0.0.Tri: Trace Attempt 239	[2828,18 s]
0.0.Ht: Trace Attempt 240	[2835,23 s]
0.0.Tri: Trace Attempt 240	[2837,62 s]
0.0.Ht: Trace Attempt 241	[2844,10 s]
0.0.Tri: Trace Attempt 241	[2848,04 s]
0.0.Ht: Trace Attempt 242	[2850,29 s]
0.0.Tri: Trace Attempt 242	[2855,79 s]
0.0.Ht: Trace Attempt 243	[2858,29 s]
0.0.Tri: Trace Attempt 243	[2862,16 s]
0.0.Ht: Trace Attempt 244	[2869,18 s]
0.0.Tri: Trace Attempt 244	[2871,31 s]
0.0.Ht: Trace Attempt 245	[2875,57 s]
0.0.Tri: Trace Attempt 245	[2883,27 s]
0.0.Ht: Trace Attempt 246	[2884,58 s]
0.0.Ht: Trace Attempt 247	[2893,94 s]
0.0.Tri: Trace Attempt 246	[2895,01 s]
0.0.Ht: Trace Attempt 248	[2900,65 s]
0.0.Tri: Trace Attempt 247	[2904,17 s]
0.0.Ht: Trace Attempt 249	[2909,32 s]
0.0.Tri: Trace Attempt 248	[2912,51 s]
0.0.Ht: Trace Attempt 250	[2917,70 s]
0.0.Tri: Trace Attempt 249	[2921,86 s]
0.0.Ht: Trace Attempt 251	[2924,97 s]
0.0.Tri: Trace Attempt 250	[2929,24 s]
0.0.Ht: Trace Attempt 252	[2932,15 s]
0.0.Tri: Trace Attempt 251	[2938,39 s]
0.0.Ht: Trace Attempt 253	[2942,23 s]
0.0.Tri: Trace Attempt 252	[2948,01 s]
0.0.Ht: Trace Attempt 254	[2949,94 s]
0.0.Tri: Trace Attempt 253	[2954,25 s]
0.0.Ht: Trace Attempt 255	[2957,53 s]
0.0.Tri: Trace Attempt 254	[2958,54 s]
0.0.Ht: Trace Attempt 256	[2964,51 s]
0.0.Tri: Trace Attempt 255	[2964,84 s]
0.0.Ht: Trace Attempt 257	[2971,82 s]
0.0.Tri: Trace Attempt 256	[2976,13 s]
0.0.Ht: Trace Attempt 258	[2979,52 s]
0.0.Tri: Trace Attempt 257	[2986,09 s]
0.0.Ht: Trace Attempt 259	[2989,54 s]
0.0.Tri: Trace Attempt 258	[2993,82 s]
0.0.Ht: Trace Attempt 260	[2997,93 s]
0.0.Tri: Trace Attempt 259	[3003,96 s]
0.0.Ht: Trace Attempt 261	[3008,44 s]
0.0.Tri: Trace Attempt 260	[3014,38 s]
0.0.Ht: Trace Attempt 262	[3018,95 s]
0.0.Tri: Trace Attempt 261	[3024,31 s]
0.0.Ht: Trace Attempt 263	[3027,75 s]
0.0.Tri: Trace Attempt 262	[3033,32 s]
0.0.Ht: Trace Attempt 264	[3037,78 s]
0.0.Tri: Trace Attempt 263	[3044,17 s]
0.0.Ht: Trace Attempt 265	[3047,42 s]
0.0.Tri: Trace Attempt 264	[3058,66 s]
0.0.Ht: Trace Attempt 266	[3060,39 s]
0.0.Ht: Trace Attempt 267	[3067,84 s]
0.0.Tri: Trace Attempt 265	[3066,85 s]
0.0.Tri: Trace Attempt 266	[3075,74 s]
0.0.Ht: Trace Attempt 268	[3081,32 s]
0.0.Tri: Trace Attempt 267	[3084,11 s]
0.0.Ht: Trace Attempt 269	[3090,99 s]
0.0.Tri: Trace Attempt 268	[3096,44 s]
0.0.Ht: Trace Attempt 270	[3101,96 s]
0.0.Ht: Trace Attempt 271	[3109,86 s]
0.0.Tri: Trace Attempt 269	[3111,24 s]
0.0.Ht: Trace Attempt 272	[3118,58 s]
0.0.Tri: Trace Attempt 270	[3120,74 s]
0.0.Ht: Trace Attempt 273	[3128,74 s]
0.0.Tri: Trace Attempt 271	[3135,62 s]
0.0.Ht: Trace Attempt 274	[3137,20 s]
0.0.Ht: Trace Attempt 275	[3146,04 s]
0.0.Tri: Trace Attempt 272	[3149,98 s]
0.0.Ht: Trace Attempt 276	[3154,66 s]
0.0.Ht: Trace Attempt 277	[3163,62 s]
0.0.Tri: Trace Attempt 273	[3164,07 s]
0.0.Ht: Trace Attempt 278	[3173,35 s]
0.0.Tri: Trace Attempt 274	[3175,07 s]
0.0.Ht: Trace Attempt 279	[3182,45 s]
0.0.Tri: Trace Attempt 275	[3187,24 s]
0.0.Ht: Trace Attempt 280	[3193,63 s]
0.0.Tri: Trace Attempt 276	[3198,17 s]
0.0.Ht: Trace Attempt 281	[3204,20 s]
0.0.Tri: Trace Attempt 277	[3205,78 s]
0.0.Ht: Trace Attempt 282	[3214,36 s]
0.0.Tri: Trace Attempt 278	[3222,97 s]
0.0.Ht: Trace Attempt 283	[3226,96 s]
0.0.Tri: Trace Attempt 279	[3232,87 s]
0.0.Ht: Trace Attempt 284	[3238,23 s]
0.0.Ht: Trace Attempt 285	[3246,51 s]
0.0.Tri: Trace Attempt 280	[3245,59 s]
0.0.Tri: Trace Attempt 281	[3255,78 s]
0.0.Ht: Trace Attempt 286	[3259,01 s]
0.0.Ht: Trace Attempt 287	[3268,87 s]
0.0.Tri: Trace Attempt 282	[3269,70 s]
0.0.Ht: Trace Attempt 288	[3280,27 s]
0.0.Tri: Trace Attempt 283	[3285,05 s]
0.0.Ht: Trace Attempt 289	[3289,55 s]
0.0.Tri: Trace Attempt 284	[3295,25 s]
0.0.Ht: Trace Attempt 290	[3301,10 s]
0.0.Tri: Trace Attempt 285	[3307,78 s]
0.0.Ht: Trace Attempt 291	[3310,87 s]
0.0.Ht: Trace Attempt 292	[3329,33 s]
0.0.Tri: Trace Attempt 286	[3336,89 s]
0.0.Ht: Trace Attempt 293	[3399,49 s]
0.0.Tri: Trace Attempt 287	[3410,57 s]
0.0.Ht: Trace Attempt 294	[3476,73 s]
0.0.Tri: Trace Attempt 288	[3489,88 s]
0.0.Ht: Trace Attempt 295	[3551,72 s]
0.0.Tri: Trace Attempt 289	[3558,84 s]
0.0.Ht: Trace Attempt 296	[3643,70 s]
0.0.Tri: Trace Attempt 290	[3642,97 s]
0.0.Ht: Trace Attempt 297	[3705,03 s]
0.0.Tri: Trace Attempt 291	[3714,88 s]
0.0.Ht: Trace Attempt 298	[3774,89 s]
0.0.Tri: Trace Attempt 292	[3821,80 s]
0.0.Ht: Trace Attempt 299	[3855,14 s]
0.0.Tri: Trace Attempt 293	[3896,11 s]
0.0.Ht: Trace Attempt 300	[3917,87 s]
0.0.Ht: Trace Attempt 301	[3987,72 s]
0.0.Tri: Trace Attempt 294	[3990,58 s]
0.0.Ht: Trace Attempt 302	[4062,82 s]
0.0.Tri: Trace Attempt 295	[4065,09 s]
0.0.Ht: Reached length limit (302) [1143,78 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [4130,09]
0.0.Tri: Stopped processing property "property:0"	[4129,06 s].
0.0.Tri: Interrupted. [0,58 s]
0.0.Tri: Exited with Success (@ 4130,21 s)
0.0.Ht: Exited with Success (@ 4130,36 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.20     4130.09        0.00      100.00 %
     Ht        0.21     4130.07        0.00       99.99 %
    all        0.20     4130.08        0.00      100.00 %

    Data read    : 107.07 kiB
    Data written : 4.10 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (302).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 4130,059279
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=160,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=160,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=160,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=160,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=160,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=160,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=160,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=160,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=160,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=160,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=160,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=160,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:159] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 95 of 739 design flops, 0 of 0 design latches, 165 of 165 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 322
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.12s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.02 s]
0.0.Tri: Proof Simplification Iteration 3	[0.04 s]
0.0.Tri: Proof Simplification Iteration 4	[0.07 s]
0.0.PRE: Proof Simplification completed in 0,06 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 26666@optmaS1(local) jg_10987_optmaS1_12
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 26667@optmaS1(local) jg_10987_optmaS1_12
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,01 s]
0.0.Ht: Trace Attempt  2	[0,01 s]
0.0.Ht: Trace Attempt  3	[0,01 s]
0.0.Ht: Trace Attempt  4	[0,02 s]
0.0.Ht: Trace Attempt  5	[0,03 s]
0.0.Ht: Trace Attempt  7	[0,06 s]
0.0.Ht: A trace with 7 cycles was found. [0,06 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.15 s.
0.0.Ht: Trace Attempt  8	[0,08 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Tri:    0.30" ---- Launching abstraction thread ----
0.0.Tri:    0.33" ---- Launching multi-phase simplification thread ----
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  2	[0,90 s]
0.0.Tri: Trace Attempt  3	[0,93 s]
0.0.Tri: Trace Attempt  4	[1,05 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,06 s]
0.0.Tri: Stopped processing property "property:0"	[1,06 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.83" ---- Launching main thread ----
0.0.Tri:    1.16" ---- Launching abstraction thread ----
0.0.Tri:    1.23" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  5	[1,20 s]
0.0.Ht: Trace Attempt 25	[4,68 s]
0.0.Tri:    5.85" Simplification phase 1 complete
0.0.Tri: Trace Attempt 27	[5,46 s]
0.0.Ht: Trace Attempt 32	[9,58 s]
0.0.Tri:    9.95" Simplification phase 2 complete
0.0.Tri: Trace Attempt 34	[10,13 s]
0.0.Ht: Trace Attempt 37	[15,38 s]
0.0.Tri: Trace Attempt 39	[14,92 s]
0.0.Tri: Trace Attempt 43	[19,83 s]
0.0.Ht: Trace Attempt 42	[22,69 s]
0.0.Tri: Trace Attempt 46	[25,27 s]
0.0.Ht: Trace Attempt 45	[28,10 s]
0.0.Tri: Trace Attempt 48	[29,34 s]
0.0.Tri:   32.00" Simplification phase 3 complete
  32.00" ---- Completed simplification thread ----
  32.00" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   32.29" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 48	[33,81 s]
0.0.Ht: Trace Attempt 50	[39,27 s]
0.0.Ht: Trace Attempt 52	[45,84 s]
0.0.Ht: Trace Attempt 53	[50,13 s]
0.0.Ht: Trace Attempt 54	[54,41 s]
0.0.Ht: Trace Attempt 56	[63,76 s]
0.0.Tri: Trace Attempt 50	[63,42 s]
0.0.Ht: Trace Attempt 57	[68,05 s]
0.0.Tri: Trace Attempt 52	[67,55 s]
0.0.Ht: Trace Attempt 58	[73,49 s]
0.0.Tri: Trace Attempt 55	[74,31 s]
0.0.Ht: Trace Attempt 59	[77,58 s]
0.0.Tri: Trace Attempt 57	[80,09 s]
0.0.Ht: Trace Attempt 60	[82,02 s]
0.0.Tri: Trace Attempt 59	[87,84 s]
0.0.Ht: Trace Attempt 62	[89,47 s]
0.0.Tri: Trace Attempt 61	[92,55 s]
0.0.Ht: Trace Attempt 63	[94,19 s]
0.0.Tri: Trace Attempt 63	[98,50 s]
0.0.Ht: Trace Attempt 65	[102,25 s]
0.0.Tri: Trace Attempt 65	[104,81 s]
0.0.Ht: Trace Attempt 67	[110,46 s]
0.0.Tri: Trace Attempt 67	[111,16 s]
0.0.Tri: Trace Attempt 69	[118,81 s]
0.0.Ht: Trace Attempt 69	[119,87 s]
0.0.Ht: Trace Attempt 70	[124,16 s]
0.0.Tri: Trace Attempt 71	[125,13 s]
0.0.Ht: Trace Attempt 71	[129,31 s]
0.0.Tri: Trace Attempt 72	[130,10 s]
0.0.Ht: Trace Attempt 73	[136,78 s]
0.0.Tri: Trace Attempt 74	[136,85 s]
0.0.Tri: Trace Attempt 76	[143,13 s]
0.0.Ht: Trace Attempt 74	[145,07 s]
0.0.Tri: Trace Attempt 77	[147,78 s]
0.0.Ht: Trace Attempt 77	[152,54 s]
0.0.Tri: Trace Attempt 78	[154,04 s]
0.0.Tri: Trace Attempt 79	[158,81 s]
0.0.Ht: Trace Attempt 78	[161,73 s]
0.0.Tri: Trace Attempt 80	[164,71 s]
0.0.Tri: Trace Attempt 81	[169,59 s]
0.0.Ht: Trace Attempt 80	[170,62 s]
0.0.Tri: Trace Attempt 82	[174,80 s]
0.0.Tri: Trace Attempt 84	[181,39 s]
0.0.Ht: Trace Attempt 82	[185,32 s]
0.0.Tri: Trace Attempt 85	[186,44 s]
0.0.Tri: Trace Attempt 86	[191,34 s]
0.0.Ht: Trace Attempt 85	[195,04 s]
0.0.Tri: Trace Attempt 87	[197,84 s]
0.0.Tri: Trace Attempt 88	[202,18 s]
0.0.Tri: Trace Attempt 89	[207,79 s]
0.0.Ht: Trace Attempt 87	[209,77 s]
0.0.Tri: Trace Attempt 90	[213,14 s]
0.0.Tri: Trace Attempt 91	[220,00 s]
0.0.Ht: Trace Attempt 90	[222,35 s]
0.0.Tri: Trace Attempt 92	[225,66 s]
0.0.Tri: Trace Attempt 93	[232,79 s]
0.0.Ht: Trace Attempt 92	[234,81 s]
0.0.Tri: Trace Attempt 94	[241,45 s]
0.0.Tri: Trace Attempt 95	[247,49 s]
0.0.Ht: Trace Attempt 94	[249,15 s]
0.0.Tri: Trace Attempt 96	[253,42 s]
0.0.Tri: Trace Attempt 97	[261,12 s]
0.0.Ht: Trace Attempt 96	[268,87 s]
0.0.Tri: Trace Attempt 98	[268,25 s]
0.0.Tri: Trace Attempt 99	[276,08 s]
0.0.Tri: Trace Attempt 100	[286,15 s]
0.0.Tri: Trace Attempt 101	[290,55 s]
0.0.Ht: Trace Attempt 98	[292,17 s]
0.0.Tri: Trace Attempt 102	[301,13 s]
0.0.Tri: Trace Attempt 103	[307,85 s]
0.0.Tri: Trace Attempt 104	[315,46 s]
0.0.Ht: Trace Attempt 102	[317,45 s]
0.0.Tri: Trace Attempt 105	[322,30 s]
0.0.Tri: Trace Attempt 106	[331,94 s]
0.0.Tri: Trace Attempt 107	[338,14 s]
0.0.Ht: Trace Attempt 105	[339,61 s]
0.0.Tri: Trace Attempt 108	[348,70 s]
0.0.Tri: Trace Attempt 109	[355,37 s]
0.0.Ht: Trace Attempt 108	[360,78 s]
0.0.Tri: Trace Attempt 110	[364,06 s]
0.0.Ht: Trace Attempt 110	[374,98 s]
0.0.Tri: Trace Attempt 111	[374,38 s]
0.0.Tri: Trace Attempt 112	[385,09 s]
0.0.Ht: Trace Attempt 111	[395,53 s]
0.0.Tri: Trace Attempt 113	[395,05 s]
0.0.Tri: Trace Attempt 114	[403,26 s]
0.0.Ht: Trace Attempt 113	[414,51 s]
0.0.Tri: Trace Attempt 115	[413,72 s]
0.0.Tri: Trace Attempt 116	[424,86 s]
0.0.Ht: Trace Attempt 115	[432,95 s]
0.0.Tri: Trace Attempt 117	[434,80 s]
0.0.Tri: Trace Attempt 118	[445,57 s]
0.0.Ht: Trace Attempt 117	[448,60 s]
0.0.Tri: Trace Attempt 119	[454,36 s]
0.0.Tri: Trace Attempt 120	[463,31 s]
0.0.Ht: Trace Attempt 119	[470,86 s]
0.0.Tri: Trace Attempt 121	[474,29 s]
0.0.Tri: Trace Attempt 122	[483,28 s]
0.0.Ht: Trace Attempt 121	[492,64 s]
0.0.Tri: Trace Attempt 123	[495,87 s]
0.0.Tri: Trace Attempt 124	[508,81 s]
0.0.Ht: Trace Attempt 123	[513,24 s]
0.0.Tri: Trace Attempt 125	[517,67 s]
0.0.Tri: Trace Attempt 126	[528,05 s]
0.0.Ht: Trace Attempt 125	[530,86 s]
0.0.Tri: Trace Attempt 127	[544,87 s]
0.0.Ht: Trace Attempt 127	[557,80 s]
0.0.Tri: Trace Attempt 128	[558,47 s]
0.0.Tri: Trace Attempt 129	[574,78 s]
0.0.Tri: Trace Attempt 130	[585,55 s]
0.0.Ht: Trace Attempt 128	[591,30 s]
0.0.Tri: Trace Attempt 131	[595,28 s]
0.0.Tri: Trace Attempt 132	[608,27 s]
0.0.Ht: Trace Attempt 131	[621,37 s]
0.0.Tri: Trace Attempt 133	[621,45 s]
0.0.Tri: Trace Attempt 134	[635,94 s]
0.0.Ht: Trace Attempt 133	[648,37 s]
0.0.Tri: Trace Attempt 135	[648,24 s]
0.0.Tri: Trace Attempt 136	[664,74 s]
0.0.Tri: Trace Attempt 137	[675,06 s]
0.0.Ht: Trace Attempt 135	[676,32 s]
0.0.Tri: Trace Attempt 138	[693,29 s]
0.0.Ht: Trace Attempt 138	[707,83 s]
0.0.Tri: Trace Attempt 139	[712,67 s]
0.0.Tri: Trace Attempt 140	[729,41 s]
0.0.Ht: Trace Attempt 139	[734,32 s]
0.0.Tri: Trace Attempt 141	[743,94 s]
0.0.Tri: Trace Attempt 142	[759,83 s]
0.0.Tri: Trace Attempt 143	[773,99 s]
0.0.Ht: Trace Attempt 141	[775,85 s]
0.0.Tri: Trace Attempt 144	[795,03 s]
0.0.Ht: Trace Attempt 144	[807,39 s]
0.0.Tri: Trace Attempt 145	[810,94 s]
0.0.Tri: Trace Attempt 146	[840,28 s]
0.0.Ht: Trace Attempt 145	[851,46 s]
0.0.Tri: Trace Attempt 147	[861,88 s]
0.0.Tri: Trace Attempt 148	[876,18 s]
0.0.Tri: Trace Attempt 149	[891,11 s]
0.0.Ht: Trace Attempt 147	[894,08 s]
0.0.Tri: Trace Attempt 150	[920,51 s]
0.0.Ht: Trace Attempt 150	[934,32 s]
0.0.Tri: Trace Attempt 151	[933,50 s]
0.0.Tri: Trace Attempt 152	[952,72 s]
0.0.Ht: Trace Attempt 151	[975,11 s]
0.0.Tri: Trace Attempt 153	[975,15 s]
0.0.Tri: Trace Attempt 154	[1000,35 s]
0.0.Tri: Trace Attempt 155	[1020,41 s]
0.0.Ht: Trace Attempt 153	[1023,19 s]
0.0.Tri: Trace Attempt 156	[1043,52 s]
0.0.Tri: Trace Attempt 157	[1061,49 s]
0.0.Ht: Trace Attempt 156	[1067,76 s]
0.0.Tri: Trace Attempt 158	[1080,82 s]
0.0.Tri: Trace Attempt 159	[1109,25 s]
0.0.Ht: Trace Attempt 158	[1112,06 s]
0.0.Tri: Trace Attempt 160	[1130,82 s]
0.0.Tri: Trace Attempt 161	[1159,58 s]
0.0.Ht: Trace Attempt 160	[1160,82 s]
0.0.Tri: Trace Attempt 162	[1179,32 s]
0.0.Tri: Trace Attempt 163	[1205,97 s]
0.0.Ht: Trace Attempt 162	[1217,57 s]
0.0.Tri: Trace Attempt 164	[1223,31 s]
0.0.Tri: Trace Attempt 165	[1250,23 s]
0.0.Ht: Trace Attempt 164	[1264,70 s]
0.0.Tri: Trace Attempt 166	[1265,31 s]
0.0.Tri: Trace Attempt 167	[1285,16 s]
0.0.Tri: Trace Attempt 168	[1302,53 s]
0.0.Ht: Trace Attempt 166	[1304,44 s]
0.0.Tri: Trace Attempt 169	[1324,15 s]
0.0.Ht: Trace Attempt 169	[1349,33 s]
0.0.Tri: Trace Attempt 170	[1349,99 s]
0.0.Tri: Trace Attempt 171	[1373,92 s]
0.0.Ht: Trace Attempt 170	[1396,29 s]
0.0.Tri: Trace Attempt 172	[1398,55 s]
0.0.Tri: Trace Attempt 173	[1421,45 s]
0.0.Ht: Trace Attempt 172	[1432,25 s]
0.0.Tri: Trace Attempt 174	[1446,01 s]
0.0.Tri: Trace Attempt 175	[1466,22 s]
0.0.Ht: Trace Attempt 174	[1480,34 s]
0.0.Tri: Trace Attempt 176	[1495,89 s]
0.0.Ht: Trace Attempt 176	[1521,01 s]
0.0.Tri: Trace Attempt 177	[1521,31 s]
0.0.Tri: Trace Attempt 178	[1555,28 s]
0.0.Tri: Trace Attempt 179	[1574,72 s]
0.0.Ht: Trace Attempt 177	[1589,14 s]
0.0.Tri: Trace Attempt 180	[1600,53 s]
0.0.Tri: Trace Attempt 181	[1624,57 s]
0.0.Ht: Trace Attempt 180	[1632,28 s]
0.0.Tri: Trace Attempt 182	[1653,77 s]
0.0.Tri: Trace Attempt 183	[1676,94 s]
0.0.Ht: Trace Attempt 182	[1686,38 s]
0.0.Tri: Trace Attempt 184	[1701,43 s]
0.0.Tri: Trace Attempt 185	[1727,75 s]
0.0.Ht: Trace Attempt 184	[1729,44 s]
0.0.Tri: Trace Attempt 186	[1758,79 s]
0.0.Tri: Trace Attempt 187	[1779,07 s]
0.0.Ht: Trace Attempt 186	[1805,09 s]
0.0.Tri: Trace Attempt 188	[1809,94 s]
0.0.Tri: Trace Attempt 189	[1841,75 s]
0.0.Ht: Trace Attempt 188	[1862,36 s]
0.0.Tri: Trace Attempt 190	[1874,22 s]
0.0.Ht: Trace Attempt 190	[1916,80 s]
0.0.Tri: Trace Attempt 191	[1917,82 s]
0.0.Tri: Trace Attempt 192	[1946,51 s]
0.0.Ht: Trace Attempt 191	[1977,19 s]
0.0.Tri: Trace Attempt 193	[1982,10 s]
0.0.Tri: Trace Attempt 194	[2014,84 s]
0.0.Ht: Trace Attempt 193	[2030,91 s]
0.0.Tri: Trace Attempt 195	[2048,12 s]
0.0.Tri: Trace Attempt 196	[2074,26 s]
0.0.Ht: Trace Attempt 195	[2083,40 s]
0.0.Tri: Trace Attempt 197	[2102,83 s]
0.0.Tri: Trace Attempt 198	[2137,22 s]
0.0.Ht: Trace Attempt 197	[2140,10 s]
0.0.Tri: Trace Attempt 199	[2174,22 s]
0.0.Ht: Trace Attempt 199	[2184,68 s]
0.0.Tri: Trace Attempt 200	[2227,44 s]
0.0.Ht: Trace Attempt 200	[2255,78 s]
0.0.Tri: Trace Attempt 201	[2259,82 s]
0.0.Tri: Trace Attempt 202	[2304,57 s]
0.0.Ht: Trace Attempt 201	[2317,84 s]
0.0.Tri: Trace Attempt 203	[2340,60 s]
0.0.Tri: Trace Attempt 204	[2376,02 s]
0.0.Ht: Trace Attempt 203	[2396,36 s]
0.0.Tri: Trace Attempt 205	[2417,41 s]
0.0.Ht: Trace Attempt 205	[2454,66 s]
0.0.Tri: Trace Attempt 206	[2457,14 s]
0.0.Tri: Trace Attempt 207	[2500,82 s]
0.0.Ht: Trace Attempt 206	[2515,59 s]
0.0.Tri: Trace Attempt 208	[2539,26 s]
0.0.Tri: Trace Attempt 209	[2571,12 s]
0.0.Ht: Trace Attempt 208	[2576,64 s]
0.0.Tri: Trace Attempt 210	[2614,73 s]
0.0.Ht: Trace Attempt 210	[2658,99 s]
0.0.Tri: Trace Attempt 211	[2658,96 s]
0.0.Tri: Trace Attempt 212	[2699,72 s]
0.0.Ht: Trace Attempt 211	[2721,37 s]
0.0.Tri: Trace Attempt 213	[2743,53 s]
0.0.Tri: Trace Attempt 214	[2777,61 s]
0.0.Ht: Trace Attempt 213	[2801,02 s]
0.0.Tri: Trace Attempt 215	[2820,87 s]
0.0.Tri: Trace Attempt 216	[2865,99 s]
0.0.Ht: Trace Attempt 215	[2881,84 s]
0.0.Tri: Trace Attempt 217	[2903,07 s]
0.0.Tri: Trace Attempt 218	[2952,72 s]
0.0.Ht: Trace Attempt 217	[2959,84 s]
0.0.Tri: Trace Attempt 219	[2991,51 s]
0.0.Ht: Trace Attempt 219	[3029,45 s]
0.0.Tri: Trace Attempt 220	[3036,36 s]
0.0.Tri: Trace Attempt 221	[3080,46 s]
0.0.Tri: Trace Attempt 222	[3122,08 s]
0.0.Ht: Trace Attempt 220	[3127,09 s]
0.0.Tri: Trace Attempt 223	[3161,89 s]
0.0.Tri: Trace Attempt 224	[3202,32 s]
0.0.Ht: Trace Attempt 223	[3203,36 s]
0.0.Tri: Trace Attempt 225	[3237,64 s]
0.0.Tri: Trace Attempt 226	[3283,78 s]
0.0.Ht: Trace Attempt 224	[3289,98 s]
0.0.Tri: Trace Attempt 227	[3321,66 s]
0.0.Tri: Trace Attempt 228	[3353,14 s]
0.0.Ht: Trace Attempt 227	[3398,72 s]
0.0.Tri: Trace Attempt 229	[3400,24 s]
0.0.Tri: Trace Attempt 230	[3433,22 s]
0.0.Tri: Trace Attempt 231	[3460,72 s]
0.0.Ht: Trace Attempt 229	[3485,92 s]
0.0.Tri: Trace Attempt 232	[3496,53 s]
0.0.Tri: Trace Attempt 233	[3525,11 s]
0.0.Tri: Trace Attempt 234	[3557,21 s]
0.0.Ht: Trace Attempt 232	[3580,34 s]
0.0.Tri: Trace Attempt 235	[3590,18 s]
0.0.Tri: Trace Attempt 236	[3632,60 s]
0.0.Ht: Trace Attempt 235	[3672,58 s]
0.0.Tri: Trace Attempt 237	[3684,43 s]
0.0.Tri: Trace Attempt 238	[3724,19 s]
0.0.Tri: Trace Attempt 239	[3762,26 s]
0.0.Ht: Trace Attempt 237	[3772,68 s]
0.0.Tri: Trace Attempt 240	[3806,66 s]
0.0.Tri: Trace Attempt 241	[3846,22 s]
0.0.Tri: Trace Attempt 242	[3886,92 s]
0.0.Ht: Trace Attempt 240	[3890,88 s]
0.0.Tri: Trace Attempt 243	[3930,27 s]
0.0.Tri: Trace Attempt 244	[3974,03 s]
0.0.Tri: Trace Attempt 245	[4011,64 s]
0.0.Ht: Trace Attempt 243	[4022,86 s]
0.0.Tri: Trace Attempt 246	[4059,56 s]
0.0.Tri: Trace Attempt 247	[4104,93 s]
0.0.Ht: Trace Attempt 246	[4143,45 s]
0.0.Tri: Trace Attempt 248	[4142,78 s]
0.0.Tri: Trace Attempt 249	[4181,21 s]
0.0.Tri: Trace Attempt 250	[4225,25 s]
0.0.Tri: Trace Attempt 251	[4252,12 s]
0.0.Ht: Trace Attempt 248	[4264,06 s]
0.0.Tri: Trace Attempt 252	[4289,28 s]
0.0.Tri: Trace Attempt 253	[4347,72 s]
0.0.Tri: Trace Attempt 254	[4396,66 s]
0.0.Ht: Trace Attempt 252	[4399,58 s]
0.0.Tri: Trace Attempt 255	[4445,90 s]
0.0.Tri: Trace Attempt 256	[4493,68 s]
0.0.Ht: Trace Attempt 255	[4539,30 s]
0.0.Tri: Trace Attempt 257	[4548,92 s]
0.0.Tri: Trace Attempt 258	[4599,57 s]
0.0.Tri: Trace Attempt 259	[4658,83 s]
0.0.Tri: Trace Attempt 260	[4712,43 s]
0.0.Ht: Trace Attempt 257	[4736,78 s]
0.0.Tri: Trace Attempt 261	[4775,23 s]
0.0.Tri: Trace Attempt 262	[4827,05 s]
0.0.Ht: Trace Attempt 261	[4859,92 s]
0.0.Tri: Trace Attempt 263	[4876,57 s]
0.0.Tri: Trace Attempt 264	[4931,88 s]
0.0.Tri: Trace Attempt 265	[4973,06 s]
0.0.Ht: Trace Attempt 263	[4988,17 s]
0.0.Tri: Trace Attempt 266	[5009,45 s]
0.0.Tri: Trace Attempt 267	[5056,96 s]
0.0.Ht: Trace Attempt 266	[5090,10 s]
0.0.Tri: Trace Attempt 268	[5103,81 s]
0.0.Tri: Trace Attempt 269	[5143,61 s]
0.0.Tri: Trace Attempt 270	[5187,04 s]
0.0.Tri: Trace Attempt 271	[5236,48 s]
0.0.Ht: Trace Attempt 268	[5244,33 s]
0.0.Tri: Trace Attempt 272	[5275,84 s]
0.0.Tri: Trace Attempt 273	[5329,47 s]
0.0.Tri: Trace Attempt 274	[5374,85 s]
0.0.Ht: Trace Attempt 272	[5390,43 s]
0.0.Tri: Trace Attempt 275	[5424,43 s]
0.0.Tri: Trace Attempt 276	[5473,85 s]
0.0.Tri: Trace Attempt 277	[5519,41 s]
0.0.Ht: Trace Attempt 275	[5558,47 s]
0.0.Tri: Trace Attempt 278	[5557,94 s]
0.0.Tri: Trace Attempt 279	[5598,98 s]
0.0.Tri: Trace Attempt 280	[5641,80 s]
0.0.Tri: Trace Attempt 281	[5689,33 s]
0.0.Ht: Trace Attempt 278	[5714,00 s]
0.0.Tri: Trace Attempt 282	[5736,78 s]
0.0.Tri: Trace Attempt 283	[5783,12 s]
0.0.Tri: Trace Attempt 284	[5826,65 s]
0.0.Ht: Trace Attempt 282	[5869,94 s]
0.0.Tri: Trace Attempt 285	[5872,10 s]
0.0.Tri: Trace Attempt 286	[5920,16 s]
0.0.Tri: Trace Attempt 287	[5961,57 s]
0.0.Tri: Trace Attempt 288	[5995,70 s]
0.0.Ht: Trace Attempt 285	[6047,09 s]
0.0.Tri: Trace Attempt 289	[6049,94 s]
0.0.Tri: Trace Attempt 290	[6099,54 s]
0.0.Tri: Trace Attempt 291	[6150,95 s]
0.0.Ht: Trace Attempt 289	[6199,34 s]
0.0.Tri: Trace Attempt 292	[6205,81 s]
0.0.Tri: Trace Attempt 293	[6263,19 s]
0.0.Tri: Trace Attempt 294	[6315,95 s]
0.0.Tri: Trace Attempt 295	[6369,42 s]
0.0.Ht: Trace Attempt 292	[6383,50 s]
0.0.Tri: Trace Attempt 296	[6426,32 s]
0.0.Tri: Trace Attempt 297	[6477,66 s]
0.0.Tri: Trace Attempt 298	[6529,23 s]
0.0.Ht: Trace Attempt 296	[6554,06 s]
0.0.Tri: Trace Attempt 299	[6576,89 s]
0.0.Tri: Trace Attempt 300	[6629,56 s]
0.0.Tri: Trace Attempt 301	[6686,73 s]
0.0.Ht: Trace Attempt 299	[6739,17 s]
0.0.Tri: Trace Attempt 302	[6745,56 s]
0.0.Tri: Trace Attempt 303	[6822,15 s]
0.0.Tri: Trace Attempt 304	[6896,53 s]
0.0.Ht: Trace Attempt 302	[6901,12 s]
0.0.Tri: Trace Attempt 305	[6971,46 s]
0.0.Tri: Trace Attempt 306	[7036,52 s]
0.0.Tri: Trace Attempt 307	[7100,79 s]
0.0.Ht: Trace Attempt 305	[7104,86 s]
0.0.Tri: Trace Attempt 308	[7164,82 s]
0.0.Tri: Trace Attempt 309	[7208,56 s]
0.0.Ht: Trace Attempt 308	[7253,70 s]
0.0.Tri: Trace Attempt 310	[7264,87 s]
0.0.Tri: Trace Attempt 311	[7321,49 s]
0.0.Tri: Trace Attempt 312	[7380,29 s]
0.0.Ht: Trace Attempt 310	[7426,54 s]
0.0.Tri: Trace Attempt 313	[7433,15 s]
0.0.Tri: Trace Attempt 314	[7483,04 s]
0.0.Tri: Trace Attempt 315	[7532,45 s]
0.0.Ht: Trace Attempt 313	[7592,80 s]
0.0.Tri: Trace Attempt 316	[7595,87 s]
0.0.Tri: Trace Attempt 317	[7652,58 s]
0.0.Tri: Trace Attempt 318	[7716,01 s]
0.0.Tri: Trace Attempt 319	[7763,95 s]
0.0.Ht: Trace Attempt 316	[7796,58 s]
0.0.Tri: Trace Attempt 320	[7832,21 s]
0.0.Tri: Trace Attempt 321	[7896,78 s]
0.0.Tri: Trace Attempt 322	[7965,07 s]
0.0.Ht: Trace Attempt 320	[7971,93 s]
0.0.Tri: Trace Attempt 323	[8034,45 s]
0.0.Tri: Stopped processing property "property:0"	[8034,45 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [8035,56]
0.0.Tri: Interrupted. [1,12 s]
0.0.Tri: Exited with Success (@ 8035,92 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 322	[7972,02 s]
0.0.Ht: Interrupted. [1274,86 s]
0.0.Ht: Exited with Success (@ 8036,18 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.35     8035.56        0.00      100.00 %
     Ht        0.45     8035.44        0.00       99.99 %
    all        0.40     8035.50        0.00      100.00 %

    Data read    : 178.59 kiB
    Data written : 5.00 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (322).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 8034,449015
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=170,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=170,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=170,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=170,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=170,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=170,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=6)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=170,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=170,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=170,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=170,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=170,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=170,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:169] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 101 of 785 design flops, 0 of 0 design latches, 175 of 175 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 342
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.036s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.03 s]
0.0.Tri: Proof Simplification Iteration 4	[0.04 s]
0.0.PRE: Proof Simplification completed in 0,03 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 24870@optmaS1(local) jg_10987_optmaS1_13
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,04 s]
0.0.Ht: Trace Attempt  2	[0,05 s]
0.0.Ht: Trace Attempt  3	[0,06 s]
0.0.Ht: Trace Attempt  4	[0,07 s]
0.0.Ht: Trace Attempt  5	[0,08 s]
0.0.Ht: Trace Attempt  7	[0,09 s]
0.0.Ht: A trace with 7 cycles was found. [0,10 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.25 s.
0.0.Tri: Proofgrid shell started at 24869@optmaS1(local) jg_10987_optmaS1_13
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  8	[0,14 s]
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.05" ---- Launching main thread ----
0: ProofGrid usable level: 1
0.0.Tri:    0.37" ---- Launching abstraction thread ----
0.0.Tri:    0.40" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[1,19 s]
0.0.Tri: Trace Attempt  3	[1,22 s]
0.0.Tri: Trace Attempt  4	[1,25 s]
0.0.Tri: Trace Attempt  5	[1,50 s]
0.0.Ht: Trace Attempt 24	[4,22 s]
0.0.Tri:    4.94" Simplification phase 1 complete
0.0.Tri: Trace Attempt 24	[5,55 s]
0.0.Ht: Trace Attempt 29	[8,94 s]
0.0.Tri: Trace Attempt 32	[9,87 s]
0.0.Tri:   11.08" Simplification phase 2 complete
0.0.Tri: Trace Attempt 37	[14,17 s]
0.0.Ht: Trace Attempt 36	[14,33 s]
0.0.Tri: Trace Attempt 42	[18,38 s]
0.0.Ht: Trace Attempt 40	[20,16 s]
0.0.Tri: Trace Attempt 45	[22,77 s]
0.0.Tri: Trace Attempt 47	[27,26 s]
0.0.Ht: Trace Attempt 46	[27,68 s]
0.0.Tri: Trace Attempt 49	[31,66 s]
0.0.Ht: Trace Attempt 49	[34,85 s]
0.0.Tri: Trace Attempt 51	[36,00 s]
0.0.Tri:   36.17" Simplification phase 3 complete
  36.17" ---- Completed simplification thread ----
  36.17" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   36.44" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 51	[41,20 s]
0.0.Ht: Trace Attempt 52	[45,29 s]
0.0.Ht: Trace Attempt 53	[50,59 s]
0.0.Ht: Trace Attempt 54	[56,44 s]
0.0.Ht: Trace Attempt 55	[60,45 s]
0.0.Ht: Trace Attempt 56	[66,14 s]
0.0.Ht: Trace Attempt 57	[72,60 s]
0.0.Tri: Trace Attempt 52	[74,17 s]
0.0.Ht: Trace Attempt 58	[78,89 s]
0.0.Tri: Trace Attempt 55	[79,78 s]
0.0.Ht: Trace Attempt 59	[83,38 s]
0.0.Tri: Trace Attempt 57	[85,36 s]
0.0.Ht: Trace Attempt 60	[89,59 s]
0.0.Tri: Trace Attempt 59	[90,16 s]
0.0.Tri: Trace Attempt 61	[94,50 s]
0.0.Ht: Trace Attempt 61	[98,19 s]
0.0.Tri: Trace Attempt 63	[101,14 s]
0.0.Tri: Trace Attempt 65	[107,14 s]
0.0.Ht: Trace Attempt 63	[108,68 s]
0.0.Tri: Trace Attempt 67	[113,02 s]
0.0.Ht: Trace Attempt 66	[118,94 s]
0.0.Tri: Trace Attempt 68	[119,04 s]
0.0.Tri: Trace Attempt 70	[126,50 s]
0.0.Ht: Trace Attempt 68	[128,26 s]
0.0.Tri: Trace Attempt 72	[135,28 s]
0.0.Tri: Trace Attempt 73	[140,23 s]
0.0.Ht: Trace Attempt 71	[141,01 s]
0.0.Tri: Trace Attempt 75	[146,21 s]
0.0.Tri: Trace Attempt 76	[151,48 s]
0.0.Ht: Trace Attempt 74	[154,56 s]
0.0.Tri: Trace Attempt 77	[155,82 s]
0.0.Tri: Trace Attempt 78	[162,36 s]
0.0.Ht: Trace Attempt 77	[168,36 s]
0.0.Tri: Trace Attempt 80	[170,52 s]
0.0.Tri: Trace Attempt 81	[176,92 s]
0.0.Tri: Trace Attempt 82	[181,99 s]
0.0.Ht: Trace Attempt 80	[184,77 s]
0.0.Tri: Trace Attempt 83	[188,17 s]
0.0.Tri: Trace Attempt 84	[194,42 s]
0.0.Ht: Trace Attempt 83	[195,64 s]
0.0.Tri: Trace Attempt 85	[199,35 s]
0.0.Tri: Trace Attempt 86	[206,52 s]
0.0.Ht: Trace Attempt 85	[213,72 s]
0.0.Tri: Trace Attempt 87	[215,65 s]
0.0.Tri: Trace Attempt 88	[221,25 s]
0.0.Tri: Trace Attempt 89	[227,12 s]
0.0.Ht: Trace Attempt 87	[230,23 s]
0.0.Tri: Trace Attempt 90	[235,46 s]
0.0.Tri: Trace Attempt 91	[242,10 s]
0.0.Tri: Trace Attempt 92	[248,90 s]
0.0.Ht: Trace Attempt 90	[252,90 s]
0.0.Tri: Trace Attempt 93	[258,92 s]
0.0.Tri: Trace Attempt 94	[265,70 s]
0.0.Tri: Trace Attempt 95	[273,47 s]
0.0.Ht: Trace Attempt 93	[275,21 s]
0.0.Tri: Trace Attempt 96	[282,09 s]
0.0.Ht: Trace Attempt 96	[287,45 s]
0.0.Tri: Trace Attempt 97	[291,50 s]
0.0.Tri: Trace Attempt 98	[300,35 s]
0.0.Ht: Trace Attempt 97	[305,75 s]
0.0.Tri: Trace Attempt 99	[310,33 s]
0.0.Tri: Trace Attempt 100	[317,69 s]
0.0.Tri: Trace Attempt 101	[324,92 s]
0.0.Tri: Trace Attempt 102	[334,79 s]
0.0.Ht: Trace Attempt 99	[337,80 s]
0.0.Tri: Trace Attempt 103	[342,80 s]
0.0.Tri: Trace Attempt 104	[352,19 s]
0.0.Tri: Trace Attempt 105	[365,24 s]
0.0.Ht: Trace Attempt 103	[369,67 s]
0.0.Tri: Trace Attempt 106	[380,49 s]
0.0.Tri: Trace Attempt 107	[389,67 s]
0.0.Tri: Trace Attempt 108	[403,46 s]
0.0.Ht: Trace Attempt 106	[403,70 s]
0.0.Tri: Trace Attempt 109	[412,43 s]
0.0.Tri: Trace Attempt 110	[423,77 s]
0.0.Ht: Trace Attempt 109	[431,03 s]
0.0.Tri: Trace Attempt 111	[434,80 s]
0.0.Tri: Trace Attempt 112	[452,04 s]
0.0.Tri: Trace Attempt 113	[462,38 s]
0.0.Tri: Trace Attempt 114	[472,48 s]
0.0.Ht: Trace Attempt 111	[474,60 s]
0.0.Tri: Trace Attempt 115	[482,14 s]
0.0.Tri: Trace Attempt 116	[492,52 s]
0.0.Ht: Trace Attempt 115	[496,42 s]
0.0.Tri: Trace Attempt 117	[503,75 s]
0.0.Tri: Trace Attempt 118	[515,30 s]
0.0.Ht: Trace Attempt 117	[524,62 s]
0.0.Tri: Trace Attempt 119	[527,29 s]
0.0.Tri: Trace Attempt 120	[540,54 s]
0.0.Ht: Trace Attempt 119	[549,68 s]
0.0.Tri: Trace Attempt 121	[552,43 s]
0.0.Tri: Trace Attempt 122	[566,98 s]
0.0.Tri: Trace Attempt 123	[576,75 s]
0.0.Ht: Trace Attempt 121	[585,99 s]
0.0.Tri: Trace Attempt 124	[593,08 s]
0.0.Tri: Trace Attempt 125	[608,56 s]
0.0.Ht: Trace Attempt 124	[610,61 s]
0.0.Tri: Trace Attempt 126	[623,29 s]
0.0.Tri: Trace Attempt 127	[640,11 s]
0.0.Ht: Trace Attempt 126	[650,00 s]
0.0.Tri: Trace Attempt 128	[656,25 s]
0.0.Tri: Trace Attempt 129	[671,48 s]
0.0.Tri: Trace Attempt 130	[684,83 s]
0.0.Ht: Trace Attempt 128	[693,24 s]
0.0.Tri: Trace Attempt 131	[697,35 s]
0.0.Tri: Trace Attempt 132	[713,08 s]
0.0.Tri: Trace Attempt 133	[729,30 s]
0.0.Ht: Trace Attempt 131	[731,72 s]
0.0.Tri: Trace Attempt 134	[743,49 s]
0.0.Tri: Trace Attempt 135	[757,34 s]
0.0.Ht: Trace Attempt 134	[762,01 s]
0.0.Tri: Trace Attempt 136	[776,17 s]
0.0.Tri: Trace Attempt 137	[791,29 s]
0.0.Ht: Trace Attempt 136	[800,48 s]
0.0.Tri: Trace Attempt 138	[807,50 s]
0.0.Tri: Trace Attempt 139	[824,17 s]
0.0.Tri: Trace Attempt 140	[839,45 s]
0.0.Ht: Trace Attempt 138	[848,88 s]
0.0.Tri: Trace Attempt 141	[857,78 s]
0.0.Tri: Trace Attempt 142	[870,54 s]
0.0.Tri: Trace Attempt 143	[892,73 s]
0.0.Ht: Trace Attempt 141	[899,98 s]
0.0.Tri: Trace Attempt 144	[915,66 s]
0.0.Tri: Trace Attempt 145	[930,82 s]
0.0.Tri: Trace Attempt 146	[948,95 s]
0.0.Ht: Trace Attempt 144	[951,40 s]
0.0.Tri: Trace Attempt 147	[969,35 s]
0.0.Tri: Trace Attempt 148	[988,98 s]
0.0.Ht: Trace Attempt 147	[992,19 s]
0.0.Tri: Trace Attempt 149	[1006,85 s]
0.0.Tri: Trace Attempt 150	[1028,86 s]
0.0.Ht: Trace Attempt 149	[1036,25 s]
0.0.Tri: Trace Attempt 151	[1050,51 s]
0.0.Tri: Trace Attempt 152	[1071,21 s]
0.0.Ht: Trace Attempt 151	[1071,38 s]
0.0.Tri: Trace Attempt 153	[1099,52 s]
0.0.Ht: Trace Attempt 152	[1122,28 s]
0.0.Tri: Trace Attempt 154	[1130,99 s]
0.0.Tri: Trace Attempt 155	[1155,47 s]
0.0.Ht: Trace Attempt 154	[1170,56 s]
0.0.Tri: Trace Attempt 156	[1178,32 s]
0.0.Tri: Trace Attempt 157	[1196,35 s]
0.0.Tri: Trace Attempt 158	[1218,85 s]
0.0.Ht: Trace Attempt 156	[1234,59 s]
0.0.Tri: Trace Attempt 159	[1241,00 s]
0.0.Tri: Trace Attempt 160	[1262,23 s]
0.0.Ht: Trace Attempt 159	[1282,58 s]
0.0.Tri: Trace Attempt 161	[1284,05 s]
0.0.Tri: Trace Attempt 162	[1306,63 s]
0.0.Tri: Trace Attempt 163	[1329,01 s]
0.0.Ht: Trace Attempt 161	[1333,30 s]
0.0.Tri: Trace Attempt 164	[1355,92 s]
0.0.Tri: Trace Attempt 165	[1377,13 s]
0.0.Ht: Trace Attempt 164	[1386,59 s]
0.0.Tri: Trace Attempt 166	[1406,24 s]
0.0.Tri: Trace Attempt 167	[1431,59 s]
0.0.Ht: Trace Attempt 166	[1446,24 s]
0.0.Tri: Trace Attempt 168	[1462,98 s]
0.0.Tri: Trace Attempt 169	[1485,89 s]
0.0.Ht: Trace Attempt 168	[1508,19 s]
0.0.Tri: Trace Attempt 170	[1512,51 s]
0.0.Tri: Trace Attempt 171	[1544,68 s]
0.0.Tri: Trace Attempt 172	[1567,30 s]
0.0.Ht: Trace Attempt 170	[1568,70 s]
0.0.Tri: Trace Attempt 173	[1590,59 s]
0.0.Tri: Trace Attempt 174	[1616,84 s]
0.0.Ht: Trace Attempt 173	[1617,24 s]
0.0.Tri: Trace Attempt 175	[1635,55 s]
0.0.Tri: Trace Attempt 176	[1662,06 s]
0.0.Tri: Trace Attempt 177	[1680,52 s]
0.0.Ht: Trace Attempt 175	[1690,78 s]
0.0.Tri: Trace Attempt 178	[1715,35 s]
0.0.Tri: Trace Attempt 179	[1741,76 s]
0.0.Ht: Trace Attempt 178	[1745,23 s]
0.0.Tri: Trace Attempt 180	[1766,85 s]
0.0.Tri: Trace Attempt 181	[1797,87 s]
0.0.Ht: Trace Attempt 180	[1806,95 s]
0.0.Tri: Trace Attempt 182	[1820,43 s]
0.0.Tri: Trace Attempt 183	[1854,66 s]
0.0.Ht: Trace Attempt 182	[1873,23 s]
0.0.Tri: Trace Attempt 184	[1879,79 s]
0.0.Tri: Trace Attempt 185	[1909,00 s]
0.0.Tri: Trace Attempt 186	[1933,03 s]
0.0.Ht: Trace Attempt 184	[1940,21 s]
0.0.Tri: Trace Attempt 187	[1962,83 s]
0.0.Ht: Trace Attempt 187	[1992,43 s]
0.0.Tri: Trace Attempt 188	[1993,97 s]
0.0.Tri: Trace Attempt 189	[2026,17 s]
0.0.Ht: Trace Attempt 188	[2046,88 s]
0.0.Tri: Trace Attempt 190	[2055,18 s]
0.0.Tri: Trace Attempt 191	[2101,09 s]
0.0.Ht: Trace Attempt 190	[2115,03 s]
0.0.Tri: Trace Attempt 192	[2126,20 s]
0.0.Tri: Trace Attempt 193	[2163,83 s]
0.0.Ht: Trace Attempt 192	[2182,61 s]
0.0.Tri: Trace Attempt 194	[2203,29 s]
0.0.Tri: Trace Attempt 195	[2236,05 s]
0.0.Ht: Trace Attempt 194	[2251,84 s]
0.0.Tri: Trace Attempt 196	[2268,41 s]
0.0.Tri: Trace Attempt 197	[2298,49 s]
0.0.Ht: Trace Attempt 196	[2311,92 s]
0.0.Tri: Trace Attempt 198	[2334,24 s]
0.0.Tri: Trace Attempt 199	[2364,53 s]
0.0.Tri: Trace Attempt 200	[2401,16 s]
0.0.Ht: Trace Attempt 198	[2401,68 s]
0.0.Tri: Trace Attempt 201	[2430,12 s]
0.0.Tri: Trace Attempt 202	[2463,17 s]
0.0.Tri: Trace Attempt 203	[2487,40 s]
0.0.Ht: Trace Attempt 201	[2487,93 s]
0.0.Tri: Trace Attempt 204	[2518,37 s]
0.0.Tri: Trace Attempt 205	[2553,24 s]
0.0.Ht: Trace Attempt 204	[2561,58 s]
0.0.Tri: Trace Attempt 206	[2596,50 s]
0.0.Tri: Trace Attempt 207	[2628,84 s]
0.0.Tri: Trace Attempt 208	[2657,21 s]
0.0.Ht: Trace Attempt 206	[2681,45 s]
0.0.Tri: Trace Attempt 209	[2682,05 s]
0.0.Tri: Trace Attempt 210	[2714,56 s]
0.0.Tri: Trace Attempt 211	[2733,69 s]
0.0.Ht: Trace Attempt 209	[2767,18 s]
0.0.Tri: Trace Attempt 212	[2772,43 s]
0.0.Tri: Trace Attempt 213	[2797,34 s]
0.0.Tri: Trace Attempt 214	[2833,41 s]
0.0.Ht: Trace Attempt 212	[2849,81 s]
0.0.Tri: Trace Attempt 215	[2879,13 s]
0.0.Tri: Trace Attempt 216	[2915,61 s]
0.0.Ht: Trace Attempt 215	[2958,08 s]
0.0.Tri: Trace Attempt 217	[2958,84 s]
0.0.Tri: Trace Attempt 218	[3007,01 s]
0.0.Tri: Trace Attempt 219	[3039,03 s]
0.0.Ht: Trace Attempt 217	[3065,82 s]
0.0.Tri: Trace Attempt 220	[3086,89 s]
0.0.Tri: Trace Attempt 221	[3118,30 s]
0.0.Ht: Trace Attempt 220	[3150,38 s]
0.0.Tri: Trace Attempt 222	[3159,99 s]
0.0.Tri: Trace Attempt 223	[3195,78 s]
0.0.Tri: Trace Attempt 224	[3223,06 s]
0.0.Ht: Trace Attempt 222	[3225,23 s]
0.0.Tri: Trace Attempt 225	[3252,39 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [3274,88]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 224	[3225,36 s]
0.0.Ht: Interrupted. [513,02 s]
0.0.Tri: Stopped processing property "property:0"	[3274,79 s].
0.0.Tri: Interrupted. [0,46 s]
0.0.Tri: Exited with Success (@ 3275,07 s)
0.0.Ht: Exited with Success (@ 3275,21 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.38     3274.97        0.00       99.99 %
     Ht        0.24     3274.96        0.00       99.99 %
    all        0.31     3274.97        0.00       99.99 %

    Data read    : 89.26 kiB
    Data written : 3.36 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 3252,267717
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=180,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=180,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=180,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=180,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=180,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=180,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=6)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=180,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=180,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=180,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=180,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=180,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=180,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:179] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 101 of 825 design flops, 0 of 0 design latches, 185 of 185 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 362
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.037s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.02 s]
0.0.Tri: Proof Simplification Iteration 4	[0.03 s]
0.0.PRE: Proof Simplification completed in 0,05 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 32328@optmaS1(local) jg_10987_optmaS1_14
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,03 s]
0.0.Ht: Trace Attempt  2	[0,04 s]
0.0.Ht: Trace Attempt  3	[0,05 s]
0.0.Ht: Trace Attempt  4	[0,06 s]
0.0.Ht: Trace Attempt  5	[0,09 s]
0.0.Ht: Trace Attempt  7	[0,12 s]
0.0.Ht: A trace with 7 cycles was found. [0,12 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.24 s.
0.0.Ht: Trace Attempt  8	[0,16 s]
0.0.Tri: Proofgrid shell started at 32327@optmaS1(local) jg_10987_optmaS1_14
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.03" ---- Launching main thread ----
0: ProofGrid usable level: 1
0.0.Tri:    0.45" ---- Launching abstraction thread ----
0.0.Tri:    0.51" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,90 s]
0.0.Tri: Trace Attempt  3	[0,91 s]
0.0.Tri: Trace Attempt  4	[0,93 s]
0.0.Tri: Trace Attempt  5	[1,02 s]
0.0.Ht: Trace Attempt 25	[4,62 s]
0.0.Tri:    4.96" Simplification phase 1 complete
INFO (IIM002): *** Stopping all proof jobs ***
0.0.Tri: Trace Attempt 24	[5,32 s]
INFO (IPF144): 0: Initiating shutdown of proof [5,55]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 26	[5,27 s]
0.0.Ht: Interrupted. [0,91 s]
0.0.Tri: Stopped processing property "property:0"	[5,51 s].
0.0.Ht: Exited with Success (@ 5,76 s)
0.0.Tri: Interrupted. [0,01 s]
0.0.Tri: Exited with Success (@ 5,76 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.50        5.55        0.00       91.70 %
     Ht        0.27        5.57        0.00       95.43 %
    all        0.38        5.56        0.00       93.53 %

    Data read    : 19.29 kiB
    Data written : 1.42 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 5,220034
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=190,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=190,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=190,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=190,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=190,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=190,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=6)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=190,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=190,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=190,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=190,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=190,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=190,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:189] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 101 of 865 design flops, 0 of 0 design latches, 195 of 195 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 382
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.04s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.02 s]
0.0.Tri: Proof Simplification Iteration 4	[0.04 s]
0.0.PRE: Proof Simplification completed in 0,04 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 32488@optmaS1(local) jg_10987_optmaS1_15
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 32489@optmaS1(local) jg_10987_optmaS1_15
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,07 s]
0.0.Ht: Trace Attempt  2	[0,07 s]
0.0.Ht: Trace Attempt  3	[0,07 s]
0.0.Ht: Trace Attempt  4	[0,07 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Ht: Trace Attempt  5	[0,08 s]
0.0.Ht: Trace Attempt  7	[0,10 s]
0.0.Ht: A trace with 7 cycles was found. [0,10 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.20 s.
0.0.Ht: Trace Attempt  8	[0,13 s]
0.0.Tri:    0.24" ---- Launching abstraction thread ----
0.0.Tri:    0.30" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,61 s]
0.0.Tri: Trace Attempt  3	[0,61 s]
0.0.Tri: Trace Attempt  4	[0,62 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  5	[0,85 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,05 s]
0.0.Tri: Stopped processing property "property:0"	[1,05 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.87" ---- Launching main thread ----
0.0.Tri:    1.22" ---- Launching abstraction thread ----
0.0.Tri:    1.25" ---- Launching multi-phase simplification thread ----
0.0.Ht: Trace Attempt 24	[4,31 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [4,53]
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [0,72 s]
0.0.Tri: Stopped processing property "property:0"	[3,64 s].
0.0.Ht: Exited with Success (@ 4,74 s)
0.0.Tri: Trace Attempt 20	[3,43 s]
0.0.Tri: Interrupted. [0,01 s]
0.0.Tri: Exited with Success (@ 4,74 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.29        4.74        0.00       94.20 %
     Ht        0.44        4.37        0.00       90.91 %
    all        0.36        4.56        0.00       92.59 %

    Data read    : 19.62 kiB
    Data written : 1.46 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 4,207204
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=200,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=200,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=200,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=200,number_of_lines=5,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=200,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=200,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=6)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=200,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=200,number_of_lines=5,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=200,number_of_lines=5,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=200,number_of_lines=5,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=200,number_of_lines=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=200,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:199] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 101 of 905 design flops, 0 of 0 design latches, 205 of 205 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 402
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.134s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.03 s]
0.0.Tri: Proof Simplification Iteration 3	[0.05 s]
0.0.Tri: Proof Simplification Iteration 4	[0.10 s]
0.0.PRE: Proof Simplification completed in 0,04 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 404@optmaS1(local) jg_10987_optmaS1_16
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 405@optmaS1(local) jg_10987_optmaS1_16
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,05 s]
0.0.Ht: Trace Attempt  2	[0,07 s]
0.0.Ht: Trace Attempt  3	[0,07 s]
0.0.Ht: Trace Attempt  4	[0,08 s]
0.0.Ht: Trace Attempt  5	[0,10 s]
0.0.Ht: Trace Attempt  7	[0,12 s]
0.0.Ht: A trace with 7 cycles was found. [0,13 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.23 s.
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Ht: Trace Attempt  8	[0,21 s]
0.0.Tri:    0.23" ---- Launching abstraction thread ----
0.0.Tri:    0.26" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,72 s]
0.0.Tri: Trace Attempt  3	[0,79 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  4	[0,84 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,04 s]
0.0.Tri: Stopped processing property "property:0"	[1,04 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri: Trace Attempt  5	[0,05 s]
0.0.Tri:    0.83" ---- Launching main thread ----
0.0.Tri:    1.05" ---- Launching abstraction thread ----
0.0.Tri:    1.11" ---- Launching multi-phase simplification thread ----
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [2,38]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 20	[2,24 s]
0.0.Ht: Interrupted. [0,38 s]
0.0.Tri: Stopped processing property "property:0"	[1,35 s].
0.0.Tri: Interrupted. [0,01 s]
0.0.Ht: Exited with Success (@ 2,43 s)
0.0.Tri: Exited with Success (@ 2,43 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.22        2.42        0.00       91.81 %
     Ht        0.31        2.25        0.00       87.76 %
    all        0.27        2.34        0.00       89.81 %

    Data read    : 19.76 kiB
    Data written : 1.43 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 2,073765
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=50,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=50,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=50,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=50,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=50,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=50,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=50,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=50,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:49] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 281 design flops, 0 of 0 design latches, 55 of 55 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 102
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.016s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.03 s]
0.0.Tri: Proof Simplification Iteration 4	[0.04 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 564@optmaS1(local) jg_10987_optmaS1_17
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 565@optmaS1(local) jg_10987_optmaS1_17
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,02 s]
0.0.Ht: Trace Attempt  2	[0,02 s]
0.0.Ht: Trace Attempt  3	[0,02 s]
0.0.Ht: Trace Attempt  4	[0,03 s]
0.0.Ht: Trace Attempt  5	[0,03 s]
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  7	[0,04 s]
0.0.Ht: A trace with 7 cycles was found. [0,05 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.14 s.
0.0.Ht: Trace Attempt  8	[0,08 s]
0.0.Tri:    0.02" ---- Launching main thread ----
0.0.Tri:    0.41" ---- Launching abstraction thread ----
0: ProofGrid usable level: 1
0.0.Tri:    0.52" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[1,00 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,00 s]
0.0.Tri: Stopped processing property "property:0"	[1,01 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.73" ---- Launching main thread ----
0.0.Tri:    0.94" ---- Launching abstraction thread ----
0.0.Tri:    0.97" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  3	[0,34 s]
0.0.Tri: Trace Attempt  4	[0,39 s]
0.0.Tri: Trace Attempt  5	[0,56 s]
0.0.Tri:    2.44" Simplification phase 1 complete
0.0.Tri:    3.09" Simplification phase 2 complete
0.0.Ht: Trace Attempt 36	[4,43 s]
0.0.Tri: Trace Attempt 35	[4,65 s]
0.0.Tri:    5.43" Simplification phase 3 complete
   5.43" ---- Completed simplification thread ----
0.0.Tri:    5.43" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    5.71" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 42	[8,90 s]
0.0.Tri: Trace Attempt 36	[11,33 s]
0.0.Ht: Trace Attempt 47	[13,00 s]
0.0.Ht: Trace Attempt 49	[17,07 s]
0.0.Tri: Trace Attempt 44	[16,25 s]
0.0.Tri: Trace Attempt 50	[20,45 s]
0.0.Ht: Trace Attempt 52	[21,50 s]
0.0.Ht: Trace Attempt 55	[26,00 s]
0.0.Tri: Trace Attempt 56	[26,11 s]
0.0.Ht: Trace Attempt 58	[30,46 s]
0.0.Tri: Trace Attempt 60	[31,11 s]
0.0.Ht: Trace Attempt 61	[34,75 s]
0.0.Tri: Trace Attempt 64	[35,74 s]
0.0.Ht: Trace Attempt 66	[39,69 s]
0.0.Tri: Trace Attempt 67	[39,97 s]
0.0.Ht: Trace Attempt 68	[44,02 s]
0.0.Tri: Trace Attempt 70	[45,39 s]
0.0.Ht: Trace Attempt 69	[48,13 s]
0.0.Tri: Trace Attempt 73	[49,86 s]
0.0.Ht: Trace Attempt 73	[53,02 s]
0.0.Tri: Trace Attempt 76	[56,39 s]
0.0.Ht: Trace Attempt 76	[59,86 s]
0.0.Tri: Trace Attempt 78	[61,14 s]
0.0.Ht: Trace Attempt 79	[66,59 s]
0.0.Tri: Trace Attempt 80	[65,77 s]
0.0.Tri: Trace Attempt 82	[70,31 s]
0.0.Ht: Trace Attempt 82	[74,47 s]
0.0.Tri: Trace Attempt 84	[77,26 s]
0.0.Ht: Trace Attempt 83	[78,87 s]
0.0.Tri: Trace Attempt 86	[82,45 s]
0.0.Ht: Trace Attempt 85	[84,21 s]
0.0.Tri: Trace Attempt 88	[87,38 s]
0.0.Ht: Trace Attempt 87	[89,58 s]
0.0.Tri: Trace Attempt 90	[92,58 s]
0.0.Ht: Trace Attempt 89	[94,47 s]
0.0.Tri: Trace Attempt 92	[97,95 s]
0.0.Ht: Trace Attempt 91	[100,40 s]
0.0.Tri: Trace Attempt 94	[103,02 s]
0.0.Ht: Trace Attempt 93	[106,16 s]
0.0.Tri: Trace Attempt 95	[107,17 s]
0.0.Ht: Trace Attempt 95	[112,55 s]
0.0.Tri: Trace Attempt 97	[113,50 s]
0.0.Tri: Trace Attempt 99	[934,59 s]
0.0.Ht: Trace Attempt 98	[937,91 s]
0.0.Tri: Trace Attempt 100	[939,48 s]
0.0.Ht: Trace Attempt 100	[943,35 s]
0.0.Tri: Trace Attempt 101	[945,13 s]
0.0.Ht: Trace Attempt 101	[950,16 s]
0.0.Tri: Trace Attempt 102	[949,84 s]
0.0.Tri: Trace Attempt 103	[953,91 s]
0.0.Tri: Stopped processing property "property:0"	[953,91 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [955,03]
0.0.Tri: Interrupted. [0,03 s]
0.0.Tri: Exited with Success (@ 955,07 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [21,69 s]
0.0.Ht: Exited with Success (@ 955,15 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.21      955.03        0.00       99.98 %
     Ht        0.27      954.96        0.00       99.97 %
    all        0.24      955.00        0.00       99.97 %

    Data read    : 14.18 kiB
    Data written : 1.96 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (102).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 953,907763
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=60,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=60,word_length=6)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=6)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=6)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=6)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=6)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=60,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=60,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=60,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=60,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=6)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=60,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=60,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:59] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 77 of 321 design flops, 0 of 0 design latches, 65 of 65 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 122
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.01s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.02 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 13460@optmaS1(local) jg_10987_optmaS1_18
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,07 s]
0.0.Ht: Proofgrid shell started at 13461@optmaS1(local) jg_10987_optmaS1_18
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,03 s]
0.0.Ht: Trace Attempt  2	[0,03 s]
0.0.Ht: Trace Attempt  3	[0,03 s]
0.0.Ht: Trace Attempt  4	[0,03 s]
0.0.Ht: Trace Attempt  5	[0,06 s]
0.0.Ht: Trace Attempt  7	[0,08 s]
0.0.Ht: A trace with 7 cycles was found. [0,08 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.15 s.
0.0.Tri:    0.02" ---- Launching main thread ----
0.0.Ht: Trace Attempt  8	[0,09 s]
0.0.Tri:    0.41" ---- Launching abstraction thread ----
0.0.Tri:    0.48" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,90 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  3	[0,94 s]
0.0.Tri: Trace Attempt  4	[0,97 s]
0.0.Tri: Trace Attempt  5	[1,03 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,03 s]
0.0.Tri: Stopped processing property "property:0"	[1,04 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.78" ---- Launching main thread ----
0.0.Tri:    1.03" ---- Launching abstraction thread ----
0.0.Tri:    1.13" ---- Launching multi-phase simplification thread ----
0.0.Tri:    2.54" Simplification phase 1 complete
0.0.Tri:    3.60" Simplification phase 2 complete
0.0.Ht: Trace Attempt 36	[5,00 s]
0.0.Tri: Trace Attempt 33	[4,57 s]
0.0.Tri:    6.99" Simplification phase 3 complete
   6.99" ---- Completed simplification thread ----
0.0.Tri:    6.99" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    7.42" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 42	[9,36 s]
0.0.Ht: Trace Attempt 45	[13,94 s]
0.0.Tri: Trace Attempt 37	[14,77 s]
0.0.Ht: Trace Attempt 49	[18,83 s]
0.0.Tri: Trace Attempt 43	[18,98 s]
0.0.Ht: Trace Attempt 52	[23,91 s]
0.0.Tri: Trace Attempt 48	[23,23 s]
0.0.Tri: Trace Attempt 53	[28,16 s]
0.0.Ht: Trace Attempt 56	[29,94 s]
0.0.Tri: Trace Attempt 58	[33,53 s]
0.0.Ht: Trace Attempt 59	[34,44 s]
0.0.Ht: Trace Attempt 62	[38,52 s]
0.0.Tri: Trace Attempt 62	[39,06 s]
0.0.Ht: Trace Attempt 65	[43,07 s]
0.0.Tri: Trace Attempt 66	[43,21 s]
0.0.Ht: Trace Attempt 68	[48,03 s]
0.0.Tri: Trace Attempt 69	[47,82 s]
0.0.Tri: Trace Attempt 71	[51,89 s]
0.0.Ht: Trace Attempt 71	[53,65 s]
0.0.Tri: Trace Attempt 73	[56,96 s]
0.0.Ht: Trace Attempt 73	[58,96 s]
0.0.Tri: Trace Attempt 75	[61,75 s]
0.0.Ht: Trace Attempt 75	[65,54 s]
0.0.Tri: Trace Attempt 78	[68,34 s]
0.0.Ht: Trace Attempt 78	[71,28 s]
0.0.Tri: Trace Attempt 79	[72,50 s]
0.0.Ht: Trace Attempt 80	[76,70 s]
0.0.Tri: Trace Attempt 82	[78,13 s]
0.0.Ht: Trace Attempt 83	[83,10 s]
0.0.Tri: Trace Attempt 84	[86,33 s]
0.0.Ht: Trace Attempt 85	[90,11 s]
0.0.Tri: Trace Attempt 86	[92,73 s]
0.0.Ht: Trace Attempt 87	[98,56 s]
0.0.Tri: Trace Attempt 89	[99,08 s]
0.0.Ht: Trace Attempt 89	[103,18 s]
0.0.Tri: Trace Attempt 90	[103,83 s]
0.0.Tri: Trace Attempt 91	[108,47 s]
0.0.Ht: Trace Attempt 91	[111,07 s]
0.0.Tri: Trace Attempt 93	[113,48 s]
0.0.Ht: Trace Attempt 93	[116,70 s]
0.0.Tri: Trace Attempt 95	[119,13 s]
0.0.Ht: Trace Attempt 95	[122,92 s]
0.0.Tri: Trace Attempt 96	[123,38 s]
0.0.Tri: Trace Attempt 98	[128,85 s]
0.0.Ht: Trace Attempt 96	[130,78 s]
0.0.Tri: Trace Attempt 99	[133,71 s]
0.0.Ht: Trace Attempt 99	[137,30 s]
0.0.Ht: Trace Attempt 100	[143,38 s]
0.0.Tri: Trace Attempt 101	[142,84 s]
0.0.Tri: Trace Attempt 102	[147,13 s]
0.0.Ht: Trace Attempt 101	[148,65 s]
0.0.Tri: Trace Attempt 103	[151,97 s]
0.0.Ht: Trace Attempt 103	[155,79 s]
0.0.Tri: Trace Attempt 104	[156,06 s]
0.0.Ht: Trace Attempt 104	[162,94 s]
0.0.Tri: Trace Attempt 106	[163,67 s]
0.0.Tri: Trace Attempt 107	[168,09 s]
0.0.Ht: Trace Attempt 106	[170,48 s]
0.0.Tri: Trace Attempt 108	[173,99 s]
0.0.Ht: Trace Attempt 108	[175,81 s]
0.0.Tri: Trace Attempt 109	[178,78 s]
0.0.Ht: Trace Attempt 109	[182,48 s]
0.0.Tri: Trace Attempt 110	[183,43 s]
0.0.Tri: Trace Attempt 111	[187,52 s]
0.0.Ht: Trace Attempt 110	[192,23 s]
0.0.Tri: Trace Attempt 112	[192,98 s]
0.0.Tri: Trace Attempt 113	[197,54 s]
0.0.Ht: Trace Attempt 112	[199,64 s]
0.0.Tri: Trace Attempt 114	[202,29 s]
0.0.Ht: Trace Attempt 114	[206,94 s]
0.0.Tri: Trace Attempt 115	[208,70 s]
0.0.Ht: Trace Attempt 115	[213,73 s]
0.0.Tri: Trace Attempt 116	[213,38 s]
0.0.Tri: Trace Attempt 117	[220,52 s]
0.0.Ht: Trace Attempt 116	[224,19 s]
0.0.Tri: Trace Attempt 118	[226,78 s]
0.0.Tri: Trace Attempt 119	[232,45 s]
0.0.Ht: Trace Attempt 118	[236,64 s]
0.0.Tri: Trace Attempt 121	[240,07 s]
0.0.Ht: Trace Attempt 120	[245,56 s]
0.0.Tri: Trace Attempt 122	[247,31 s]
0.0.Tri: Trace Attempt 123	[252,92 s]
0.0.Tri: Stopped processing property "property:0"	[252,94 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [253,99]
0.0.Tri: Interrupted. [0,05 s]
0.0.Tri: Exited with Success (@ 254,02 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 121	[245,58 s]
0.0.Ht: Interrupted. [38,72 s]
0.0.Ht: Exited with Success (@ 254,08 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.26      253.99        0.00       99.90 %
     Ht        0.42      253.79        0.00       99.83 %
    all        0.34      253.89        0.00       99.86 %

    Data read    : 17.91 kiB
    Data written : 2.12 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (122).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 252,921368
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=70,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=70,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=70,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=70,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=70,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=70,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=70,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=70,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=70,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=70,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=70,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=70,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:69] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 83 of 367 design flops, 0 of 0 design latches, 75 of 75 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 142
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.009s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 17360@optmaS1(local) jg_10987_optmaS1_19
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 17361@optmaS1(local) jg_10987_optmaS1_19
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,01 s]
0.0.Ht: Trace Attempt  2	[0,01 s]
0.0.Ht: Trace Attempt  3	[0,01 s]
0.0.Ht: Trace Attempt  4	[0,01 s]
0.0.Ht: Trace Attempt  5	[0,02 s]
0.0.Ht: Trace Attempt  7	[0,03 s]
0.0.Ht: A trace with 7 cycles was found. [0,03 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.12 s.
0.0.Ht: Trace Attempt  8	[0,04 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.28" ---- Launching abstraction thread ----
0.0.Tri:    0.35" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,73 s]
0.0.Tri: Trace Attempt  3	[0,75 s]
0.0.Tri: Trace Attempt  4	[0,77 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  5	[0,91 s]
0.0.Tri: Trace Attempt  6	[1,00 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,00 s]
0.0.Tri: Stopped processing property "property:0"	[1,01 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.86" ---- Launching main thread ----
0.0.Tri:    1.14" ---- Launching abstraction thread ----
0.0.Tri:    1.17" ---- Launching multi-phase simplification thread ----
0.0.Tri:    2.84" Simplification phase 1 complete
0.0.Tri:    4.41" Simplification phase 2 complete
0.0.Ht: Trace Attempt 32	[4,72 s]
0.0.Tri: Trace Attempt 30	[4,43 s]
0.0.Ht: Trace Attempt 38	[9,19 s]
0.0.Tri:    9.23" Simplification phase 3 complete
   9.23" ---- Completed simplification thread ----
   9.23" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    9.59" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 44	[14,13 s]
0.0.Tri: Trace Attempt 40	[16,29 s]
0.0.Ht: Trace Attempt 48	[18,33 s]
0.0.Tri: Trace Attempt 46	[20,45 s]
0.0.Ht: Trace Attempt 52	[23,06 s]
0.0.Tri: Trace Attempt 52	[26,11 s]
0.0.Ht: Trace Attempt 55	[27,95 s]
0.0.Ht: Trace Attempt 58	[32,03 s]
0.0.Tri: Trace Attempt 56	[31,17 s]
0.0.Ht: Trace Attempt 60	[36,94 s]
0.0.Tri: Trace Attempt 59	[36,13 s]
0.0.Tri: Trace Attempt 63	[41,38 s]
0.0.Ht: Trace Attempt 64	[43,11 s]
0.0.Ht: Trace Attempt 66	[47,20 s]
0.0.Tri: Trace Attempt 66	[46,67 s]
0.0.Tri: Trace Attempt 68	[50,80 s]
0.0.Ht: Trace Attempt 68	[52,20 s]
0.0.Tri: Trace Attempt 70	[55,62 s]
0.0.Ht: Trace Attempt 70	[57,86 s]
0.0.Tri: Trace Attempt 72	[61,44 s]
0.0.Ht: Trace Attempt 72	[62,81 s]
0.0.Tri: Trace Attempt 74	[65,50 s]
0.0.Ht: Trace Attempt 73	[67,18 s]
0.0.Tri: Trace Attempt 76	[70,52 s]
0.0.Ht: Trace Attempt 76	[74,71 s]
0.0.Tri: Trace Attempt 78	[76,75 s]
0.0.Ht: Trace Attempt 77	[79,39 s]
0.0.Tri: Trace Attempt 80	[80,75 s]
0.0.Tri: Trace Attempt 82	[86,59 s]
0.0.Ht: Trace Attempt 80	[88,01 s]
0.0.Tri: Trace Attempt 84	[92,93 s]
0.0.Ht: Trace Attempt 83	[95,93 s]
0.0.Ht: Trace Attempt 85	[101,31 s]
0.0.Tri: Trace Attempt 86	[100,97 s]
0.0.Ht: Trace Attempt 86	[107,13 s]
0.0.Tri: Trace Attempt 88	[109,83 s]
0.0.Ht: Trace Attempt 88	[114,11 s]
0.0.Tri: Trace Attempt 89	[114,69 s]
0.0.Tri: Trace Attempt 90	[119,12 s]
0.0.Ht: Trace Attempt 89	[122,76 s]
0.0.Tri: Trace Attempt 92	[126,11 s]
0.0.Ht: Trace Attempt 91	[130,91 s]
0.0.Tri: Trace Attempt 94	[133,84 s]
0.0.Ht: Trace Attempt 93	[140,28 s]
0.0.Tri: Trace Attempt 96	[141,95 s]
0.0.Ht: Trace Attempt 96	[146,63 s]
0.0.Tri: Trace Attempt 98	[151,56 s]
0.0.Ht: Trace Attempt 97	[152,93 s]
0.0.Tri: Trace Attempt 99	[158,33 s]
0.0.Tri: Trace Attempt 100	[163,37 s]
0.0.Ht: Trace Attempt 99	[164,78 s]
0.0.Tri: Trace Attempt 101	[167,82 s]
0.0.Ht: Trace Attempt 101	[173,54 s]
0.0.Tri: Trace Attempt 103	[177,09 s]
0.0.Tri: Trace Attempt 104	[183,00 s]
0.0.Ht: Trace Attempt 103	[185,22 s]
0.0.Tri: Trace Attempt 105	[189,38 s]
0.0.Ht: Trace Attempt 105	[193,39 s]
0.0.Tri: Trace Attempt 106	[193,56 s]
0.0.Ht: Trace Attempt 106	[200,12 s]
0.0.Tri: Trace Attempt 107	[200,10 s]
0.0.Ht: Trace Attempt 107	[206,27 s]
0.0.Tri: Trace Attempt 108	[212,06 s]
0.0.Ht: Trace Attempt 108	[215,04 s]
0.0.Tri: Trace Attempt 109	[219,13 s]
0.0.Ht: Trace Attempt 109	[225,73 s]
0.0.Tri: Trace Attempt 111	[228,31 s]
0.0.Tri: Trace Attempt 112	[235,19 s]
0.0.Ht: Trace Attempt 111	[237,13 s]
0.0.Tri: Trace Attempt 113	[244,16 s]
0.0.Ht: Trace Attempt 113	[245,79 s]
0.0.Tri: Trace Attempt 114	[250,17 s]
0.0.Ht: Trace Attempt 114	[256,33 s]
0.0.Tri: Trace Attempt 115	[256,72 s]
0.0.Tri: Trace Attempt 116	[262,32 s]
0.0.Ht: Trace Attempt 115	[264,89 s]
0.0.Tri: Trace Attempt 117	[268,31 s]
0.0.Ht: Trace Attempt 117	[272,35 s]
0.0.Tri: Trace Attempt 118	[273,05 s]
0.0.Ht: Trace Attempt 118	[283,12 s]
0.0.Tri: Trace Attempt 119	[282,55 s]
0.0.Tri: Trace Attempt 120	[288,61 s]
0.0.Tri: Trace Attempt 121	[296,69 s]
0.0.Ht: Trace Attempt 119	[301,48 s]
0.0.Tri: Trace Attempt 122	[304,91 s]
0.0.Tri: Trace Attempt 123	[311,30 s]
0.0.Ht: Trace Attempt 122	[314,81 s]
0.0.Tri: Trace Attempt 124	[319,43 s]
0.0.Tri: Trace Attempt 125	[327,98 s]
0.0.Ht: Trace Attempt 124	[331,64 s]
0.0.Tri: Trace Attempt 126	[335,83 s]
0.0.Tri: Trace Attempt 127	[340,00 s]
0.0.Tri: Trace Attempt 128	[349,76 s]
0.0.Ht: Trace Attempt 126	[351,75 s]
0.0.Tri: Trace Attempt 129	[357,47 s]
0.0.Tri: Trace Attempt 130	[368,50 s]
0.0.Ht: Trace Attempt 129	[371,62 s]
0.0.Tri: Trace Attempt 131	[376,98 s]
0.0.Tri: Trace Attempt 132	[384,37 s]
0.0.Ht: Trace Attempt 131	[387,69 s]
0.0.Tri: Trace Attempt 133	[393,30 s]
0.0.Ht: Trace Attempt 133	[397,62 s]
0.0.Tri: Trace Attempt 134	[405,10 s]
0.0.Ht: Trace Attempt 134	[414,78 s]
0.0.Tri: Trace Attempt 135	[415,63 s]
0.0.Tri: Trace Attempt 136	[422,99 s]
0.0.Ht: Trace Attempt 135	[425,20 s]
0.0.Tri: Trace Attempt 137	[431,43 s]
0.0.Ht: Trace Attempt 137	[437,90 s]
0.0.Tri: Trace Attempt 138	[445,42 s]
0.0.Ht: Trace Attempt 138	[453,28 s]
0.0.Tri: Trace Attempt 139	[454,59 s]
0.0.Tri: Trace Attempt 140	[468,19 s]
0.0.Ht: Trace Attempt 139	[469,62 s]
0.0.Tri: Trace Attempt 141	[483,42 s]
0.0.Ht: Trace Attempt 141	[485,58 s]
0.0.Tri: Trace Attempt 142	[492,64 s]
0.0.Ht: Trace Attempt 142	[501,58 s]
0.0.Tri: Trace Attempt 143	[502,31 s]
0.0.Tri: Stopped processing property "property:0"	[502,32 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [503,46]
0.0.Tri: Interrupted. [0,09 s]
0.0.Tri: Exited with Success (@ 503,50 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [78,93 s]
0.0.Ht: Exited with Success (@ 503,59 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.17      503.46        0.00       99.97 %
     Ht        0.37      503.24        0.00       99.93 %
    all        0.27      503.35        0.00       99.95 %

    Data read    : 25.65 kiB
    Data written : 2.30 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (142).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 502,309553
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=80,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=80,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=80,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=80,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=3)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=80,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=3)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=80,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=3)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=80,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=80,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=80,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=80,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=3)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=80,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=80,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:79] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 83 of 407 design flops, 0 of 0 design latches, 85 of 85 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 162
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.016s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 24977@optmaS1(local) jg_10987_optmaS1_20
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,05 s]
0.0.Ht: Trace Attempt  2	[0,05 s]
0.0.Ht: Trace Attempt  3	[0,05 s]
0.0.Ht: Trace Attempt  4	[0,06 s]
0.0.Ht: Trace Attempt  5	[0,06 s]
0.0.Ht: Trace Attempt  7	[0,07 s]
0.0.Ht: A trace with 7 cycles was found. [0,07 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.20 s.
0.0.Ht: Trace Attempt  8	[0,08 s]
0.0.Tri: Proofgrid shell started at 24976@optmaS1(local) jg_10987_optmaS1_20
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Tri:    0.37" ---- Launching abstraction thread ----
0.0.Tri:    0.44" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,76 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  3	[0,78 s]
0.0.Tri: Trace Attempt  4	[0,85 s]
0.0.Tri: Trace Attempt  5	[0,96 s]
0.0.Tri:    2.97" Simplification phase 1 complete
0.0.Ht: Trace Attempt 29	[4,62 s]
0.0.Tri:    4.46" Simplification phase 2 complete
0.0.Tri: Trace Attempt 30	[5,40 s]
0.0.Ht: Trace Attempt 36	[8,73 s]
0.0.Tri: Trace Attempt 39	[9,45 s]
0.0.Tri:   11.81" Simplification phase 3 complete
  11.81" ---- Completed simplification thread ----
0.0.Tri:   11.81" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   12.16" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 42	[13,81 s]
0.0.Ht: Trace Attempt 45	[18,10 s]
0.0.Ht: Trace Attempt 47	[22,78 s]
0.0.Tri: Trace Attempt 42	[25,09 s]
0.0.Ht: Trace Attempt 50	[28,70 s]
0.0.Tri: Trace Attempt 46	[29,13 s]
0.0.Tri: Trace Attempt 50	[33,16 s]
0.0.Ht: Trace Attempt 53	[33,59 s]
0.0.Tri: Trace Attempt 54	[37,68 s]
0.0.Ht: Trace Attempt 55	[38,46 s]
0.0.Tri: Trace Attempt 58	[42,48 s]
0.0.Ht: Trace Attempt 58	[47,01 s]
0.0.Tri: Trace Attempt 62	[47,63 s]
0.0.Tri: Trace Attempt 64	[52,88 s]
0.0.Ht: Trace Attempt 64	[53,24 s]
0.0.Ht: Trace Attempt 65	[57,44 s]
0.0.Tri: Trace Attempt 66	[58,52 s]
0.0.Ht: Trace Attempt 67	[61,44 s]
0.0.Tri: Trace Attempt 69	[64,14 s]
0.0.Ht: Trace Attempt 68	[66,21 s]
0.0.Tri: Trace Attempt 71	[68,30 s]
0.0.Ht: Trace Attempt 70	[72,36 s]
0.0.Tri: Trace Attempt 73	[75,19 s]
0.0.Tri: Trace Attempt 75	[79,56 s]
0.0.Ht: Trace Attempt 72	[79,92 s]
0.0.Ht: Trace Attempt 76	[85,70 s]
0.0.Tri: Trace Attempt 77	[86,96 s]
0.0.Ht: Trace Attempt 77	[91,26 s]
0.0.Tri: Trace Attempt 79	[91,98 s]
0.0.Tri: Trace Attempt 81	[99,21 s]
0.0.Ht: Trace Attempt 79	[99,75 s]
0.0.Tri: Trace Attempt 83	[107,03 s]
0.0.Ht: Trace Attempt 82	[107,25 s]
0.0.Tri: Trace Attempt 85	[113,28 s]
0.0.Ht: Trace Attempt 84	[114,10 s]
0.0.Tri: Trace Attempt 87	[121,22 s]
0.0.Ht: Trace Attempt 86	[122,43 s]
0.0.Tri: Trace Attempt 89	[128,03 s]
0.0.Ht: Trace Attempt 88	[129,13 s]
0.0.Tri: Trace Attempt 90	[133,26 s]
0.0.Ht: Trace Attempt 90	[137,35 s]
0.0.Tri: Trace Attempt 92	[141,03 s]
0.0.Ht: Trace Attempt 92	[146,90 s]
0.0.Tri: Trace Attempt 93	[146,90 s]
0.0.Tri: Trace Attempt 94	[151,60 s]
0.0.Ht: Trace Attempt 93	[155,67 s]
0.0.Tri: Trace Attempt 95	[155,97 s]
0.0.Tri: Trace Attempt 96	[160,22 s]
0.0.Ht: Trace Attempt 95	[164,31 s]
0.0.Tri: Trace Attempt 97	[164,89 s]
0.0.Tri: Trace Attempt 98	[169,56 s]
0.0.Ht: Trace Attempt 97	[172,58 s]
0.0.Tri: Trace Attempt 99	[176,36 s]
0.0.Ht: Trace Attempt 99	[178,62 s]
0.0.Tri: Trace Attempt 100	[181,08 s]
0.0.Ht: Trace Attempt 100	[184,12 s]
0.0.Tri: Trace Attempt 102	[188,89 s]
0.0.Ht: Trace Attempt 101	[191,07 s]
0.0.Tri: Trace Attempt 103	[196,16 s]
0.0.Ht: Trace Attempt 103	[199,96 s]
0.0.Tri: Trace Attempt 105	[204,54 s]
0.0.Ht: Trace Attempt 105	[207,31 s]
0.0.Tri: Trace Attempt 106	[213,38 s]
0.0.Tri: Trace Attempt 107	[217,51 s]
0.0.Ht: Trace Attempt 106	[218,73 s]
0.0.Tri: Trace Attempt 108	[223,22 s]
0.0.Ht: Trace Attempt 108	[226,08 s]
0.0.Tri: Trace Attempt 109	[229,44 s]
0.0.Ht: Trace Attempt 109	[232,83 s]
0.0.Tri: Trace Attempt 110	[237,92 s]
0.0.Ht: Trace Attempt 110	[244,11 s]
0.0.Tri: Trace Attempt 111	[244,70 s]
0.0.Tri: Trace Attempt 112	[253,01 s]
0.0.Ht: Trace Attempt 111	[253,43 s]
0.0.Ht: Trace Attempt 113	[261,28 s]
0.0.Tri: Trace Attempt 113	[261,90 s]
0.0.Tri: Trace Attempt 114	[269,28 s]
0.0.Ht: Trace Attempt 114	[273,59 s]
0.0.Tri: Trace Attempt 115	[278,37 s]
0.0.Ht: Trace Attempt 115	[280,45 s]
0.0.Tri: Trace Attempt 116	[284,45 s]
0.0.Ht: Trace Attempt 116	[286,21 s]
0.0.Tri: Trace Attempt 117	[290,21 s]
0.0.Ht: Trace Attempt 117	[294,20 s]
0.0.Tri: Trace Attempt 119	[303,55 s]
0.0.Ht: Trace Attempt 118	[304,55 s]
0.0.Tri: Trace Attempt 120	[310,79 s]
0.0.Ht: Trace Attempt 120	[315,22 s]
0.0.Tri: Trace Attempt 121	[317,72 s]
0.0.Ht: Trace Attempt 121	[322,10 s]
0.0.Tri: Trace Attempt 122	[323,55 s]
0.0.Ht: Trace Attempt 122	[331,23 s]
0.0.Tri: Trace Attempt 123	[331,98 s]
0.0.Ht: Trace Attempt 123	[341,60 s]
0.0.Tri: Trace Attempt 124	[343,70 s]
0.0.Ht: Trace Attempt 124	[351,17 s]
0.0.Tri: Trace Attempt 125	[352,82 s]
0.0.Ht: Trace Attempt 125	[357,77 s]
0.0.Tri: Trace Attempt 126	[359,89 s]
0.0.Ht: Trace Attempt 126	[366,36 s]
0.0.Tri: Trace Attempt 127	[369,32 s]
0.0.Ht: Trace Attempt 127	[377,98 s]
0.0.Tri: Trace Attempt 128	[378,65 s]
0.0.Ht: Trace Attempt 128	[387,08 s]
0.0.Tri: Trace Attempt 129	[393,12 s]
0.0.Ht: Trace Attempt 129	[400,56 s]
0.0.Tri: Trace Attempt 130	[402,66 s]
0.0.Ht: Trace Attempt 130	[408,70 s]
0.0.Tri: Trace Attempt 131	[413,65 s]
0.0.Ht: Trace Attempt 131	[419,73 s]
0.0.Tri: Trace Attempt 132	[422,94 s]
0.0.Tri: Trace Attempt 133	[430,78 s]
0.0.Ht: Trace Attempt 132	[432,10 s]
0.0.Tri: Trace Attempt 134	[441,96 s]
0.0.Ht: Trace Attempt 134	[443,89 s]
0.0.Ht: Trace Attempt 135	[452,15 s]
0.0.Tri: Trace Attempt 135	[454,82 s]
0.0.Ht: Trace Attempt 136	[464,86 s]
0.0.Tri: Trace Attempt 136	[467,01 s]
0.0.Ht: Trace Attempt 137	[474,08 s]
0.0.Tri: Trace Attempt 137	[476,63 s]
0.0.Ht: Trace Attempt 138	[483,99 s]
0.0.Tri: Trace Attempt 138	[485,52 s]
0.0.Ht: Trace Attempt 139	[494,70 s]
0.0.Tri: Trace Attempt 139	[496,52 s]
0.0.Ht: Trace Attempt 140	[504,67 s]
0.0.Tri: Trace Attempt 140	[505,36 s]
0.0.Ht: Trace Attempt 141	[514,14 s]
0.0.Tri: Trace Attempt 141	[516,08 s]
0.0.Tri: Trace Attempt 142	[526,47 s]
0.0.Ht: Trace Attempt 142	[526,94 s]
0.0.Ht: Trace Attempt 143	[540,56 s]
0.0.Tri: Trace Attempt 143	[540,91 s]
0.0.Ht: Trace Attempt 144	[552,22 s]
0.0.Tri: Trace Attempt 144	[553,31 s]
0.0.Ht: Trace Attempt 145	[562,00 s]
0.0.Tri: Trace Attempt 145	[562,96 s]
0.0.Ht: Trace Attempt 146	[575,89 s]
0.0.Tri: Trace Attempt 146	[578,09 s]
0.0.Tri: Trace Attempt 147	[586,15 s]
0.0.Ht: Trace Attempt 147	[589,62 s]
0.0.Tri: Trace Attempt 148	[598,61 s]
0.0.Ht: Trace Attempt 148	[605,80 s]
0.0.Tri: Trace Attempt 149	[613,00 s]
0.0.Ht: Trace Attempt 149	[614,16 s]
0.0.Tri: Trace Attempt 150	[623,54 s]
0.0.Ht: Trace Attempt 150	[630,24 s]
0.0.Tri: Trace Attempt 151	[637,04 s]
0.0.Ht: Trace Attempt 151	[643,72 s]
0.0.Ht: Trace Attempt 152	[653,15 s]
0.0.Tri: Trace Attempt 152	[656,26 s]
0.0.Tri: Trace Attempt 153	[664,44 s]
0.0.Ht: Trace Attempt 153	[665,40 s]
0.0.Ht: Trace Attempt 154	[678,00 s]
0.0.Tri: Trace Attempt 154	[681,10 s]
0.0.Ht: Trace Attempt 155	[689,41 s]
0.0.Tri: Trace Attempt 155	[690,72 s]
0.0.Ht: Trace Attempt 156	[697,26 s]
0.0.Tri: Trace Attempt 156	[702,65 s]
0.0.Ht: Trace Attempt 157	[707,83 s]
0.0.Tri: Trace Attempt 157	[714,68 s]
0.0.Tri: Trace Attempt 158	[725,27 s]
0.0.Ht: Trace Attempt 158	[728,19 s]
0.0.Ht: Trace Attempt 159	[739,46 s]
0.0.Tri: Trace Attempt 159	[743,48 s]
0.0.Ht: Trace Attempt 160	[753,23 s]
0.0.Tri: Trace Attempt 160	[760,52 s]
0.0.Ht: Trace Attempt 161	[768,41 s]
0.0.Tri: Trace Attempt 161	[773,67 s]
0.0.Ht: Trace Attempt 162	[784,20 s]
0.0.Tri: Trace Attempt 162	[785,59 s]
0.0.Tri: Trace Attempt 163	[799,05 s]
0.0.Tri: Stopped processing property "property:0"	[799,04 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [799,24]
0.0.Tri: Interrupted. [0,12 s]
0.0.Tri: Exited with Success (@ 799,27 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [122,69 s]
0.0.Ht: Exited with Success (@ 799,33 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.37      799.08        0.00       99.95 %
     Ht        0.15      799.24        0.00       99.98 %
    all        0.26      799.16        0.00       99.97 %

    Data read    : 32.33 kiB
    Data written : 2.41 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (162).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 799,027558
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=90,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=90,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=90,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=90,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=90,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=90,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=90,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=90,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=90,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=90,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=90,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=90,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:89] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 85 of 449 design flops, 0 of 0 design latches, 95 of 95 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 182
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.018s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.02 s]
0.0.Tri: Proof Simplification Iteration 4	[0.04 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 2815@optmaS1(local) jg_10987_optmaS1_21
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Ht: Proofgrid shell started at 2817@optmaS1(local) jg_10987_optmaS1_21
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,07 s]
0.0.Ht: Trace Attempt  2	[0,08 s]
0.0.Ht: Trace Attempt  3	[0,08 s]
0.0.Ht: Trace Attempt  4	[0,09 s]
0.0.Ht: Trace Attempt  5	[0,10 s]
0.0.Ht: Trace Attempt  7	[0,11 s]
0.0.Ht: A trace with 7 cycles was found. [0,12 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.22 s.
0.0.Ht: Trace Attempt  8	[0,17 s]
0.0.Tri:    0.25" ---- Launching abstraction thread ----
0.0.Tri:    0.28" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,69 s]
0.0.Tri: Trace Attempt  3	[0,71 s]
0.0.Tri: Trace Attempt  4	[0,73 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  5	[0,91 s]
0.0.Tri: Trace Attempt  6	[1,09 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,09 s]
0.0.Tri: Stopped processing property "property:0"	[1,10 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.93" ---- Launching main thread ----
0.0.Tri:    1.16" ---- Launching abstraction thread ----
0.0.Tri:    1.21" ---- Launching multi-phase simplification thread ----
0.0.Tri:    3.64" Simplification phase 1 complete
0.0.Ht: Trace Attempt 26	[4,75 s]
0.0.Tri: Trace Attempt 26	[4,21 s]
0.0.Tri:    5.69" Simplification phase 2 complete
0.0.Tri: Trace Attempt 33	[8,34 s]
0.0.Ht: Trace Attempt 31	[9,25 s]
0.0.Tri: Trace Attempt 41	[12,72 s]
0.0.Ht: Trace Attempt 41	[14,47 s]
0.0.Tri:   15.31" Simplification phase 3 complete
0.0.Tri:   15.31" ---- Completed simplification thread ----
0.0.Tri:   15.31" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   15.68" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 45	[19,06 s]
0.0.Ht: Trace Attempt 48	[23,74 s]
0.0.Tri: Trace Attempt 44	[28,68 s]
0.0.Ht: Trace Attempt 52	[30,48 s]
0.0.Tri: Trace Attempt 49	[32,80 s]
0.0.Ht: Trace Attempt 54	[35,23 s]
0.0.Tri: Trace Attempt 53	[37,80 s]
0.0.Ht: Trace Attempt 56	[41,93 s]
0.0.Tri: Trace Attempt 56	[41,98 s]
0.0.Ht: Trace Attempt 57	[46,00 s]
0.0.Tri: Trace Attempt 60	[47,54 s]
0.0.Tri: Trace Attempt 62	[51,98 s]
0.0.Ht: Trace Attempt 61	[55,85 s]
0.0.Tri: Trace Attempt 64	[56,64 s]
0.0.Tri: Trace Attempt 67	[61,68 s]
0.0.Ht: Trace Attempt 66	[63,91 s]
0.0.Tri: Trace Attempt 69	[67,28 s]
0.0.Ht: Trace Attempt 68	[69,25 s]
0.0.Tri: Trace Attempt 71	[72,50 s]
0.0.Ht: Trace Attempt 70	[74,06 s]
0.0.Tri: Trace Attempt 73	[78,05 s]
0.0.Ht: Trace Attempt 72	[81,18 s]
0.0.Tri: Trace Attempt 75	[83,41 s]
0.0.Tri: Trace Attempt 76	[87,67 s]
0.0.Ht: Trace Attempt 75	[90,00 s]
0.0.Tri: Trace Attempt 78	[92,52 s]
0.0.Ht: Trace Attempt 77	[95,14 s]
0.0.Tri: Trace Attempt 80	[100,11 s]
0.0.Ht: Trace Attempt 79	[101,80 s]
0.0.Tri: Trace Attempt 82	[106,10 s]
0.0.Ht: Trace Attempt 81	[107,41 s]
0.0.Ht: Trace Attempt 83	[111,46 s]
0.0.Tri: Trace Attempt 84	[111,45 s]
0.0.Tri: Trace Attempt 86	[119,96 s]
0.0.Ht: Trace Attempt 84	[122,12 s]
0.0.Tri: Trace Attempt 87	[124,34 s]
0.0.Ht: Trace Attempt 87	[133,03 s]
0.0.Tri: Trace Attempt 89	[132,21 s]
0.0.Tri: Trace Attempt 91	[140,56 s]
0.0.Ht: Trace Attempt 89	[145,29 s]
0.0.Tri: Trace Attempt 92	[146,10 s]
0.0.Ht: Trace Attempt 92	[151,66 s]
0.0.Tri: Trace Attempt 93	[151,00 s]
0.0.Tri: Trace Attempt 94	[157,00 s]
0.0.Ht: Trace Attempt 93	[159,44 s]
0.0.Tri: Trace Attempt 96	[164,92 s]
0.0.Ht: Trace Attempt 95	[169,29 s]
0.0.Tri: Trace Attempt 97	[171,24 s]
0.0.Tri: Trace Attempt 98	[175,88 s]
0.0.Ht: Trace Attempt 97	[179,19 s]
0.0.Tri: Trace Attempt 99	[181,18 s]
0.0.Ht: Trace Attempt 99	[189,51 s]
0.0.Tri: Trace Attempt 101	[191,90 s]
0.0.Tri: Trace Attempt 102	[196,74 s]
0.0.Ht: Trace Attempt 101	[199,34 s]
0.0.Tri: Trace Attempt 104	[205,38 s]
0.0.Tri: Trace Attempt 105	[209,51 s]
0.0.Ht: Trace Attempt 103	[211,52 s]
0.0.Tri: Trace Attempt 106	[215,59 s]
0.0.Tri: Trace Attempt 107	[221,25 s]
0.0.Ht: Trace Attempt 106	[223,53 s]
0.0.Tri: Trace Attempt 108	[227,37 s]
0.0.Tri: Trace Attempt 109	[233,87 s]
0.0.Ht: Trace Attempt 108	[236,10 s]
0.0.Tri: Trace Attempt 110	[240,65 s]
0.0.Ht: Trace Attempt 110	[248,38 s]
0.0.Tri: Trace Attempt 111	[249,28 s]
0.0.Tri: Trace Attempt 112	[254,80 s]
0.0.Ht: Trace Attempt 111	[258,36 s]
0.0.Tri: Trace Attempt 113	[261,26 s]
0.0.Tri: Trace Attempt 114	[267,05 s]
0.0.Ht: Trace Attempt 113	[268,60 s]
0.0.Tri: Trace Attempt 115	[272,95 s]
0.0.Ht: Trace Attempt 115	[278,17 s]
0.0.Tri: Trace Attempt 116	[279,43 s]
0.0.Tri: Trace Attempt 117	[287,49 s]
0.0.Ht: Trace Attempt 116	[294,72 s]
0.0.Tri: Trace Attempt 118	[295,33 s]
0.0.Tri: Trace Attempt 119	[303,41 s]
0.0.Tri: Trace Attempt 120	[309,90 s]
0.0.Ht: Trace Attempt 118	[311,76 s]
0.0.Tri: Trace Attempt 121	[315,28 s]
0.0.Tri: Trace Attempt 122	[323,68 s]
0.0.Ht: Trace Attempt 121	[325,89 s]
0.0.Tri: Trace Attempt 123	[331,71 s]
0.0.Ht: Trace Attempt 123	[338,97 s]
0.0.Tri: Trace Attempt 124	[341,95 s]
0.0.Ht: Trace Attempt 124	[350,50 s]
0.0.Tri: Trace Attempt 125	[349,97 s]
0.0.Tri: Trace Attempt 126	[358,32 s]
0.0.Ht: Trace Attempt 125	[363,54 s]
0.0.Tri: Trace Attempt 127	[366,08 s]
0.0.Tri: Trace Attempt 128	[371,36 s]
0.0.Ht: Trace Attempt 127	[378,57 s]
0.0.Tri: Trace Attempt 129	[384,19 s]
0.0.Tri: Trace Attempt 130	[389,69 s]
0.0.Ht: Trace Attempt 129	[391,31 s]
0.0.Tri: Trace Attempt 131	[397,99 s]
0.0.Tri: Trace Attempt 132	[406,87 s]
0.0.Ht: Trace Attempt 131	[412,83 s]
0.0.Tri: Trace Attempt 133	[415,34 s]
0.0.Tri: Trace Attempt 134	[422,61 s]
0.0.Tri: Trace Attempt 135	[431,17 s]
0.0.Ht: Trace Attempt 133	[432,08 s]
0.0.Tri: Trace Attempt 136	[440,50 s]
0.0.Ht: Trace Attempt 136	[445,61 s]
0.0.Tri: Trace Attempt 137	[452,04 s]
0.0.Ht: Trace Attempt 137	[460,90 s]
0.0.Tri: Trace Attempt 138	[460,73 s]
0.0.Tri: Trace Attempt 139	[470,12 s]
0.0.Ht: Trace Attempt 138	[474,20 s]
0.0.Tri: Trace Attempt 140	[481,19 s]
0.0.Tri: Trace Attempt 141	[494,44 s]
0.0.Ht: Trace Attempt 140	[497,37 s]
0.0.Tri: Trace Attempt 142	[505,00 s]
0.0.Tri: Trace Attempt 143	[515,14 s]
0.0.Tri: Trace Attempt 144	[527,22 s]
0.0.Ht: Trace Attempt 142	[529,82 s]
0.0.Tri: Trace Attempt 145	[537,32 s]
0.0.Ht: Trace Attempt 145	[553,52 s]
0.0.Tri: Trace Attempt 146	[554,67 s]
0.0.Ht: Trace Attempt 146	[566,05 s]
0.0.Tri: Trace Attempt 147	[566,99 s]
0.0.Tri: Trace Attempt 148	[579,09 s]
0.0.Ht: Trace Attempt 147	[584,71 s]
0.0.Tri: Trace Attempt 149	[588,66 s]
0.0.Tri: Trace Attempt 150	[598,79 s]
0.0.Ht: Trace Attempt 149	[609,37 s]
0.0.Tri: Trace Attempt 151	[610,13 s]
0.0.Tri: Trace Attempt 152	[620,69 s]
0.0.Ht: Trace Attempt 151	[629,23 s]
0.0.Tri: Trace Attempt 153	[628,37 s]
0.0.Tri: Trace Attempt 154	[635,54 s]
0.0.Tri: Trace Attempt 155	[650,36 s]
0.0.Ht: Trace Attempt 154	[651,90 s]
0.0.Tri: Trace Attempt 156	[664,80 s]
0.0.Ht: Trace Attempt 156	[673,45 s]
0.0.Tri: Trace Attempt 157	[676,14 s]
0.0.Tri: Trace Attempt 158	[694,71 s]
0.0.Ht: Trace Attempt 157	[707,05 s]
0.0.Tri: Trace Attempt 159	[709,41 s]
0.0.Tri: Trace Attempt 160	[725,78 s]
0.0.Ht: Trace Attempt 159	[732,62 s]
0.0.Tri: Trace Attempt 161	[741,51 s]
0.0.Tri: Trace Attempt 162	[755,17 s]
0.0.Ht: Trace Attempt 161	[758,64 s]
0.0.Tri: Trace Attempt 163	[770,12 s]
0.0.Ht: Trace Attempt 163	[787,70 s]
0.0.Tri: Trace Attempt 164	[787,23 s]
0.0.Tri: Trace Attempt 165	[803,93 s]
0.0.Ht: Trace Attempt 164	[808,20 s]
0.0.Tri: Trace Attempt 166	[822,93 s]
0.0.Ht: Trace Attempt 166	[838,48 s]
0.0.Tri: Trace Attempt 167	[843,15 s]
0.0.Tri: Trace Attempt 168	[858,07 s]
0.0.Ht: Trace Attempt 167	[866,59 s]
0.0.Tri: Trace Attempt 169	[874,88 s]
0.0.Tri: Trace Attempt 170	[886,57 s]
0.0.Ht: Trace Attempt 169	[897,45 s]
0.0.Tri: Trace Attempt 171	[906,00 s]
0.0.Tri: Trace Attempt 172	[924,01 s]
0.0.Ht: Trace Attempt 171	[929,71 s]
0.0.Tri: Trace Attempt 173	[933,78 s]
0.0.Tri: Trace Attempt 174	[948,75 s]
0.0.Ht: Trace Attempt 173	[958,65 s]
0.0.Tri: Trace Attempt 175	[961,93 s]
0.0.Tri: Trace Attempt 176	[974,92 s]
0.0.Tri: Trace Attempt 177	[993,93 s]
0.0.Ht: Trace Attempt 175	[996,37 s]
0.0.Tri: Trace Attempt 178	[1012,50 s]
0.0.Tri: Trace Attempt 179	[1024,75 s]
0.0.Ht: Trace Attempt 178	[1034,34 s]
0.0.Tri: Trace Attempt 180	[1044,57 s]
0.0.Tri: Trace Attempt 181	[1060,47 s]
0.0.Ht: Trace Attempt 180	[1063,56 s]
0.0.Tri: Trace Attempt 182	[1075,43 s]
0.0.Tri: Trace Attempt 183	[1097,36 s]
0.0.Tri: Stopped processing property "property:0"	[1097,36 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1098,48]
0.0.Tri: Interrupted. [0,17 s]
0.0.Tri: Exited with Success (@ 1098,56 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 181	[1063,57 s]
0.0.Ht: Interrupted. [171,86 s]
0.0.Ht: Exited with Success (@ 1098,64 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.29     1098.48        0.00       99.97 %
     Ht        0.49     1098.24        0.00       99.96 %
    all        0.39     1098.36        0.00       99.96 %

    Data read    : 39.94 kiB
    Data written : 2.69 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (182).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 1097,357921
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=100,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=100,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=100,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=100,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=100,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=100,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=100,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=100,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=100,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=100,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=100,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=100,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:99] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 85 of 489 design flops, 0 of 0 design latches, 105 of 105 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 202
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.014s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 16800@optmaS1(local) jg_10987_optmaS1_22
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 16801@optmaS1(local) jg_10987_optmaS1_22
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  1	[0,08 s]
0.0.Ht: Trace Attempt  2	[0,08 s]
0.0.Ht: Trace Attempt  3	[0,09 s]
0.0.Ht: Trace Attempt  4	[0,10 s]
0.0.Ht: Trace Attempt  5	[0,13 s]
0.0.Ht: Trace Attempt  7	[0,15 s]
0.0.Ht: A trace with 7 cycles was found. [0,16 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.21 s.
0.0.Ht: Trace Attempt  8	[0,19 s]
0.0.Tri:    0.02" ---- Launching main thread ----
0.0.Tri:    0.34" ---- Launching abstraction thread ----
0.0.Tri:    0.42" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,85 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  3	[0,92 s]
0.0.Tri: Trace Attempt  4	[1,01 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,01 s]
0.0.Tri: Stopped processing property "property:0"	[1,01 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.80" ---- Launching main thread ----
0.0.Tri:    1.01" ---- Launching abstraction thread ----
0.0.Tri:    1.08" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  5	[0,65 s]
0.0.Tri:    4.08" Simplification phase 1 complete
0.0.Ht: Trace Attempt 29	[4,43 s]
0.0.Tri:    5.29" Simplification phase 2 complete
0.0.Tri: Trace Attempt 31	[4,67 s]
0.0.Tri: Trace Attempt 39	[8,72 s]
0.0.Ht: Trace Attempt 37	[9,81 s]
0.0.Ht: Trace Attempt 42	[13,91 s]
0.0.Tri: Trace Attempt 44	[14,01 s]
0.0.Tri:   14.96" Simplification phase 3 complete
0.0.Tri:   14.96" ---- Completed simplification thread ----
0.0.Tri:   14.96" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   15.26" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 46	[18,15 s]
0.0.Ht: Trace Attempt 48	[22,31 s]
0.0.Ht: Trace Attempt 50	[26,63 s]
0.0.Tri: Trace Attempt 45	[27,92 s]
0.0.Ht: Trace Attempt 52	[32,01 s]
0.0.Tri: Trace Attempt 48	[32,33 s]
0.0.Tri: Trace Attempt 52	[37,21 s]
0.0.Ht: Trace Attempt 54	[38,89 s]
0.0.Tri: Trace Attempt 55	[41,52 s]
0.0.Ht: Trace Attempt 56	[43,97 s]
0.0.Tri: Trace Attempt 58	[46,86 s]
0.0.Ht: Trace Attempt 57	[48,58 s]
0.0.Tri: Trace Attempt 61	[52,49 s]
0.0.Ht: Trace Attempt 59	[53,61 s]
0.0.Tri: Trace Attempt 64	[58,83 s]
0.0.Ht: Trace Attempt 62	[60,00 s]
0.0.Tri: Trace Attempt 67	[64,27 s]
0.0.Ht: Trace Attempt 65	[65,78 s]
0.0.Tri: Trace Attempt 70	[70,43 s]
0.0.Ht: Trace Attempt 70	[74,31 s]
0.0.Tri: Trace Attempt 72	[76,55 s]
0.0.Ht: Trace Attempt 72	[80,70 s]
0.0.Tri: Trace Attempt 74	[81,37 s]
0.0.Ht: Trace Attempt 74	[85,24 s]
0.0.Tri: Trace Attempt 76	[88,14 s]
0.0.Ht: Trace Attempt 75	[92,14 s]
0.0.Tri: Trace Attempt 78	[94,03 s]
0.0.Ht: Trace Attempt 78	[98,90 s]
0.0.Tri: Trace Attempt 80	[101,31 s]
0.0.Ht: Trace Attempt 80	[106,30 s]
0.0.Tri: Trace Attempt 81	[106,20 s]
0.0.Ht: Trace Attempt 81	[113,80 s]
0.0.Tri: Trace Attempt 83	[114,48 s]
0.0.Ht: Trace Attempt 83	[119,33 s]
0.0.Tri: Trace Attempt 84	[118,76 s]
0.0.Tri: Trace Attempt 85	[123,06 s]
0.0.Ht: Trace Attempt 84	[125,89 s]
0.0.Tri: Trace Attempt 87	[131,19 s]
0.0.Ht: Trace Attempt 86	[133,11 s]
0.0.Tri: Trace Attempt 89	[137,65 s]
0.0.Ht: Trace Attempt 88	[139,66 s]
0.0.Tri: Trace Attempt 90	[144,47 s]
0.0.Ht: Trace Attempt 90	[148,32 s]
0.0.Tri: Trace Attempt 92	[149,15 s]
0.0.Tri: Trace Attempt 93	[155,03 s]
0.0.Ht: Trace Attempt 92	[158,26 s]
0.0.Tri: Trace Attempt 94	[159,82 s]
0.0.Ht: Trace Attempt 94	[166,16 s]
0.0.Tri: Trace Attempt 95	[165,75 s]
0.0.Tri: Trace Attempt 96	[170,30 s]
0.0.Ht: Trace Attempt 95	[175,59 s]
0.0.Tri: Trace Attempt 97	[175,62 s]
0.0.Tri: Trace Attempt 98	[181,53 s]
0.0.Ht: Trace Attempt 97	[186,56 s]
0.0.Tri: Trace Attempt 99	[186,99 s]
0.0.Tri: Trace Attempt 100	[192,04 s]
0.0.Ht: Trace Attempt 99	[194,01 s]
0.0.Tri: Trace Attempt 102	[199,66 s]
0.0.Ht: Trace Attempt 101	[202,19 s]
0.0.Tri: Trace Attempt 103	[207,55 s]
0.0.Tri: Trace Attempt 104	[212,41 s]
0.0.Ht: Trace Attempt 103	[213,57 s]
0.0.Tri: Trace Attempt 105	[217,89 s]
0.0.Tri: Trace Attempt 106	[225,60 s]
0.0.Ht: Trace Attempt 105	[230,08 s]
0.0.Tri: Trace Attempt 107	[231,13 s]
0.0.Tri: Trace Attempt 108	[237,06 s]
0.0.Ht: Trace Attempt 107	[244,21 s]
0.0.Tri: Trace Attempt 109	[246,16 s]
0.0.Ht: Trace Attempt 109	[252,58 s]
0.0.Tri: Trace Attempt 110	[255,10 s]
0.0.Tri: Trace Attempt 111	[261,31 s]
0.0.Ht: Trace Attempt 110	[264,96 s]
0.0.Tri: Trace Attempt 112	[265,50 s]
0.0.Tri: Trace Attempt 113	[273,17 s]
0.0.Ht: Trace Attempt 112	[280,21 s]
0.0.Tri: Trace Attempt 114	[280,07 s]
0.0.Tri: Trace Attempt 115	[285,60 s]
0.0.Tri: Trace Attempt 116	[293,66 s]
0.0.Ht: Trace Attempt 114	[295,14 s]
0.0.Tri: Trace Attempt 117	[299,44 s]
0.0.Tri: Trace Attempt 118	[307,45 s]
0.0.Ht: Trace Attempt 117	[308,49 s]
0.0.Tri: Trace Attempt 119	[315,81 s]
0.0.Ht: Trace Attempt 118	[320,63 s]
0.0.Tri: Trace Attempt 120	[323,60 s]
0.0.Tri: Trace Attempt 121	[330,63 s]
0.0.Ht: Trace Attempt 120	[336,50 s]
0.0.Tri: Trace Attempt 122	[339,91 s]
0.0.Tri: Trace Attempt 123	[345,34 s]
0.0.Ht: Trace Attempt 122	[349,94 s]
0.0.Tri: Trace Attempt 124	[353,32 s]
0.0.Tri: Trace Attempt 125	[360,63 s]
0.0.Ht: Trace Attempt 124	[364,35 s]
0.0.Tri: Trace Attempt 126	[366,77 s]
0.0.Tri: Trace Attempt 127	[375,17 s]
0.0.Ht: Trace Attempt 126	[377,71 s]
0.0.Tri: Trace Attempt 128	[384,46 s]
0.0.Tri: Trace Attempt 129	[392,58 s]
0.0.Ht: Trace Attempt 128	[397,68 s]
0.0.Tri: Trace Attempt 130	[401,80 s]
0.0.Tri: Trace Attempt 131	[410,13 s]
0.0.Tri: Trace Attempt 132	[415,76 s]
0.0.Ht: Trace Attempt 130	[417,47 s]
0.0.Tri: Trace Attempt 133	[424,51 s]
0.0.Tri: Trace Attempt 134	[435,91 s]
0.0.Ht: Trace Attempt 133	[437,02 s]
0.0.Tri: Trace Attempt 135	[444,32 s]
0.0.Tri: Trace Attempt 136	[453,36 s]
0.0.Ht: Trace Attempt 135	[458,39 s]
0.0.Tri: Trace Attempt 137	[465,18 s]
0.0.Tri: Trace Attempt 138	[475,24 s]
0.0.Ht: Trace Attempt 137	[478,79 s]
0.0.Tri: Trace Attempt 139	[488,07 s]
0.0.Tri: Trace Attempt 140	[498,03 s]
0.0.Ht: Trace Attempt 139	[500,97 s]
0.0.Tri: Trace Attempt 141	[511,54 s]
0.0.Tri: Trace Attempt 142	[523,09 s]
0.0.Ht: Trace Attempt 141	[525,97 s]
0.0.Tri: Trace Attempt 143	[537,37 s]
0.0.Tri: Trace Attempt 144	[549,58 s]
0.0.Ht: Trace Attempt 143	[550,71 s]
0.0.Tri: Trace Attempt 145	[563,96 s]
0.0.Ht: Trace Attempt 145	[574,22 s]
0.0.Tri: Trace Attempt 146	[577,32 s]
0.0.Tri: Trace Attempt 147	[587,07 s]
0.0.Tri: Trace Attempt 148	[596,77 s]
0.0.Ht: Trace Attempt 146	[597,95 s]
0.0.Tri: Trace Attempt 149	[612,61 s]
0.0.Ht: Trace Attempt 149	[627,02 s]
0.0.Tri: Trace Attempt 150	[627,90 s]
0.0.Tri: Trace Attempt 151	[643,71 s]
0.0.Ht: Trace Attempt 150	[648,73 s]
0.0.Tri: Trace Attempt 152	[653,68 s]
0.0.Tri: Trace Attempt 153	[668,91 s]
0.0.Ht: Trace Attempt 152	[678,61 s]
0.0.Tri: Trace Attempt 154	[683,17 s]
0.0.Tri: Trace Attempt 155	[696,27 s]
0.0.Ht: Trace Attempt 154	[706,85 s]
0.0.Tri: Trace Attempt 156	[711,10 s]
0.0.Tri: Trace Attempt 157	[727,23 s]
0.0.Ht: Trace Attempt 156	[735,75 s]
0.0.Tri: Trace Attempt 158	[742,61 s]
0.0.Tri: Trace Attempt 159	[759,19 s]
0.0.Ht: Trace Attempt 158	[764,33 s]
0.0.Tri: Trace Attempt 160	[770,23 s]
0.0.Tri: Trace Attempt 161	[785,07 s]
0.0.Ht: Trace Attempt 160	[794,18 s]
0.0.Tri: Trace Attempt 162	[801,71 s]
0.0.Tri: Trace Attempt 163	[813,68 s]
0.0.Ht: Trace Attempt 162	[826,82 s]
0.0.Tri: Trace Attempt 164	[829,33 s]
0.0.Tri: Trace Attempt 165	[843,16 s]
0.0.Ht: Trace Attempt 164	[861,34 s]
0.0.Tri: Trace Attempt 166	[861,73 s]
0.0.Tri: Trace Attempt 167	[878,77 s]
0.0.Tri: Trace Attempt 168	[892,85 s]
0.0.Ht: Trace Attempt 166	[894,78 s]
0.0.Tri: Trace Attempt 169	[907,46 s]
0.0.Tri: Trace Attempt 170	[926,01 s]
0.0.Ht: Trace Attempt 169	[935,43 s]
0.0.Tri: Trace Attempt 171	[940,72 s]
0.0.Tri: Trace Attempt 172	[955,83 s]
0.0.Ht: Trace Attempt 171	[966,78 s]
0.0.Tri: Trace Attempt 173	[971,77 s]
0.0.Tri: Trace Attempt 174	[993,72 s]
0.0.Ht: Trace Attempt 173	[1010,35 s]
0.0.Tri: Trace Attempt 175	[1011,95 s]
0.0.Tri: Trace Attempt 176	[1026,76 s]
0.0.Ht: Trace Attempt 175	[1038,87 s]
0.0.Tri: Trace Attempt 177	[1040,47 s]
0.0.Tri: Trace Attempt 178	[1061,28 s]
0.0.Ht: Trace Attempt 177	[1072,25 s]
0.0.Tri: Trace Attempt 179	[1083,47 s]
0.0.Tri: Trace Attempt 180	[1099,44 s]
0.0.Ht: Trace Attempt 179	[1105,03 s]
0.0.Tri: Trace Attempt 181	[1119,04 s]
0.0.Tri: Trace Attempt 182	[1136,62 s]
0.0.Ht: Trace Attempt 181	[1140,82 s]
0.0.Tri: Trace Attempt 183	[1155,72 s]
0.0.Ht: Trace Attempt 183	[1169,95 s]
0.0.Tri: Trace Attempt 184	[1171,10 s]
0.0.Tri: Trace Attempt 185	[1187,32 s]
0.0.Tri: Trace Attempt 186	[1208,51 s]
0.0.Ht: Trace Attempt 184	[1211,17 s]
0.0.Tri: Trace Attempt 187	[1227,44 s]
0.0.Ht: Trace Attempt 187	[1234,77 s]
0.0.Tri: Trace Attempt 188	[1247,45 s]
0.0.Tri: Trace Attempt 189	[1261,69 s]
0.0.Ht: Trace Attempt 188	[1275,66 s]
0.0.Tri: Trace Attempt 190	[1279,60 s]
0.0.Tri: Trace Attempt 191	[1299,43 s]
0.0.Ht: Trace Attempt 190	[1307,42 s]
0.0.Tri: Trace Attempt 192	[1322,95 s]
0.0.Ht: Trace Attempt 192	[1337,73 s]
0.0.Tri: Trace Attempt 193	[1342,17 s]
0.0.Tri: Trace Attempt 194	[1361,43 s]
0.0.Ht: Trace Attempt 193	[1375,78 s]
0.0.Tri: Trace Attempt 195	[1382,20 s]
0.0.Ht: Trace Attempt 195	[1405,78 s]
0.0.Tri: Trace Attempt 196	[1411,08 s]
0.0.Ht: Trace Attempt 196	[1433,89 s]
0.0.Tri: Trace Attempt 197	[1436,20 s]
0.0.Tri: Trace Attempt 198	[1458,15 s]
0.0.Ht: Trace Attempt 197	[1473,10 s]
0.0.Tri: Trace Attempt 199	[1483,68 s]
0.0.Ht: Trace Attempt 199	[1503,97 s]
0.0.Tri: Trace Attempt 200	[1507,73 s]
0.0.Ht: Trace Attempt 200	[1527,26 s]
0.0.Tri: Trace Attempt 201	[1531,85 s]
0.0.Ht: Trace Attempt 201	[1554,50 s]
0.0.Tri: Trace Attempt 202	[1554,78 s]
0.0.Tri: Trace Attempt 203	[1580,82 s]
0.0.Tri: Stopped processing property "property:0"	[1580,83 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1581,87]
0.0.Tri: Interrupted. [0,23 s]
0.0.Tri: Exited with Success (@ 1582,12 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [246,66 s]
0.0.Ht: Exited with Success (@ 1582,28 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.35     1581.86        0.00       99.98 %
     Ht        0.32     1581.85        0.00       99.98 %
    all        0.34     1581.85        0.00       99.98 %

    Data read    : 50.34 kiB
    Data written : 2.92 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (202).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 1580,824608
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=110,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=110,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=110,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=110,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=110,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=110,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=110,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=110,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=110,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=110,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=110,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=110,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:109] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 85 of 529 design flops, 0 of 0 design latches, 115 of 115 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 222
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.018s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.02 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 5084@optmaS1(local) jg_10987_optmaS1_23
0.0.Tri: Proofgrid shell started at 5083@optmaS1(local) jg_10987_optmaS1_23
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,01 s]
0.0.Ht: Trace Attempt  2	[0,01 s]
0.0.Ht: Trace Attempt  3	[0,01 s]
0.0.Ht: Trace Attempt  4	[0,01 s]
0.0.Ht: Trace Attempt  5	[0,02 s]
0.0.Ht: Trace Attempt  7	[0,03 s]
0.0.Ht: A trace with 7 cycles was found. [0,03 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.17 s.
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  8	[0,06 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.15" ---- Launching abstraction thread ----
0.0.Tri:    0.25" ---- Launching multi-phase simplification thread ----
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  2	[0,71 s]
0.0.Tri: Trace Attempt  3	[0,74 s]
0.0.Tri: Trace Attempt  4	[0,75 s]
0.0.Tri: Trace Attempt  5	[0,87 s]
0.0.Tri: Trace Attempt  8	[1,00 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,00 s]
0.0.Tri: Stopped processing property "property:0"	[0,87 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.76" ---- Launching main thread ----
0.0.Tri:    1.07" ---- Launching abstraction thread ----
0.0.Tri:    1.16" ---- Launching multi-phase simplification thread ----
0.0.Tri:    3.74" Simplification phase 1 complete
0.0.Ht: Trace Attempt 28	[4,10 s]
0.0.Tri: Trace Attempt 29	[4,15 s]
0.0.Tri:    5.98" Simplification phase 2 complete
0.0.Ht: Trace Attempt 33	[8,47 s]
0.0.Tri: Trace Attempt 37	[8,66 s]
0.0.Ht: Trace Attempt 40	[13,21 s]
0.0.Tri: Trace Attempt 42	[13,46 s]
0.0.Tri:   15.07" Simplification phase 3 complete
  15.07" ---- Completed simplification thread ----
  15.07" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   15.43" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 44	[19,65 s]
0.0.Ht: Trace Attempt 46	[25,48 s]
0.0.Ht: Trace Attempt 48	[29,61 s]
0.0.Tri: Trace Attempt 43	[29,04 s]
0.0.Tri: Trace Attempt 48	[33,71 s]
0.0.Ht: Trace Attempt 50	[35,83 s]
0.0.Tri: Trace Attempt 53	[38,53 s]
0.0.Ht: Trace Attempt 52	[41,39 s]
0.0.Tri: Trace Attempt 56	[42,95 s]
0.0.Ht: Trace Attempt 54	[45,39 s]
0.0.Tri: Trace Attempt 59	[47,31 s]
0.0.Tri: Trace Attempt 61	[51,56 s]
0.0.Ht: Trace Attempt 60	[55,01 s]
0.0.Tri: Trace Attempt 64	[58,14 s]
0.0.Ht: Trace Attempt 62	[60,28 s]
0.0.Tri: Trace Attempt 67	[63,51 s]
0.0.Ht: Trace Attempt 65	[65,43 s]
0.0.Ht: Trace Attempt 68	[70,87 s]
0.0.Tri: Trace Attempt 70	[71,05 s]
0.0.Tri: Trace Attempt 71	[75,05 s]
0.0.Ht: Trace Attempt 70	[76,81 s]
0.0.Tri: Trace Attempt 73	[79,55 s]
0.0.Ht: Trace Attempt 72	[83,34 s]
0.0.Tri: Trace Attempt 75	[85,61 s]
0.0.Ht: Trace Attempt 74	[90,20 s]
0.0.Tri: Trace Attempt 77	[91,83 s]
0.0.Ht: Trace Attempt 76	[96,97 s]
0.0.Tri: Trace Attempt 78	[97,54 s]
0.0.Ht: Trace Attempt 78	[103,00 s]
0.0.Tri: Trace Attempt 80	[103,47 s]
0.0.Ht: Trace Attempt 80	[109,70 s]
0.0.Tri: Trace Attempt 82	[110,08 s]
0.0.Tri: Trace Attempt 83	[115,72 s]
0.0.Ht: Trace Attempt 82	[118,19 s]
0.0.Tri: Trace Attempt 85	[121,36 s]
0.0.Tri: Trace Attempt 86	[126,51 s]
0.0.Ht: Trace Attempt 84	[128,01 s]
0.0.Tri: Trace Attempt 87	[131,33 s]
0.0.Tri: Trace Attempt 89	[138,46 s]
0.0.Ht: Trace Attempt 87	[140,78 s]
0.0.Tri: Trace Attempt 90	[143,69 s]
0.0.Ht: Trace Attempt 90	[147,69 s]
0.0.Tri: Trace Attempt 91	[149,17 s]
0.0.Tri: Trace Attempt 92	[155,33 s]
0.0.Ht: Trace Attempt 91	[157,00 s]
0.0.Tri: Trace Attempt 94	[163,87 s]
0.0.Ht: Trace Attempt 93	[164,93 s]
0.0.Tri: Trace Attempt 95	[168,24 s]
0.0.Ht: Trace Attempt 95	[177,30 s]
0.0.Tri: Trace Attempt 96	[176,80 s]
0.0.Tri: Trace Attempt 97	[181,08 s]
0.0.Ht: Trace Attempt 96	[185,74 s]
0.0.Tri: Trace Attempt 98	[186,36 s]
0.0.Tri: Trace Attempt 99	[192,63 s]
0.0.Ht: Trace Attempt 98	[196,00 s]
0.0.Tri: Trace Attempt 100	[199,16 s]
0.0.Tri: Trace Attempt 101	[206,52 s]
0.0.Ht: Trace Attempt 100	[209,30 s]
0.0.Tri: Trace Attempt 102	[211,54 s]
0.0.Ht: Trace Attempt 102	[217,33 s]
0.0.Tri: Trace Attempt 104	[221,97 s]
0.0.Tri: Trace Attempt 105	[228,02 s]
0.0.Ht: Trace Attempt 104	[230,60 s]
0.0.Tri: Trace Attempt 106	[232,87 s]
0.0.Tri: Trace Attempt 107	[237,62 s]
0.0.Ht: Trace Attempt 106	[243,14 s]
0.0.Tri: Trace Attempt 108	[243,32 s]
0.0.Tri: Trace Attempt 109	[249,78 s]
0.0.Ht: Trace Attempt 108	[254,16 s]
0.0.Tri: Trace Attempt 110	[258,29 s]
0.0.Tri: Trace Attempt 111	[264,66 s]
0.0.Ht: Trace Attempt 110	[268,16 s]
0.0.Tri: Trace Attempt 112	[271,90 s]
0.0.Tri: Trace Attempt 113	[277,26 s]
0.0.Ht: Trace Attempt 112	[281,80 s]
0.0.Tri: Trace Attempt 114	[283,53 s]
0.0.Tri: Trace Attempt 115	[290,29 s]
0.0.Ht: Trace Attempt 114	[296,93 s]
0.0.Tri: Trace Attempt 116	[298,91 s]
0.0.Tri: Trace Attempt 117	[306,87 s]
0.0.Ht: Trace Attempt 116	[314,59 s]
0.0.Tri: Trace Attempt 118	[315,40 s]
0.0.Tri: Trace Attempt 119	[321,92 s]
0.0.Ht: Trace Attempt 118	[331,36 s]
0.0.Tri: Trace Attempt 120	[332,47 s]
0.0.Tri: Trace Attempt 121	[339,80 s]
0.0.Ht: Trace Attempt 120	[346,90 s]
0.0.Tri: Trace Attempt 122	[350,03 s]
0.0.Tri: Trace Attempt 123	[359,50 s]
0.0.Ht: Trace Attempt 122	[361,80 s]
0.0.Tri: Trace Attempt 124	[368,34 s]
0.0.Ht: Trace Attempt 124	[373,87 s]
0.0.Tri: Trace Attempt 125	[376,26 s]
0.0.Tri: Trace Attempt 126	[386,13 s]
0.0.Ht: Trace Attempt 125	[389,33 s]
0.0.Tri: Trace Attempt 127	[392,89 s]
0.0.Tri: Trace Attempt 128	[402,57 s]
0.0.Ht: Trace Attempt 127	[403,91 s]
0.0.Tri: Trace Attempt 129	[408,77 s]
0.0.Ht: Trace Attempt 129	[418,48 s]
0.0.Tri: Trace Attempt 130	[421,37 s]
0.0.Tri: Trace Attempt 131	[429,55 s]
0.0.Ht: Trace Attempt 130	[436,46 s]
0.0.Tri: Trace Attempt 132	[441,72 s]
0.0.Tri: Trace Attempt 133	[449,91 s]
0.0.Ht: Trace Attempt 132	[460,52 s]
0.0.Tri: Trace Attempt 134	[463,02 s]
0.0.Tri: Trace Attempt 135	[478,31 s]
0.0.Ht: Trace Attempt 134	[479,70 s]
0.0.Tri: Trace Attempt 136	[492,62 s]
0.0.Ht: Trace Attempt 136	[497,68 s]
0.0.Ht: Trace Attempt 137	[509,64 s]
0.0.Tri: Trace Attempt 137	[514,58 s]
0.0.Tri: Trace Attempt 138	[525,55 s]
0.0.Ht: Trace Attempt 138	[527,16 s]
0.0.Tri: Trace Attempt 139	[536,78 s]
0.0.Ht: Trace Attempt 139	[543,63 s]
0.0.Tri: Trace Attempt 140	[552,41 s]
0.0.Tri: Trace Attempt 141	[565,23 s]
0.0.Ht: Trace Attempt 140	[572,78 s]
0.0.Tri: Trace Attempt 142	[576,11 s]
0.0.Tri: Trace Attempt 143	[587,48 s]
0.0.Tri: Trace Attempt 144	[598,41 s]
0.0.Ht: Trace Attempt 142	[601,06 s]
0.0.Tri: Trace Attempt 145	[610,30 s]
0.0.Ht: Trace Attempt 145	[623,94 s]
0.0.Tri: Trace Attempt 146	[622,95 s]
0.0.Tri: Trace Attempt 147	[640,28 s]
0.0.Ht: Trace Attempt 146	[646,17 s]
0.0.Tri: Trace Attempt 148	[650,95 s]
0.0.Tri: Trace Attempt 149	[662,55 s]
0.0.Ht: Trace Attempt 148	[665,11 s]
0.0.Tri: Trace Attempt 150	[676,48 s]
0.0.Tri: Trace Attempt 151	[689,48 s]
0.0.Ht: Trace Attempt 150	[693,37 s]
0.0.Tri: Trace Attempt 152	[702,11 s]
0.0.Ht: Trace Attempt 152	[714,92 s]
0.0.Tri: Trace Attempt 153	[725,08 s]
0.0.Tri: Trace Attempt 154	[741,02 s]
0.0.Ht: Trace Attempt 153	[742,81 s]
0.0.Tri: Trace Attempt 155	[752,10 s]
0.0.Ht: Trace Attempt 155	[766,17 s]
0.0.Tri: Trace Attempt 156	[766,23 s]
0.0.Tri: Trace Attempt 157	[780,73 s]
0.0.Ht: Trace Attempt 156	[792,46 s]
0.0.Tri: Trace Attempt 158	[798,30 s]
0.0.Tri: Trace Attempt 159	[813,72 s]
0.0.Ht: Trace Attempt 158	[815,77 s]
0.0.Tri: Trace Attempt 160	[834,91 s]
0.0.Ht: Trace Attempt 160	[843,28 s]
0.0.Tri: Trace Attempt 161	[850,68 s]
0.0.Tri: Trace Attempt 162	[863,06 s]
0.0.Ht: Trace Attempt 161	[868,02 s]
0.0.Tri: Trace Attempt 163	[881,36 s]
0.0.Ht: Trace Attempt 163	[894,73 s]
0.0.Tri: Trace Attempt 164	[903,01 s]
0.0.Ht: Trace Attempt 164	[921,67 s]
0.0.Tri: Trace Attempt 165	[921,04 s]
0.0.Tri: Trace Attempt 166	[938,60 s]
0.0.Ht: Trace Attempt 165	[947,45 s]
0.0.Tri: Trace Attempt 167	[956,97 s]
0.0.Tri: Trace Attempt 168	[971,61 s]
0.0.Ht: Trace Attempt 167	[979,48 s]
0.0.Tri: Trace Attempt 169	[988,64 s]
0.0.Tri: Trace Attempt 170	[1005,50 s]
0.0.Ht: Trace Attempt 169	[1011,12 s]
0.0.Tri: Trace Attempt 171	[1024,88 s]
0.0.Ht: Trace Attempt 171	[1039,40 s]
0.0.Tri: Trace Attempt 172	[1048,47 s]
0.0.Tri: Trace Attempt 173	[1067,53 s]
0.0.Ht: Trace Attempt 172	[1075,39 s]
0.0.Tri: Trace Attempt 174	[1085,96 s]
0.0.Tri: Trace Attempt 175	[1103,56 s]
0.0.Ht: Trace Attempt 174	[1113,61 s]
0.0.Tri: Trace Attempt 176	[1118,78 s]
0.0.Tri: Trace Attempt 177	[1142,25 s]
0.0.Ht: Trace Attempt 176	[1147,64 s]
0.0.Tri: Trace Attempt 178	[1159,47 s]
0.0.Ht: Trace Attempt 178	[1174,35 s]
0.0.Tri: Trace Attempt 179	[1178,84 s]
0.0.Tri: Trace Attempt 180	[1205,47 s]
0.0.Ht: Trace Attempt 179	[1209,13 s]
0.0.Tri: Trace Attempt 181	[1224,53 s]
0.0.Tri: Trace Attempt 182	[1245,28 s]
0.0.Ht: Trace Attempt 181	[1250,06 s]
0.0.Tri: Trace Attempt 183	[1260,59 s]
0.0.Ht: Trace Attempt 183	[1274,41 s]
0.0.Tri: Trace Attempt 184	[1282,32 s]
0.0.Tri: Trace Attempt 185	[1299,72 s]
0.0.Ht: Trace Attempt 184	[1303,58 s]
0.0.Tri: Trace Attempt 186	[1319,88 s]
0.0.Ht: Trace Attempt 186	[1337,45 s]
0.0.Tri: Trace Attempt 187	[1340,85 s]
0.0.Ht: Trace Attempt 187	[1364,12 s]
0.0.Tri: Trace Attempt 188	[1364,56 s]
0.0.Tri: Trace Attempt 189	[1381,16 s]
0.0.Ht: Trace Attempt 188	[1398,69 s]
0.0.Tri: Trace Attempt 190	[1407,22 s]
0.0.Tri: Trace Attempt 191	[1426,57 s]
0.0.Ht: Trace Attempt 190	[1435,79 s]
0.0.Tri: Trace Attempt 192	[1450,62 s]
0.0.Ht: Trace Attempt 192	[1465,43 s]
0.0.Tri: Trace Attempt 193	[1474,03 s]
0.0.Ht: Trace Attempt 193	[1483,23 s]
0.0.Tri: Trace Attempt 194	[1499,82 s]
0.0.Ht: Trace Attempt 194	[1505,24 s]
0.0.Tri: Trace Attempt 195	[1525,44 s]
0.0.Ht: Trace Attempt 195	[1530,49 s]
0.0.Tri: Trace Attempt 196	[1549,17 s]
0.0.Ht: Trace Attempt 196	[1559,10 s]
0.0.Tri: Trace Attempt 197	[1570,94 s]
0.0.Ht: Trace Attempt 197	[1586,54 s]
0.0.Tri: Trace Attempt 198	[1608,43 s]
0.0.Ht: Trace Attempt 198	[1609,58 s]
0.0.Ht: Trace Attempt 199	[1627,64 s]
0.0.Tri: Trace Attempt 199	[1631,56 s]
0.0.Tri: Trace Attempt 200	[1653,92 s]
0.0.Ht: Trace Attempt 200	[1656,36 s]
0.0.Tri: Trace Attempt 201	[1683,41 s]
0.0.Ht: Trace Attempt 201	[1687,37 s]
0.0.Tri: Trace Attempt 202	[1704,57 s]
0.0.Ht: Trace Attempt 202	[1711,49 s]
0.0.Tri: Trace Attempt 203	[1731,10 s]
0.0.Ht: Trace Attempt 203	[1739,63 s]
0.0.Tri: Trace Attempt 204	[1754,68 s]
0.0.Ht: Trace Attempt 204	[1760,69 s]
0.0.Ht: Trace Attempt 205	[1783,11 s]
0.0.Tri: Trace Attempt 205	[1782,99 s]
0.0.Ht: Trace Attempt 206	[1803,15 s]
0.0.Tri: Trace Attempt 206	[1808,07 s]
0.0.Ht: Trace Attempt 207	[1829,23 s]
0.0.Tri: Trace Attempt 207	[1833,58 s]
0.0.Ht: Trace Attempt 208	[1858,69 s]
0.0.Tri: Trace Attempt 208	[1871,66 s]
0.0.Ht: Trace Attempt 209	[1882,99 s]
0.0.Tri: Trace Attempt 209	[1895,47 s]
0.0.Ht: Trace Attempt 210	[1909,83 s]
0.0.Tri: Trace Attempt 210	[1925,06 s]
0.0.Ht: Trace Attempt 211	[1939,36 s]
0.0.Tri: Trace Attempt 211	[1953,71 s]
0.0.Ht: Trace Attempt 212	[1961,89 s]
0.0.Tri: Trace Attempt 212	[1981,74 s]
0.0.Ht: Trace Attempt 213	[1991,69 s]
0.0.Ht: Trace Attempt 214	[2010,71 s]
0.0.Tri: Trace Attempt 213	[2020,36 s]
0.0.Ht: Trace Attempt 215	[2039,99 s]
0.0.Tri: Trace Attempt 214	[2044,20 s]
0.0.Tri: Trace Attempt 215	[2070,30 s]
0.0.Ht: Trace Attempt 216	[2081,56 s]
0.0.Tri: Trace Attempt 216	[2099,52 s]
0.0.Ht: Trace Attempt 217	[2104,30 s]
0.0.Tri: Trace Attempt 217	[2124,33 s]
0.0.Ht: Trace Attempt 218	[2129,82 s]
0.0.Ht: Trace Attempt 219	[2151,14 s]
0.0.Tri: Trace Attempt 218	[2152,32 s]
0.0.Tri: Trace Attempt 219	[2181,62 s]
0.0.Ht: Trace Attempt 220	[2186,09 s]
0.0.Ht: Trace Attempt 221	[2209,02 s]
0.0.Tri: Trace Attempt 220	[2209,61 s]
0.0.Ht: Trace Attempt 222	[2236,06 s]
0.0.Tri: Trace Attempt 221	[2244,75 s]
0.0.Ht: Reached length limit (222) [351,86 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2259,41]
0.0.Tri: Stopped processing property "property:0"	[2258,42 s].
0.0.Tri: Interrupted. [0,32 s]
0.0.Tri: Exited with Success (@ 2259,49 s)
0.0.Ht: Exited with Success (@ 2259,57 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.36     2259.41        0.00       99.98 %
     Ht        0.36     2259.40        0.00       99.98 %
    all        0.36     2259.40        0.00       99.98 %

    Data read    : 63.91 kiB
    Data written : 3.19 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (222).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 2259,392274
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=120,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=120,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=120,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=120,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=120,word_length=7)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=7)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=7)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=7)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=7)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=7)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=120,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=120,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=120,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=120,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=120,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=7)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=120,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=120,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:119] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 85 of 569 design flops, 0 of 0 design latches, 125 of 125 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 242
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.066s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.04 s]
0.0.Tri: Proof Simplification Iteration 3	[0.08 s]
0.0.Tri: Proof Simplification Iteration 4	[0.11 s]
0.0.PRE: Proof Simplification completed in 0,03 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 1348@optmaS1(local) jg_10987_optmaS1_24
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 1349@optmaS1(local) jg_10987_optmaS1_24
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,02 s]
0.0.Ht: Trace Attempt  2	[0,03 s]
0.0.Ht: Trace Attempt  3	[0,03 s]
0.0.Ht: Trace Attempt  4	[0,03 s]
0.0.Ht: Trace Attempt  5	[0,04 s]
0.0.Ht: Trace Attempt  7	[0,07 s]
0.0.Ht: A trace with 7 cycles was found. [0,09 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.20 s.
0.0.Ht: Trace Attempt  8	[0,16 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.24" ---- Launching abstraction thread ----
0.0.Tri:    0.28" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,71 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  3	[0,76 s]
0.0.Tri: Trace Attempt  4	[0,78 s]
0.0.Tri: Trace Attempt  5	[0,78 s]
0.0.Tri: Trace Attempt 12	[0,96 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,16 s]
0.0.Tri: Stopped processing property "property:0"	[1,17 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.92" ---- Launching main thread ----
0.0.Tri:    1.26" ---- Launching abstraction thread ----
0.0.Tri:    1.31" ---- Launching multi-phase simplification thread ----
0.0.Tri:    3.69" Simplification phase 1 complete
0.0.Ht: Trace Attempt 29	[4,62 s]
0.0.Tri: Trace Attempt 24	[4,06 s]
0.0.Tri:    5.53" Simplification phase 2 complete
0.0.Tri: Trace Attempt 32	[8,15 s]
0.0.Ht: Trace Attempt 35	[10,05 s]
0.0.Tri: Trace Attempt 38	[12,22 s]
0.0.Ht: Trace Attempt 38	[14,36 s]
0.0.Tri:   15.80" Simplification phase 3 complete
  15.80" ---- Completed simplification thread ----
  15.80" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   15.98" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 43	[18,88 s]
0.0.Ht: Trace Attempt 46	[24,13 s]
0.0.Tri: Trace Attempt 41	[24,45 s]
0.0.Ht: Trace Attempt 48	[28,44 s]
0.0.Tri: Trace Attempt 46	[28,79 s]
0.0.Tri: Trace Attempt 50	[33,61 s]
0.0.Ht: Trace Attempt 51	[35,10 s]
0.0.Tri: Trace Attempt 54	[38,78 s]
0.0.Ht: Trace Attempt 53	[40,60 s]
0.0.Tri: Trace Attempt 58	[43,68 s]
0.0.Ht: Trace Attempt 58	[46,79 s]
0.0.Tri: Trace Attempt 61	[48,25 s]
0.0.Ht: Trace Attempt 60	[50,91 s]
0.0.Tri: Trace Attempt 63	[52,83 s]
0.0.Ht: Trace Attempt 64	[58,59 s]
0.0.Tri: Trace Attempt 65	[57,57 s]
0.0.Ht: Trace Attempt 66	[62,62 s]
0.0.Tri: Trace Attempt 67	[63,23 s]
0.0.Ht: Trace Attempt 67	[67,38 s]
0.0.Tri: Trace Attempt 69	[68,79 s]
0.0.Tri: Trace Attempt 71	[74,24 s]
0.0.Ht: Trace Attempt 70	[77,09 s]
0.0.Tri: Trace Attempt 73	[79,47 s]
0.0.Ht: Trace Attempt 72	[83,58 s]
0.0.Tri: Trace Attempt 75	[85,78 s]
0.0.Tri: Trace Attempt 77	[91,00 s]
0.0.Ht: Trace Attempt 75	[93,64 s]
0.0.Tri: Trace Attempt 79	[99,10 s]
0.0.Ht: Trace Attempt 78	[102,26 s]
0.0.Tri: Trace Attempt 81	[106,67 s]
0.0.Ht: Trace Attempt 80	[112,62 s]
0.0.Tri: Trace Attempt 82	[113,28 s]
0.0.Ht: Trace Attempt 82	[120,00 s]
0.0.Tri: Trace Attempt 84	[119,04 s]
0.0.Tri: Trace Attempt 85	[124,34 s]
0.0.Tri: Trace Attempt 86	[128,65 s]
0.0.Ht: Trace Attempt 84	[130,11 s]
0.0.Tri: Trace Attempt 88	[135,46 s]
0.0.Ht: Trace Attempt 87	[138,54 s]
0.0.Tri: Trace Attempt 89	[140,53 s]
0.0.Tri: Trace Attempt 90	[145,91 s]
0.0.Tri: Trace Attempt 91	[150,46 s]
0.0.Ht: Trace Attempt 89	[152,32 s]
0.0.Tri: Trace Attempt 92	[155,87 s]
0.0.Tri: Trace Attempt 93	[160,27 s]
0.0.Tri: Trace Attempt 94	[165,33 s]
0.0.Ht: Trace Attempt 92	[167,42 s]
0.0.Tri: Trace Attempt 95	[169,93 s]
0.0.Ht: Trace Attempt 95	[176,21 s]
0.0.Tri: Trace Attempt 96	[175,60 s]
0.0.Tri: Trace Attempt 97	[180,02 s]
0.0.Ht: Trace Attempt 96	[185,82 s]
0.0.Tri: Trace Attempt 98	[185,90 s]
0.0.Tri: Trace Attempt 99	[190,77 s]
0.0.Tri: Trace Attempt 100	[197,59 s]
0.0.Ht: Trace Attempt 98	[199,85 s]
0.0.Tri: Trace Attempt 101	[204,58 s]
0.0.Tri: Trace Attempt 102	[210,69 s]
0.0.Ht: Trace Attempt 101	[216,97 s]
0.0.Tri: Trace Attempt 103	[217,46 s]
0.0.Tri: Trace Attempt 104	[222,65 s]
0.0.Ht: Trace Attempt 103	[230,10 s]
0.0.Tri: Trace Attempt 105	[230,84 s]
0.0.Tri: Trace Attempt 106	[237,38 s]
0.0.Ht: Trace Attempt 105	[242,00 s]
0.0.Tri: Trace Attempt 107	[244,77 s]
0.0.Tri: Trace Attempt 108	[250,93 s]
0.0.Ht: Trace Attempt 107	[255,95 s]
0.0.Tri: Trace Attempt 109	[257,07 s]
0.0.Tri: Trace Attempt 110	[264,19 s]
0.0.Ht: Trace Attempt 109	[266,84 s]
0.0.Tri: Trace Attempt 111	[270,31 s]
0.0.Tri: Trace Attempt 112	[278,01 s]
0.0.Ht: Trace Attempt 111	[279,90 s]
0.0.Tri: Trace Attempt 113	[284,29 s]
0.0.Tri: Trace Attempt 114	[291,36 s]
0.0.Ht: Trace Attempt 113	[295,39 s]
0.0.Tri: Trace Attempt 115	[299,61 s]
0.0.Tri: Trace Attempt 116	[309,93 s]
0.0.Ht: Trace Attempt 115	[315,03 s]
0.0.Tri: Trace Attempt 117	[317,46 s]
0.0.Tri: Trace Attempt 118	[325,45 s]
0.0.Ht: Trace Attempt 117	[331,67 s]
0.0.Tri: Trace Attempt 119	[334,27 s]
0.0.Tri: Trace Attempt 120	[342,30 s]
0.0.Tri: Trace Attempt 121	[350,51 s]
0.0.Ht: Trace Attempt 119	[353,03 s]
0.0.Tri: Trace Attempt 122	[359,25 s]
0.0.Tri: Trace Attempt 123	[367,65 s]
0.0.Ht: Trace Attempt 122	[371,14 s]
0.0.Tri: Trace Attempt 124	[381,50 s]
0.0.Tri: Trace Attempt 125	[389,62 s]
0.0.Ht: Trace Attempt 124	[397,90 s]
0.0.Tri: Trace Attempt 126	[399,34 s]
0.0.Tri: Trace Attempt 127	[408,66 s]
0.0.Ht: Trace Attempt 126	[414,93 s]
0.0.Tri: Trace Attempt 128	[422,50 s]
0.0.Ht: Trace Attempt 128	[433,42 s]
0.0.Tri: Trace Attempt 129	[432,71 s]
0.0.Tri: Trace Attempt 130	[442,67 s]
0.0.Tri: Trace Attempt 131	[453,00 s]
0.0.Ht: Trace Attempt 129	[455,53 s]
0.0.Tri: Trace Attempt 132	[466,94 s]
0.0.Tri: Trace Attempt 133	[477,33 s]
0.0.Ht: Trace Attempt 132	[480,59 s]
0.0.Tri: Trace Attempt 134	[490,71 s]
0.0.Tri: Trace Attempt 135	[504,27 s]
0.0.Ht: Trace Attempt 134	[507,13 s]
0.0.Tri: Trace Attempt 136	[517,55 s]
0.0.Ht: Trace Attempt 136	[527,94 s]
0.0.Tri: Trace Attempt 137	[527,08 s]
0.0.Tri: Trace Attempt 138	[539,96 s]
0.0.Ht: Trace Attempt 137	[548,62 s]
0.0.Tri: Trace Attempt 139	[554,64 s]
0.0.Tri: Trace Attempt 140	[570,17 s]
0.0.Ht: Trace Attempt 139	[580,54 s]
0.0.Tri: Trace Attempt 141	[583,57 s]
0.0.Tri: Trace Attempt 142	[593,57 s]
0.0.Ht: Trace Attempt 141	[606,96 s]
0.0.Tri: Trace Attempt 143	[613,85 s]
0.0.Ht: Trace Attempt 143	[628,65 s]
0.0.Tri: Trace Attempt 144	[629,40 s]
0.0.Tri: Trace Attempt 145	[642,14 s]
0.0.Tri: Trace Attempt 146	[652,77 s]
0.0.Ht: Trace Attempt 144	[654,48 s]
0.0.Tri: Trace Attempt 147	[667,53 s]
0.0.Tri: Trace Attempt 148	[682,54 s]
0.0.Ht: Trace Attempt 147	[683,81 s]
0.0.Tri: Trace Attempt 149	[696,17 s]
0.0.Tri: Trace Attempt 150	[707,60 s]
0.0.Ht: Trace Attempt 149	[716,90 s]
0.0.Tri: Trace Attempt 151	[726,64 s]
0.0.Ht: Trace Attempt 151	[744,08 s]
0.0.Tri: Trace Attempt 152	[744,46 s]
0.0.Tri: Trace Attempt 153	[759,83 s]
0.0.Ht: Trace Attempt 152	[770,73 s]
0.0.Tri: Trace Attempt 154	[773,21 s]
0.0.Tri: Trace Attempt 155	[790,92 s]
0.0.Ht: Trace Attempt 154	[798,30 s]
0.0.Tri: Trace Attempt 156	[803,85 s]
0.0.Tri: Trace Attempt 157	[816,12 s]
0.0.Ht: Trace Attempt 156	[829,04 s]
0.0.Tri: Trace Attempt 158	[838,43 s]
0.0.Tri: Trace Attempt 159	[848,67 s]
0.0.Ht: Trace Attempt 158	[853,75 s]
0.0.Tri: Trace Attempt 160	[857,11 s]
0.0.Tri: Trace Attempt 161	[876,45 s]
0.0.Ht: Trace Attempt 160	[879,26 s]
0.0.Tri: Trace Attempt 162	[894,40 s]
0.0.Tri: Trace Attempt 163	[914,30 s]
0.0.Ht: Trace Attempt 162	[923,42 s]
0.0.Tri: Trace Attempt 164	[927,02 s]
0.0.Tri: Trace Attempt 165	[940,44 s]
0.0.Ht: Trace Attempt 164	[953,77 s]
0.0.Tri: Trace Attempt 166	[959,13 s]
0.0.Tri: Trace Attempt 167	[980,35 s]
0.0.Ht: Trace Attempt 166	[982,52 s]
0.0.Tri: Trace Attempt 168	[997,03 s]
0.0.Ht: Trace Attempt 168	[1010,14 s]
0.0.Tri: Trace Attempt 169	[1017,08 s]
0.0.Tri: Trace Attempt 170	[1034,91 s]
0.0.Ht: Trace Attempt 169	[1045,53 s]
0.0.Tri: Trace Attempt 171	[1057,09 s]
0.0.Ht: Trace Attempt 171	[1080,73 s]
0.0.Tri: Trace Attempt 172	[1079,62 s]
0.0.Tri: Trace Attempt 173	[1103,30 s]
0.0.Ht: Trace Attempt 172	[1112,92 s]
0.0.Tri: Trace Attempt 174	[1128,52 s]
0.0.Ht: Trace Attempt 174	[1142,28 s]
0.0.Tri: Trace Attempt 175	[1144,32 s]
0.0.Ht: Trace Attempt 175	[1171,90 s]
0.0.Tri: Trace Attempt 176	[1172,02 s]
0.0.Ht: Trace Attempt 176	[1192,66 s]
0.0.Tri: Trace Attempt 177	[1195,42 s]
0.0.Tri: Trace Attempt 178	[1216,50 s]
0.0.Ht: Trace Attempt 177	[1220,31 s]
0.0.Tri: Trace Attempt 179	[1232,12 s]
0.0.Ht: Trace Attempt 179	[1243,64 s]
0.0.Tri: Trace Attempt 180	[1261,04 s]
0.0.Ht: Trace Attempt 180	[1276,44 s]
0.0.Tri: Trace Attempt 181	[1280,92 s]
0.0.Tri: Trace Attempt 182	[1302,80 s]
0.0.Ht: Trace Attempt 181	[1304,72 s]
0.0.Tri: Trace Attempt 183	[1329,19 s]
0.0.Ht: Trace Attempt 183	[1338,19 s]
0.0.Tri: Trace Attempt 184	[1354,42 s]
0.0.Ht: Trace Attempt 184	[1372,64 s]
0.0.Tri: Trace Attempt 185	[1380,59 s]
0.0.Ht: Trace Attempt 185	[1401,23 s]
0.0.Tri: Trace Attempt 186	[1405,26 s]
0.0.Tri: Trace Attempt 187	[1425,59 s]
0.0.Ht: Trace Attempt 186	[1426,75 s]
0.0.Tri: Trace Attempt 188	[1456,03 s]
0.0.Ht: Trace Attempt 187	[1463,55 s]
0.0.Tri: Trace Attempt 189	[1478,94 s]
0.0.Ht: Trace Attempt 189	[1494,22 s]
0.0.Tri: Trace Attempt 190	[1502,41 s]
0.0.Tri: Trace Attempt 191	[1538,11 s]
0.0.Ht: Trace Attempt 190	[1544,71 s]
0.0.Tri: Trace Attempt 192	[1565,43 s]
0.0.Tri: Trace Attempt 193	[1588,69 s]
0.0.Ht: Trace Attempt 192	[1594,46 s]
0.0.Tri: Trace Attempt 194	[1611,27 s]
0.0.Ht: Trace Attempt 194	[1640,20 s]
0.0.Tri: Trace Attempt 195	[1639,62 s]
0.0.Tri: Trace Attempt 196	[1661,05 s]
0.0.Ht: Trace Attempt 195	[1670,98 s]
0.0.Tri: Trace Attempt 197	[1689,39 s]
0.0.Ht: Trace Attempt 197	[1696,27 s]
0.0.Tri: Trace Attempt 198	[1711,50 s]
0.0.Ht: Trace Attempt 198	[1722,40 s]
0.0.Tri: Trace Attempt 199	[1731,61 s]
0.0.Ht: Trace Attempt 199	[1744,31 s]
0.0.Tri: Trace Attempt 200	[1755,34 s]
0.0.Ht: Trace Attempt 200	[1764,69 s]
0.0.Tri: Trace Attempt 201	[1781,51 s]
0.0.Ht: Trace Attempt 201	[1793,55 s]
0.0.Tri: Trace Attempt 202	[1804,24 s]
0.0.Ht: Trace Attempt 202	[1812,99 s]
0.0.Tri: Trace Attempt 203	[1828,48 s]
0.0.Ht: Trace Attempt 203	[1835,74 s]
0.0.Tri: Trace Attempt 204	[1854,46 s]
0.0.Ht: Trace Attempt 204	[1863,37 s]
0.0.Ht: Trace Attempt 205	[1885,09 s]
0.0.Tri: Trace Attempt 205	[1884,95 s]
0.0.Ht: Trace Attempt 206	[1903,54 s]
0.0.Tri: Trace Attempt 206	[1907,19 s]
0.0.Ht: Trace Attempt 207	[1934,42 s]
0.0.Tri: Trace Attempt 207	[1935,58 s]
0.0.Ht: Trace Attempt 208	[1959,99 s]
0.0.Tri: Trace Attempt 208	[1961,23 s]
0.0.Ht: Trace Attempt 209	[1984,84 s]
0.0.Tri: Trace Attempt 209	[1987,11 s]
0.0.Ht: Trace Attempt 210	[2002,65 s]
0.0.Tri: Trace Attempt 210	[2012,52 s]
0.0.Ht: Trace Attempt 211	[2028,62 s]
0.0.Tri: Trace Attempt 211	[2045,00 s]
0.0.Ht: Trace Attempt 212	[2053,95 s]
0.0.Tri: Trace Attempt 212	[2070,32 s]
0.0.Ht: Trace Attempt 213	[2075,51 s]
0.0.Tri: Trace Attempt 213	[2095,14 s]
0.0.Ht: Trace Attempt 214	[2109,78 s]
0.0.Tri: Trace Attempt 214	[2117,49 s]
0.0.Tri: Trace Attempt 215	[2142,66 s]
0.0.Ht: Trace Attempt 215	[2144,08 s]
0.0.Tri: Trace Attempt 216	[2169,74 s]
0.0.Ht: Trace Attempt 216	[2171,08 s]
0.0.Ht: Trace Attempt 217	[2193,82 s]
0.0.Tri: Trace Attempt 217	[2205,35 s]
0.0.Ht: Trace Attempt 218	[2229,54 s]
0.0.Tri: Trace Attempt 218	[2238,24 s]
0.0.Ht: Trace Attempt 219	[2261,34 s]
0.0.Tri: Trace Attempt 219	[2268,42 s]
0.0.Ht: Trace Attempt 220	[2287,30 s]
0.0.Tri: Trace Attempt 220	[2292,85 s]
0.0.Ht: Trace Attempt 221	[2311,82 s]
0.0.Tri: Trace Attempt 221	[2321,74 s]
0.0.Ht: Trace Attempt 222	[2333,00 s]
0.0.Tri: Trace Attempt 222	[2348,28 s]
0.0.Ht: Trace Attempt 223	[2357,54 s]
0.0.Tri: Trace Attempt 223	[2373,86 s]
0.0.Ht: Trace Attempt 224	[2380,52 s]
0.0.Tri: Trace Attempt 224	[2400,05 s]
0.0.Ht: Trace Attempt 225	[2405,30 s]
0.0.Tri: Trace Attempt 225	[2428,80 s]
0.0.Ht: Trace Attempt 226	[2434,08 s]
0.0.Tri: Trace Attempt 226	[2454,00 s]
0.0.Ht: Trace Attempt 227	[2455,74 s]
0.0.Ht: Trace Attempt 228	[2474,56 s]
0.0.Tri: Trace Attempt 227	[2482,17 s]
0.0.Ht: Trace Attempt 229	[2494,68 s]
0.0.Tri: Trace Attempt 228	[2509,42 s]
0.0.Ht: Trace Attempt 230	[2513,05 s]
0.0.Ht: Trace Attempt 231	[2532,47 s]
0.0.Tri: Trace Attempt 229	[2532,69 s]
0.0.Tri: Trace Attempt 230	[2549,66 s]
0.0.Ht: Trace Attempt 232	[2553,53 s]
0.0.Tri: Trace Attempt 231	[2573,46 s]
0.0.Ht: Trace Attempt 233	[2576,74 s]
0.0.Ht: Trace Attempt 234	[2598,12 s]
0.0.Tri: Trace Attempt 232	[2598,32 s]
0.0.Ht: Trace Attempt 235	[2622,95 s]
0.0.Tri: Trace Attempt 233	[2628,13 s]
0.0.Ht: Trace Attempt 236	[2642,36 s]
0.0.Tri: Trace Attempt 234	[2660,81 s]
0.0.Ht: Trace Attempt 237	[2667,75 s]
0.0.Tri: Trace Attempt 235	[2690,81 s]
0.0.Ht: Trace Attempt 238	[2694,09 s]
0.0.Tri: Trace Attempt 236	[2722,92 s]
0.0.Ht: Trace Attempt 239	[2724,32 s]
0.0.Ht: Trace Attempt 240	[2745,20 s]
0.0.Tri: Trace Attempt 237	[2751,98 s]
0.0.Ht: Trace Attempt 241	[2771,91 s]
0.0.Tri: Trace Attempt 238	[2779,62 s]
0.0.Ht: Trace Attempt 242	[2795,98 s]
0.0.Tri: Trace Attempt 239	[2809,86 s]
0.0.Ht: Reached length limit (242) [475,69 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2819,69]
0.0.Tri: Stopped processing property "property:0"	[2818,52 s].
0.0.Tri: Interrupted. [0,41 s]
0.0.Tri: Exited with Success (@ 2819,79 s)
0.0.Ht: Exited with Success (@ 2819,81 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.30     2819.68        0.00       99.99 %
     Ht        0.40     2819.58        0.00       99.99 %
    all        0.35     2819.63        0.00       99.99 %

    Data read    : 75.17 kiB
    Data written : 3.44 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (242).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 2819,569133
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=130,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=130,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=130,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=130,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=130,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=130,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=130,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=130,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=130,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=130,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=130,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=130,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:129] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 91 of 615 design flops, 0 of 0 design latches, 135 of 135 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 262
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.09s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.02 s]
0.0.Tri: Proof Simplification Iteration 4	[0.03 s]
0.0.PRE: Proof Simplification completed in 0,03 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Ht: Proofgrid shell started at 4190@optmaS1(local) jg_10987_optmaS1_25
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proofgrid shell started at 4189@optmaS1(local) jg_10987_optmaS1_25
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,02 s]
0.0.Ht: Trace Attempt  2	[0,03 s]
0.0.Ht: Trace Attempt  3	[0,03 s]
0.0.Ht: Trace Attempt  4	[0,03 s]
0.0.Ht: Trace Attempt  5	[0,03 s]
0.0.Ht: Trace Attempt  7	[0,05 s]
0.0.Ht: A trace with 7 cycles was found. [0,05 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.15 s.
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  8	[0,08 s]
0.0.Tri:    0.02" ---- Launching main thread ----
0.0.Tri:    0.23" ---- Launching abstraction thread ----
0.0.Tri:    0.26" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,75 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  3	[0,78 s]
0.0.Tri: Trace Attempt  4	[0,85 s]
0.0.Tri: Trace Attempt  5	[0,97 s]
0.0.Tri: Trace Attempt  6	[1,13 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,13 s]
0.0.Tri: Stopped processing property "property:0"	[1,05 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.91" ---- Launching main thread ----
0.0.Tri:    1.03" ---- Launching abstraction thread ----
0.0.Tri:    1.06" ---- Launching multi-phase simplification thread ----
0.0.Ht: Trace Attempt 29	[4,24 s]
0.0.Tri:    3.94" Simplification phase 1 complete
0.0.Tri: Trace Attempt 27	[4,05 s]
0.0.Tri:    6.23" Simplification phase 2 complete
0.0.Ht: Trace Attempt 35	[8,97 s]
0.0.Tri: Trace Attempt 36	[8,14 s]
0.0.Ht: Trace Attempt 39	[13,21 s]
0.0.Tri: Trace Attempt 41	[12,89 s]
0.0.Ht: Trace Attempt 44	[17,83 s]
0.0.Tri: Trace Attempt 45	[18,57 s]
0.0.Tri:   19.86" Simplification phase 3 complete
0.0.Tri:   19.86" ---- Completed simplification thread ----
0.0.Tri:   19.86" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   20.19" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 48	[23,76 s]
0.0.Ht: Trace Attempt 51	[29,02 s]
0.0.Ht: Trace Attempt 53	[33,34 s]
0.0.Ht: Trace Attempt 55	[38,42 s]
0.0.Tri: Trace Attempt 46	[39,37 s]
0.0.Ht: Trace Attempt 57	[42,78 s]
0.0.Tri: Trace Attempt 50	[44,91 s]
0.0.Ht: Trace Attempt 59	[47,40 s]
0.0.Tri: Trace Attempt 53	[50,73 s]
0.0.Ht: Trace Attempt 61	[52,81 s]
0.0.Tri: Trace Attempt 56	[55,87 s]
0.0.Ht: Trace Attempt 63	[57,89 s]
0.0.Tri: Trace Attempt 58	[61,17 s]
0.0.Ht: Trace Attempt 66	[65,92 s]
0.0.Tri: Trace Attempt 60	[65,38 s]
0.0.Tri: Trace Attempt 63	[69,66 s]
0.0.Ht: Trace Attempt 68	[71,91 s]
0.0.Ht: Trace Attempt 69	[76,32 s]
0.0.Tri: Trace Attempt 66	[76,07 s]
0.0.Ht: Trace Attempt 70	[80,67 s]
0.0.Tri: Trace Attempt 68	[81,50 s]
0.0.Ht: Trace Attempt 72	[87,15 s]
0.0.Tri: Trace Attempt 70	[85,95 s]
0.0.Tri: Trace Attempt 71	[90,12 s]
0.0.Ht: Trace Attempt 73	[92,03 s]
0.0.Tri: Trace Attempt 73	[96,02 s]
0.0.Ht: Trace Attempt 75	[99,01 s]
0.0.Tri: Trace Attempt 75	[101,86 s]
0.0.Ht: Trace Attempt 76	[103,22 s]
0.0.Tri: Trace Attempt 77	[108,54 s]
0.0.Ht: Trace Attempt 78	[110,41 s]
0.0.Tri: Trace Attempt 79	[115,29 s]
0.0.Ht: Trace Attempt 79	[117,68 s]
0.0.Tri: Trace Attempt 80	[119,77 s]
0.0.Ht: Trace Attempt 80	[122,49 s]
0.0.Ht: Trace Attempt 81	[127,25 s]
0.0.Tri: Trace Attempt 81	[126,27 s]
0.0.Tri: Trace Attempt 83	[132,37 s]
0.0.Ht: Trace Attempt 82	[133,95 s]
0.0.Tri: Trace Attempt 84	[136,99 s]
0.0.Ht: Trace Attempt 84	[141,65 s]
0.0.Tri: Trace Attempt 86	[146,39 s]
0.0.Tri: Trace Attempt 87	[150,70 s]
0.0.Ht: Trace Attempt 86	[152,19 s]
0.0.Tri: Trace Attempt 88	[157,10 s]
0.0.Ht: Trace Attempt 88	[161,31 s]
0.0.Tri: Trace Attempt 89	[161,47 s]
0.0.Tri: Trace Attempt 90	[166,78 s]
0.0.Ht: Trace Attempt 89	[172,02 s]
0.0.Tri: Trace Attempt 91	[171,46 s]
0.0.Tri: Trace Attempt 92	[176,45 s]
0.0.Ht: Trace Attempt 91	[180,56 s]
0.0.Tri: Trace Attempt 93	[183,12 s]
0.0.Tri: Trace Attempt 94	[187,48 s]
0.0.Ht: Trace Attempt 93	[191,79 s]
0.0.Tri: Trace Attempt 95	[196,11 s]
0.0.Tri: Trace Attempt 96	[200,59 s]
0.0.Ht: Trace Attempt 95	[205,27 s]
0.0.Tri: Trace Attempt 97	[206,42 s]
0.0.Tri: Trace Attempt 98	[212,33 s]
0.0.Ht: Trace Attempt 97	[219,69 s]
0.0.Tri: Trace Attempt 99	[220,13 s]
0.0.Tri: Trace Attempt 100	[226,10 s]
0.0.Tri: Trace Attempt 101	[231,99 s]
0.0.Ht: Trace Attempt 99	[235,01 s]
0.0.Tri: Trace Attempt 102	[238,15 s]
0.0.Ht: Trace Attempt 102	[249,46 s]
0.0.Tri: Trace Attempt 103	[249,53 s]
0.0.Tri: Trace Attempt 104	[255,50 s]
0.0.Tri: Trace Attempt 105	[262,27 s]
0.0.Ht: Trace Attempt 103	[264,87 s]
0.0.Tri: Trace Attempt 106	[268,08 s]
0.0.Tri: Trace Attempt 107	[274,64 s]
0.0.Ht: Trace Attempt 106	[281,79 s]
0.0.Tri: Trace Attempt 108	[283,55 s]
0.0.Tri: Trace Attempt 109	[288,87 s]
0.0.Ht: Trace Attempt 108	[294,25 s]
0.0.Tri: Trace Attempt 110	[298,98 s]
0.0.Tri: Trace Attempt 111	[306,93 s]
0.0.Ht: Trace Attempt 110	[311,73 s]
0.0.Tri: Trace Attempt 112	[315,17 s]
0.0.Tri: Trace Attempt 113	[323,81 s]
0.0.Ht: Trace Attempt 112	[325,30 s]
0.0.Tri: Trace Attempt 114	[331,43 s]
0.0.Tri: Trace Attempt 115	[339,33 s]
0.0.Ht: Trace Attempt 114	[342,71 s]
0.0.Tri: Trace Attempt 116	[346,00 s]
0.0.Tri: Trace Attempt 117	[352,24 s]
0.0.Ht: Trace Attempt 116	[357,57 s]
0.0.Tri: Trace Attempt 118	[362,85 s]
0.0.Tri: Trace Attempt 119	[369,34 s]
0.0.Ht: Trace Attempt 118	[373,99 s]
0.0.Tri: Trace Attempt 120	[378,10 s]
0.0.Tri: Trace Attempt 121	[388,69 s]
0.0.Ht: Trace Attempt 120	[395,29 s]
0.0.Tri: Trace Attempt 122	[400,25 s]
0.0.Tri: Trace Attempt 123	[410,51 s]
0.0.Ht: Trace Attempt 122	[414,56 s]
0.0.Tri: Trace Attempt 124	[421,77 s]
0.0.Tri: Trace Attempt 125	[432,19 s]
0.0.Ht: Trace Attempt 124	[436,50 s]
0.0.Tri: Trace Attempt 126	[440,99 s]
0.0.Tri: Trace Attempt 127	[451,44 s]
0.0.Ht: Trace Attempt 126	[457,92 s]
0.0.Tri: Trace Attempt 128	[460,73 s]
0.0.Tri: Trace Attempt 129	[468,99 s]
0.0.Tri: Trace Attempt 130	[480,75 s]
0.0.Ht: Trace Attempt 128	[484,86 s]
0.0.Tri: Trace Attempt 131	[489,54 s]
0.0.Tri: Trace Attempt 132	[498,50 s]
0.0.Tri: Trace Attempt 133	[506,38 s]
0.0.Ht: Trace Attempt 131	[513,26 s]
0.0.Tri: Trace Attempt 134	[517,78 s]
0.0.Tri: Trace Attempt 135	[527,79 s]
0.0.Ht: Trace Attempt 134	[538,26 s]
0.0.Tri: Trace Attempt 136	[539,47 s]
0.0.Tri: Trace Attempt 137	[551,46 s]
0.0.Ht: Trace Attempt 136	[566,07 s]
0.0.Tri: Trace Attempt 138	[564,89 s]
0.0.Tri: Trace Attempt 139	[581,92 s]
0.0.Tri: Trace Attempt 140	[594,14 s]
0.0.Ht: Trace Attempt 138	[597,33 s]
0.0.Tri: Trace Attempt 141	[605,39 s]
0.0.Tri: Trace Attempt 142	[619,25 s]
0.0.Ht: Trace Attempt 141	[625,82 s]
0.0.Tri: Trace Attempt 143	[634,09 s]
0.0.Tri: Trace Attempt 144	[644,01 s]
0.0.Ht: Trace Attempt 143	[654,48 s]
0.0.Tri: Trace Attempt 145	[656,30 s]
0.0.Tri: Trace Attempt 146	[670,07 s]
0.0.Ht: Trace Attempt 145	[677,70 s]
0.0.Tri: Trace Attempt 147	[684,32 s]
0.0.Tri: Trace Attempt 148	[697,79 s]
0.0.Ht: Trace Attempt 147	[703,12 s]
0.0.Tri: Trace Attempt 149	[710,92 s]
0.0.Tri: Trace Attempt 150	[724,62 s]
0.0.Ht: Trace Attempt 149	[728,07 s]
0.0.Tri: Trace Attempt 151	[737,73 s]
0.0.Tri: Trace Attempt 152	[752,14 s]
0.0.Ht: Trace Attempt 151	[755,57 s]
0.0.Tri: Trace Attempt 153	[763,05 s]
0.0.Tri: Trace Attempt 154	[780,45 s]
0.0.Ht: Trace Attempt 153	[782,79 s]
0.0.Tri: Trace Attempt 155	[791,21 s]
0.0.Ht: Trace Attempt 155	[803,42 s]
0.0.Tri: Trace Attempt 156	[806,70 s]
0.0.Tri: Trace Attempt 157	[819,69 s]
0.0.Tri: Trace Attempt 158	[832,14 s]
0.0.Ht: Trace Attempt 156	[834,18 s]
0.0.Tri: Trace Attempt 159	[845,66 s]
0.0.Ht: Trace Attempt 159	[854,02 s]
0.0.Tri: Trace Attempt 160	[859,73 s]
0.0.Ht: Trace Attempt 160	[878,48 s]
0.0.Tri: Trace Attempt 161	[877,54 s]
0.0.Tri: Trace Attempt 162	[894,99 s]
0.0.Ht: Trace Attempt 161	[905,95 s]
0.0.Tri: Trace Attempt 163	[909,75 s]
0.0.Tri: Trace Attempt 164	[922,93 s]
0.0.Ht: Trace Attempt 163	[928,66 s]
0.0.Tri: Trace Attempt 165	[939,65 s]
0.0.Ht: Trace Attempt 165	[954,58 s]
0.0.Tri: Trace Attempt 166	[960,69 s]
0.0.Ht: Trace Attempt 166	[970,98 s]
0.0.Tri: Trace Attempt 167	[973,10 s]
0.0.Ht: Trace Attempt 167	[993,06 s]
0.0.Tri: Trace Attempt 168	[991,89 s]
0.0.Tri: Trace Attempt 169	[1009,42 s]
0.0.Ht: Trace Attempt 168	[1021,71 s]
0.0.Tri: Trace Attempt 170	[1026,75 s]
0.0.Tri: Trace Attempt 171	[1044,39 s]
0.0.Ht: Trace Attempt 170	[1046,53 s]
0.0.Tri: Trace Attempt 172	[1058,38 s]
0.0.Tri: Trace Attempt 173	[1075,35 s]
0.0.Ht: Trace Attempt 172	[1076,68 s]
0.0.Tri: Trace Attempt 174	[1094,97 s]
0.0.Ht: Trace Attempt 174	[1103,94 s]
0.0.Tri: Trace Attempt 175	[1114,11 s]
0.0.Tri: Trace Attempt 176	[1129,25 s]
0.0.Ht: Trace Attempt 175	[1133,73 s]
0.0.Tri: Trace Attempt 177	[1145,47 s]
0.0.Tri: Trace Attempt 178	[1157,81 s]
0.0.Ht: Trace Attempt 177	[1168,41 s]
0.0.Tri: Trace Attempt 179	[1175,66 s]
0.0.Tri: Trace Attempt 180	[1197,84 s]
0.0.Ht: Trace Attempt 179	[1201,74 s]
0.0.Tri: Trace Attempt 181	[1216,68 s]
0.0.Ht: Trace Attempt 181	[1229,90 s]
0.0.Tri: Trace Attempt 182	[1232,01 s]
0.0.Tri: Trace Attempt 183	[1250,74 s]
0.0.Ht: Trace Attempt 182	[1263,66 s]
0.0.Tri: Trace Attempt 184	[1266,04 s]
0.0.Tri: Trace Attempt 185	[1281,83 s]
0.0.Ht: Trace Attempt 184	[1293,76 s]
0.0.Tri: Trace Attempt 186	[1300,69 s]
0.0.Tri: Trace Attempt 187	[1319,62 s]
0.0.Ht: Trace Attempt 186	[1327,39 s]
0.0.Tri: Trace Attempt 188	[1344,24 s]
0.0.Ht: Trace Attempt 188	[1355,39 s]
0.0.Tri: Trace Attempt 189	[1362,30 s]
0.0.Tri: Trace Attempt 190	[1378,05 s]
0.0.Ht: Trace Attempt 189	[1385,59 s]
0.0.Tri: Trace Attempt 191	[1391,43 s]
0.0.Tri: Trace Attempt 192	[1409,19 s]
0.0.Ht: Trace Attempt 191	[1420,74 s]
0.0.Tri: Trace Attempt 193	[1428,73 s]
0.0.Ht: Trace Attempt 193	[1447,27 s]
0.0.Tri: Trace Attempt 194	[1447,36 s]
0.0.Tri: Trace Attempt 195	[1464,85 s]
0.0.Ht: Trace Attempt 194	[1471,33 s]
0.0.Tri: Trace Attempt 196	[1481,24 s]
0.0.Ht: Trace Attempt 196	[1503,63 s]
0.0.Tri: Trace Attempt 197	[1506,13 s]
0.0.Ht: Trace Attempt 197	[1529,30 s]
0.0.Tri: Trace Attempt 198	[1534,40 s]
0.0.Tri: Trace Attempt 199	[1552,73 s]
0.0.Ht: Trace Attempt 198	[1565,24 s]
0.0.Tri: Trace Attempt 200	[1577,15 s]
0.0.Ht: Trace Attempt 200	[1587,29 s]
0.0.Tri: Trace Attempt 201	[1599,03 s]
0.0.Ht: Trace Attempt 201	[1616,60 s]
0.0.Tri: Trace Attempt 202	[1617,89 s]
0.0.Tri: Trace Attempt 203	[1630,58 s]
0.0.Ht: Trace Attempt 202	[1648,18 s]
0.0.Tri: Trace Attempt 204	[1650,51 s]
0.0.Tri: Trace Attempt 205	[1667,43 s]
0.0.Ht: Trace Attempt 204	[1675,17 s]
0.0.Tri: Trace Attempt 206	[1690,58 s]
0.0.Ht: Trace Attempt 206	[1707,79 s]
0.0.Tri: Trace Attempt 207	[1711,48 s]
0.0.Tri: Trace Attempt 208	[1728,96 s]
0.0.Ht: Trace Attempt 207	[1731,74 s]
0.0.Tri: Trace Attempt 209	[1746,53 s]
0.0.Ht: Trace Attempt 209	[1756,75 s]
0.0.Tri: Trace Attempt 210	[1765,43 s]
0.0.Tri: Trace Attempt 211	[1788,03 s]
0.0.Ht: Trace Attempt 210	[1801,84 s]
0.0.Tri: Trace Attempt 212	[1805,75 s]
0.0.Tri: Trace Attempt 213	[1829,46 s]
0.0.Ht: Trace Attempt 212	[1838,99 s]
0.0.Tri: Trace Attempt 214	[1852,58 s]
0.0.Ht: Trace Attempt 214	[1869,56 s]
0.0.Tri: Trace Attempt 215	[1872,62 s]
0.0.Tri: Trace Attempt 216	[1894,25 s]
0.0.Ht: Trace Attempt 215	[1909,28 s]
0.0.Tri: Trace Attempt 217	[1915,48 s]
0.0.Tri: Trace Attempt 218	[1935,66 s]
0.0.Ht: Trace Attempt 217	[1948,99 s]
0.0.Tri: Trace Attempt 219	[1958,90 s]
0.0.Tri: Trace Attempt 220	[1974,77 s]
0.0.Tri: Trace Attempt 221	[1990,10 s]
0.0.Ht: Trace Attempt 219	[1992,38 s]
0.0.Tri: Trace Attempt 222	[2007,01 s]
0.0.Tri: Trace Attempt 223	[2028,93 s]
0.0.Ht: Trace Attempt 222	[2030,37 s]
0.0.Tri: Trace Attempt 224	[2046,69 s]
0.0.Ht: Trace Attempt 224	[2062,54 s]
0.0.Tri: Trace Attempt 225	[2065,87 s]
0.0.Tri: Trace Attempt 226	[2083,55 s]
0.0.Tri: Trace Attempt 227	[2105,30 s]
0.0.Ht: Trace Attempt 225	[2114,75 s]
0.0.Tri: Trace Attempt 228	[2124,96 s]
0.0.Tri: Trace Attempt 229	[2149,30 s]
0.0.Ht: Trace Attempt 228	[2152,20 s]
0.0.Tri: Trace Attempt 230	[2166,00 s]
0.0.Ht: Trace Attempt 230	[2185,13 s]
0.0.Tri: Trace Attempt 231	[2185,06 s]
0.0.Tri: Trace Attempt 232	[2204,15 s]
0.0.Tri: Trace Attempt 233	[2219,86 s]
0.0.Ht: Trace Attempt 231	[2224,11 s]
0.0.Tri: Trace Attempt 234	[2233,45 s]
0.0.Tri: Trace Attempt 235	[2253,21 s]
0.0.Ht: Trace Attempt 234	[2266,03 s]
0.0.Tri: Trace Attempt 236	[2274,86 s]
0.0.Tri: Trace Attempt 237	[2295,48 s]
0.0.Ht: Trace Attempt 236	[2305,80 s]
0.0.Tri: Trace Attempt 238	[2315,09 s]
0.0.Tri: Trace Attempt 239	[2334,54 s]
0.0.Ht: Trace Attempt 238	[2347,18 s]
0.0.Tri: Trace Attempt 240	[2352,28 s]
0.0.Tri: Trace Attempt 241	[2372,32 s]
0.0.Tri: Trace Attempt 242	[2387,09 s]
0.0.Ht: Trace Attempt 240	[2395,72 s]
0.0.Tri: Trace Attempt 243	[2405,20 s]
0.0.Tri: Trace Attempt 244	[2419,77 s]
0.0.Ht: Trace Attempt 243	[2444,49 s]
0.0.Tri: Trace Attempt 245	[2446,37 s]
0.0.Tri: Trace Attempt 246	[2465,63 s]
0.0.Tri: Trace Attempt 247	[2474,97 s]
0.0.Ht: Trace Attempt 245	[2490,90 s]
0.0.Tri: Trace Attempt 248	[2494,66 s]
0.0.Tri: Trace Attempt 249	[2510,13 s]
0.0.Ht: Trace Attempt 248	[2530,10 s]
0.0.Tri: Trace Attempt 250	[2530,58 s]
0.0.Tri: Trace Attempt 251	[2546,39 s]
0.0.Tri: Trace Attempt 252	[2561,40 s]
0.0.Ht: Trace Attempt 250	[2578,79 s]
0.0.Tri: Trace Attempt 253	[2582,25 s]
0.0.Tri: Trace Attempt 254	[2603,82 s]
0.0.Ht: Trace Attempt 253	[2617,45 s]
0.0.Tri: Trace Attempt 255	[2622,13 s]
0.0.Tri: Trace Attempt 256	[2637,62 s]
0.0.Ht: Trace Attempt 255	[2655,34 s]
0.0.Tri: Trace Attempt 257	[2656,27 s]
0.0.Tri: Trace Attempt 258	[2674,80 s]
0.0.Tri: Trace Attempt 259	[2688,01 s]
0.0.Tri: Trace Attempt 260	[2701,45 s]
0.0.Ht: Trace Attempt 257	[2706,89 s]
0.0.Tri: Trace Attempt 261	[2718,72 s]
0.0.Tri: Trace Attempt 262	[2735,10 s]
0.0.Ht: Trace Attempt 261	[2750,56 s]
0.0.Tri: Trace Attempt 263	[2750,63 s]
0.0.Tri: Stopped processing property "property:0"	[2750,64 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [2751,84]
0.0.Tri: Interrupted. [0,39 s]
0.0.Ht: Interrupted (multi)
0.0.Tri: Exited with Success (@ 2751,89 s)
0: ProofGrid usable level: 0
0.0.Ht: Trace Attempt 262	[2750,62 s]
0.0.Ht: Interrupted. [791,30 s]
0.0.Ht: Exited with Success (@ 2751,96 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.19     2751.83        0.00       99.99 %
     Ht        0.18     2751.85        0.00       99.99 %
    all        0.19     2751.84        0.00       99.99 %

    Data read    : 80.00 kiB
    Data written : 3.56 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (262).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 2750,630450
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=140,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=140,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=140,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=140,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=140,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=140,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=140,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=140,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=140,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=140,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=140,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=140,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:139] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 91 of 655 design flops, 0 of 0 design latches, 145 of 145 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 282
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.016s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 6242@optmaS1(local) jg_10987_optmaS1_26
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 6243@optmaS1(local) jg_10987_optmaS1_26
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,03 s]
0.0.Ht: Trace Attempt  2	[0,03 s]
0.0.Ht: Trace Attempt  3	[0,03 s]
0.0.Ht: Trace Attempt  4	[0,04 s]
0.0.Ht: Trace Attempt  5	[0,04 s]
0.0.Tri:    0.01" ---- Launching main thread ----
0.0.Ht: Trace Attempt  7	[0,06 s]
0.0.Ht: A trace with 7 cycles was found. [0,06 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.15 s.
0.0.Ht: Trace Attempt  8	[0,09 s]
0.0.Tri:    0.10" ---- Launching abstraction thread ----
0.0.Tri:    0.12" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,28 s]
0.0.Tri: Trace Attempt  3	[0,28 s]
0.0.Tri: Trace Attempt  4	[0,30 s]
0.0.Tri: Trace Attempt  5	[0,34 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 21	[1,03 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,03 s]
0.0.Tri: Stopped processing property "property:0"	[1,04 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.99" ---- Launching main thread ----
0.0.Tri:    1.09" ---- Launching abstraction thread ----
0.0.Tri:    1.11" ---- Launching multi-phase simplification thread ----
0.0.Tri:    2.67" Simplification phase 1 complete
0.0.Ht: Trace Attempt 34	[4,45 s]
0.0.Tri:    4.60" Simplification phase 2 complete
0.0.Tri: Trace Attempt 35	[4,25 s]
0.0.Ht: Trace Attempt 42	[9,22 s]
0.0.Tri: Trace Attempt 43	[8,43 s]
0.0.Tri:   12.60" Simplification phase 3 complete
0.0.Tri:   12.60" ---- Completed simplification thread ----
0.0.Tri:   12.60" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   12.78" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 49	[14,26 s]
0.0.Ht: Trace Attempt 53	[18,77 s]
0.0.Ht: Trace Attempt 56	[23,86 s]
0.0.Tri: Trace Attempt 48	[24,22 s]
0.0.Ht: Trace Attempt 59	[30,15 s]
0.0.Tri: Trace Attempt 53	[29,21 s]
0.0.Ht: Trace Attempt 62	[35,15 s]
0.0.Tri: Trace Attempt 57	[34,20 s]
0.0.Tri: Trace Attempt 61	[38,38 s]
0.0.Ht: Trace Attempt 65	[39,92 s]
0.0.Ht: Trace Attempt 67	[43,93 s]
0.0.Tri: Trace Attempt 64	[43,07 s]
0.0.Ht: Trace Attempt 68	[49,24 s]
0.0.Tri: Trace Attempt 68	[48,65 s]
0.0.Ht: Trace Attempt 71	[54,87 s]
0.0.Tri: Trace Attempt 71	[54,11 s]
0.0.Ht: Trace Attempt 74	[59,95 s]
0.0.Tri: Trace Attempt 74	[59,46 s]
0.0.Ht: Trace Attempt 76	[64,15 s]
0.0.Tri: Trace Attempt 77	[65,64 s]
0.0.Ht: Trace Attempt 78	[71,11 s]
0.0.Tri: Trace Attempt 80	[70,56 s]
0.0.Tri: Trace Attempt 82	[74,91 s]
0.0.Ht: Trace Attempt 82	[78,19 s]
0.0.Tri: Trace Attempt 84	[79,09 s]
0.0.Tri: Trace Attempt 86	[83,72 s]
0.0.Ht: Trace Attempt 85	[84,91 s]
0.0.Tri: Trace Attempt 89	[88,72 s]
0.0.Ht: Trace Attempt 89	[93,65 s]
0.0.Tri: Trace Attempt 91	[94,30 s]
0.0.Ht: Trace Attempt 92	[101,39 s]
0.0.Tri: Trace Attempt 93	[100,85 s]
0.0.Ht: Trace Attempt 93	[107,32 s]
0.0.Tri: Trace Attempt 95	[106,44 s]
0.0.Tri: Trace Attempt 97	[111,73 s]
0.0.Ht: Trace Attempt 95	[114,32 s]
0.0.Tri: Trace Attempt 99	[118,46 s]
0.0.Ht: Trace Attempt 98	[119,52 s]
0.0.Tri: Trace Attempt 100	[122,82 s]
0.0.Ht: Trace Attempt 99	[126,46 s]
0.0.Tri: Trace Attempt 102	[129,24 s]
0.0.Ht: Trace Attempt 101	[132,38 s]
0.0.Tri: Trace Attempt 104	[136,66 s]
0.0.Ht: Trace Attempt 103	[139,32 s]
0.0.Ht: Trace Attempt 105	[145,41 s]
0.0.Tri: Trace Attempt 106	[144,57 s]
0.0.Ht: Trace Attempt 106	[149,82 s]
0.0.Tri: Trace Attempt 107	[148,94 s]
0.0.Tri: Trace Attempt 108	[154,02 s]
0.0.Ht: Trace Attempt 107	[158,19 s]
0.0.Tri: Trace Attempt 109	[158,23 s]
0.0.Ht: Trace Attempt 109	[166,96 s]
0.0.Tri: Trace Attempt 111	[166,23 s]
0.0.Tri: Trace Attempt 112	[170,80 s]
0.0.Ht: Trace Attempt 111	[175,42 s]
0.0.Tri: Trace Attempt 114	[178,59 s]
0.0.Ht: Trace Attempt 114	[183,47 s]
0.0.Tri: Trace Attempt 116	[187,53 s]
0.0.Ht: Trace Attempt 116	[193,67 s]
0.0.Tri: Trace Attempt 117	[193,10 s]
0.0.Tri: Trace Attempt 118	[197,40 s]
0.0.Ht: Trace Attempt 117	[202,94 s]
0.0.Tri: Trace Attempt 119	[202,14 s]
0.0.Tri: Trace Attempt 120	[206,14 s]
0.0.Tri: Trace Attempt 121	[210,46 s]
0.0.Ht: Trace Attempt 119	[211,59 s]
0.0.Tri: Trace Attempt 122	[217,59 s]
0.0.Ht: Trace Attempt 122	[220,36 s]
0.0.Tri: Trace Attempt 123	[222,13 s]
0.0.Tri: Trace Attempt 124	[226,23 s]
0.0.Ht: Trace Attempt 123	[232,19 s]
0.0.Tri: Trace Attempt 125	[235,17 s]
0.0.Tri: Trace Attempt 126	[240,06 s]
0.0.Ht: Trace Attempt 125	[243,77 s]
0.0.Tri: Trace Attempt 127	[246,28 s]
0.0.Ht: Trace Attempt 127	[251,57 s]
0.0.Tri: Trace Attempt 128	[251,84 s]
0.0.Tri: Trace Attempt 129	[257,63 s]
0.0.Ht: Trace Attempt 128	[260,22 s]
0.0.Tri: Trace Attempt 131	[265,87 s]
0.0.Ht: Trace Attempt 130	[268,17 s]
0.0.Tri: Trace Attempt 132	[271,82 s]
0.0.Ht: Trace Attempt 132	[277,26 s]
0.0.Tri: Trace Attempt 133	[276,71 s]
0.0.Tri: Trace Attempt 134	[281,20 s]
0.0.Ht: Trace Attempt 133	[290,83 s]
0.0.Tri: Trace Attempt 135	[290,53 s]
0.0.Ht: Trace Attempt 135	[303,16 s]
0.0.Tri: Trace Attempt 137	[303,20 s]
0.0.Ht: Trace Attempt 137	[313,45 s]
0.0.Tri: Trace Attempt 139	[312,70 s]
0.0.Tri: Trace Attempt 140	[319,25 s]
0.0.Ht: Trace Attempt 139	[324,30 s]
0.0.Tri: Trace Attempt 141	[324,14 s]
0.0.Tri: Trace Attempt 142	[330,45 s]
0.0.Ht: Trace Attempt 141	[333,66 s]
0.0.Tri: Trace Attempt 143	[337,13 s]
0.0.Tri: Trace Attempt 144	[344,73 s]
0.0.Tri: Trace Attempt 145	[349,87 s]
0.0.Ht: Trace Attempt 143	[351,01 s]
0.0.Tri: Trace Attempt 146	[356,11 s]
0.0.Tri: Trace Attempt 147	[361,72 s]
0.0.Ht: Trace Attempt 146	[367,09 s]
0.0.Tri: Trace Attempt 148	[370,64 s]
0.0.Tri: Trace Attempt 149	[378,05 s]
0.0.Ht: Trace Attempt 148	[380,29 s]
0.0.Tri: Trace Attempt 150	[385,77 s]
0.0.Ht: Trace Attempt 150	[392,70 s]
0.0.Tri: Trace Attempt 151	[395,30 s]
0.0.Ht: Trace Attempt 151	[402,29 s]
0.0.Tri: Trace Attempt 152	[402,43 s]
0.0.Tri: Trace Attempt 153	[408,49 s]
0.0.Ht: Trace Attempt 152	[412,05 s]
0.0.Tri: Trace Attempt 154	[415,67 s]
0.0.Tri: Trace Attempt 155	[423,04 s]
0.0.Ht: Trace Attempt 154	[426,69 s]
0.0.Tri: Trace Attempt 156	[432,45 s]
0.0.Ht: Trace Attempt 156	[437,60 s]
0.0.Tri: Trace Attempt 157	[438,76 s]
0.0.Tri: Trace Attempt 158	[444,78 s]
0.0.Ht: Trace Attempt 157	[448,80 s]
0.0.Tri: Trace Attempt 159	[450,97 s]
0.0.Tri: Trace Attempt 160	[456,53 s]
0.0.Ht: Trace Attempt 159	[460,21 s]
0.0.Tri: Trace Attempt 161	[461,29 s]
0.0.Tri: Trace Attempt 162	[469,51 s]
0.0.Ht: Trace Attempt 161	[472,66 s]
0.0.Tri: Trace Attempt 163	[477,64 s]
0.0.Ht: Trace Attempt 163	[480,33 s]
0.0.Tri: Trace Attempt 164	[485,58 s]
0.0.Ht: Trace Attempt 164	[492,63 s]
0.0.Tri: Trace Attempt 165	[493,77 s]
0.0.Tri: Trace Attempt 166	[500,39 s]
0.0.Ht: Trace Attempt 165	[505,27 s]
0.0.Tri: Trace Attempt 167	[508,56 s]
0.0.Tri: Trace Attempt 168	[514,57 s]
0.0.Ht: Trace Attempt 167	[516,91 s]
0.0.Tri: Trace Attempt 169	[519,68 s]
0.0.Ht: Trace Attempt 169	[529,78 s]
0.0.Tri: Trace Attempt 170	[529,79 s]
0.0.Tri: Trace Attempt 171	[536,99 s]
0.0.Ht: Trace Attempt 170	[540,75 s]
0.0.Tri: Trace Attempt 172	[545,01 s]
0.0.Ht: Trace Attempt 172	[551,75 s]
0.0.Tri: Trace Attempt 173	[552,26 s]
0.0.Tri: Trace Attempt 174	[559,10 s]
0.0.Ht: Trace Attempt 173	[564,37 s]
0.0.Tri: Trace Attempt 175	[565,70 s]
0.0.Tri: Trace Attempt 176	[572,87 s]
0.0.Ht: Trace Attempt 175	[580,28 s]
0.0.Tri: Trace Attempt 177	[581,55 s]
0.0.Tri: Trace Attempt 178	[591,64 s]
0.0.Ht: Trace Attempt 177	[595,74 s]
0.0.Tri: Trace Attempt 179	[600,67 s]
0.0.Ht: Trace Attempt 179	[606,91 s]
0.0.Tri: Trace Attempt 180	[610,85 s]
0.0.Tri: Trace Attempt 181	[618,25 s]
0.0.Ht: Trace Attempt 180	[619,65 s]
0.0.Tri: Trace Attempt 182	[626,16 s]
0.0.Ht: Trace Attempt 182	[633,59 s]
0.0.Tri: Trace Attempt 183	[636,70 s]
0.0.Tri: Trace Attempt 184	[646,54 s]
0.0.Ht: Trace Attempt 183	[650,19 s]
0.0.Tri: Trace Attempt 185	[653,70 s]
0.0.Tri: Trace Attempt 186	[662,91 s]
0.0.Ht: Trace Attempt 185	[668,89 s]
0.0.Tri: Trace Attempt 187	[674,14 s]
0.0.Tri: Trace Attempt 188	[681,35 s]
0.0.Ht: Trace Attempt 187	[685,12 s]
0.0.Tri: Trace Attempt 189	[693,47 s]
0.0.Tri: Trace Attempt 190	[701,78 s]
0.0.Ht: Trace Attempt 189	[704,61 s]
0.0.Tri: Trace Attempt 191	[711,05 s]
0.0.Ht: Trace Attempt 191	[720,01 s]
0.0.Tri: Trace Attempt 192	[720,25 s]
0.0.Tri: Trace Attempt 193	[730,71 s]
0.0.Ht: Trace Attempt 192	[735,73 s]
0.0.Tri: Trace Attempt 194	[740,14 s]
0.0.Ht: Trace Attempt 194	[745,53 s]
0.0.Tri: Trace Attempt 195	[747,48 s]
0.0.Ht: Trace Attempt 195	[754,09 s]
0.0.Tri: Trace Attempt 196	[753,91 s]
0.0.Tri: Trace Attempt 197	[758,88 s]
0.0.Ht: Trace Attempt 196	[762,60 s]
0.0.Tri: Trace Attempt 198	[765,17 s]
0.0.Ht: Trace Attempt 198	[771,76 s]
0.0.Tri: Trace Attempt 199	[770,94 s]
0.0.Tri: Trace Attempt 200	[779,63 s]
0.0.Ht: Trace Attempt 199	[783,40 s]
0.0.Tri: Trace Attempt 201	[785,09 s]
0.0.Ht: Trace Attempt 201	[789,44 s]
0.0.Tri: Trace Attempt 202	[792,05 s]
0.0.Tri: Trace Attempt 203	[798,66 s]
0.0.Ht: Trace Attempt 202	[804,28 s]
0.0.Tri: Trace Attempt 204	[803,31 s]
0.0.Tri: Trace Attempt 205	[809,96 s]
0.0.Ht: Trace Attempt 204	[812,88 s]
0.0.Tri: Trace Attempt 206	[816,21 s]
0.0.Ht: Trace Attempt 206	[822,04 s]
0.0.Tri: Trace Attempt 207	[824,47 s]
0.0.Ht: Trace Attempt 207	[833,19 s]
0.0.Tri: Trace Attempt 208	[832,33 s]
0.0.Tri: Trace Attempt 209	[839,05 s]
0.0.Ht: Trace Attempt 208	[844,55 s]
0.0.Tri: Trace Attempt 210	[845,89 s]
0.0.Tri: Trace Attempt 211	[851,13 s]
0.0.Ht: Trace Attempt 210	[852,60 s]
0.0.Tri: Trace Attempt 212	[857,34 s]
0.0.Ht: Trace Attempt 212	[858,74 s]
0.0.Ht: Trace Attempt 213	[864,89 s]
0.0.Tri: Trace Attempt 213	[864,19 s]
0.0.Ht: Trace Attempt 214	[870,66 s]
0.0.Tri: Trace Attempt 214	[871,71 s]
0.0.Ht: Trace Attempt 215	[875,34 s]
0.0.Tri: Trace Attempt 215	[877,79 s]
0.0.Ht: Trace Attempt 216	[881,05 s]
0.0.Tri: Trace Attempt 216	[885,82 s]
0.0.Ht: Trace Attempt 217	[887,97 s]
0.0.Ht: Trace Attempt 218	[894,63 s]
0.0.Tri: Trace Attempt 217	[894,64 s]
0.0.Ht: Trace Attempt 219	[899,38 s]
0.0.Tri: Trace Attempt 218	[900,48 s]
0.0.Ht: Trace Attempt 220	[908,70 s]
0.0.Tri: Trace Attempt 219	[911,49 s]
0.0.Ht: Trace Attempt 221	[914,47 s]
0.0.Tri: Trace Attempt 220	[918,55 s]
0.0.Ht: Trace Attempt 222	[920,37 s]
0.0.Ht: Trace Attempt 223	[925,76 s]
0.0.Tri: Trace Attempt 221	[925,35 s]
0.0.Ht: Trace Attempt 224	[931,44 s]
0.0.Tri: Trace Attempt 222	[933,88 s]
0.0.Ht: Trace Attempt 225	[937,29 s]
0.0.Tri: Trace Attempt 223	[939,55 s]
0.0.Ht: Trace Attempt 226	[943,68 s]
0.0.Tri: Trace Attempt 224	[946,11 s]
0.0.Ht: Trace Attempt 227	[949,79 s]
0.0.Tri: Trace Attempt 225	[954,43 s]
0.0.Ht: Trace Attempt 228	[955,84 s]
0.0.Tri: Trace Attempt 226	[961,59 s]
0.0.Ht: Trace Attempt 229	[962,82 s]
0.0.Ht: Trace Attempt 230	[967,31 s]
0.0.Tri: Trace Attempt 227	[969,04 s]
0.0.Ht: Trace Attempt 231	[972,77 s]
0.0.Tri: Trace Attempt 228	[975,24 s]
0.0.Ht: Trace Attempt 232	[979,25 s]
0.0.Tri: Trace Attempt 229	[981,86 s]
0.0.Ht: Trace Attempt 233	[984,75 s]
0.0.Tri: Trace Attempt 230	[987,80 s]
0.0.Ht: Trace Attempt 234	[990,25 s]
0.0.Tri: Trace Attempt 231	[995,37 s]
0.0.Ht: Trace Attempt 235	[997,81 s]
0.0.Tri: Trace Attempt 232	[1004,29 s]
0.0.Ht: Trace Attempt 236	[1007,72 s]
0.0.Tri: Trace Attempt 233	[1013,64 s]
0.0.Ht: Trace Attempt 237	[1016,17 s]
0.0.Tri: Trace Attempt 234	[1020,51 s]
0.0.Ht: Trace Attempt 238	[1026,63 s]
0.0.Tri: Trace Attempt 235	[1026,56 s]
0.0.Ht: Trace Attempt 239	[1035,89 s]
0.0.Tri: Trace Attempt 236	[1036,08 s]
0.0.Ht: Trace Attempt 240	[1042,67 s]
0.0.Tri: Trace Attempt 237	[1044,80 s]
0.0.Ht: Trace Attempt 241	[1047,37 s]
0.0.Ht: Trace Attempt 242	[1052,18 s]
0.0.Tri: Trace Attempt 238	[1052,37 s]
0.0.Ht: Trace Attempt 243	[1057,70 s]
0.0.Tri: Trace Attempt 239	[1058,81 s]
0.0.Ht: Trace Attempt 244	[1064,07 s]
0.0.Tri: Trace Attempt 240	[1068,11 s]
0.0.Ht: Trace Attempt 245	[1071,17 s]
0.0.Tri: Trace Attempt 241	[1077,25 s]
0.0.Ht: Trace Attempt 246	[1079,91 s]
0.0.Tri: Trace Attempt 242	[1083,98 s]
0.0.Ht: Trace Attempt 247	[1086,60 s]
0.0.Ht: Trace Attempt 248	[1091,14 s]
0.0.Tri: Trace Attempt 243	[1091,20 s]
0.0.Ht: Trace Attempt 249	[1097,27 s]
0.0.Tri: Trace Attempt 244	[1097,79 s]
0.0.Ht: Trace Attempt 250	[1101,84 s]
0.0.Tri: Trace Attempt 245	[1104,19 s]
0.0.Ht: Trace Attempt 251	[1108,41 s]
0.0.Tri: Trace Attempt 246	[1111,03 s]
0.0.Ht: Trace Attempt 252	[1114,45 s]
0.0.Ht: Trace Attempt 253	[1121,54 s]
0.0.Tri: Trace Attempt 247	[1123,03 s]
0.0.Ht: Trace Attempt 254	[1128,13 s]
0.0.Tri: Trace Attempt 248	[1130,49 s]
0.0.Ht: Trace Attempt 255	[1133,74 s]
0.0.Tri: Trace Attempt 249	[1135,92 s]
0.0.Ht: Trace Attempt 256	[1138,85 s]
0.0.Ht: Trace Attempt 257	[1144,53 s]
0.0.Tri: Trace Attempt 250	[1149,34 s]
0.0.Ht: Trace Attempt 258	[1150,53 s]
0.0.Ht: Trace Attempt 259	[1158,19 s]
0.0.Tri: Trace Attempt 251	[1160,75 s]
0.0.Ht: Trace Attempt 260	[1164,44 s]
0.0.Tri: Trace Attempt 252	[1168,81 s]
0.0.Ht: Trace Attempt 261	[1170,49 s]
0.0.Ht: Trace Attempt 262	[1176,58 s]
0.0.Tri: Trace Attempt 253	[1176,02 s]
0.0.Ht: Trace Attempt 263	[1182,48 s]
0.0.Tri: Trace Attempt 254	[1184,39 s]
0.0.Ht: Trace Attempt 264	[1188,37 s]
0.0.Tri: Trace Attempt 255	[1192,94 s]
0.0.Ht: Trace Attempt 265	[1195,15 s]
0.0.Ht: Trace Attempt 266	[1204,47 s]
0.0.Tri: Trace Attempt 256	[1203,64 s]
0.0.Ht: Trace Attempt 267	[1211,03 s]
0.0.Tri: Trace Attempt 257	[1210,24 s]
0.0.Ht: Trace Attempt 268	[1217,58 s]
0.0.Tri: Trace Attempt 258	[1219,49 s]
0.0.Tri: Trace Attempt 259	[1228,74 s]
0.0.Ht: Trace Attempt 269	[1231,67 s]
0.0.Tri: Trace Attempt 260	[1235,51 s]
0.0.Ht: Trace Attempt 270	[1238,27 s]
0.0.Tri: Trace Attempt 261	[1241,86 s]
0.0.Ht: Trace Attempt 271	[1244,43 s]
0.0.Ht: Trace Attempt 272	[1252,06 s]
0.0.Tri: Trace Attempt 262	[1252,15 s]
0.0.Ht: Trace Attempt 273	[1257,23 s]
0.0.Tri: Trace Attempt 263	[1260,07 s]
0.0.Ht: Trace Attempt 274	[1264,42 s]
0.0.Tri: Trace Attempt 264	[1267,14 s]
0.0.Ht: Trace Attempt 275	[1271,82 s]
0.0.Tri: Trace Attempt 265	[1275,30 s]
0.0.Ht: Trace Attempt 276	[1278,18 s]
0.0.Tri: Trace Attempt 266	[1283,30 s]
0.0.Ht: Trace Attempt 277	[1285,15 s]
0.0.Tri: Trace Attempt 267	[1291,43 s]
0.0.Ht: Trace Attempt 278	[1292,81 s]
0.0.Tri: Trace Attempt 268	[1299,30 s]
0.0.Ht: Trace Attempt 279	[1300,66 s]
0.0.Tri: Trace Attempt 269	[1306,42 s]
0.0.Ht: Trace Attempt 280	[1308,00 s]
0.0.Tri: Trace Attempt 270	[1312,59 s]
0.0.Ht: Trace Attempt 281	[1314,54 s]
0.0.Ht: Trace Attempt 282	[1322,22 s]
0.0.Tri: Trace Attempt 271	[1324,24 s]
0.0.Ht: Reached length limit (282) [883,31 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1329,63]
0.0.Tri: Stopped processing property "property:0"	[1328,67 s].
0.0.Ht: Exited with Success (@ 1329,72 s)
0.0.Tri: Interrupted. [0,19 s]
0.0.Tri: Exited with Success (@ 1329,73 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.06     1329.63        0.00      100.00 %
     Ht        0.06     1329.62        0.00      100.00 %
    all        0.06     1329.63        0.00      100.00 %

    Data read    : 55.72 kiB
    Data written : 3.42 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (282).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 1329,602523
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=150,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=150,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=150,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=150,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=150,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=150,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=150,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=150,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=150,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=150,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=150,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=150,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:149] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 91 of 695 design flops, 0 of 0 design latches, 155 of 155 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 302
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.014s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.00 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 26159@optmaS1(local) jg_10987_optmaS1_27
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 26160@optmaS1(local) jg_10987_optmaS1_27
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  2	[0,01 s]
0.0.Ht: Trace Attempt  3	[0,01 s]
0.0.Ht: Trace Attempt  4	[0,01 s]
0.0.Ht: Trace Attempt  5	[0,01 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.10 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.03" ---- Launching abstraction thread ----
0.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,10 s]
0.0.Tri: Trace Attempt  3	[0,12 s]
0.0.Tri: Trace Attempt  4	[0,12 s]
0.0.Tri: Trace Attempt  5	[0,14 s]
0.0.Tri:    0.59" Simplification phase 1 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 30	[1,04 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,04 s]
0.0.Tri: Stopped processing property "property:0"	[1,04 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    1.02" ---- Launching main thread ----
0.0.Tri:    1.05" ---- Launching abstraction thread ----
0.0.Tri:    1.05" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.70" Simplification phase 1 complete
0.0.Tri:    2.25" Simplification phase 2 complete
0.0.Ht: Trace Attempt 44	[4,04 s]
0.0.Tri: Trace Attempt 48	[4,36 s]
0.0.Tri:    5.50" Simplification phase 3 complete
   5.50" ---- Completed simplification thread ----
   5.50" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    5.53" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 54	[8,07 s]
0.0.Tri: Trace Attempt 50	[8,41 s]
0.0.Ht: Trace Attempt 63	[12,64 s]
0.0.Tri: Trace Attempt 62	[12,45 s]
0.0.Ht: Trace Attempt 70	[17,03 s]
0.0.Tri: Trace Attempt 70	[16,49 s]
0.0.Ht: Trace Attempt 76	[21,76 s]
0.0.Tri: Trace Attempt 77	[20,79 s]
0.0.Ht: Trace Attempt 81	[25,92 s]
0.0.Tri: Trace Attempt 83	[25,21 s]
0.0.Tri: Trace Attempt 88	[29,26 s]
0.0.Ht: Trace Attempt 86	[30,31 s]
0.0.Ht: Trace Attempt 91	[34,46 s]
0.0.Tri: Trace Attempt 93	[33,60 s]
0.0.Tri: Trace Attempt 97	[38,70 s]
0.0.Ht: Trace Attempt 97	[39,99 s]
0.0.Tri: Trace Attempt 101	[42,73 s]
0.0.Ht: Trace Attempt 101	[46,09 s]
0.0.Tri: Trace Attempt 104	[46,75 s]
0.0.Ht: Trace Attempt 105	[50,55 s]
0.0.Tri: Trace Attempt 107	[51,25 s]
0.0.Ht: Trace Attempt 109	[57,14 s]
0.0.Tri: Trace Attempt 110	[56,34 s]
0.0.Tri: Trace Attempt 113	[61,28 s]
0.0.Ht: Trace Attempt 112	[62,50 s]
0.0.Tri: Trace Attempt 116	[65,97 s]
0.0.Ht: Trace Attempt 116	[68,12 s]
0.0.Tri: Trace Attempt 119	[70,99 s]
0.0.Ht: Trace Attempt 119	[75,70 s]
0.0.Tri: Trace Attempt 121	[75,12 s]
0.0.Ht: Trace Attempt 121	[79,81 s]
0.0.Tri: Trace Attempt 124	[80,79 s]
0.0.Ht: Trace Attempt 125	[87,47 s]
0.0.Tri: Trace Attempt 127	[86,93 s]
0.0.Tri: Trace Attempt 129	[91,15 s]
0.0.Ht: Trace Attempt 129	[95,10 s]
0.0.Tri: Trace Attempt 131	[97,39 s]
0.0.Ht: Trace Attempt 132	[104,00 s]
0.0.Tri: Trace Attempt 133	[103,53 s]
0.0.Ht: Trace Attempt 133	[109,55 s]
0.0.Tri: Trace Attempt 135	[109,63 s]
0.0.Tri: Trace Attempt 137	[114,17 s]
0.0.Ht: Trace Attempt 135	[115,38 s]
0.0.Tri: Trace Attempt 139	[119,90 s]
0.0.Ht: Trace Attempt 138	[121,48 s]
0.0.Ht: Trace Attempt 140	[126,30 s]
0.0.Tri: Trace Attempt 141	[125,58 s]
0.0.Ht: Trace Attempt 141	[131,62 s]
0.0.Tri: Trace Attempt 143	[131,20 s]
0.0.Ht: Trace Attempt 143	[136,88 s]
0.0.Tri: Trace Attempt 145	[137,31 s]
0.0.Ht: Trace Attempt 145	[141,50 s]
0.0.Tri: Trace Attempt 147	[143,40 s]
0.0.Ht: Trace Attempt 146	[147,22 s]
0.0.Tri: Trace Attempt 149	[149,94 s]
0.0.Ht: Trace Attempt 149	[154,05 s]
0.0.Tri: Trace Attempt 151	[156,03 s]
0.0.Ht: Trace Attempt 151	[159,40 s]
0.0.Tri: Trace Attempt 153	[164,15 s]
0.0.Ht: Trace Attempt 152	[165,63 s]
0.0.Tri: Trace Attempt 155	[168,98 s]
0.0.Ht: Trace Attempt 154	[171,72 s]
0.0.Tri: Trace Attempt 157	[176,56 s]
0.0.Ht: Trace Attempt 156	[177,92 s]
0.0.Ht: Trace Attempt 158	[184,06 s]
0.0.Tri: Trace Attempt 159	[183,02 s]
0.0.Tri: Trace Attempt 160	[187,25 s]
0.0.Ht: Trace Attempt 159	[189,04 s]
0.0.Tri: Trace Attempt 161	[191,64 s]
0.0.Ht: Trace Attempt 161	[194,26 s]
0.0.Tri: Trace Attempt 162	[195,67 s]
0.0.Ht: Trace Attempt 162	[202,22 s]
0.0.Tri: Trace Attempt 164	[203,34 s]
0.0.Ht: Trace Attempt 164	[209,38 s]
0.0.Tri: Trace Attempt 166	[210,93 s]
0.0.Ht: Trace Attempt 166	[216,15 s]
0.0.Tri: Trace Attempt 168	[218,59 s]
0.0.Ht: Trace Attempt 168	[222,39 s]
0.0.Tri: Trace Attempt 170	[226,19 s]
0.0.Ht: Trace Attempt 169	[229,16 s]
0.0.Tri: Trace Attempt 171	[232,14 s]
0.0.Ht: Trace Attempt 171	[237,48 s]
0.0.Tri: Trace Attempt 173	[241,01 s]
0.0.Ht: Trace Attempt 173	[243,34 s]
0.0.Tri: Trace Attempt 175	[248,70 s]
0.0.Ht: Trace Attempt 174	[250,93 s]
0.0.Tri: Trace Attempt 176	[253,08 s]
0.0.Tri: Trace Attempt 177	[257,90 s]
0.0.Ht: Trace Attempt 177	[262,58 s]
0.0.Tri: Trace Attempt 178	[263,54 s]
0.0.Ht: Trace Attempt 178	[269,39 s]
0.0.Tri: Trace Attempt 180	[272,17 s]
0.0.Tri: Trace Attempt 181	[276,63 s]
0.0.Ht: Trace Attempt 180	[280,70 s]
0.0.Tri: Trace Attempt 182	[283,71 s]
0.0.Ht: Trace Attempt 182	[285,97 s]
0.0.Tri: Trace Attempt 183	[289,23 s]
0.0.Ht: Trace Attempt 183	[294,44 s]
0.0.Tri: Trace Attempt 184	[293,63 s]
0.0.Ht: Trace Attempt 184	[303,00 s]
0.0.Tri: Trace Attempt 186	[304,76 s]
0.0.Ht: Trace Attempt 186	[310,29 s]
0.0.Tri: Trace Attempt 187	[310,16 s]
0.0.Tri: Trace Attempt 188	[315,02 s]
0.0.Ht: Trace Attempt 187	[317,84 s]
0.0.Tri: Trace Attempt 189	[320,13 s]
0.0.Tri: Trace Attempt 190	[324,56 s]
0.0.Ht: Trace Attempt 189	[326,61 s]
0.0.Tri: Trace Attempt 191	[329,70 s]
0.0.Ht: Trace Attempt 191	[335,05 s]
0.0.Tri: Trace Attempt 192	[336,57 s]
0.0.Tri: Trace Attempt 193	[342,64 s]
0.0.Ht: Trace Attempt 192	[346,20 s]
0.0.Tri: Trace Attempt 194	[347,91 s]
0.0.Ht: Trace Attempt 194	[355,02 s]
0.0.Tri: Trace Attempt 195	[355,40 s]
0.0.Tri: Trace Attempt 196	[360,51 s]
0.0.Ht: Trace Attempt 195	[364,03 s]
0.0.Tri: Trace Attempt 197	[366,47 s]
0.0.Ht: Trace Attempt 197	[372,95 s]
0.0.Tri: Trace Attempt 198	[373,44 s]
0.0.Tri: Trace Attempt 199	[378,98 s]
0.0.Ht: Trace Attempt 198	[382,13 s]
0.0.Tri: Trace Attempt 200	[383,87 s]
0.0.Tri: Trace Attempt 201	[392,75 s]
0.0.Ht: Trace Attempt 200	[395,73 s]
0.0.Tri: Trace Attempt 202	[397,42 s]
0.0.Ht: Trace Attempt 202	[404,66 s]
0.0.Tri: Trace Attempt 203	[404,02 s]
0.0.Tri: Trace Attempt 204	[410,92 s]
0.0.Ht: Trace Attempt 203	[416,57 s]
0.0.Tri: Trace Attempt 205	[415,79 s]
0.0.Tri: Trace Attempt 206	[421,00 s]
0.0.Ht: Trace Attempt 205	[424,72 s]
0.0.Tri: Trace Attempt 207	[426,19 s]
0.0.Tri: Trace Attempt 208	[433,86 s]
0.0.Ht: Trace Attempt 207	[434,97 s]
0.0.Ht: Trace Attempt 209	[443,56 s]
0.0.Tri: Trace Attempt 209	[443,04 s]
0.0.Tri: Trace Attempt 210	[451,29 s]
0.0.Ht: Trace Attempt 210	[453,32 s]
0.0.Tri: Trace Attempt 211	[457,77 s]
0.0.Ht: Trace Attempt 211	[461,79 s]
0.0.Tri: Trace Attempt 212	[465,70 s]
0.0.Ht: Trace Attempt 212	[472,53 s]
0.0.Tri: Trace Attempt 213	[472,59 s]
0.0.Tri: Trace Attempt 214	[479,00 s]
0.0.Ht: Trace Attempt 213	[482,85 s]
0.0.Tri: Trace Attempt 215	[486,32 s]
0.0.Tri: Trace Attempt 216	[494,44 s]
0.0.Ht: Trace Attempt 215	[496,55 s]
0.0.Tri: Trace Attempt 217	[500,33 s]
0.0.Ht: Trace Attempt 217	[503,27 s]
0.0.Tri: Trace Attempt 218	[509,11 s]
0.0.Ht: Trace Attempt 218	[512,76 s]
0.0.Tri: Trace Attempt 219	[514,68 s]
0.0.Ht: Trace Attempt 219	[518,27 s]
0.0.Ht: Trace Attempt 220	[523,72 s]
0.0.Tri: Trace Attempt 220	[523,85 s]
0.0.Ht: Trace Attempt 221	[530,00 s]
0.0.Tri: Trace Attempt 221	[531,81 s]
0.0.Ht: Trace Attempt 222	[535,02 s]
0.0.Tri: Trace Attempt 222	[539,30 s]
0.0.Ht: Trace Attempt 223	[541,89 s]
0.0.Ht: Trace Attempt 224	[547,73 s]
0.0.Tri: Trace Attempt 223	[547,55 s]
0.0.Ht: Trace Attempt 225	[555,16 s]
0.0.Tri: Trace Attempt 224	[556,52 s]
0.0.Ht: Trace Attempt 226	[561,83 s]
0.0.Tri: Trace Attempt 225	[562,65 s]
0.0.Ht: Trace Attempt 227	[569,18 s]
0.0.Tri: Trace Attempt 226	[570,12 s]
0.0.Ht: Trace Attempt 228	[574,89 s]
0.0.Tri: Trace Attempt 227	[578,12 s]
0.0.Ht: Trace Attempt 229	[582,20 s]
0.0.Tri: Trace Attempt 228	[585,44 s]
0.0.Ht: Trace Attempt 230	[587,71 s]
0.0.Tri: Trace Attempt 229	[591,31 s]
0.0.Ht: Trace Attempt 231	[593,85 s]
0.0.Ht: Trace Attempt 232	[600,76 s]
0.0.Tri: Trace Attempt 230	[601,13 s]
0.0.Ht: Trace Attempt 233	[608,04 s]
0.0.Tri: Trace Attempt 231	[609,06 s]
0.0.Ht: Trace Attempt 234	[614,91 s]
0.0.Tri: Trace Attempt 232	[617,50 s]
0.0.Ht: Trace Attempt 235	[622,33 s]
0.0.Tri: Trace Attempt 233	[625,40 s]
0.0.Ht: Trace Attempt 236	[630,48 s]
0.0.Tri: Trace Attempt 234	[634,45 s]
0.0.Ht: Trace Attempt 237	[638,97 s]
0.0.Ht: Trace Attempt 238	[646,09 s]
0.0.Tri: Trace Attempt 235	[647,07 s]
0.0.Ht: Trace Attempt 239	[653,27 s]
0.0.Tri: Trace Attempt 236	[653,99 s]
0.0.Ht: Trace Attempt 240	[658,49 s]
0.0.Tri: Trace Attempt 237	[660,38 s]
0.0.Ht: Trace Attempt 241	[664,83 s]
0.0.Tri: Trace Attempt 238	[667,39 s]
0.0.Ht: Trace Attempt 242	[672,23 s]
0.0.Tri: Trace Attempt 239	[674,00 s]
0.0.Tri: Trace Attempt 240	[679,23 s]
0.0.Ht: Trace Attempt 243	[681,87 s]
0.0.Tri: Trace Attempt 241	[685,26 s]
0.0.Ht: Trace Attempt 244	[686,75 s]
0.0.Ht: Trace Attempt 245	[693,09 s]
0.0.Tri: Trace Attempt 242	[695,61 s]
0.0.Ht: Trace Attempt 246	[700,91 s]
0.0.Tri: Trace Attempt 243	[703,55 s]
0.0.Ht: Trace Attempt 247	[707,61 s]
0.0.Tri: Trace Attempt 244	[711,13 s]
0.0.Ht: Trace Attempt 248	[713,73 s]
0.0.Tri: Trace Attempt 245	[718,28 s]
0.0.Ht: Trace Attempt 249	[722,36 s]
0.0.Tri: Trace Attempt 246	[726,88 s]
0.0.Ht: Trace Attempt 250	[729,85 s]
0.0.Ht: Trace Attempt 251	[736,62 s]
0.0.Tri: Trace Attempt 247	[735,67 s]
0.0.Tri: Trace Attempt 248	[740,98 s]
0.0.Ht: Trace Attempt 252	[742,83 s]
0.0.Ht: Trace Attempt 253	[750,25 s]
0.0.Tri: Trace Attempt 249	[749,24 s]
0.0.Tri: Trace Attempt 250	[756,94 s]
0.0.Ht: Trace Attempt 254	[758,63 s]
0.0.Tri: Trace Attempt 251	[761,58 s]
0.0.Ht: Trace Attempt 255	[768,06 s]
0.0.Tri: Trace Attempt 252	[771,10 s]
0.0.Ht: Trace Attempt 256	[774,11 s]
0.0.Tri: Trace Attempt 253	[778,00 s]
0.0.Ht: Trace Attempt 257	[781,60 s]
0.0.Ht: Trace Attempt 258	[788,80 s]
0.0.Tri: Trace Attempt 254	[788,83 s]
0.0.Ht: Trace Attempt 259	[795,46 s]
0.0.Tri: Trace Attempt 255	[795,05 s]
0.0.Tri: Trace Attempt 256	[800,84 s]
0.0.Ht: Trace Attempt 260	[804,23 s]
0.0.Tri: Trace Attempt 257	[809,44 s]
0.0.Ht: Trace Attempt 261	[814,45 s]
0.0.Tri: Trace Attempt 258	[817,29 s]
0.0.Ht: Trace Attempt 262	[821,53 s]
0.0.Tri: Trace Attempt 259	[825,41 s]
0.0.Ht: Trace Attempt 263	[829,68 s]
0.0.Tri: Trace Attempt 260	[831,75 s]
0.0.Ht: Trace Attempt 264	[838,27 s]
0.0.Tri: Trace Attempt 261	[842,58 s]
0.0.Ht: Trace Attempt 265	[847,09 s]
0.0.Tri: Trace Attempt 262	[852,78 s]
0.0.Ht: Trace Attempt 266	[855,12 s]
0.0.Tri: Trace Attempt 263	[859,30 s]
0.0.Ht: Trace Attempt 267	[864,64 s]
0.0.Tri: Trace Attempt 264	[870,22 s]
0.0.Ht: Trace Attempt 268	[873,24 s]
0.0.Ht: Trace Attempt 269	[881,65 s]
0.0.Tri: Trace Attempt 265	[881,62 s]
0.0.Ht: Trace Attempt 270	[892,81 s]
0.0.Tri: Trace Attempt 266	[892,28 s]
0.0.Ht: Trace Attempt 271	[900,75 s]
0.0.Tri: Trace Attempt 267	[901,65 s]
0.0.Tri: Trace Attempt 268	[908,13 s]
0.0.Ht: Trace Attempt 272	[910,14 s]
0.0.Tri: Trace Attempt 269	[915,13 s]
0.0.Ht: Trace Attempt 273	[918,91 s]
0.0.Tri: Trace Attempt 270	[924,03 s]
0.0.Ht: Trace Attempt 274	[927,37 s]
0.0.Tri: Trace Attempt 271	[930,58 s]
0.0.Ht: Trace Attempt 275	[936,63 s]
0.0.Tri: Trace Attempt 272	[941,71 s]
0.0.Ht: Trace Attempt 276	[945,97 s]
0.0.Ht: Trace Attempt 277	[954,76 s]
0.0.Tri: Trace Attempt 273	[956,01 s]
0.0.Ht: Trace Attempt 278	[965,90 s]
0.0.Tri: Trace Attempt 274	[966,13 s]
0.0.Ht: Trace Attempt 279	[972,92 s]
0.0.Tri: Trace Attempt 275	[977,26 s]
0.0.Ht: Trace Attempt 280	[982,42 s]
0.0.Tri: Trace Attempt 276	[987,70 s]
0.0.Ht: Trace Attempt 281	[990,86 s]
0.0.Tri: Trace Attempt 277	[993,58 s]
0.0.Ht: Trace Attempt 282	[999,18 s]
0.0.Tri: Trace Attempt 278	[1001,43 s]
0.0.Ht: Trace Attempt 283	[1009,42 s]
0.0.Tri: Trace Attempt 279	[1012,57 s]
0.0.Ht: Trace Attempt 284	[1021,66 s]
0.0.Tri: Trace Attempt 280	[1021,98 s]
0.0.Ht: Trace Attempt 285	[1031,38 s]
0.0.Tri: Trace Attempt 281	[1030,52 s]
0.0.Ht: Trace Attempt 286	[1044,73 s]
0.0.Tri: Trace Attempt 282	[1044,78 s]
0.0.Ht: Trace Attempt 287	[1053,19 s]
0.0.Tri: Trace Attempt 283	[1056,01 s]
0.0.Ht: Trace Attempt 288	[1062,50 s]
0.0.Tri: Trace Attempt 284	[1065,83 s]
0.0.Ht: Trace Attempt 289	[1074,77 s]
0.0.Tri: Trace Attempt 285	[1076,63 s]
0.0.Ht: Trace Attempt 290	[1085,26 s]
0.0.Tri: Trace Attempt 286	[1093,24 s]
0.0.Ht: Trace Attempt 291	[1095,50 s]
0.0.Ht: Trace Attempt 292	[1104,05 s]
0.0.Tri: Trace Attempt 287	[1108,58 s]
0.0.Ht: Trace Attempt 293	[1110,98 s]
0.0.Ht: Trace Attempt 294	[1120,39 s]
0.0.Tri: Trace Attempt 288	[1121,70 s]
0.0.Ht: Trace Attempt 295	[1129,47 s]
0.0.Tri: Trace Attempt 289	[1132,19 s]
0.0.Ht: Trace Attempt 296	[1139,42 s]
0.0.Tri: Trace Attempt 290	[1143,25 s]
0.0.Ht: Trace Attempt 297	[1149,90 s]
0.0.Tri: Trace Attempt 291	[1154,87 s]
0.0.Ht: Trace Attempt 298	[1158,27 s]
0.0.Tri: Trace Attempt 292	[1165,62 s]
0.0.Ht: Trace Attempt 299	[1167,51 s]
0.0.Tri: Trace Attempt 293	[1178,66 s]
0.0.Ht: Trace Attempt 300	[1182,21 s]
0.0.Ht: Trace Attempt 301	[1191,51 s]
0.0.Tri: Trace Attempt 294	[1190,64 s]
0.0.Ht: Trace Attempt 302	[1201,07 s]
0.0.Tri: Trace Attempt 295	[1202,17 s]
0.0.Ht: Reached length limit (302) [1114,54 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1214,25]
0.0.Tri: Stopped processing property "property:0"	[1213,23 s].
0.0.Tri: Interrupted. [0,17 s]
0.0.Ht: Exited with Success (@ 1214,32 s)
0.0.Tri: Exited with Success (@ 1214,32 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.03     1214.25        0.00      100.00 %
     Ht        0.03     1214.25        0.00      100.00 %
    all        0.03     1214.25        0.00      100.00 %

    Data read    : 55.01 kiB
    Data written : 3.53 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (302).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 1214,251422
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=160,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=160,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=160,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=160,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=4)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=160,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=160,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=4)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=160,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=160,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=160,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=160,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=160,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=160,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:159] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 91 of 735 design flops, 0 of 0 design latches, 165 of 165 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 322
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.011s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,01 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 11897@optmaS1(local) jg_10987_optmaS1_28
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Proofgrid shell started at 11898@optmaS1(local) jg_10987_optmaS1_28
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  1	[0,01 s]
0.0.Ht: Trace Attempt  2	[0,01 s]
0.0.Ht: Trace Attempt  3	[0,01 s]
0.0.Ht: Trace Attempt  4	[0,01 s]
0.0.Ht: Trace Attempt  5	[0,01 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.12 s.
0.0.Ht: Trace Attempt  8	[0,02 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.02" ---- Launching abstraction thread ----
0.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,10 s]
0.0.Tri: Trace Attempt  3	[0,10 s]
0.0.Tri: Trace Attempt  4	[0,11 s]
0.0.Tri: Trace Attempt  5	[0,13 s]
0.0.Tri:    0.66" Simplification phase 1 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 29	[1,05 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,05 s]
0.0.Tri: Stopped processing property "property:0"	[1,05 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    1.03" ---- Launching main thread ----
0.0.Tri:    1.05" ---- Launching abstraction thread ----
0.0.Tri:    1.06" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.54" Simplification phase 1 complete
0.0.Tri:    2.35" Simplification phase 2 complete
0.0.Ht: Trace Attempt 45	[4,06 s]
0.0.Tri: Trace Attempt 48	[4,14 s]
0.0.Tri:    6.23" Simplification phase 3 complete
0.0.Tri:    6.23" ---- Completed simplification thread ----
0.0.Tri:    6.23" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    6.26" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 55	[8,41 s]
0.0.Tri: Trace Attempt 52	[10,49 s]
0.0.Ht: Trace Attempt 63	[12,91 s]
0.0.Tri: Trace Attempt 63	[14,95 s]
0.0.Ht: Trace Attempt 69	[17,24 s]
0.0.Tri: Trace Attempt 71	[19,13 s]
0.0.Ht: Trace Attempt 74	[21,32 s]
0.0.Tri: Trace Attempt 77	[23,27 s]
0.0.Ht: Trace Attempt 80	[26,08 s]
0.0.Tri: Trace Attempt 82	[27,72 s]
0.0.Ht: Trace Attempt 85	[30,70 s]
0.0.Tri: Trace Attempt 87	[31,88 s]
0.0.Ht: Trace Attempt 89	[35,61 s]
0.0.Tri: Trace Attempt 91	[36,30 s]
0.0.Ht: Trace Attempt 94	[40,79 s]
0.0.Tri: Trace Attempt 95	[40,70 s]
0.0.Ht: Trace Attempt 98	[44,87 s]
0.0.Tri: Trace Attempt 99	[45,89 s]
0.0.Ht: Trace Attempt 101	[49,33 s]
0.0.Tri: Trace Attempt 102	[50,90 s]
0.0.Ht: Trace Attempt 104	[54,19 s]
0.0.Tri: Trace Attempt 105	[55,60 s]
0.0.Ht: Trace Attempt 107	[58,34 s]
0.0.Tri: Trace Attempt 108	[60,39 s]
0.0.Ht: Trace Attempt 110	[63,41 s]
0.0.Tri: Trace Attempt 111	[65,58 s]
0.0.Ht: Trace Attempt 113	[67,80 s]
0.0.Tri: Trace Attempt 114	[70,81 s]
0.0.Ht: Trace Attempt 116	[73,35 s]
0.0.Tri: Trace Attempt 116	[75,43 s]
0.0.Ht: Trace Attempt 119	[78,34 s]
0.0.Tri: Trace Attempt 119	[81,39 s]
0.0.Ht: Trace Attempt 121	[82,69 s]
0.0.Ht: Trace Attempt 124	[87,99 s]
0.0.Tri: Trace Attempt 122	[87,17 s]
0.0.Ht: Trace Attempt 127	[92,92 s]
0.0.Tri: Trace Attempt 124	[92,20 s]
0.0.Ht: Trace Attempt 130	[98,71 s]
0.0.Tri: Trace Attempt 127	[99,22 s]
0.0.Ht: Trace Attempt 133	[105,07 s]
0.0.Tri: Trace Attempt 129	[104,29 s]
0.0.Ht: Trace Attempt 135	[109,51 s]
0.0.Tri: Trace Attempt 131	[109,28 s]
0.0.Ht: Trace Attempt 137	[113,79 s]
0.0.Tri: Trace Attempt 133	[114,62 s]
0.0.Ht: Trace Attempt 139	[118,85 s]
0.0.Tri: Trace Attempt 135	[119,42 s]
0.0.Ht: Trace Attempt 141	[124,34 s]
0.0.Tri: Trace Attempt 137	[124,19 s]
0.0.Ht: Trace Attempt 143	[129,22 s]
0.0.Tri: Trace Attempt 139	[129,96 s]
0.0.Ht: Trace Attempt 145	[133,70 s]
0.0.Tri: Trace Attempt 141	[136,15 s]
0.0.Ht: Trace Attempt 147	[138,78 s]
0.0.Tri: Trace Attempt 143	[140,62 s]
0.0.Ht: Trace Attempt 149	[143,50 s]
0.0.Tri: Trace Attempt 145	[147,37 s]
0.0.Ht: Trace Attempt 151	[148,91 s]
0.0.Ht: Trace Attempt 153	[153,07 s]
0.0.Tri: Trace Attempt 147	[154,32 s]
0.0.Ht: Trace Attempt 155	[158,96 s]
0.0.Tri: Trace Attempt 149	[162,69 s]
0.0.Ht: Trace Attempt 157	[164,09 s]
0.0.Tri: Trace Attempt 151	[168,21 s]
0.0.Ht: Trace Attempt 159	[169,59 s]
0.0.Ht: Trace Attempt 161	[176,05 s]
0.0.Tri: Trace Attempt 153	[175,03 s]
0.0.Ht: Trace Attempt 163	[181,30 s]
0.0.Tri: Trace Attempt 155	[183,48 s]
0.0.Ht: Trace Attempt 165	[187,10 s]
0.0.Tri: Trace Attempt 157	[190,73 s]
0.0.Ht: Trace Attempt 167	[193,66 s]
0.0.Tri: Trace Attempt 158	[195,27 s]
0.0.Ht: Trace Attempt 168	[197,81 s]
0.0.Tri: Trace Attempt 160	[202,84 s]
0.0.Ht: Trace Attempt 170	[204,39 s]
0.0.Ht: Trace Attempt 172	[210,49 s]
0.0.Tri: Trace Attempt 162	[209,75 s]
0.0.Tri: Trace Attempt 163	[214,62 s]
0.0.Ht: Trace Attempt 174	[217,01 s]
0.0.Tri: Trace Attempt 164	[218,72 s]
0.0.Ht: Trace Attempt 176	[225,26 s]
0.0.Tri: Trace Attempt 166	[226,34 s]
0.0.Tri: Trace Attempt 167	[230,52 s]
0.0.Ht: Trace Attempt 178	[232,86 s]
0.0.Tri: Trace Attempt 169	[237,37 s]
0.0.Ht: Trace Attempt 180	[240,73 s]
0.0.Tri: Trace Attempt 170	[241,40 s]
0.0.Ht: Trace Attempt 182	[246,56 s]
0.0.Tri: Trace Attempt 171	[246,13 s]
0.0.Tri: Trace Attempt 172	[250,91 s]
0.0.Ht: Trace Attempt 184	[254,53 s]
0.0.Tri: Trace Attempt 173	[255,77 s]
0.0.Ht: Trace Attempt 186	[261,53 s]
0.0.Tri: Trace Attempt 175	[263,44 s]
0.0.Ht: Trace Attempt 188	[269,17 s]
0.0.Tri: Trace Attempt 176	[269,88 s]
0.0.Ht: Trace Attempt 189	[273,37 s]
0.0.Tri: Trace Attempt 177	[275,00 s]
0.0.Ht: Trace Attempt 190	[279,23 s]
0.0.Tri: Trace Attempt 178	[279,39 s]
0.0.Ht: Trace Attempt 191	[283,88 s]
0.0.Tri: Trace Attempt 179	[284,06 s]
0.0.Ht: Trace Attempt 192	[287,95 s]
0.0.Tri: Trace Attempt 180	[290,46 s]
0.0.Tri: Trace Attempt 181	[294,82 s]
0.0.Ht: Trace Attempt 194	[296,77 s]
0.0.Tri: Trace Attempt 182	[298,89 s]
0.0.Ht: Trace Attempt 195	[303,94 s]
0.0.Tri: Trace Attempt 183	[303,33 s]
0.0.Ht: Trace Attempt 196	[308,01 s]
0.0.Tri: Trace Attempt 184	[309,12 s]
0.0.Tri: Trace Attempt 185	[314,56 s]
0.0.Ht: Trace Attempt 198	[316,63 s]
0.0.Ht: Trace Attempt 199	[320,72 s]
0.0.Tri: Trace Attempt 186	[321,72 s]
0.0.Ht: Trace Attempt 200	[325,28 s]
0.0.Tri: Trace Attempt 187	[327,58 s]
0.0.Ht: Trace Attempt 202	[332,77 s]
0.0.Tri: Trace Attempt 188	[335,32 s]
0.0.Ht: Trace Attempt 203	[337,53 s]
0.0.Ht: Trace Attempt 204	[341,60 s]
0.0.Tri: Trace Attempt 189	[340,92 s]
0.0.Tri: Trace Attempt 190	[346,63 s]
0.0.Ht: Trace Attempt 206	[349,41 s]
0.0.Tri: Trace Attempt 191	[350,68 s]
0.0.Ht: Trace Attempt 207	[355,58 s]
0.0.Tri: Trace Attempt 192	[357,25 s]
0.0.Ht: Trace Attempt 208	[359,75 s]
0.0.Tri: Trace Attempt 193	[363,43 s]
0.0.Tri: Trace Attempt 194	[368,05 s]
0.0.Ht: Trace Attempt 210	[370,10 s]
0.0.Tri: Trace Attempt 195	[373,82 s]
0.0.Ht: Trace Attempt 212	[378,47 s]
0.0.Tri: Trace Attempt 196	[379,57 s]
0.0.Ht: Trace Attempt 213	[383,40 s]
0.0.Ht: Trace Attempt 214	[387,81 s]
0.0.Tri: Trace Attempt 197	[387,20 s]
0.0.Ht: Trace Attempt 215	[392,33 s]
0.0.Tri: Trace Attempt 198	[394,04 s]
0.0.Ht: Trace Attempt 216	[396,95 s]
0.0.Tri: Trace Attempt 199	[399,76 s]
0.0.Ht: Trace Attempt 217	[404,84 s]
0.0.Tri: Trace Attempt 200	[408,07 s]
0.0.Ht: Trace Attempt 218	[410,18 s]
0.0.Tri: Trace Attempt 201	[414,35 s]
0.0.Ht: Trace Attempt 219	[416,12 s]
0.0.Tri: Trace Attempt 202	[420,40 s]
0.0.Ht: Trace Attempt 220	[421,55 s]
0.0.Ht: Trace Attempt 221	[426,64 s]
0.0.Tri: Trace Attempt 203	[426,51 s]
0.0.Tri: Trace Attempt 204	[430,56 s]
0.0.Ht: Trace Attempt 222	[432,41 s]
0.0.Tri: Trace Attempt 205	[436,00 s]
0.0.Ht: Trace Attempt 223	[438,58 s]
0.0.Tri: Trace Attempt 206	[442,15 s]
0.0.Ht: Trace Attempt 224	[444,58 s]
0.0.Tri: Trace Attempt 207	[447,84 s]
0.0.Ht: Trace Attempt 225	[449,21 s]
0.0.Tri: Trace Attempt 208	[452,41 s]
0.0.Ht: Trace Attempt 226	[454,09 s]
0.0.Tri: Trace Attempt 209	[457,93 s]
0.0.Ht: Trace Attempt 227	[460,72 s]
0.0.Tri: Trace Attempt 210	[463,78 s]
0.0.Ht: Trace Attempt 228	[467,62 s]
0.0.Tri: Trace Attempt 211	[468,01 s]
0.0.Ht: Trace Attempt 229	[475,85 s]
0.0.Tri: Trace Attempt 213	[477,65 s]
0.0.Ht: Trace Attempt 230	[482,98 s]
0.0.Tri: Trace Attempt 214	[483,57 s]
0.0.Ht: Trace Attempt 231	[488,26 s]
0.0.Tri: Trace Attempt 215	[488,69 s]
0.0.Ht: Trace Attempt 232	[493,37 s]
0.0.Ht: Trace Attempt 233	[499,88 s]
0.0.Tri: Trace Attempt 217	[500,52 s]
0.0.Ht: Trace Attempt 234	[505,18 s]
0.0.Tri: Trace Attempt 218	[505,99 s]
0.0.Ht: Trace Attempt 235	[511,97 s]
0.0.Tri: Trace Attempt 219	[512,39 s]
0.0.Ht: Trace Attempt 236	[518,59 s]
0.0.Tri: Trace Attempt 220	[518,78 s]
0.0.Ht: Trace Attempt 237	[526,57 s]
0.0.Tri: Trace Attempt 222	[526,26 s]
0.0.Ht: Trace Attempt 238	[532,27 s]
0.0.Tri: Trace Attempt 224	[532,97 s]
0.0.Ht: Trace Attempt 239	[540,76 s]
0.0.Tri: Trace Attempt 226	[541,51 s]
0.0.Ht: Trace Attempt 240	[547,22 s]
0.0.Tri: Trace Attempt 227	[546,87 s]
0.0.Ht: Trace Attempt 241	[555,03 s]
0.0.Tri: Trace Attempt 228	[554,15 s]
0.0.Tri: Trace Attempt 229	[560,66 s]
0.0.Ht: Trace Attempt 242	[563,58 s]
0.0.Tri: Trace Attempt 230	[564,95 s]
0.0.Ht: Trace Attempt 243	[569,23 s]
0.0.Tri: Trace Attempt 231	[569,18 s]
0.0.Tri: Trace Attempt 232	[573,41 s]
0.0.Ht: Trace Attempt 244	[575,76 s]
0.0.Tri: Trace Attempt 233	[578,52 s]
0.0.Ht: Trace Attempt 245	[583,41 s]
0.0.Tri: Trace Attempt 234	[584,58 s]
0.0.Ht: Trace Attempt 246	[590,87 s]
0.0.Tri: Trace Attempt 236	[594,93 s]
0.0.Ht: Trace Attempt 247	[598,63 s]
0.0.Tri: Trace Attempt 237	[602,06 s]
0.0.Ht: Trace Attempt 248	[605,28 s]
0.0.Tri: Trace Attempt 238	[607,45 s]
0.0.Ht: Trace Attempt 249	[611,62 s]
0.0.Ht: Trace Attempt 250	[618,10 s]
0.0.Tri: Trace Attempt 240	[619,94 s]
0.0.Ht: Trace Attempt 251	[625,20 s]
0.0.Tri: Trace Attempt 241	[627,26 s]
0.0.Ht: Trace Attempt 252	[632,29 s]
0.0.Tri: Trace Attempt 242	[633,57 s]
0.0.Ht: Trace Attempt 253	[638,78 s]
0.0.Tri: Trace Attempt 243	[640,60 s]
0.0.Ht: Trace Attempt 254	[645,71 s]
0.0.Tri: Trace Attempt 244	[649,99 s]
0.0.Ht: Trace Attempt 255	[653,97 s]
0.0.Tri: Trace Attempt 245	[656,48 s]
0.0.Ht: Trace Attempt 256	[660,91 s]
0.0.Tri: Trace Attempt 246	[661,88 s]
0.0.Ht: Trace Attempt 257	[669,84 s]
0.0.Tri: Trace Attempt 247	[669,58 s]
0.0.Ht: Trace Attempt 258	[676,96 s]
0.0.Tri: Trace Attempt 248	[676,39 s]
0.0.Ht: Trace Attempt 259	[684,09 s]
0.0.Tri: Trace Attempt 249	[684,91 s]
0.0.Tri: Trace Attempt 250	[691,04 s]
0.0.Ht: Trace Attempt 260	[692,75 s]
0.0.Tri: Trace Attempt 251	[698,18 s]
0.0.Ht: Trace Attempt 261	[703,37 s]
0.0.Tri: Trace Attempt 252	[704,24 s]
0.0.Ht: Trace Attempt 262	[710,73 s]
0.0.Tri: Trace Attempt 253	[710,87 s]
0.0.Tri: Trace Attempt 254	[717,15 s]
0.0.Ht: Trace Attempt 263	[719,19 s]
0.0.Ht: Trace Attempt 264	[726,16 s]
0.0.Tri: Trace Attempt 255	[726,43 s]
0.0.Ht: Trace Attempt 265	[733,01 s]
0.0.Tri: Trace Attempt 256	[735,74 s]
0.0.Ht: Trace Attempt 266	[740,20 s]
0.0.Tri: Trace Attempt 257	[742,97 s]
0.0.Tri: Trace Attempt 258	[749,36 s]
0.0.Ht: Trace Attempt 267	[754,62 s]
0.0.Tri: Trace Attempt 259	[758,50 s]
0.0.Ht: Trace Attempt 268	[762,70 s]
0.0.Tri: Trace Attempt 260	[764,83 s]
0.0.Ht: Trace Attempt 269	[773,09 s]
0.0.Tri: Trace Attempt 261	[773,64 s]
0.0.Ht: Trace Attempt 270	[780,16 s]
0.0.Tri: Trace Attempt 262	[781,41 s]
0.0.Tri: Trace Attempt 263	[786,19 s]
0.0.Ht: Trace Attempt 271	[789,35 s]
0.0.Tri: Trace Attempt 264	[792,52 s]
0.0.Ht: Trace Attempt 272	[798,00 s]
0.0.Tri: Trace Attempt 265	[801,60 s]
0.0.Ht: Trace Attempt 273	[807,13 s]
0.0.Tri: Trace Attempt 266	[810,21 s]
0.0.Ht: Trace Attempt 274	[814,56 s]
0.0.Tri: Trace Attempt 267	[815,73 s]
0.0.Ht: Trace Attempt 275	[821,54 s]
0.0.Tri: Trace Attempt 268	[821,13 s]
0.0.Tri: Trace Attempt 269	[827,88 s]
0.0.Ht: Trace Attempt 276	[829,62 s]
0.0.Ht: Trace Attempt 277	[838,20 s]
0.0.Tri: Trace Attempt 270	[837,39 s]
0.0.Tri: Trace Attempt 271	[845,55 s]
0.0.Ht: Trace Attempt 278	[850,07 s]
0.0.Tri: Trace Attempt 272	[853,30 s]
0.0.Ht: Trace Attempt 279	[857,35 s]
0.0.Tri: Trace Attempt 273	[862,43 s]
0.0.Ht: Trace Attempt 280	[866,83 s]
0.0.Tri: Trace Attempt 274	[870,08 s]
0.0.Ht: Trace Attempt 281	[875,39 s]
0.0.Tri: Trace Attempt 275	[875,52 s]
0.0.Tri: Trace Attempt 276	[883,92 s]
0.0.Ht: Trace Attempt 282	[885,14 s]
0.0.Tri: Trace Attempt 277	[892,27 s]
0.0.Ht: Trace Attempt 283	[894,99 s]
0.0.Tri: Trace Attempt 278	[902,46 s]
0.0.Ht: Trace Attempt 284	[904,26 s]
0.0.Tri: Trace Attempt 279	[909,87 s]
0.0.Ht: Trace Attempt 285	[912,52 s]
0.0.Tri: Trace Attempt 280	[917,62 s]
0.0.Tri: Trace Attempt 281	[922,42 s]
0.0.Ht: Trace Attempt 286	[923,50 s]
0.0.Tri: Trace Attempt 282	[931,05 s]
0.0.Ht: Trace Attempt 287	[932,43 s]
0.0.Tri: Trace Attempt 283	[938,14 s]
0.0.Ht: Trace Attempt 288	[942,77 s]
0.0.Tri: Trace Attempt 284	[943,32 s]
0.0.Ht: Trace Attempt 289	[952,64 s]
0.0.Tri: Trace Attempt 285	[953,17 s]
0.0.Ht: Trace Attempt 290	[962,32 s]
0.0.Tri: Trace Attempt 286	[961,67 s]
0.0.Tri: Trace Attempt 287	[969,65 s]
0.0.Ht: Trace Attempt 291	[971,75 s]
0.0.Tri: Trace Attempt 288	[978,12 s]
0.0.Ht: Trace Attempt 292	[980,83 s]
0.0.Tri: Trace Attempt 289	[989,69 s]
0.0.Ht: Trace Attempt 293	[991,87 s]
0.0.Tri: Trace Attempt 290	[999,48 s]
0.0.Ht: Trace Attempt 294	[1001,55 s]
0.0.Tri: Trace Attempt 291	[1009,96 s]
0.0.Ht: Trace Attempt 295	[1013,42 s]
0.0.Tri: Trace Attempt 292	[1020,03 s]
0.0.Ht: Trace Attempt 296	[1025,42 s]
0.0.Tri: Trace Attempt 293	[1031,07 s]
0.0.Ht: Trace Attempt 297	[1034,95 s]
0.0.Tri: Trace Attempt 294	[1040,70 s]
0.0.Ht: Trace Attempt 298	[1045,41 s]
0.0.Tri: Trace Attempt 295	[1049,67 s]
0.0.Ht: Trace Attempt 299	[1060,11 s]
0.0.Tri: Trace Attempt 296	[1059,80 s]
0.0.Tri: Trace Attempt 297	[1067,53 s]
0.0.Ht: Trace Attempt 300	[1070,33 s]
0.0.Tri: Trace Attempt 298	[1074,06 s]
0.0.Ht: Trace Attempt 301	[1079,88 s]
0.0.Tri: Trace Attempt 299	[1081,54 s]
0.0.Ht: Trace Attempt 302	[1089,77 s]
0.0.Tri: Trace Attempt 300	[1091,72 s]
0.0.Ht: Trace Attempt 303	[1101,59 s]
0.0.Tri: Trace Attempt 301	[1103,92 s]
0.0.Ht: Trace Attempt 304	[1111,84 s]
0.0.Tri: Trace Attempt 302	[1113,62 s]
0.0.Ht: Trace Attempt 305	[1122,77 s]
0.0.Tri: Trace Attempt 303	[1122,82 s]
0.0.Ht: Trace Attempt 306	[1131,63 s]
0.0.Tri: Trace Attempt 304	[1131,63 s]
0.0.Tri: Trace Attempt 305	[1140,31 s]
0.0.Ht: Trace Attempt 307	[1146,63 s]
0.0.Tri: Trace Attempt 306	[1148,84 s]
0.0.Tri: Trace Attempt 307	[1159,37 s]
0.0.Ht: Trace Attempt 308	[1162,38 s]
0.0.Tri: Trace Attempt 308	[1171,49 s]
0.0.Ht: Trace Attempt 309	[1175,33 s]
0.0.Tri: Trace Attempt 309	[1181,85 s]
0.0.Ht: Trace Attempt 310	[1185,56 s]
0.0.Tri: Trace Attempt 310	[1188,61 s]
0.0.Ht: Trace Attempt 311	[1195,06 s]
0.0.Tri: Trace Attempt 311	[1199,86 s]
0.0.Ht: Trace Attempt 312	[1206,68 s]
0.0.Tri: Trace Attempt 312	[1215,96 s]
0.0.Ht: Trace Attempt 313	[1217,24 s]
0.0.Tri: Trace Attempt 313	[1229,93 s]
0.0.Ht: Trace Attempt 314	[1231,61 s]
0.0.Tri: Trace Attempt 314	[1239,20 s]
0.0.Ht: Trace Attempt 315	[1242,64 s]
0.0.Tri: Trace Attempt 315	[1250,53 s]
0.0.Ht: Trace Attempt 316	[1253,38 s]
0.0.Tri: Trace Attempt 316	[1260,16 s]
0.0.Ht: Trace Attempt 317	[1271,31 s]
0.0.Tri: Trace Attempt 317	[1270,61 s]
0.0.Tri: Trace Attempt 318	[1281,53 s]
0.0.Ht: Trace Attempt 318	[1282,65 s]
0.0.Ht: Trace Attempt 319	[1294,57 s]
0.0.Tri: Trace Attempt 319	[1294,51 s]
0.0.Tri: Trace Attempt 320	[1301,68 s]
0.0.Ht: Trace Attempt 320	[1305,05 s]
0.0.Tri: Trace Attempt 321	[1312,24 s]
0.0.Ht: Trace Attempt 321	[1317,24 s]
0.0.Tri: Trace Attempt 322	[1326,75 s]
0.0.Ht: Trace Attempt 322	[1328,11 s]
0.0.Tri: Trace Attempt 323	[1338,55 s]
0.0.Tri: Stopped processing property "property:0"	[1338,55 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1339,61]
0.0.Tri: Interrupted. [0,19 s]
0.0.Tri: Exited with Success (@ 1339,62 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [1229,49 s]
0.0.Ht: Exited with Success (@ 1339,71 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.03     1339.61        0.00      100.00 %
     Ht        0.03     1339.61        0.00      100.00 %
    all        0.03     1339.61        0.00      100.00 %

    Data read    : 56.90 kiB
    Data written : 3.70 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (322).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 1338,547092
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=170,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=170,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=170,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=170,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=170,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=170,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=170,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=170,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=170,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=170,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=170,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=170,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:169] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 97 of 781 design flops, 0 of 0 design latches, 175 of 175 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 342
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.015s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.00 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.01 s]
0.0.PRE: Proof Simplification completed in 0,02 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 31159@optmaS1(local) jg_10987_optmaS1_29
0.0.Ht: Proofgrid shell started at 31160@optmaS1(local) jg_10987_optmaS1_29
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,01 s]
0.0.Ht: Trace Attempt  2	[0,01 s]
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Trace Attempt  3	[0,01 s]
0.0.Ht: Trace Attempt  4	[0,01 s]
0.0.Ht: Trace Attempt  5	[0,01 s]
0.0.Ht: Trace Attempt  7	[0,01 s]
0.0.Ht: A trace with 7 cycles was found. [0,01 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.10 s.
0.0.Ht: Trace Attempt  8	[0,01 s]
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Tri:    0.03" ---- Launching abstraction thread ----
0.0.Tri:    0.03" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,10 s]
0.0.Tri: Trace Attempt  3	[0,11 s]
0.0.Tri: Trace Attempt  4	[0,12 s]
0.0.Tri: Trace Attempt  5	[0,15 s]
0.0.Tri:    0.57" Simplification phase 1 complete
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 30	[1,04 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,04 s]
0.0.Tri: Stopped processing property "property:0"	[1,05 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    1.03" ---- Launching main thread ----
0.0.Tri:    1.05" ---- Launching abstraction thread ----
0.0.Tri:    1.06" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.82" Simplification phase 1 complete
0.0.Tri:    2.52" Simplification phase 2 complete
0.0.Ht: Trace Attempt 43	[4,15 s]
0.0.Tri: Trace Attempt 46	[4,01 s]
0.0.Tri:    6.15" Simplification phase 3 complete
   6.15" ---- Completed simplification thread ----
   6.15" ---- Restarting main thread on simplified netlist ----
0.0.Tri:    6.18" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 55	[8,65 s]
0.0.Tri: Trace Attempt 50	[9,21 s]
0.0.Ht: Trace Attempt 63	[12,96 s]
0.0.Tri: Trace Attempt 61	[13,52 s]
0.0.Ht: Trace Attempt 68	[17,18 s]
0.0.Tri: Trace Attempt 70	[17,94 s]
0.0.Ht: Trace Attempt 73	[21,27 s]
0.0.Tri: Trace Attempt 77	[22,56 s]
0.0.Ht: Trace Attempt 79	[26,30 s]
0.0.Tri: Trace Attempt 82	[26,56 s]
0.0.Ht: Trace Attempt 85	[31,79 s]
0.0.Tri: Trace Attempt 88	[31,36 s]
0.0.Ht: Trace Attempt 92	[37,39 s]
0.0.Tri: Trace Attempt 93	[36,51 s]
0.0.Tri: Trace Attempt 97	[42,37 s]
0.0.Ht: Trace Attempt 97	[43,91 s]
0.0.Tri: Trace Attempt 100	[46,80 s]
0.0.Ht: Trace Attempt 99	[48,45 s]
0.0.Tri: Trace Attempt 103	[50,91 s]
0.0.Ht: Trace Attempt 103	[52,62 s]
0.0.Tri: Trace Attempt 106	[56,10 s]
0.0.Ht: Trace Attempt 105	[57,48 s]
0.0.Ht: Trace Attempt 108	[62,68 s]
0.0.Tri: Trace Attempt 109	[61,69 s]
0.0.Tri: Trace Attempt 112	[66,33 s]
0.0.Ht: Trace Attempt 111	[67,59 s]
0.0.Tri: Trace Attempt 114	[70,45 s]
0.0.Ht: Trace Attempt 114	[73,40 s]
0.0.Tri: Trace Attempt 116	[74,70 s]
0.0.Ht: Trace Attempt 117	[79,07 s]
0.0.Tri: Trace Attempt 118	[79,27 s]
0.0.Ht: Trace Attempt 120	[85,38 s]
0.0.Tri: Trace Attempt 121	[84,92 s]
0.0.Tri: Trace Attempt 124	[90,90 s]
0.0.Ht: Trace Attempt 122	[92,40 s]
0.0.Ht: Trace Attempt 125	[97,33 s]
0.0.Tri: Trace Attempt 127	[97,48 s]
0.0.Tri: Trace Attempt 130	[103,51 s]
0.0.Ht: Trace Attempt 129	[105,89 s]
0.0.Tri: Trace Attempt 132	[108,77 s]
0.0.Ht: Trace Attempt 131	[111,87 s]
0.0.Tri: Trace Attempt 134	[115,10 s]
0.0.Ht: Trace Attempt 133	[116,79 s]
0.0.Ht: Trace Attempt 135	[121,94 s]
0.0.Tri: Trace Attempt 137	[121,77 s]
0.0.Ht: Trace Attempt 137	[127,57 s]
0.0.Tri: Trace Attempt 139	[128,04 s]
0.0.Ht: Trace Attempt 139	[133,42 s]
0.0.Tri: Trace Attempt 141	[133,31 s]
0.0.Ht: Trace Attempt 141	[139,51 s]
0.0.Tri: Trace Attempt 143	[141,06 s]
0.0.Ht: Trace Attempt 143	[144,61 s]
0.0.Tri: Trace Attempt 145	[146,61 s]
0.0.Ht: Trace Attempt 145	[151,29 s]
0.0.Tri: Trace Attempt 146	[151,40 s]
0.0.Ht: Trace Attempt 146	[157,21 s]
0.0.Tri: Trace Attempt 148	[158,27 s]
0.0.Ht: Trace Attempt 148	[163,86 s]
0.0.Tri: Trace Attempt 150	[166,33 s]
0.0.Ht: Trace Attempt 150	[170,31 s]
0.0.Tri: Trace Attempt 152	[173,88 s]
0.0.Ht: Trace Attempt 151	[175,46 s]
0.0.Tri: Trace Attempt 154	[180,92 s]
0.0.Ht: Trace Attempt 153	[183,24 s]
0.0.Tri: Trace Attempt 156	[188,02 s]
0.0.Ht: Trace Attempt 155	[190,04 s]
0.0.Tri: Trace Attempt 158	[195,41 s]
0.0.Ht: Trace Attempt 157	[196,71 s]
0.0.Tri: Trace Attempt 159	[200,52 s]
0.0.Ht: Trace Attempt 159	[202,91 s]
0.0.Tri: Trace Attempt 160	[204,75 s]
0.0.Ht: Trace Attempt 160	[207,76 s]
0.0.Ht: Trace Attempt 161	[212,71 s]
0.0.Tri: Trace Attempt 162	[211,96 s]
0.0.Ht: Trace Attempt 162	[217,57 s]
0.0.Tri: Trace Attempt 164	[220,40 s]
0.0.Ht: Trace Attempt 164	[223,83 s]
0.0.Tri: Trace Attempt 165	[224,86 s]
0.0.Ht: Trace Attempt 165	[230,04 s]
0.0.Tri: Trace Attempt 166	[233,47 s]
0.0.Ht: Trace Attempt 166	[235,45 s]
0.0.Ht: Trace Attempt 167	[241,85 s]
0.0.Tri: Trace Attempt 168	[241,94 s]
0.0.Ht: Trace Attempt 168	[247,22 s]
0.0.Tri: Trace Attempt 169	[247,08 s]
0.0.Ht: Trace Attempt 170	[254,68 s]
0.0.Tri: Trace Attempt 171	[255,90 s]
0.0.Ht: Trace Attempt 171	[260,33 s]
0.0.Tri: Trace Attempt 172	[260,32 s]
0.0.Ht: Trace Attempt 172	[264,33 s]
0.0.Tri: Trace Attempt 174	[267,87 s]
0.0.Ht: Trace Attempt 174	[270,33 s]
0.0.Tri: Trace Attempt 175	[272,73 s]
0.0.Ht: Trace Attempt 175	[275,85 s]
0.0.Tri: Trace Attempt 177	[281,19 s]
0.0.Ht: Trace Attempt 177	[286,74 s]
0.0.Tri: Trace Attempt 178	[286,42 s]
0.0.Ht: Trace Attempt 178	[291,97 s]
0.0.Tri: Trace Attempt 179	[290,94 s]
0.0.Ht: Trace Attempt 179	[297,34 s]
0.0.Tri: Trace Attempt 180	[297,53 s]
0.0.Ht: Trace Attempt 180	[301,35 s]
0.0.Tri: Trace Attempt 182	[305,24 s]
0.0.Ht: Trace Attempt 181	[307,16 s]
0.0.Tri: Trace Attempt 183	[310,60 s]
0.0.Ht: Trace Attempt 183	[314,92 s]
0.0.Tri: Trace Attempt 184	[317,01 s]
0.0.Ht: Trace Attempt 184	[319,36 s]
0.0.Tri: Trace Attempt 185	[322,10 s]
0.0.Ht: Trace Attempt 185	[323,67 s]
0.0.Tri: Trace Attempt 186	[327,31 s]
0.0.Tri: Trace Attempt 187	[333,20 s]
0.0.Ht: Trace Attempt 187	[334,78 s]
0.0.Tri: Trace Attempt 188	[340,29 s]
0.0.Ht: Trace Attempt 189	[346,39 s]
0.0.Tri: Trace Attempt 189	[347,60 s]
0.0.Ht: Trace Attempt 190	[351,27 s]
0.0.Tri: Trace Attempt 190	[352,08 s]
0.0.Ht: Trace Attempt 191	[357,07 s]
0.0.Ht: Trace Attempt 192	[361,65 s]
0.0.Tri: Trace Attempt 192	[360,99 s]
0.0.Ht: Trace Attempt 193	[367,82 s]
0.0.Tri: Trace Attempt 193	[366,80 s]
0.0.Tri: Trace Attempt 194	[371,54 s]
0.0.Ht: Trace Attempt 194	[373,66 s]
0.0.Tri: Trace Attempt 195	[376,41 s]
0.0.Ht: Trace Attempt 195	[380,30 s]
0.0.Tri: Trace Attempt 196	[380,45 s]
0.0.Ht: Trace Attempt 196	[385,08 s]
0.0.Tri: Trace Attempt 197	[386,06 s]
0.0.Ht: Trace Attempt 197	[389,83 s]
0.0.Tri: Trace Attempt 198	[390,56 s]
0.0.Ht: Trace Attempt 198	[397,07 s]
0.0.Tri: Trace Attempt 199	[397,13 s]
0.0.Tri: Trace Attempt 200	[402,79 s]
0.0.Ht: Trace Attempt 199	[404,11 s]
0.0.Tri: Trace Attempt 201	[407,59 s]
0.0.Ht: Trace Attempt 201	[411,81 s]
0.0.Tri: Trace Attempt 202	[413,63 s]
0.0.Ht: Trace Attempt 202	[419,42 s]
0.0.Tri: Trace Attempt 203	[420,74 s]
0.0.Ht: Trace Attempt 203	[425,52 s]
0.0.Tri: Trace Attempt 204	[426,13 s]
0.0.Ht: Trace Attempt 204	[431,40 s]
0.0.Tri: Trace Attempt 205	[432,10 s]
0.0.Ht: Trace Attempt 205	[438,07 s]
0.0.Tri: Trace Attempt 206	[439,25 s]
0.0.Ht: Trace Attempt 206	[445,23 s]
0.0.Tri: Trace Attempt 207	[446,69 s]
0.0.Tri: Trace Attempt 208	[452,88 s]
0.0.Ht: Trace Attempt 207	[455,64 s]
0.0.Ht: Trace Attempt 209	[461,48 s]
0.0.Tri: Trace Attempt 209	[462,74 s]
0.0.Ht: Trace Attempt 210	[468,85 s]
0.0.Tri: Trace Attempt 210	[468,86 s]
0.0.Ht: Trace Attempt 211	[474,68 s]
0.0.Tri: Trace Attempt 211	[474,86 s]
0.0.Ht: Trace Attempt 212	[481,78 s]
0.0.Tri: Trace Attempt 212	[483,18 s]
0.0.Ht: Trace Attempt 213	[488,15 s]
0.0.Tri: Trace Attempt 213	[488,64 s]
0.0.Ht: Trace Attempt 214	[493,54 s]
0.0.Tri: Trace Attempt 214	[495,38 s]
0.0.Ht: Trace Attempt 215	[499,38 s]
0.0.Tri: Trace Attempt 215	[502,77 s]
0.0.Ht: Trace Attempt 216	[506,87 s]
0.0.Tri: Trace Attempt 216	[508,05 s]
0.0.Ht: Trace Attempt 217	[512,93 s]
0.0.Tri: Trace Attempt 217	[513,03 s]
0.0.Ht: Trace Attempt 218	[522,51 s]
0.0.Tri: Trace Attempt 218	[522,40 s]
0.0.Tri: Trace Attempt 219	[530,63 s]
0.0.Ht: Trace Attempt 219	[532,12 s]
0.0.Tri: Trace Attempt 220	[537,00 s]
0.0.Ht: Trace Attempt 220	[538,23 s]
0.0.Ht: Trace Attempt 221	[544,83 s]
0.0.Tri: Trace Attempt 221	[546,93 s]
0.0.Ht: Trace Attempt 222	[550,69 s]
0.0.Tri: Trace Attempt 222	[556,94 s]
0.0.Ht: Trace Attempt 223	[558,43 s]
0.0.Tri: Trace Attempt 223	[562,30 s]
0.0.Ht: Trace Attempt 224	[565,47 s]
0.0.Tri: Trace Attempt 224	[568,85 s]
0.0.Ht: Trace Attempt 225	[573,43 s]
0.0.Tri: Trace Attempt 225	[574,37 s]
0.0.Ht: Trace Attempt 226	[580,82 s]
0.0.Tri: Trace Attempt 226	[583,82 s]
0.0.Ht: Trace Attempt 227	[587,71 s]
0.0.Tri: Trace Attempt 227	[593,81 s]
0.0.Ht: Trace Attempt 228	[595,15 s]
0.0.Tri: Trace Attempt 228	[600,04 s]
0.0.Ht: Trace Attempt 229	[602,02 s]
0.0.Tri: Trace Attempt 229	[605,45 s]
0.0.Ht: Trace Attempt 230	[611,17 s]
0.0.Tri: Trace Attempt 230	[614,66 s]
0.0.Ht: Trace Attempt 231	[619,95 s]
0.0.Tri: Trace Attempt 231	[624,69 s]
0.0.Ht: Trace Attempt 232	[625,83 s]
0.0.Tri: Trace Attempt 232	[630,54 s]
0.0.Ht: Trace Attempt 233	[635,66 s]
0.0.Tri: Trace Attempt 233	[640,41 s]
0.0.Ht: Trace Attempt 234	[642,46 s]
0.0.Tri: Trace Attempt 234	[646,91 s]
0.0.Ht: Trace Attempt 235	[652,07 s]
0.0.Tri: Trace Attempt 235	[653,28 s]
0.0.Ht: Trace Attempt 236	[659,53 s]
0.0.Tri: Trace Attempt 236	[665,04 s]
0.0.Ht: Trace Attempt 237	[673,09 s]
0.0.Tri: Trace Attempt 237	[674,68 s]
0.0.Ht: Trace Attempt 238	[683,23 s]
0.0.Tri: Trace Attempt 238	[683,07 s]
0.0.Ht: Trace Attempt 239	[693,79 s]
0.0.Tri: Trace Attempt 239	[695,72 s]
0.0.Ht: Trace Attempt 240	[732,43 s]
0.0.Tri: Trace Attempt 240	[748,70 s]
0.0.Tri: Trace Attempt 241	[796,05 s]
0.0.Ht: Trace Attempt 241	[816,73 s]
0.0.Tri: Trace Attempt 242	[851,11 s]
0.0.Ht: Trace Attempt 242	[869,13 s]
0.0.Tri: Trace Attempt 243	[903,47 s]
0.0.Ht: Trace Attempt 243	[917,04 s]
0.0.Tri: Trace Attempt 244	[951,13 s]
0.0.Ht: Trace Attempt 244	[956,11 s]
0.0.Tri: Trace Attempt 245	[993,42 s]
0.0.Ht: Trace Attempt 245	[1011,94 s]
0.0.Tri: Trace Attempt 246	[1054,21 s]
0.0.Ht: Trace Attempt 246	[1086,60 s]
0.0.Tri: Trace Attempt 247	[1100,80 s]
0.0.Ht: Trace Attempt 247	[1152,08 s]
0.0.Tri: Trace Attempt 248	[1151,90 s]
0.0.Tri: Trace Attempt 249	[1199,74 s]
0.0.Ht: Trace Attempt 248	[1215,26 s]
0.0.Tri: Trace Attempt 250	[1247,75 s]
0.0.Ht: Trace Attempt 250	[1272,44 s]
0.0.Tri: Trace Attempt 251	[1304,11 s]
0.0.Ht: Trace Attempt 251	[1342,27 s]
0.0.Tri: Trace Attempt 252	[1361,09 s]
0.0.Ht: Trace Attempt 252	[1386,61 s]
0.0.Tri: Trace Attempt 253	[1424,59 s]
0.0.Ht: Trace Attempt 253	[1439,28 s]
0.0.Tri: Trace Attempt 254	[1479,25 s]
0.0.Ht: Trace Attempt 254	[1502,47 s]
0.0.Tri: Trace Attempt 255	[1538,63 s]
0.0.Ht: Trace Attempt 255	[1566,88 s]
0.0.Tri: Trace Attempt 256	[1587,83 s]
0.0.Ht: Trace Attempt 256	[1625,05 s]
0.0.Tri: Trace Attempt 257	[1650,58 s]
0.0.Ht: Trace Attempt 257	[1681,04 s]
0.0.Tri: Trace Attempt 258	[1704,80 s]
0.0.Ht: Trace Attempt 258	[1752,72 s]
0.0.Tri: Trace Attempt 259	[1773,45 s]
0.0.Ht: Trace Attempt 259	[1807,12 s]
0.0.Tri: Trace Attempt 260	[1828,62 s]
0.0.Ht: Trace Attempt 260	[1863,80 s]
0.0.Tri: Trace Attempt 261	[1894,30 s]
0.0.Ht: Trace Attempt 261	[1926,95 s]
0.0.Tri: Trace Attempt 262	[1949,45 s]
0.0.Ht: Trace Attempt 262	[1998,12 s]
0.0.Tri: Trace Attempt 263	[2006,31 s]
0.0.Tri: Trace Attempt 264	[2057,36 s]
0.0.Ht: Trace Attempt 263	[2085,30 s]
0.0.Tri: Trace Attempt 265	[2108,51 s]
0.0.Tri: Trace Attempt 266	[2161,51 s]
0.0.Ht: Trace Attempt 265	[2175,02 s]
0.0.Tri: Trace Attempt 267	[2226,43 s]
0.0.Ht: Trace Attempt 267	[2244,03 s]
0.0.Tri: Trace Attempt 268	[2288,66 s]
0.0.Ht: Trace Attempt 268	[2312,41 s]
0.0.Tri: Trace Attempt 269	[2347,24 s]
0.0.Ht: Trace Attempt 269	[2385,94 s]
0.0.Tri: Trace Attempt 270	[2398,49 s]
0.0.Tri: Trace Attempt 271	[2456,49 s]
0.0.Ht: Trace Attempt 270	[2463,51 s]
0.0.Tri: Trace Attempt 272	[2514,55 s]
0.0.Ht: Trace Attempt 272	[2531,28 s]
0.0.Tri: Trace Attempt 273	[2565,16 s]
0.0.Ht: Trace Attempt 273	[2613,29 s]
0.0.Tri: Trace Attempt 274	[2613,16 s]
0.0.Tri: Trace Attempt 275	[2678,12 s]
0.0.Ht: Trace Attempt 274	[2687,68 s]
0.0.Tri: Trace Attempt 276	[2730,22 s]
0.0.Ht: Trace Attempt 276	[2768,33 s]
0.0.Tri: Trace Attempt 277	[2776,66 s]
0.0.Tri: Trace Attempt 278	[2828,81 s]
0.0.Ht: Trace Attempt 277	[2843,62 s]
0.0.Tri: Trace Attempt 279	[2893,32 s]
0.0.Tri: Trace Attempt 280	[2948,14 s]
0.0.Ht: Trace Attempt 279	[2950,41 s]
0.0.Tri: Trace Attempt 281	[3013,23 s]
0.0.Ht: Trace Attempt 281	[3035,43 s]
0.0.Tri: Trace Attempt 282	[3072,44 s]
0.0.Ht: Trace Attempt 282	[3115,46 s]
0.0.Tri: Trace Attempt 283	[3118,56 s]
0.0.Tri: Trace Attempt 284	[3169,17 s]
0.0.Ht: Trace Attempt 283	[3205,60 s]
0.0.Tri: Trace Attempt 285	[3222,18 s]
0.0.Tri: Trace Attempt 286	[3288,88 s]
0.0.Ht: Trace Attempt 285	[3291,05 s]
0.0.Ht: Trace Attempt 287	[3371,94 s]
0.0.Tri: Trace Attempt 287	[3372,09 s]
0.0.Tri: Trace Attempt 288	[3441,12 s]
0.0.Ht: Trace Attempt 288	[3470,41 s]
0.0.Tri: Trace Attempt 289	[3513,90 s]
0.0.Ht: Trace Attempt 289	[3555,38 s]
0.0.Tri: Trace Attempt 290	[3610,97 s]
0.0.Ht: Trace Attempt 290	[3658,98 s]
0.0.Tri: Trace Attempt 291	[3687,29 s]
0.0.Ht: Trace Attempt 291	[3744,29 s]
0.0.Tri: Trace Attempt 292	[3760,27 s]
0.0.Tri: Trace Attempt 293	[3834,62 s]
0.0.Ht: Trace Attempt 292	[3847,60 s]
0.0.Tri: Trace Attempt 294	[3907,79 s]
0.0.Ht: Trace Attempt 294	[3935,45 s]
0.0.Tri: Trace Attempt 295	[3991,47 s]
0.0.Ht: Trace Attempt 295	[4022,74 s]
0.0.Tri: Trace Attempt 296	[4073,09 s]
0.0.Ht: Trace Attempt 296	[4099,50 s]
0.0.Tri: Trace Attempt 297	[4163,12 s]
0.0.Ht: Trace Attempt 297	[4183,10 s]
0.0.Tri: Trace Attempt 298	[4246,83 s]
0.0.Ht: Trace Attempt 298	[4280,93 s]
0.0.Tri: Trace Attempt 299	[4327,92 s]
0.0.Ht: Trace Attempt 299	[4369,71 s]
0.0.Tri: Trace Attempt 300	[4407,92 s]
0.0.Ht: Trace Attempt 300	[4461,09 s]
0.0.Tri: Trace Attempt 301	[4489,03 s]
0.0.Ht: Trace Attempt 301	[4547,65 s]
0.0.Tri: Trace Attempt 302	[4561,78 s]
0.0.Ht: Trace Attempt 302	[4626,65 s]
0.0.Tri: Trace Attempt 303	[4646,85 s]
0.0.Ht: Trace Attempt 303	[4715,03 s]
0.0.Tri: Trace Attempt 304	[4738,32 s]
0.0.Ht: Trace Attempt 304	[4810,32 s]
0.0.Tri: Trace Attempt 305	[4851,85 s]
0.0.Ht: Trace Attempt 305	[4910,44 s]
0.0.Tri: Trace Attempt 306	[4932,43 s]
0.0.Ht: Trace Attempt 306	[4994,39 s]
0.0.Tri: Trace Attempt 307	[5024,05 s]
0.0.Tri: Trace Attempt 308	[5117,55 s]
0.0.Ht: Trace Attempt 307	[5132,52 s]
0.0.Tri: Trace Attempt 309	[5231,83 s]
0.0.Ht: Trace Attempt 309	[5244,89 s]
0.0.Ht: Trace Attempt 310	[5327,98 s]
0.0.Tri: Trace Attempt 310	[5343,22 s]
0.0.Ht: Trace Attempt 311	[5396,30 s]
0.0.Tri: Trace Attempt 311	[5439,34 s]
0.0.Ht: Trace Attempt 312	[5512,73 s]
0.0.Tri: Trace Attempt 312	[5559,99 s]
0.0.Ht: Trace Attempt 313	[5614,44 s]
0.0.Tri: Trace Attempt 313	[5645,48 s]
0.0.Tri: Trace Attempt 314	[5707,13 s]
0.0.Ht: Trace Attempt 314	[5716,29 s]
0.0.Tri: Trace Attempt 315	[5802,31 s]
0.0.Ht: Trace Attempt 315	[5816,34 s]
0.0.Tri: Trace Attempt 316	[5896,34 s]
0.0.Ht: Trace Attempt 316	[5913,96 s]
0.0.Tri: Trace Attempt 317	[5991,34 s]
0.0.Ht: Trace Attempt 317	[6005,13 s]
0.0.Tri: Trace Attempt 318	[6080,75 s]
0.0.Ht: Trace Attempt 318	[6134,53 s]
0.0.Tri: Trace Attempt 319	[6168,25 s]
0.0.Ht: Trace Attempt 319	[6223,97 s]
0.0.Tri: Trace Attempt 320	[6240,11 s]
0.0.Ht: Trace Attempt 320	[6308,25 s]
0.0.Tri: Trace Attempt 321	[6318,07 s]
0.0.Ht: Trace Attempt 321	[6391,46 s]
0.0.Tri: Trace Attempt 322	[6392,51 s]
0.0.Tri: Trace Attempt 323	[6446,15 s]
0.0.Ht: Trace Attempt 322	[6467,33 s]
0.0.Tri: Trace Attempt 324	[6513,00 s]
0.0.Ht: Trace Attempt 324	[6580,15 s]
0.0.Tri: Trace Attempt 325	[6579,77 s]
0.0.Tri: Trace Attempt 326	[6645,58 s]
0.0.Ht: Trace Attempt 325	[6671,80 s]
0.0.Tri: Trace Attempt 327	[6697,31 s]
0.0.Tri: Trace Attempt 328	[6750,90 s]
0.0.Ht: Trace Attempt 327	[6767,68 s]
0.0.Tri: Trace Attempt 329	[6809,87 s]
0.0.Ht: Trace Attempt 329	[6836,58 s]
0.0.Tri: Trace Attempt 330	[6875,25 s]
0.0.Ht: Trace Attempt 330	[6899,21 s]
0.0.Tri: Trace Attempt 331	[6935,30 s]
0.0.Ht: Trace Attempt 331	[6962,72 s]
0.0.Tri: Trace Attempt 332	[6988,46 s]
0.0.Tri: Trace Attempt 333	[7024,77 s]
0.0.Ht: Trace Attempt 332	[7045,89 s]
0.0.Tri: Trace Attempt 334	[7078,31 s]
0.0.Ht: Trace Attempt 334	[7108,16 s]
0.0.Tri: Trace Attempt 335	[7131,54 s]
0.0.Ht: Trace Attempt 335	[7159,98 s]
0.0.Tri: Trace Attempt 336	[7168,84 s]
0.0.Ht: Trace Attempt 336	[7209,98 s]
0.0.Tri: Trace Attempt 337	[7225,25 s]
0.0.Tri: Trace Attempt 338	[7260,96 s]
0.0.Ht: Trace Attempt 337	[7278,88 s]
0.0.Tri: Trace Attempt 339	[7285,34 s]
0.0.Tri: Trace Attempt 340	[7325,30 s]
0.0.Ht: Trace Attempt 339	[7338,65 s]
0.0.Tri: Trace Attempt 341	[7369,16 s]
0.0.Ht: Trace Attempt 341	[7384,09 s]
0.0.Tri: Trace Attempt 342	[7408,13 s]
0.0.Tri: Trace Attempt 343	[7431,32 s]
0.0.Tri: Stopped processing property "property:0"	[7431,32 s].
0.0.Tri: Requesting engine job to stop
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [7432,37]
0.0.Tri: Interrupted. [1,04 s]
0.0.Tri: Exited with Success (@ 7432,40 s)
0: ProofGrid usable level: 0
0.0.Ht: Interrupted (multi)
0.0.Ht: Interrupted. [1806,45 s]
0.0.Ht: Exited with Success (@ 7432,65 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.03     7432.37        0.00      100.00 %
     Ht        0.03     7432.37        0.00      100.00 %
    all        0.03     7432.37        0.00      100.00 %

    Data read    : 169.18 kiB
    Data written : 5.02 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (342).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 7431,316344
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=180,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=180,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=180,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=180,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=180,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=180,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=180,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=180,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=180,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=180,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=180,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=180,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:179] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 97 of 821 design flops, 0 of 0 design latches, 185 of 185 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 362
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.025s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.01 s]
0.0.Tri: Proof Simplification Iteration 3	[0.01 s]
0.0.Tri: Proof Simplification Iteration 4	[0.02 s]
0.0.PRE: Proof Simplification completed in 0,04 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 29931@optmaS1(local) jg_10987_optmaS1_30
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 29932@optmaS1(local) jg_10987_optmaS1_30
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri:    0.00" ---- Launching main thread ----
0.0.Ht: Trace Attempt  1	[0,04 s]
0.0.Ht: Trace Attempt  2	[0,04 s]
0.0.Ht: Trace Attempt  3	[0,04 s]
0.0.Ht: Trace Attempt  4	[0,05 s]
0.0.Ht: Trace Attempt  5	[0,06 s]
0.0.Ht: Trace Attempt  7	[0,07 s]
0.0.Ht: A trace with 7 cycles was found. [0,08 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.18 s.
0.0.Ht: Trace Attempt  8	[0,09 s]
0.0.Tri:    0.11" ---- Launching abstraction thread ----
0.0.Tri:    0.12" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[0,31 s]
0.0.Tri: Trace Attempt  3	[0,32 s]
0.0.Tri: Trace Attempt  4	[0,33 s]
0.0.Tri: Trace Attempt  5	[0,41 s]
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt 16	[1,00 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,00 s]
0.0.Tri: Stopped processing property "property:0"	[1,01 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.92" ---- Launching main thread ----
0.0.Tri:    1.02" ---- Launching abstraction thread ----
0.0.Tri:    1.04" ---- Launching multi-phase simplification thread ----
0.0.Tri:    3.28" Simplification phase 1 complete
0.0.Ht: Trace Attempt 31	[4,36 s]
0.0.Tri: Trace Attempt 32	[4,28 s]
0.0.Tri:    5.84" Simplification phase 2 complete
0.0.Ht: Trace Attempt 38	[8,41 s]
0.0.Tri: Trace Attempt 40	[8,39 s]
0.0.Ht: Trace Attempt 44	[13,69 s]
0.0.Tri: Trace Attempt 45	[13,30 s]
0.0.Tri:   18.04" Simplification phase 3 complete
  18.04" ---- Completed simplification thread ----
  18.04" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   18.20" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 49	[19,36 s]
0.0.Ht: Trace Attempt 53	[24,43 s]
0.0.Ht: Trace Attempt 56	[29,54 s]
0.0.Tri: Trace Attempt 49	[32,64 s]
0.0.Ht: Trace Attempt 59	[34,34 s]
0.0.Tri: Trace Attempt 54	[37,20 s]
0.0.Ht: Trace Attempt 62	[40,18 s]
0.0.Tri: Trace Attempt 59	[41,70 s]
0.0.Ht: Trace Attempt 65	[45,02 s]
0.0.Tri: Trace Attempt 62	[46,14 s]
0.0.Ht: Trace Attempt 67	[49,58 s]
0.0.Tri: Trace Attempt 66	[52,73 s]
0.0.Ht: Trace Attempt 69	[55,12 s]
0.0.Tri: Trace Attempt 69	[57,07 s]
0.0.Ht: Trace Attempt 71	[59,64 s]
0.0.Tri: Trace Attempt 72	[61,17 s]
0.0.Ht: Trace Attempt 73	[65,47 s]
0.0.Tri: Trace Attempt 75	[65,94 s]
0.0.Tri: Trace Attempt 77	[71,00 s]
0.0.Ht: Trace Attempt 76	[72,85 s]
0.0.Ht: Trace Attempt 78	[77,39 s]
0.0.Tri: Trace Attempt 80	[76,52 s]
0.0.Tri: Trace Attempt 82	[82,15 s]
0.0.Ht: Trace Attempt 82	[87,32 s]
0.0.Tri: Trace Attempt 85	[87,65 s]
0.0.Tri: Trace Attempt 87	[92,61 s]
0.0.Ht: Trace Attempt 85	[93,62 s]
0.0.Tri: Trace Attempt 89	[98,68 s]
0.0.Ht: Trace Attempt 88	[101,57 s]
0.0.Ht: Trace Attempt 90	[107,08 s]
0.0.Tri: Trace Attempt 91	[106,29 s]
0.0.Ht: Trace Attempt 91	[112,24 s]
0.0.Tri: Trace Attempt 93	[112,36 s]
0.0.Ht: Trace Attempt 93	[120,25 s]
0.0.Tri: Trace Attempt 95	[119,53 s]
0.0.Tri: Trace Attempt 97	[125,21 s]
0.0.Ht: Trace Attempt 95	[126,78 s]
0.0.Ht: Trace Attempt 98	[133,32 s]
0.0.Tri: Trace Attempt 99	[133,23 s]
0.0.Ht: Trace Attempt 99	[141,00 s]
0.0.Tri: Trace Attempt 101	[140,91 s]
0.0.Tri: Trace Attempt 102	[144,91 s]
0.0.Ht: Trace Attempt 101	[151,53 s]
0.0.Tri: Trace Attempt 104	[153,44 s]
0.0.Ht: Trace Attempt 104	[161,11 s]
0.0.Tri: Trace Attempt 106	[162,25 s]
0.0.Ht: Trace Attempt 106	[168,25 s]
0.0.Tri: Trace Attempt 107	[168,95 s]
0.0.Tri: Trace Attempt 108	[173,57 s]
0.0.Ht: Trace Attempt 107	[174,86 s]
0.0.Tri: Trace Attempt 109	[178,37 s]
0.0.Tri: Trace Attempt 110	[184,17 s]
0.0.Ht: Trace Attempt 109	[186,70 s]
0.0.Tri: Trace Attempt 111	[188,71 s]
0.0.Tri: Trace Attempt 112	[194,37 s]
0.0.Ht: Trace Attempt 111	[199,06 s]
0.0.Tri: Trace Attempt 113	[199,22 s]
0.0.Tri: Trace Attempt 114	[203,30 s]
0.0.Tri: Trace Attempt 115	[209,40 s]
0.0.Ht: Trace Attempt 113	[211,99 s]
0.0.Tri: Trace Attempt 116	[217,38 s]
0.0.Ht: Trace Attempt 116	[224,36 s]
0.0.Tri: Trace Attempt 117	[224,42 s]
0.0.Tri: Trace Attempt 118	[229,21 s]
0.0.Tri: Trace Attempt 119	[234,70 s]
0.0.Ht: Trace Attempt 117	[235,89 s]
0.0.Tri: Trace Attempt 120	[242,06 s]
0.0.Ht: Trace Attempt 120	[248,00 s]
0.0.Tri: Trace Attempt 121	[247,45 s]
0.0.Tri: Trace Attempt 122	[252,43 s]
0.0.Ht: Trace Attempt 121	[259,61 s]
0.0.Tri: Trace Attempt 124	[262,94 s]
0.0.Tri: Trace Attempt 125	[267,88 s]
0.0.Ht: Trace Attempt 124	[270,52 s]
0.0.Tri: Trace Attempt 126	[274,89 s]
0.0.Tri: Trace Attempt 127	[281,05 s]
0.0.Ht: Trace Attempt 126	[284,01 s]
0.0.Tri: Trace Attempt 128	[289,02 s]
0.0.Tri: Trace Attempt 129	[295,61 s]
0.0.Ht: Trace Attempt 128	[297,08 s]
0.0.Tri: Trace Attempt 130	[303,78 s]
0.0.Ht: Trace Attempt 130	[311,83 s]
0.0.Tri: Trace Attempt 131	[311,95 s]
0.0.Tri: Trace Attempt 132	[321,61 s]
0.0.Ht: Trace Attempt 131	[324,68 s]
0.0.Tri: Trace Attempt 134	[327,94 s]
0.0.Ht: Trace Attempt 133	[330,16 s]
0.0.Ht: Trace Attempt 135	[335,03 s]
0.0.Tri: Trace Attempt 136	[334,20 s]
0.0.Tri: Trace Attempt 138	[339,56 s]
0.0.Ht: Trace Attempt 136	[341,67 s]
0.0.Tri: Trace Attempt 139	[343,71 s]
0.0.Ht: Trace Attempt 139	[347,81 s]
0.0.Tri: Trace Attempt 141	[349,99 s]
0.0.Ht: Trace Attempt 140	[353,20 s]
0.0.Tri: Trace Attempt 143	[356,04 s]
0.0.Ht: Trace Attempt 142	[358,86 s]
0.0.Tri: Trace Attempt 144	[360,27 s]
0.0.Ht: Trace Attempt 144	[365,21 s]
0.0.Tri: Trace Attempt 146	[365,07 s]
0.0.Ht: Trace Attempt 146	[371,24 s]
0.0.Tri: Trace Attempt 148	[372,23 s]
0.0.Ht: Trace Attempt 148	[377,82 s]
0.0.Tri: Trace Attempt 150	[378,54 s]
0.0.Tri: Trace Attempt 151	[384,32 s]
0.0.Ht: Trace Attempt 150	[385,69 s]
0.0.Ht: Trace Attempt 152	[391,34 s]
0.0.Tri: Trace Attempt 153	[391,70 s]
0.0.Tri: Trace Attempt 155	[398,85 s]
0.0.Ht: Trace Attempt 153	[400,12 s]
0.0.Tri: Trace Attempt 157	[406,30 s]
0.0.Ht: Trace Attempt 156	[409,90 s]
0.0.Tri: Trace Attempt 159	[414,32 s]
0.0.Tri: Trace Attempt 160	[418,95 s]
0.0.Ht: Trace Attempt 158	[422,47 s]
0.0.Tri: Trace Attempt 162	[424,90 s]
0.0.Tri: Trace Attempt 163	[430,51 s]
0.0.Ht: Trace Attempt 162	[431,85 s]
0.0.Tri: Trace Attempt 165	[439,57 s]
0.0.Ht: Trace Attempt 164	[441,30 s]
0.0.Tri: Trace Attempt 167	[445,76 s]
0.0.Ht: Trace Attempt 166	[449,74 s]
0.0.Tri: Trace Attempt 168	[450,31 s]
0.0.Tri: Trace Attempt 169	[455,69 s]
0.0.Ht: Trace Attempt 168	[456,92 s]
0.0.Tri: Trace Attempt 170	[461,15 s]
0.0.Ht: Trace Attempt 170	[465,18 s]
0.0.Tri: Trace Attempt 171	[466,41 s]
0.0.Tri: Trace Attempt 172	[471,04 s]
0.0.Ht: Trace Attempt 171	[473,72 s]
0.0.Tri: Trace Attempt 173	[476,81 s]
0.0.Tri: Trace Attempt 174	[481,60 s]
0.0.Ht: Trace Attempt 173	[483,44 s]
0.0.Ht: Trace Attempt 175	[489,85 s]
0.0.Tri: Trace Attempt 176	[492,83 s]
0.0.Ht: Trace Attempt 176	[501,53 s]
0.0.Tri: Trace Attempt 178	[500,85 s]
0.0.Tri: Trace Attempt 179	[504,96 s]
0.0.Ht: Trace Attempt 178	[512,51 s]
0.0.Tri: Trace Attempt 180	[512,74 s]
0.0.Tri: Trace Attempt 181	[517,58 s]
0.0.Ht: Trace Attempt 180	[521,21 s]
0.0.Tri: Trace Attempt 182	[522,89 s]
0.0.Ht: Trace Attempt 182	[529,69 s]
0.0.Tri: Trace Attempt 184	[532,68 s]
0.0.Tri: Trace Attempt 185	[539,51 s]
0.0.Ht: Trace Attempt 184	[542,61 s]
0.0.Tri: Trace Attempt 186	[545,12 s]
0.0.Ht: Trace Attempt 186	[552,76 s]
0.0.Tri: Trace Attempt 187	[553,05 s]
0.0.Tri: Trace Attempt 188	[557,92 s]
0.0.Tri: Trace Attempt 189	[564,15 s]
0.0.Ht: Trace Attempt 187	[566,05 s]
0.0.Tri: Trace Attempt 190	[573,63 s]
0.0.Tri: Trace Attempt 191	[579,16 s]
0.0.Ht: Trace Attempt 190	[581,59 s]
0.0.Tri: Trace Attempt 192	[585,67 s]
0.0.Ht: Trace Attempt 192	[589,50 s]
0.0.Tri: Trace Attempt 193	[591,29 s]
0.0.Tri: Trace Attempt 194	[600,55 s]
0.0.Ht: Trace Attempt 193	[602,13 s]
0.0.Tri: Trace Attempt 195	[606,27 s]
0.0.Tri: Trace Attempt 196	[612,78 s]
0.0.Ht: Trace Attempt 195	[614,62 s]
0.0.Tri: Trace Attempt 197	[617,52 s]
0.0.Tri: Trace Attempt 198	[622,04 s]
0.0.Ht: Trace Attempt 197	[626,25 s]
0.0.Tri: Trace Attempt 199	[628,82 s]
0.0.Ht: Trace Attempt 199	[635,24 s]
0.0.Tri: Trace Attempt 200	[637,29 s]
0.0.Tri: Trace Attempt 201	[641,93 s]
0.0.Tri: Trace Attempt 203	[651,66 s]
0.0.Ht: Trace Attempt 200	[652,86 s]
0.0.Tri: Trace Attempt 204	[658,04 s]
0.0.Tri: Trace Attempt 205	[663,20 s]
0.0.Ht: Trace Attempt 204	[664,57 s]
0.0.Tri: Trace Attempt 206	[669,13 s]
0.0.Tri: Trace Attempt 207	[676,01 s]
0.0.Tri: Trace Attempt 208	[681,44 s]
0.0.Ht: Trace Attempt 206	[683,24 s]
0.0.Tri: Trace Attempt 209	[690,22 s]
0.0.Ht: Trace Attempt 209	[696,02 s]
0.0.Tri: Trace Attempt 210	[695,74 s]
0.0.Tri: Trace Attempt 211	[699,95 s]
0.0.Tri: Trace Attempt 212	[709,06 s]
0.0.Ht: Trace Attempt 210	[712,32 s]
0.0.Tri: Trace Attempt 213	[716,92 s]
0.0.Tri: Trace Attempt 214	[722,37 s]
0.0.Tri: Trace Attempt 215	[731,09 s]
0.0.Ht: Trace Attempt 213	[732,62 s]
0.0.Tri: Trace Attempt 216	[738,04 s]
0.0.Ht: Trace Attempt 216	[741,32 s]
0.0.Tri: Trace Attempt 217	[743,71 s]
0.0.Tri: Trace Attempt 218	[752,15 s]
0.0.Ht: Trace Attempt 217	[754,08 s]
0.0.Tri: Trace Attempt 219	[756,73 s]
0.0.Ht: Trace Attempt 219	[764,44 s]
0.0.Tri: Trace Attempt 220	[763,55 s]
0.0.Ht: Trace Attempt 220	[773,13 s]
0.0.Tri: Trace Attempt 221	[773,35 s]
0.0.Tri: Trace Attempt 222	[781,04 s]
0.0.Tri: Trace Attempt 223	[787,39 s]
0.0.Ht: Trace Attempt 221	[790,17 s]
0.0.Tri: Trace Attempt 224	[793,92 s]
0.0.Ht: Trace Attempt 224	[800,10 s]
0.0.Tri: Trace Attempt 225	[801,18 s]
0.0.Ht: Trace Attempt 225	[809,70 s]
0.0.Tri: Trace Attempt 226	[809,80 s]
0.0.Tri: Trace Attempt 227	[820,40 s]
0.0.Ht: Trace Attempt 226	[822,52 s]
0.0.Tri: Trace Attempt 228	[828,32 s]
0.0.Ht: Trace Attempt 228	[838,06 s]
0.0.Tri: Trace Attempt 229	[837,59 s]
0.0.Tri: Trace Attempt 230	[849,67 s]
0.0.Ht: Trace Attempt 229	[855,54 s]
0.0.Tri: Trace Attempt 231	[856,43 s]
0.0.Tri: Trace Attempt 232	[865,34 s]
0.0.Tri: Trace Attempt 233	[873,34 s]
0.0.Ht: Trace Attempt 231	[881,36 s]
0.0.Tri: Trace Attempt 234	[884,28 s]
0.0.Tri: Trace Attempt 235	[893,25 s]
0.0.Tri: Trace Attempt 236	[906,15 s]
0.0.Ht: Trace Attempt 234	[913,56 s]
0.0.Tri: Trace Attempt 237	[921,06 s]
0.0.Tri: Trace Attempt 238	[932,06 s]
0.0.Ht: Trace Attempt 237	[938,23 s]
0.0.Tri: Trace Attempt 239	[947,22 s]
0.0.Ht: Trace Attempt 239	[962,01 s]
0.0.Tri: Trace Attempt 240	[962,39 s]
0.0.Tri: Trace Attempt 241	[974,90 s]
0.0.Ht: Trace Attempt 240	[981,79 s]
0.0.Tri: Trace Attempt 242	[988,51 s]
0.0.Ht: Trace Attempt 242	[1003,40 s]
0.0.Tri: Trace Attempt 243	[1003,04 s]
0.0.Tri: Trace Attempt 244	[1016,18 s]
0.0.Ht: Trace Attempt 243	[1028,43 s]
0.0.Tri: Trace Attempt 245	[1030,58 s]
0.0.Tri: Trace Attempt 246	[1048,77 s]
0.0.Ht: Trace Attempt 245	[1050,32 s]
0.0.Tri: Trace Attempt 247	[1057,58 s]
0.0.Tri: Trace Attempt 248	[1070,51 s]
0.0.Ht: Trace Attempt 247	[1074,01 s]
0.0.Tri: Trace Attempt 249	[1089,47 s]
0.0.Ht: Trace Attempt 249	[1095,19 s]
0.0.Tri: Trace Attempt 250	[1102,84 s]
0.0.Ht: Trace Attempt 250	[1116,16 s]
0.0.Tri: Trace Attempt 251	[1118,48 s]
0.0.Tri: Trace Attempt 252	[1132,85 s]
0.0.Ht: Trace Attempt 251	[1137,58 s]
0.0.Tri: Trace Attempt 253	[1149,45 s]
0.0.Tri: Trace Attempt 254	[1162,38 s]
0.0.Ht: Trace Attempt 253	[1174,31 s]
0.0.Tri: Trace Attempt 255	[1177,58 s]
0.0.Tri: Trace Attempt 256	[1192,85 s]
0.0.Ht: Trace Attempt 255	[1193,92 s]
0.0.Tri: Trace Attempt 257	[1209,91 s]
0.0.Ht: Trace Attempt 257	[1218,25 s]
0.0.Tri: Trace Attempt 258	[1231,94 s]
0.0.Ht: Trace Attempt 258	[1248,70 s]
0.0.Tri: Trace Attempt 259	[1250,33 s]
0.0.Tri: Trace Attempt 260	[1261,35 s]
0.0.Ht: Trace Attempt 259	[1274,39 s]
0.0.Tri: Trace Attempt 261	[1274,44 s]
0.0.Tri: Trace Attempt 262	[1289,32 s]
0.0.Tri: Trace Attempt 263	[1302,63 s]
0.0.Ht: Trace Attempt 261	[1303,78 s]
0.0.Tri: Trace Attempt 264	[1316,22 s]
0.0.Ht: Trace Attempt 264	[1318,30 s]
0.0.Tri: Trace Attempt 265	[1324,55 s]
0.0.Ht: Trace Attempt 265	[1333,30 s]
0.0.Tri: Trace Attempt 266	[1338,00 s]
0.0.Ht: Trace Attempt 266	[1346,09 s]
0.0.Tri: Trace Attempt 267	[1353,51 s]
0.0.Ht: Trace Attempt 267	[1364,24 s]
0.0.Tri: Trace Attempt 268	[1365,94 s]
0.0.Tri: Trace Attempt 269	[1374,45 s]
0.0.Ht: Trace Attempt 268	[1380,12 s]
0.0.Tri: Trace Attempt 270	[1386,58 s]
0.0.Ht: Trace Attempt 270	[1394,58 s]
0.0.Tri: Trace Attempt 271	[1398,74 s]
0.0.Ht: Trace Attempt 271	[1410,77 s]
0.0.Tri: Trace Attempt 272	[1410,13 s]
0.0.Ht: Trace Attempt 272	[1421,76 s]
0.0.Tri: Trace Attempt 273	[1426,50 s]
0.0.Ht: Trace Attempt 273	[1434,07 s]
0.0.Tri: Trace Attempt 274	[1440,96 s]
0.0.Ht: Trace Attempt 274	[1449,31 s]
0.0.Tri: Trace Attempt 275	[1449,35 s]
0.0.Tri: Trace Attempt 276	[1458,37 s]
0.0.Ht: Trace Attempt 275	[1460,42 s]
0.0.Tri: Trace Attempt 277	[1475,69 s]
0.0.Ht: Trace Attempt 277	[1480,09 s]
0.0.Tri: Trace Attempt 278	[1496,14 s]
0.0.Ht: Trace Attempt 278	[1506,40 s]
0.0.Tri: Trace Attempt 279	[1507,46 s]
0.0.Ht: Trace Attempt 279	[1516,98 s]
0.0.Tri: Trace Attempt 280	[1519,39 s]
0.0.Tri: Trace Attempt 281	[1531,38 s]
0.0.Ht: Trace Attempt 280	[1535,96 s]
0.0.Tri: Trace Attempt 282	[1551,99 s]
0.0.Ht: Trace Attempt 282	[1555,78 s]
0.0.Tri: Trace Attempt 283	[1564,08 s]
0.0.Ht: Trace Attempt 283	[1568,20 s]
0.0.Tri: Trace Attempt 284	[1574,58 s]
0.0.Ht: Trace Attempt 284	[1582,19 s]
0.0.Tri: Trace Attempt 285	[1593,13 s]
0.0.Ht: Trace Attempt 285	[1596,17 s]
0.0.Ht: Trace Attempt 286	[1608,94 s]
0.0.Tri: Trace Attempt 286	[1609,24 s]
0.0.Ht: Trace Attempt 287	[1623,39 s]
0.0.Tri: Trace Attempt 287	[1623,47 s]
0.0.Tri: Trace Attempt 288	[1642,51 s]
0.0.Ht: Trace Attempt 288	[1643,86 s]
0.0.Tri: Trace Attempt 289	[1660,31 s]
0.0.Ht: Trace Attempt 289	[1663,55 s]
0.0.Ht: Trace Attempt 290	[1675,07 s]
0.0.Tri: Trace Attempt 290	[1678,10 s]
0.0.Ht: Trace Attempt 291	[1688,85 s]
0.0.Tri: Trace Attempt 291	[1692,25 s]
0.0.Tri: Trace Attempt 292	[1701,07 s]
0.0.Ht: Trace Attempt 292	[1702,69 s]
0.0.Tri: Trace Attempt 293	[1713,65 s]
0.0.Ht: Trace Attempt 293	[1719,71 s]
0.0.Tri: Trace Attempt 294	[1730,82 s]
0.0.Ht: Trace Attempt 294	[1734,96 s]
0.0.Tri: Trace Attempt 295	[1749,79 s]
0.0.Ht: Trace Attempt 295	[1751,53 s]
0.0.Ht: Trace Attempt 296	[1763,48 s]
0.0.Tri: Trace Attempt 296	[1764,06 s]
0.0.Ht: Trace Attempt 297	[1773,88 s]
0.0.Tri: Trace Attempt 297	[1779,41 s]
0.0.Ht: Trace Attempt 298	[1783,34 s]
0.0.Tri: Trace Attempt 298	[1792,72 s]
0.0.Ht: Trace Attempt 299	[1800,33 s]
0.0.Tri: Trace Attempt 299	[1811,70 s]
0.0.Ht: Trace Attempt 300	[1813,27 s]
0.0.Ht: Trace Attempt 301	[1825,28 s]
0.0.Tri: Trace Attempt 300	[1828,89 s]
0.0.Ht: Trace Attempt 302	[1838,46 s]
0.0.Tri: Trace Attempt 301	[1843,15 s]
0.0.Ht: Trace Attempt 303	[1855,63 s]
0.0.Tri: Trace Attempt 302	[1860,32 s]
0.0.Ht: Trace Attempt 304	[1866,78 s]
0.0.Tri: Trace Attempt 303	[1882,46 s]
0.0.Ht: Trace Attempt 305	[1886,49 s]
0.0.Tri: Trace Attempt 304	[1891,14 s]
0.0.Ht: Trace Attempt 306	[1902,42 s]
0.0.Tri: Trace Attempt 305	[1912,38 s]
0.0.Ht: Trace Attempt 307	[1915,17 s]
0.0.Ht: Trace Attempt 308	[1929,68 s]
0.0.Tri: Trace Attempt 306	[1930,75 s]
0.0.Ht: Trace Attempt 309	[1943,68 s]
0.0.Tri: Trace Attempt 307	[1951,22 s]
0.0.Ht: Trace Attempt 310	[1958,60 s]
0.0.Tri: Trace Attempt 308	[1968,91 s]
0.0.Ht: Trace Attempt 311	[1972,24 s]
0.0.Tri: Trace Attempt 309	[1984,26 s]
0.0.Ht: Trace Attempt 312	[1986,44 s]
0.0.Ht: Trace Attempt 313	[2003,75 s]
0.0.Tri: Trace Attempt 310	[2008,10 s]
0.0.Ht: Trace Attempt 314	[2018,00 s]
0.0.Tri: Trace Attempt 311	[2023,41 s]
0.0.Ht: Trace Attempt 315	[2035,04 s]
0.0.Tri: Trace Attempt 312	[2039,52 s]
0.0.Tri: Trace Attempt 313	[2050,94 s]
0.0.Ht: Trace Attempt 316	[2053,17 s]
0.0.Ht: Trace Attempt 317	[2071,94 s]
0.0.Tri: Trace Attempt 314	[2071,87 s]
0.0.Ht: Trace Attempt 318	[2082,72 s]
0.0.Tri: Trace Attempt 315	[2087,83 s]
0.0.Ht: Trace Attempt 319	[2096,19 s]
0.0.Tri: Trace Attempt 316	[2100,69 s]
0.0.Ht: Trace Attempt 320	[2109,77 s]
0.0.Tri: Trace Attempt 317	[2117,20 s]
0.0.Ht: Trace Attempt 321	[2125,52 s]
0.0.Tri: Trace Attempt 318	[2131,49 s]
0.0.Ht: Trace Attempt 322	[2140,83 s]
0.0.Tri: Trace Attempt 319	[2143,90 s]
0.0.Ht: Trace Attempt 323	[2153,21 s]
0.0.Tri: Trace Attempt 320	[2155,70 s]
0.0.Ht: Trace Attempt 324	[2167,49 s]
0.0.Tri: Trace Attempt 321	[2168,49 s]
0.0.Ht: Trace Attempt 325	[2180,02 s]
0.0.Tri: Trace Attempt 322	[2180,09 s]
0.0.Ht: Trace Attempt 326	[2192,19 s]
0.0.Tri: Trace Attempt 323	[2198,70 s]
0.0.Ht: Trace Attempt 327	[2204,72 s]
0.0.Tri: Trace Attempt 324	[2211,67 s]
0.0.Ht: Trace Attempt 328	[2222,24 s]
0.0.Tri: Trace Attempt 325	[2229,08 s]
0.0.Ht: Trace Attempt 329	[2237,05 s]
0.0.Tri: Trace Attempt 326	[2245,37 s]
0.0.Ht: Trace Attempt 330	[2251,90 s]
0.0.Tri: Trace Attempt 327	[2261,49 s]
0.0.Ht: Trace Attempt 331	[2266,10 s]
0.0.Tri: Trace Attempt 328	[2275,77 s]
0.0.Ht: Trace Attempt 332	[2278,18 s]
0.0.Tri: Trace Attempt 329	[2290,51 s]
0.0.Ht: Trace Attempt 333	[2291,74 s]
0.0.Ht: Trace Attempt 334	[2307,10 s]
0.0.Tri: Trace Attempt 330	[2307,21 s]
0.0.Ht: Trace Attempt 335	[2321,46 s]
0.0.Tri: Trace Attempt 331	[2327,14 s]
0.0.Ht: Trace Attempt 336	[2340,19 s]
0.0.Tri: Trace Attempt 332	[2339,86 s]
0.0.Ht: Trace Attempt 337	[2353,78 s]
0.0.Tri: Trace Attempt 333	[2357,41 s]
0.0.Ht: Trace Attempt 338	[2367,18 s]
0.0.Tri: Trace Attempt 334	[2369,84 s]
0.0.Ht: Trace Attempt 339	[2380,89 s]
0.0.Tri: Trace Attempt 335	[2384,21 s]
0.0.Ht: Trace Attempt 340	[2394,18 s]
0.0.Tri: Trace Attempt 336	[2398,47 s]
0.0.Ht: Trace Attempt 341	[2406,78 s]
0.0.Tri: Trace Attempt 337	[2413,30 s]
0.0.Ht: Trace Attempt 342	[2419,09 s]
0.0.Tri: Trace Attempt 338	[2427,48 s]
0.0.Ht: Trace Attempt 343	[2433,61 s]
0.0.Tri: Trace Attempt 339	[2444,78 s]
0.0.Ht: Trace Attempt 344	[2446,89 s]
0.0.Ht: Trace Attempt 345	[2462,21 s]
0.0.Tri: Trace Attempt 340	[2461,94 s]
0.0.Ht: Trace Attempt 346	[2475,87 s]
0.0.Tri: Trace Attempt 341	[2484,19 s]
0.0.Ht: Trace Attempt 347	[2490,53 s]
0.0.Tri: Trace Attempt 342	[2503,66 s]
0.0.Ht: Trace Attempt 348	[2505,16 s]
0.0.Tri: Trace Attempt 343	[2517,44 s]
0.0.Ht: Trace Attempt 349	[2520,44 s]
0.0.Tri: Trace Attempt 344	[2535,32 s]
0.0.Ht: Trace Attempt 350	[2537,59 s]
0.0.Ht: Trace Attempt 351	[2555,65 s]
0.0.Tri: Trace Attempt 345	[2566,86 s]
0.0.Ht: Trace Attempt 352	[2644,44 s]
0.0.Tri: Trace Attempt 346	[2693,47 s]
0.0.Ht: Trace Attempt 353	[2735,05 s]
0.0.Tri: Trace Attempt 347	[2812,55 s]
0.0.Ht: Trace Attempt 354	[2842,96 s]
0.0.Tri: Trace Attempt 348	[2887,56 s]
0.0.Ht: Trace Attempt 355	[2945,78 s]
0.0.Tri: Trace Attempt 349	[2986,49 s]
0.0.Ht: Trace Attempt 356	[3065,69 s]
0.0.Tri: Trace Attempt 350	[3101,91 s]
0.0.Ht: Trace Attempt 357	[3170,70 s]
0.0.Tri: Trace Attempt 351	[3204,51 s]
0.0.Ht: Trace Attempt 358	[3279,20 s]
0.0.Tri: Trace Attempt 352	[3316,21 s]
0.0.Ht: Trace Attempt 359	[3399,73 s]
0.0.Tri: Trace Attempt 353	[3405,75 s]
0.0.Tri: Trace Attempt 354	[3527,75 s]
0.0.Ht: Trace Attempt 360	[3531,33 s]
0.0.Ht: Trace Attempt 361	[3622,62 s]
0.0.Tri: Trace Attempt 355	[3642,59 s]
0.0.Ht: Trace Attempt 362	[3724,64 s]
0.0.Tri: Trace Attempt 356	[3755,19 s]
0.0.Ht: Reached length limit (362) [2057,91 s]
0.0.Tri: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [3840,59]
0.0.Tri: Stopped processing property "property:0"	[3839,67 s].
0.0.Tri: Interrupted. [0,52 s]
0.0.Tri: Exited with Success (@ 3840,71 s)
0.0.Ht: Exited with Success (@ 3840,86 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.06     3840.59        0.00      100.00 %
     Ht        0.11     3840.50        0.00      100.00 %
    all        0.08     3840.55        0.00      100.00 %

    Data read    : 108.06 kiB
    Data written : 4.46 kiB

0: All pending notifications were processed.
No trace exists within specified max_length (362).
INFO (IPF059): Completed proof on task: "functional_req" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 1 (100%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 3840,488160
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=190,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=190,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=190,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=190,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=190,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=190,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=190,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=190,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=190,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=190,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=190,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=190,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:189] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 97 of 861 design flops, 0 of 0 design latches, 195 of 195 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 382
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.082s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.02 s]
0.0.Tri: Proof Simplification Iteration 3	[0.03 s]
0.0.Tri: Proof Simplification Iteration 4	[0.04 s]
0.0.PRE: Proof Simplification completed in 0,04 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 30719@optmaS1(local) jg_10987_optmaS1_31
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 30723@optmaS1(local) jg_10987_optmaS1_31
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,15 s]
0.0.Ht: Trace Attempt  2	[0,16 s]
0.0.Ht: Trace Attempt  3	[0,16 s]
0.0.Ht: Trace Attempt  4	[0,18 s]
0.0.Tri:    0.06" ---- Launching main thread ----
0.0.Ht: Trace Attempt  5	[0,21 s]
0.0.Ht: Trace Attempt  7	[0,24 s]
0.0.Ht: A trace with 7 cycles was found. [0,26 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.41 s.
0.0.Ht: Trace Attempt  8	[0,29 s]
0.0.Tri:    0.41" ---- Launching abstraction thread ----
0.0.Tri:    0.43" ---- Launching multi-phase simplification thread ----
0: ProofGrid usable level: 1
0.0.Tri: Trace Attempt  2	[0,90 s]
0.0.Tri: Trace Attempt  3	[0,95 s]
0.0.Tri: Trace Attempt  4	[0,98 s]
0.0.Tri: Trace Attempt  5	[1,13 s]
0.0.Tri: Per property time limit expired (1,00 s) [1,13 s]
0.0.Tri: Stopped processing property "property:0"	[1,13 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.86" ---- Launching main thread ----
0.0.Tri:    1.01" ---- Launching abstraction thread ----
0.0.Tri:    1.07" ---- Launching multi-phase simplification thread ----
0.0.Ht: Trace Attempt 25	[4,81 s]
0.0.Tri: Trace Attempt 21	[4,10 s]
0.0.Tri:    6.31" Simplification phase 1 complete
0.0.Ht: Trace Attempt 30	[9,37 s]
0.0.Tri: Trace Attempt 30	[8,60 s]
0.0.Tri:   10.42" Simplification phase 2 complete
0.0.Tri: Trace Attempt 37	[12,66 s]
0.0.Ht: Trace Attempt 36	[15,53 s]
0.0.Tri: Trace Attempt 40	[17,14 s]
0.0.Ht: Trace Attempt 41	[21,15 s]
0.0.Tri: Trace Attempt 43	[21,79 s]
0.0.Ht: Trace Attempt 44	[27,35 s]
0.0.Tri: Trace Attempt 46	[27,37 s]
0.0.Tri: Trace Attempt 48	[31,80 s]
0.0.Ht: Trace Attempt 46	[34,51 s]
0.0.Tri:   38.29" Simplification phase 3 complete
  38.29" ---- Completed simplification thread ----
  38.29" ---- Restarting main thread on simplified netlist ----
0.0.Tri:   38.50" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 50	[39,58 s]
0.0.Ht: Trace Attempt 51	[43,79 s]
0.0.Ht: Trace Attempt 52	[49,10 s]
0.0.Ht: Trace Attempt 54	[56,03 s]
0.0.Ht: Trace Attempt 55	[61,34 s]
0.0.Ht: Trace Attempt 56	[67,16 s]
0.0.Tri: Trace Attempt 51	[69,97 s]
0.0.Ht: Trace Attempt 57	[73,01 s]
0.0.Tri: Trace Attempt 53	[74,10 s]
0.0.Ht: Trace Attempt 58	[79,33 s]
0.0.Tri: Trace Attempt 56	[79,93 s]
0.0.Tri: Trace Attempt 57	[84,16 s]
0.0.Ht: Trace Attempt 59	[85,68 s]
0.0.Tri: Trace Attempt 59	[88,29 s]
0.0.Ht: Trace Attempt 60	[93,05 s]
0.0.Tri: Trace Attempt 61	[94,34 s]
0.0.Ht: Trace Attempt 61	[99,56 s]
0.0.Tri: Trace Attempt 63	[101,72 s]
0.0.Ht: Trace Attempt 63	[110,20 s]
0.0.Tri: Trace Attempt 65	[109,54 s]
0.0.Ht: Trace Attempt 65	[117,58 s]
0.0.Tri: Trace Attempt 67	[116,79 s]
0.0.Ht: Trace Attempt 67	[125,62 s]
0.0.Tri: Trace Attempt 69	[126,03 s]
0.0.Tri: Trace Attempt 71	[132,95 s]
0.0.Ht: Trace Attempt 69	[134,51 s]
0.0.Ht: Trace Attempt 72	[140,00 s]
0.0.Tri: Trace Attempt 72	[139,97 s]
0.0.Tri: Trace Attempt 74	[147,37 s]
0.0.Ht: Trace Attempt 73	[151,53 s]
0.0.Tri: Trace Attempt 75	[151,46 s]
0.0.Ht: Trace Attempt 75	[160,72 s]
0.0.Tri: Trace Attempt 77	[161,11 s]
0.0.Tri: Trace Attempt 78	[166,64 s]
0.0.Ht: Trace Attempt 77	[170,78 s]
0.0.Tri: Trace Attempt 79	[171,22 s]
0.0.Tri: Trace Attempt 80	[175,92 s]
0.0.Tri: Trace Attempt 81	[181,73 s]
0.0.Ht: Trace Attempt 79	[183,51 s]
0.0.Tri: Trace Attempt 82	[186,57 s]
0.0.Tri: Trace Attempt 83	[192,19 s]
0.0.Tri: Trace Attempt 84	[198,08 s]
0.0.Ht: Trace Attempt 82	[203,48 s]
0.0.Tri: Trace Attempt 85	[204,43 s]
0.0.Tri: Trace Attempt 86	[210,88 s]
0.0.Ht: Trace Attempt 85	[213,15 s]
0.0.Tri: Trace Attempt 87	[216,42 s]
0.0.Tri: Trace Attempt 88	[224,20 s]
0.0.Ht: Trace Attempt 87	[226,54 s]
0.0.Tri: Trace Attempt 89	[229,75 s]
0.0.Ht: Trace Attempt 89	[237,72 s]
0.0.Tri: Trace Attempt 90	[237,85 s]
0.0.Tri: Trace Attempt 91	[245,05 s]
0.0.Tri: Trace Attempt 92	[253,05 s]
0.0.Ht: Trace Attempt 90	[256,88 s]
0.0.Tri: Trace Attempt 93	[258,90 s]
0.0.Tri: Trace Attempt 94	[266,97 s]
0.0.Ht: Trace Attempt 93	[274,73 s]
0.0.Tri: Trace Attempt 95	[276,62 s]
0.0.Tri: Trace Attempt 96	[285,52 s]
0.0.Ht: Trace Attempt 95	[291,15 s]
0.0.Tri: Trace Attempt 97	[291,62 s]
0.0.Tri: Trace Attempt 98	[300,46 s]
0.0.Ht: Trace Attempt 97	[309,23 s]
0.0.Tri: Trace Attempt 99	[309,40 s]
0.0.Tri: Trace Attempt 100	[319,23 s]
0.0.Ht: Trace Attempt 99	[326,03 s]
0.0.Tri: Trace Attempt 101	[330,44 s]
0.0.Tri: Trace Attempt 102	[337,77 s]
0.0.Ht: Trace Attempt 101	[345,79 s]
0.0.Tri: Trace Attempt 103	[347,16 s]
0.0.Tri: Trace Attempt 104	[358,46 s]
0.0.Ht: Trace Attempt 103	[366,46 s]
0.0.Tri: Trace Attempt 105	[367,75 s]
0.0.Tri: Trace Attempt 106	[380,25 s]
0.0.Ht: Trace Attempt 105	[390,09 s]
0.0.Tri: Trace Attempt 107	[390,02 s]
0.0.Tri: Trace Attempt 108	[400,55 s]
0.0.Ht: Trace Attempt 107	[409,64 s]
0.0.Tri: Trace Attempt 109	[415,70 s]
0.0.Tri: Trace Attempt 110	[423,57 s]
0.0.Ht: Trace Attempt 109	[432,36 s]
0.0.Tri: Trace Attempt 111	[434,42 s]
0.0.Tri: Trace Attempt 112	[447,06 s]
0.0.Tri: Trace Attempt 113	[455,71 s]
0.0.Ht: Trace Attempt 111	[462,28 s]
0.0.Tri: Trace Attempt 114	[466,83 s]
0.0.Tri: Trace Attempt 115	[477,91 s]
0.0.Ht: Trace Attempt 114	[489,79 s]
0.0.Tri: Trace Attempt 116	[494,03 s]
0.0.Tri: Trace Attempt 117	[506,40 s]
0.0.Tri: Trace Attempt 118	[521,69 s]
0.0.Ht: Trace Attempt 116	[526,61 s]
0.0.Tri: Trace Attempt 119	[535,30 s]
0.0.Tri: Trace Attempt 120	[547,05 s]
0.0.Tri: Trace Attempt 121	[556,87 s]
0.0.Ht: Trace Attempt 119	[562,89 s]
0.0.Tri: Trace Attempt 122	[571,06 s]
0.0.Tri: Trace Attempt 123	[585,85 s]
0.0.Ht: Trace Attempt 122	[586,84 s]
0.0.Tri: Trace Attempt 124	[595,36 s]
0.0.Tri: Trace Attempt 125	[608,15 s]
0.0.Ht: Trace Attempt 123	[611,47 s]
0.0.Tri: Trace Attempt 126	[623,29 s]
0.0.Tri: Trace Attempt 127	[636,10 s]
0.0.Ht: Trace Attempt 126	[649,29 s]
0.0.Tri: Trace Attempt 128	[653,81 s]
0.0.Tri: Trace Attempt 129	[667,46 s]
0.0.Ht: Trace Attempt 128	[683,20 s]
0.0.Tri: Trace Attempt 130	[683,59 s]
0.0.Tri: Trace Attempt 131	[697,39 s]
0.0.Ht: Trace Attempt 130	[711,53 s]
0.0.Tri: Trace Attempt 132	[722,02 s]
0.0.Tri: Trace Attempt 133	[737,89 s]
0.0.Ht: Trace Attempt 132	[747,36 s]
0.0.Tri: Trace Attempt 134	[754,07 s]
0.0.Tri: Trace Attempt 135	[770,43 s]
0.0.Tri: Trace Attempt 136	[788,57 s]
0.0.Ht: Trace Attempt 134	[796,68 s]
0.0.Tri: Trace Attempt 137	[801,46 s]
0.0.Tri: Trace Attempt 138	[826,51 s]
0.0.Ht: Trace Attempt 137	[831,70 s]
0.0.Tri: Trace Attempt 139	[843,32 s]
0.0.Tri: Trace Attempt 140	[861,50 s]
0.0.Ht: Trace Attempt 139	[874,59 s]
0.0.Tri: Trace Attempt 141	[879,10 s]
0.0.Tri: Trace Attempt 142	[899,38 s]
0.0.Tri: Trace Attempt 143	[912,22 s]
0.0.Ht: Trace Attempt 141	[924,38 s]
0.0.Tri: Trace Attempt 144	[935,40 s]
0.0.Tri: Trace Attempt 145	[955,33 s]
0.0.Ht: Trace Attempt 144	[965,36 s]
0.0.Tri: Trace Attempt 146	[976,24 s]
0.0.Tri: Trace Attempt 147	[997,14 s]
0.0.Ht: Trace Attempt 146	[1011,68 s]
0.0.Tri: Trace Attempt 148	[1013,13 s]
0.0.Tri: Trace Attempt 150	[1019,80 s]
0.0.Ht: Trace Attempt 148	[1021,70 s]
0.0.Tri: Trace Attempt 152	[1026,52 s]
0.0.Ht: Trace Attempt 151	[1030,71 s]
0.0.Tri: Trace Attempt 154	[1033,28 s]
0.0.Ht: Trace Attempt 154	[1037,68 s]
0.0.Tri: Trace Attempt 156	[1040,83 s]
0.0.Ht: Trace Attempt 155	[1043,27 s]
0.0.Ht: Trace Attempt 157	[1048,53 s]
0.0.Tri: Trace Attempt 158	[1049,51 s]
0.0.Tri: Trace Attempt 159	[1053,69 s]
0.0.Ht: Trace Attempt 158	[1060,03 s]
0.0.Tri: Trace Attempt 161	[1062,94 s]
0.0.Tri: Trace Attempt 162	[1068,68 s]
0.0.Ht: Trace Attempt 161	[1070,43 s]
0.0.Tri: Trace Attempt 163	[1073,45 s]
0.0.Ht: Trace Attempt 163	[1078,61 s]
0.0.Tri: Trace Attempt 165	[1081,06 s]
0.0.Tri: Trace Attempt 166	[1090,22 s]
0.0.Ht: Trace Attempt 165	[1092,46 s]
0.0.Tri: Trace Attempt 167	[1098,48 s]
0.0.Tri: Trace Attempt 168	[1126,69 s]
0.0.Ht: Trace Attempt 167	[1134,24 s]
0.0.Tri: Trace Attempt 169	[1158,18 s]
0.0.Tri: Trace Attempt 170	[1192,85 s]
0.0.Ht: Trace Attempt 169	[1216,05 s]
0.0.Tri: Trace Attempt 171	[1223,82 s]
0.0.Tri: Trace Attempt 172	[1251,43 s]
0.0.Ht: Trace Attempt 171	[1353,48 s]
0.0.Tri: Trace Attempt 173	[1364,46 s]
0.0.Tri: Trace Attempt 174	[1448,88 s]
0.0.Tri: Trace Attempt 175	[1514,58 s]
0.0.Ht: Trace Attempt 173	[1536,49 s]
0.0.Tri: Trace Attempt 176	[1598,34 s]
0.0.Tri: Trace Attempt 177	[1676,10 s]
0.0.Ht: Trace Attempt 176	[1724,60 s]
0.0.Tri: Trace Attempt 178	[1740,24 s]
0.0.Tri: Trace Attempt 179	[1832,26 s]
0.0.Tri: Trace Attempt 180	[1897,15 s]
0.0.Ht: Trace Attempt 178	[1900,61 s]
0.0.Tri: Trace Attempt 181	[1980,73 s]
0.0.Tri: Trace Attempt 182	[2073,36 s]
0.0.Ht: Trace Attempt 181	[2148,93 s]
0.0.Tri: Trace Attempt 183	[2189,96 s]
0.0.Tri: Trace Attempt 184	[2273,13 s]
INFO (IIM002): *** Stopping all proof jobs ***
INFO (IPF144): 0: Initiating shutdown of proof [2301,15]
0.0.Tri: Stopped processing property "property:0"	[2300,09 s].
0.0.Tri: Interrupted. [0,35 s]
0.0.Tri: Exited with Success (@ 2301,27 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 182	[2149,16 s]
0.0.Ht: Interrupted. [306,50 s]
0.0.Ht: Exited with Success (@ 2301,74 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        0.34     2301.27        0.00       99.99 %
     Ht        0.47     2301.19        0.00       99.98 %
    all        0.40     2301.23        0.00       99.98 %

    Data read    : 69.83 kiB
    Data written : 2.93 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 2273,132463
2
INFO (IPF121): Cleared environment completely for new design analysis.
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/standard_2008.vhd(9): analyzing package 'standard'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(13): analyzing package 'textio'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/textio_2008.vhd(159): analyzing package body 'textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd' into library 'std'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(8): analyzing package 'env'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/std/env_2008.vhd(16): analyzing package body 'env'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd' into library 'vl'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(9): analyzing package 'vl_types'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/vl/mixed_lang_vltype.vhd(88): analyzing package body 'vl_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd' into library 'synopsys'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/synopsys/syn_attr.vhd(39): analyzing package 'attributes'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164.vhdl(50): analyzing package 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_1164-body.vhdl(48): analyzing package body 'std_logic_1164'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std.vhdl(63): analyzing package 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std-body.vhdl(59): analyzing package body 'numeric_std'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned.vhdl(49): analyzing package 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_std_unsigned-body.vhdl(59): analyzing package body 'numeric_std_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit.vhdl(53): analyzing package 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit-body.vhdl(51): analyzing package body 'numeric_bit'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned.vhdl(47): analyzing package 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/numeric_bit_unsigned-body.vhdl(50): analyzing package body 'numeric_bit_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(68): analyzing package 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_p.vhd(150): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(54): analyzing package body 'vital_timing'
[WARN (VHDL-1721)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/timing_b.vhd(1132): return type of pure function cannot be of access type
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_p.vhd(50): analyzing package 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/prmtvs_b.vhd(38): analyzing package body 'vital_primitives'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(25): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_arit.vhd(206): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(35): analyzing package 'std_logic_unsigned'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_unsi.vhd(94): analyzing package body 'std_logic_unsigned'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(35): analyzing package 'std_logic_signed'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_sign.vhd(96): analyzing package body 'std_logic_signed'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(25): analyzing package 'std_logic_misc'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/syn_misc_2008.vhd(112): analyzing package body 'std_logic_misc'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/std_logic_textio.vhdl(38): analyzing package 'std_logic_textio'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_bit_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/ieee_std_context.vhd' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real.vhdl(45): analyzing package 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_real-body.vhdl(45): analyzing package body 'math_real'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex.vhdl(46): analyzing package 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/math_complex-body.vhdl(47): analyzing package body 'math_complex'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_float_types.vhdl(37): analyzing package 'fixed_float_types'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg.vhdl(43): analyzing package 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_generic_pkg-body.vhdl(40): analyzing package body 'fixed_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl' into library 'ieee'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg.vhdl(43): analyzing package 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl' into library 'ieee'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_generic_pkg-body.vhdl(37): analyzing package body 'float_generic_pkg'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/fixed_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/ieee/float_pkg.vhdl' into library 'ieee'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd' into library 'arithmetic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(22): analyzing package 'std_logic_arith'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/arithmetic/mgc_arit_2008.vhd(274): analyzing package body 'std_logic_arith'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd' into library 'qsim_logic'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(18): analyzing package 'qsim_logic'
[INFO (VHDL-1013)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/vhdl_2008/qsim_logic/mgc_qsim.vhd(753): analyzing package body 'qsim_logic'
[-- (VHDL-1481)] Analyzing VHDL file '/home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd' into library 'jasper_package'
[INFO (VHDL-1014)] /home/tools/jasper_2019.06p001/lib/vhdl/packages/jasper_package/jasper_package.vhd(8): analyzing package 'jasper_package'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_types.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_types.vhd(11): analyzing package 'generic_types'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_functions.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_functions.vhd(10): analyzing package 'generic_functions'
[INFO (VHDL-1013)] ../../generic_components/rtl/generic_functions.vhd(26): analyzing package body 'generic_functions'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/generic_components.vhd'
[INFO (VHDL-1014)] ../../generic_components/rtl/generic_components.vhd(13): analyzing package 'generic_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components.vhd'
[INFO (VHDL-1014)] ../rtl/block_interleaver_components.vhd(6): analyzing package 'block_interleaver_components'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver.vhd(7): analyzing entity 'block_interleaver'
[INFO (VHDL-1010)] ../rtl/block_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_interleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_interleaver.vhd(8): analyzing entity 'rectangular_interleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_interleaver.vhd(31): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_controller.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_controller.vhd(5): analyzing entity 'interleaver_controller'
[INFO (VHDL-1010)] ../rtl/interleaver_controller.vhd(28): analyzing architecture 'behaviour_ict'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/interleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/interleaver_data_path.vhd(19): analyzing entity 'interleaver_data_path'
[INFO (VHDL-1010)] ../rtl/interleaver_data_path.vhd(39): analyzing architecture 'structure_idp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/flag_signals_generator.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): analyzing entity 'flag_signals_generator'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(34): analyzing architecture 'structure_fsg1'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): analyzing entity 'm2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(29): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/rectangular_deinterleaver.vhd'
[INFO (VHDL-1012)] ../rtl/rectangular_deinterleaver.vhd(9): analyzing entity 'rectangular_deinterleaver'
[INFO (VHDL-1010)] ../rtl/rectangular_deinterleaver.vhd(32): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/deinterleaver_data_path.vhd'
[INFO (VHDL-1012)] ../rtl/deinterleaver_data_path.vhd(20): analyzing entity 'deinterleaver_data_path'
[INFO (VHDL-1010)] ../rtl/deinterleaver_data_path.vhd(56): analyzing architecture 'structure_ddp'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): analyzing entity 'simplified_m2d_index_counter'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(42): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/m2D_index_counter_core.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): analyzing entity 'm2d_index_counter_core'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(26): analyzing architecture 'dataflow'
[-- (VHDL-1481)] Analyzing VHDL file '../rtl/block_interleaver_components/wr_rd_status_selector.vhd'
[INFO (VHDL-1012)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): analyzing entity 'wr_rd_status_selector'
[INFO (VHDL-1010)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(23): analyzing architecture 'structure_wrss'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/adder.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/adder.vhd(5): analyzing entity 'adder'
[INFO (VHDL-1010)] ../../generic_components/rtl/adder.vhd(15): analyzing architecture 'bh_add'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_2D_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): analyzing entity 'single_port_2d_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_2D_ram.vhd(23): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/single_port_linear_ram.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): analyzing entity 'single_port_linear_ram'
[INFO (VHDL-1010)] ../../generic_components/rtl/single_port_linear_ram.vhd(21): analyzing architecture 'behavioral'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_subtractor_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): analyzing entity 'half_subtractor_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_subtractor_unit.vhd(15): analyzing architecture 'dataflow_hsu'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/decrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/decrementer.vhd(4): analyzing entity 'decrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/decrementer.vhd(15): analyzing architecture 'dataflow_dec'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/half_adder_unit.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/half_adder_unit.vhd(4): analyzing entity 'half_adder_unit'
[INFO (VHDL-1010)] ../../generic_components/rtl/half_adder_unit.vhd(15): analyzing architecture 'dataflow_hau'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/incrementer.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/incrementer.vhd(4): analyzing entity 'incrementer'
[INFO (VHDL-1010)] ../../generic_components/rtl/incrementer.vhd(15): analyzing architecture 'dataflow_inc'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/up_down_counter.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/up_down_counter.vhd(12): analyzing entity 'up_down_counter'
[INFO (VHDL-1010)] ../../generic_components/rtl/up_down_counter.vhd(22): analyzing architecture 'arch'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/sync_ld_dff.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/sync_ld_dff.vhd(5): analyzing entity 'sync_ld_dff'
[INFO (VHDL-1010)] ../../generic_components/rtl/sync_ld_dff.vhd(16): analyzing architecture 'bh_reg'
[-- (VHDL-1481)] Analyzing VHDL file '../../generic_components/rtl/comparator.vhd'
[INFO (VHDL-1012)] ../../generic_components/rtl/comparator.vhd(5): analyzing entity 'comparator'
[INFO (VHDL-1010)] ../../generic_components/rtl/comparator.vhd(16): analyzing architecture 'bh_comp'
[-- (VHDL-1481)] Analyzing VHDL file 'rtl/block_interleaver_func_verification_model.vhd'
[INFO (VHDL-1012)] rtl/block_interleaver_func_verification_model.vhd(9): analyzing entity 'block_interleaver_func_verification_model'
[INFO (VHDL-1010)] rtl/block_interleaver_func_verification_model.vhd(37): analyzing architecture 'behavioral'
INFO (ISW003): Top module name is "block_interleaver_func_verification_model".
[INFO (VHDL-1067)] rtl/block_interleaver_func_verification_model.vhd(9): executing 'block_interleaver_func_verification_model(number_of_elements=200,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=200,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_interleaver.vhd(8): executing 'rectangular_interleaver(number_of_elements=200,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/interleaver_controller.vhd(5): executing 'interleaver_controller(behaviour_ict)'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_current_state'
[INFO (VHDL-9046)] ../rtl/interleaver_controller.vhd(31): creating type property for signal 'w_next_state'
[INFO (VHDL-1172)] ../rtl/interleaver_controller.vhd(183): others clause is never selected
[INFO (VHDL-1067)] ../rtl/interleaver_data_path.vhd(19): executing 'interleaver_data_path(number_of_elements=200,number_of_lines=10,word_length=2)(structure_idp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=4)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=5)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_subtractor_unit.vhd(4): executing 'half_subtractor_unit(dataflow_hsu)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/flag_signals_generator.vhd(14): executing 'flag_signals_generator(number_of_elements=200,word_length=8)(structure_fsg1)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=8)(bh_comp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=8)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/up_down_counter.vhd(12): executing 'up_down_counter(word_length=8)(arch)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=8)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/half_adder_unit.vhd(4): executing 'half_adder_unit(dataflow_hau)'
[INFO (VHDL-1067)] ../../generic_components/rtl/decrementer.vhd(4): executing 'decrementer(word_length=8)(dataflow_dec)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=4)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=5)(bh_reg)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=2)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter.vhd(12): executing 'm2D_index_counter(number_of_elements=200,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/comparator.vhd(5): executing 'comparator(word_length=5)(bh_comp)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/m2D_index_counter_core.vhd(11): executing 'm2D_index_counter_core(word_length=5)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=5)(dataflow_inc)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_2D_ram.vhd(7): executing 'single_port_2D_ram(number_of_elements=200,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/wr_rd_status_selector.vhd(11): executing 'wr_rd_status_selector(structure_wrss)'
[INFO (VHDL-1067)] ../../generic_components/rtl/sync_ld_dff.vhd(5): executing 'sync_ld_dff(word_length=1)(bh_reg)'
[INFO (VHDL-1067)] ../rtl/block_interleaver.vhd(7): executing 'block_interleaver(number_of_elements=200,number_of_lines=10,word_length=2,mode=true)(behavioral)'
[INFO (VHDL-1067)] ../rtl/rectangular_deinterleaver.vhd(9): executing 'rectangular_deinterleaver(number_of_elements=200,number_of_lines=10,word_length=2)(behavioral)'
[INFO (VHDL-1067)] ../rtl/deinterleaver_data_path.vhd(20): executing 'deinterleaver_data_path(number_of_elements=200,number_of_lines=10,word_length=2)(structure_ddp)'
[INFO (VHDL-1067)] ../../generic_components/rtl/adder.vhd(5): executing 'adder(word_length=8)(bh_add)'
[INFO (VHDL-1067)] ../../generic_components/rtl/incrementer.vhd(4): executing 'incrementer(word_length=6)(dataflow_inc)'
[INFO (VHDL-1067)] ../rtl/block_interleaver_components/simplified_m2D_index_counter.vhd(15): executing 'simplified_m2D_index_counter(number_of_elements=200,number_of_lines=10)(dataflow)'
[INFO (VHDL-1067)] ../../generic_components/rtl/single_port_linear_ram.vhd(7): executing 'single_port_linear_ram(number_of_elements=200,word_length=2)(behavioral)'
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (IPM005): The name "functional_req::assume:0" is assigned to assumption "i_start_cw".
INFO (IPM005): The name "functional_req::assume:1" is assigned to assumption "i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:2" is assigned to assumption "not i_start_cw |=> not i_start_cw".
INFO (IPM005): The name "functional_req::assume:3" is assigned to assumption "i_start_cw |-> not i_end_cw and i_valid [*1:199] ##1 i_end_cw and i_valid".
INFO (IPM005): The name "functional_req::assume:4" is assigned to assumption "i_end_cw |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:5" is assigned to assumption "not i_valid |=> not i_valid".
INFO (IPM005): The name "functional_req::assume:6" is assigned to assumption "i_consume_int".
INFO (IPM005): The name "functional_req::assume:7" is assigned to assumption "i_consume_deint".
INFO (IPM004): The name "property:0" is assigned to assertion "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
WARNING (WOBS004): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (IPM033): The name "cover:0" is assigned to cover "o_valid and o_cnt = 1 |-> o_saved_data = o_data".
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
INFO (IPF036): Starting proof on task: "functional_req", 2 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 97 of 901 design flops, 0 of 0 design latches, 205 of 205 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 288000s
    per_property_time_limit       = 1s * 10 ^ scan
    max_trace_length              = 402
    engine_mode                   = Tri Ht 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Tri Ht, total 2
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.257s
0.0.PRE: Performing Proof Simplification...
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Proof Simplification Iteration 1	[0.00 s]
0.0.Tri: Proof Simplification Iteration 2	[0.05 s]
0.0.Tri: Proof Simplification Iteration 3	[0.09 s]
0.0.Tri: Proof Simplification Iteration 4	[0.11 s]
0.0.PRE: Proof Simplification completed in 0,04 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: ProofGrid is starting event handling
0.0.Tri: Proofgrid shell started at 2188@optmaS1(local) jg_10987_optmaS1_32
0.0.Tri: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Tri: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Ht: Proofgrid shell started at 2189@optmaS1(local) jg_10987_optmaS1_32
0: Running jobs with 9 threads on optmaS1 with 8 cores.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0,22 s]
0.0.Ht: Trace Attempt  2	[0,22 s]
0.0.Ht: Trace Attempt  3	[0,22 s]
0.0.Ht: Trace Attempt  4	[0,26 s]
0.0.Ht: Trace Attempt  5	[0,31 s]
0.0.Ht: Trace Attempt  7	[0,41 s]
0.0.Ht: A trace with 7 cycles was found. [0,48 s]
INFO (IPF047): 0.0.Ht: The cover property "cover:0" was covered in 7 cycles in 0.54 s.
0.0.Ht: Trace Attempt  8	[0,52 s]
0: ProofGrid usable level: 1
0.0.Tri:    0.11" ---- Launching main thread ----
0.0.Tri: Per property time limit expired (1,00 s) [1,09 s]
0.0.Tri: Stopped processing property "property:0"	[1,09 s].
0.0.Tri: Last scan. Per property time limit: 0s
0.0.Tri: Starting proof for property "property:0"	[0,00 s].
0.0.Tri: Trace Attempt  1	[0,00 s]
0.0.Tri:    0.94" ---- Launching abstraction thread ----
0.0.Tri:    1.00" ---- Launching multi-phase simplification thread ----
0.0.Tri:    1.16" ---- Launching main thread ----
0.0.Tri:    1.88" ---- Launching abstraction thread ----
0.0.Tri:    1.99" ---- Launching multi-phase simplification thread ----
0.0.Tri: Trace Attempt  2	[2,45 s]
0.0.Tri: Trace Attempt  3	[2,60 s]
0.0.Tri: Trace Attempt  4	[3,10 s]
0.0.Tri: Trace Attempt  5	[3,62 s]
0.0.Ht: Trace Attempt 18	[5,29 s]
0.0.Tri: Trace Attempt 14	[7,75 s]
0.0.Ht: Trace Attempt 21	[10,16 s]
0.0.Tri: Trace Attempt 21	[12,66 s]
0.0.Ht: Trace Attempt 23	[14,39 s]
0.0.Tri:   15.59" Simplification phase 1 complete
0.0.Tri: Trace Attempt 26	[17,71 s]
0.0.Ht: Trace Attempt 26	[19,36 s]
0.0.Tri: Trace Attempt 29	[22,73 s]
0.0.Ht: Trace Attempt 29	[28,08 s]
0.0.Tri: Trace Attempt 31	[27,21 s]
0.0.Tri:   29.13" Simplification phase 2 complete
0.0.Tri: Trace Attempt 34	[32,82 s]
0.0.Ht: Trace Attempt 31	[34,29 s]
0.0.Tri: Trace Attempt 36	[37,56 s]
0.0.Ht: Trace Attempt 35	[42,54 s]
0.0.Tri: Trace Attempt 38	[44,01 s]
0.0.Tri: Trace Attempt 40	[50,47 s]
0.0.Ht: Trace Attempt 38	[51,73 s]
0.0.Tri: Trace Attempt 42	[57,58 s]
0.0.Tri: Trace Attempt 44	[63,64 s]
0.0.Ht: Trace Attempt 41	[64,81 s]
0.0.Tri: Trace Attempt 45	[68,11 s]
0.0.Tri: Trace Attempt 47	[73,35 s]
0.0.Tri: Trace Attempt 48	[78,52 s]
0.0.Ht: Trace Attempt 45	[82,49 s]
0.0.Tri: Trace Attempt 50	[88,77 s]
0.0.Tri: Trace Attempt 51	[93,70 s]
0.0.Ht: Trace Attempt 49	[99,68 s]
0.0.Tri: Trace Attempt 52	[99,21 s]
0.0.Tri: Trace Attempt 53	[104,07 s]
0.0.Tri:  109.51" Simplification phase 3 complete
 109.51" ---- Completed simplification thread ----
0.0.Tri:  109.51" ---- Restarting main thread on simplified netlist ----
0.0.Tri:  110.31" ---- Restarting abstraction thread on simplified netlist ----
0.0.Ht: Trace Attempt 52	[117,62 s]
0.0.Ht: Trace Attempt 54	[132,92 s]
0.0.Ht: Trace Attempt 55	[142,18 s]
0.0.Ht: Trace Attempt 56	[168,56 s]
0.0.Ht: Trace Attempt 57	[180,05 s]
0.0.Ht: Trace Attempt 58	[193,26 s]
0.0.Ht: Trace Attempt 59	[213,36 s]
0.0.Ht: Trace Attempt 60	[224,57 s]
0.0.Tri: Trace Attempt 54	[229,21 s]
0.0.Tri: Trace Attempt 55	[236,02 s]
0.0.Ht: Trace Attempt 61	[244,68 s]
0.0.Tri: Trace Attempt 56	[248,63 s]
0.0.Ht: Trace Attempt 62	[257,84 s]
0.0.Tri: Trace Attempt 57	[256,83 s]
0.0.Tri: Trace Attempt 58	[265,31 s]
0.0.Tri: Trace Attempt 59	[272,57 s]
0.0.Ht: Trace Attempt 63	[279,27 s]
0.0.Tri: Trace Attempt 60	[279,41 s]
0.0.Tri: Trace Attempt 61	[285,44 s]
0.0.Tri: Trace Attempt 62	[295,54 s]
0.0.Tri: Trace Attempt 63	[303,16 s]
0.0.Ht: Trace Attempt 64	[304,80 s]
0.0.Tri: Trace Attempt 64	[312,74 s]
0.0.Tri: Trace Attempt 65	[321,67 s]
0.0.Ht: Trace Attempt 65	[323,11 s]
0.0.Tri: Trace Attempt 66	[327,84 s]
0.0.Tri: Trace Attempt 67	[338,66 s]
0.0.Ht: Trace Attempt 66	[340,03 s]
0.0.Tri: Trace Attempt 68	[348,61 s]
0.0.Ht: Trace Attempt 68	[356,63 s]
0.0.Tri: Trace Attempt 69	[360,19 s]
0.0.Tri: Trace Attempt 70	[375,34 s]
0.0.Ht: Trace Attempt 69	[377,79 s]
0.0.Tri: Trace Attempt 71	[388,29 s]
0.0.Tri: Trace Attempt 72	[400,65 s]
0.0.Tri: Trace Attempt 73	[408,78 s]
0.0.Tri: Trace Attempt 74	[418,15 s]
0.0.Ht: Trace Attempt 71	[427,54 s]
0.0.Tri: Trace Attempt 75	[429,23 s]
0.0.Tri: Trace Attempt 76	[440,98 s]
0.0.Tri: Trace Attempt 77	[454,75 s]
0.0.Ht: Trace Attempt 75	[458,90 s]
0.0.Tri: Trace Attempt 78	[464,95 s]
0.0.Tri: Trace Attempt 79	[484,47 s]
0.0.Tri: Trace Attempt 80	[495,05 s]
0.0.Ht: Trace Attempt 78	[498,31 s]
0.0.Tri: Trace Attempt 81	[505,42 s]
0.0.Tri: Trace Attempt 82	[518,31 s]
0.0.Ht: Trace Attempt 81	[532,07 s]
0.0.Tri: Trace Attempt 83	[536,41 s]
0.0.Tri: Trace Attempt 84	[551,00 s]
0.0.Tri: Trace Attempt 85	[564,53 s]
0.0.Tri: Trace Attempt 86	[578,22 s]
0.0.Ht: Trace Attempt 83	[582,70 s]
0.0.Tri: Trace Attempt 87	[597,09 s]
0.0.Tri: Trace Attempt 88	[614,81 s]
0.0.Ht: Trace Attempt 87	[633,26 s]
0.0.Tri: Trace Attempt 89	[634,86 s]
0.0.Tri: Trace Attempt 90	[653,85 s]
0.0.Tri: Trace Attempt 91	[670,87 s]
0.0.Ht: Trace Attempt 89	[682,21 s]
0.0.Tri: Trace Attempt 92	[689,05 s]
0.0.Tri: Trace Attempt 93	[706,65 s]
0.0.Tri: Trace Attempt 94	[733,55 s]
0.0.Ht: Trace Attempt 92	[737,26 s]
0.0.Tri: Trace Attempt 95	[759,81 s]
0.0.Tri: Trace Attempt 96	[778,86 s]
0.0.Ht: Trace Attempt 95	[784,03 s]
0.0.Tri: Trace Attempt 97	[808,21 s]
0.0.Ht: Trace Attempt 97	[815,54 s]
0.0.Tri: Trace Attempt 98	[835,90 s]
0.0.Tri: Trace Attempt 99	[854,23 s]
0.0.Ht: Trace Attempt 98	[870,62 s]
0.0.Tri: Trace Attempt 100	[876,29 s]
0.0.Tri: Trace Attempt 101	[903,66 s]
0.0.Tri: Trace Attempt 102	[926,76 s]
0.0.Ht: Trace Attempt 100	[931,06 s]
0.0.Tri: Trace Attempt 103	[957,41 s]
0.0.Tri: Trace Attempt 104	[979,73 s]
0.0.Ht: Trace Attempt 103	[986,46 s]
0.0.Tri: Trace Attempt 105	[986,19 s]
0.0.Tri: Trace Attempt 108	[991,26 s]
0.0.Ht: Trace Attempt 107	[993,01 s]
0.0.Tri: Trace Attempt 111	[996,61 s]
0.0.Ht: Trace Attempt 110	[998,62 s]
0.0.Tri: Trace Attempt 114	[1001,78 s]
0.0.Ht: Trace Attempt 114	[1005,43 s]
0.0.Tri: Trace Attempt 116	[1006,71 s]
0.0.Ht: Trace Attempt 117	[1010,78 s]
0.0.Tri: Trace Attempt 118	[1010,83 s]
0.0.Tri: Trace Attempt 121	[1015,28 s]
0.0.Ht: Trace Attempt 121	[1018,55 s]
0.0.Tri: Trace Attempt 123	[1020,08 s]
0.0.Tri: Trace Attempt 125	[1024,78 s]
0.0.Ht: Trace Attempt 124	[1025,96 s]
0.0.Ht: Trace Attempt 126	[1029,99 s]
0.0.Tri: Trace Attempt 127	[1029,08 s]
0.0.Tri: Trace Attempt 129	[1033,56 s]
0.0.Ht: Trace Attempt 129	[1038,36 s]
0.0.Tri: Trace Attempt 131	[1039,07 s]
0.0.Ht: Trace Attempt 131	[1043,19 s]
0.0.Tri: Trace Attempt 133	[1044,40 s]
0.0.Ht: Trace Attempt 133	[1048,48 s]
0.0.Tri: Trace Attempt 135	[1049,95 s]
0.0.Ht: Trace Attempt 135	[1053,67 s]
0.0.Tri: Trace Attempt 137	[1055,28 s]
0.0.Ht: Trace Attempt 136	[1057,72 s]
0.0.Tri: Trace Attempt 138	[1059,38 s]
0.0.Ht: Trace Attempt 138	[1061,80 s]
0.0.Tri: Trace Attempt 140	[1064,61 s]
0.0.Ht: Trace Attempt 139	[1066,45 s]
0.0.Tri: Trace Attempt 142	[1069,61 s]
0.0.Ht: Trace Attempt 141	[1072,77 s]
0.0.Tri: Trace Attempt 143	[1073,86 s]
0.0.Ht: Trace Attempt 143	[1078,73 s]
0.0.Tri: Trace Attempt 145	[1080,88 s]
0.0.Ht: Trace Attempt 145	[1085,52 s]
0.0.Tri: Trace Attempt 147	[1088,61 s]
0.0.Ht: Trace Attempt 147	[1092,47 s]
0.0.Tri: Trace Attempt 149	[1094,60 s]
0.0.Ht: Trace Attempt 148	[1096,97 s]
0.0.Tri: Trace Attempt 150	[1099,17 s]
0.0.Ht: Trace Attempt 150	[1103,19 s]
0.0.Tri: Trace Attempt 151	[1103,29 s]
0.0.Tri: Trace Attempt 152	[1107,35 s]
0.0.Ht: Trace Attempt 151	[1111,18 s]
0.0.Tri: Trace Attempt 154	[1114,02 s]
0.0.Ht: Trace Attempt 153	[1119,84 s]
0.0.Tri: Trace Attempt 156	[1120,50 s]
0.0.Tri: Trace Attempt 158	[1128,46 s]
0.0.Ht: Trace Attempt 156	[1130,15 s]
0.0.Tri: Trace Attempt 160	[1134,20 s]
0.0.Ht: Trace Attempt 159	[1139,37 s]
0.0.Tri: Trace Attempt 162	[1144,16 s]
0.0.Ht: Trace Attempt 162	[1145,93 s]
0.0.Tri: Trace Attempt 163	[1148,92 s]
0.0.Ht: Trace Attempt 163	[1152,68 s]
0.0.Tri: Trace Attempt 164	[1154,45 s]
0.0.Tri: Trace Attempt 165	[1158,49 s]
0.0.Ht: Trace Attempt 164	[1161,39 s]
0.0.Tri: Trace Attempt 166	[1163,83 s]
0.0.Ht: Trace Attempt 166	[1168,48 s]
0.0.Tri: Trace Attempt 168	[1173,27 s]
0.0.Ht: Trace Attempt 167	[1175,13 s]
0.0.Ht: Trace Attempt 169	[1182,07 s]
0.0.Tri: Trace Attempt 170	[1181,28 s]
0.0.Tri: Trace Attempt 171	[1185,52 s]
0.0.Ht: Trace Attempt 170	[1188,07 s]
0.0.Ht: Trace Attempt 172	[1195,41 s]
0.0.Tri: Trace Attempt 173	[1195,14 s]
0.0.Tri: Trace Attempt 174	[1199,19 s]
0.0.Ht: Trace Attempt 173	[1203,39 s]
0.0.Tri: Trace Attempt 175	[1204,68 s]
0.0.Tri: Trace Attempt 176	[1208,85 s]
0.0.Ht: Trace Attempt 175	[1212,03 s]
0.0.Tri: Trace Attempt 177	[1215,33 s]
0.0.Ht: Trace Attempt 177	[1220,19 s]
0.0.Tri: Trace Attempt 179	[1222,89 s]
0.0.Tri: Trace Attempt 180	[1229,52 s]
0.0.Ht: Trace Attempt 179	[1230,77 s]
0.0.Tri: Trace Attempt 181	[1236,93 s]
0.0.Ht: Trace Attempt 181	[1240,13 s]
0.0.Tri: Trace Attempt 182	[1241,32 s]
0.0.Ht: Trace Attempt 182	[1248,73 s]
0.0.Tri: Trace Attempt 183	[1249,88 s]
0.0.Ht: Trace Attempt 183	[1256,93 s]
0.0.Tri: Trace Attempt 184	[1256,06 s]
0.0.Tri: Trace Attempt 185	[1263,06 s]
0.0.Ht: Trace Attempt 184	[1264,63 s]
0.0.Tri: Trace Attempt 186	[1269,95 s]
0.0.Ht: Trace Attempt 186	[1275,47 s]
0.0.Tri: Trace Attempt 187	[1277,85 s]
0.0.Tri: Trace Attempt 188	[1284,54 s]
0.0.Ht: Trace Attempt 187	[1287,03 s]
0.0.Ht: Trace Attempt 189	[1295,67 s]
0.0.Tri: Trace Attempt 190	[1296,49 s]
0.0.Tri: Trace Attempt 191	[1302,67 s]
0.0.Ht: Trace Attempt 190	[1305,29 s]
0.0.Tri: Trace Attempt 192	[1310,37 s]
0.0.Ht: Trace Attempt 192	[1315,07 s]
0.0.Tri: Trace Attempt 193	[1315,43 s]
0.0.Tri: Trace Attempt 194	[1321,77 s]
0.0.Ht: Trace Attempt 193	[1325,29 s]
0.0.Tri: Trace Attempt 195	[1329,48 s]
0.0.Tri: Trace Attempt 196	[1335,47 s]
0.0.Ht: Trace Attempt 195	[1336,94 s]
0.0.Tri: Trace Attempt 197	[1340,58 s]
0.0.Ht: Trace Attempt 197	[1346,73 s]
0.0.Tri: Trace Attempt 198	[1346,56 s]
0.0.Tri: Trace Attempt 199	[1352,73 s]
0.0.Ht: Trace Attempt 198	[1355,94 s]
0.0.Tri: Trace Attempt 200	[1358,89 s]
0.0.Tri: Trace Attempt 201	[1366,39 s]
0.0.Ht: Trace Attempt 200	[1369,51 s]
0.0.Tri: Trace Attempt 202	[1373,98 s]
0.0.Tri: Trace Attempt 203	[1379,37 s]
0.0.Ht: Trace Attempt 202	[1383,58 s]
0.0.Tri: Trace Attempt 204	[1388,44 s]
0.0.Ht: Trace Attempt 204	[1395,91 s]
0.0.Tri: Trace Attempt 205	[1397,33 s]
0.0.Tri: Trace Attempt 206	[1405,57 s]
0.0.Ht: Trace Attempt 205	[1407,58 s]
0.0.Tri: Trace Attempt 207	[1411,96 s]
0.0.Tri: Trace Attempt 208	[1416,96 s]
0.0.Ht: Trace Attempt 207	[1420,31 s]
0.0.Tri: Trace Attempt 209	[1424,40 s]
0.0.Tri: Trace Attempt 210	[1431,89 s]
0.0.Ht: Trace Attempt 209	[1435,29 s]
0.0.Tri: Trace Attempt 211	[1438,16 s]
0.0.Ht: Trace Attempt 211	[1446,23 s]
0.0.Tri: Trace Attempt 212	[1449,44 s]
0.0.Ht: Trace Attempt 212	[1457,64 s]
0.0.Tri: Trace Attempt 213	[1456,81 s]
0.0.Tri: Trace Attempt 214	[1464,69 s]
0.0.Ht: Trace Attempt 213	[1469,08 s]
0.0.Tri: Trace Attempt 215	[1474,29 s]
0.0.Tri: Trace Attempt 216	[1480,93 s]
0.0.Ht: Trace Attempt 215	[1483,38 s]
0.0.Tri: Trace Attempt 217	[1488,27 s]
0.0.Ht: Trace Attempt 217	[1494,56 s]
0.0.Tri: Trace Attempt 218	[1497,76 s]
0.0.Tri: Trace Attempt 219	[1505,25 s]
0.0.Ht: Trace Attempt 218	[1506,41 s]
0.0.Tri: Trace Attempt 220	[1511,02 s]
0.0.Ht: Trace Attempt 220	[1520,44 s]
0.0.Tri: Trace Attempt 221	[1521,04 s]
0.0.Tri: Trace Attempt 222	[1531,48 s]
0.0.Ht: Trace Attempt 221	[1533,48 s]
0.0.Tri: Trace Attempt 223	[1537,85 s]
0.0.Tri: Trace Attempt 224	[1546,31 s]
0.0.Ht: Trace Attempt 223	[1554,97 s]
0.0.Tri: Trace Attempt 225	[1557,39 s]
0.0.Tri: Trace Attempt 226	[1565,67 s]
0.0.Ht: Trace Attempt 225	[1574,45 s]
0.0.Tri: Trace Attempt 227	[1575,84 s]
0.0.Tri: Trace Attempt 228	[1585,59 s]
0.0.Ht: Trace Attempt 227	[1588,53 s]
0.0.Tri: Trace Attempt 229	[1595,53 s]
0.0.Tri: Trace Attempt 230	[1604,24 s]
0.0.Ht: Trace Attempt 229	[1605,91 s]
0.0.Tri: Trace Attempt 231	[1613,70 s]
0.0.Tri: Trace Attempt 232	[1619,77 s]
0.0.Ht: Trace Attempt 231	[1621,48 s]
0.0.Tri: Trace Attempt 233	[1629,91 s]
0.0.Ht: Trace Attempt 233	[1636,98 s]
0.0.Tri: Trace Attempt 234	[1636,88 s]
0.0.Tri: Trace Attempt 235	[1646,62 s]
0.0.Tri: Trace Attempt 236	[1655,03 s]
0.0.Ht: Trace Attempt 234	[1656,95 s]
0.0.Tri: Trace Attempt 237	[1664,56 s]
0.0.Ht: Trace Attempt 237	[1675,15 s]
0.0.Tri: Trace Attempt 238	[1676,47 s]
0.0.Tri: Trace Attempt 239	[1684,55 s]
0.0.Ht: Trace Attempt 238	[1688,94 s]
0.0.Tri: Trace Attempt 240	[1694,45 s]
0.0.Ht: Trace Attempt 240	[1705,52 s]
0.0.Tri: Trace Attempt 241	[1708,47 s]
0.0.Tri: Trace Attempt 242	[1717,29 s]
0.0.Ht: Trace Attempt 241	[1719,01 s]
0.0.Tri: Trace Attempt 243	[1727,19 s]
0.0.Tri: Trace Attempt 244	[1738,76 s]
0.0.Ht: Trace Attempt 243	[1743,85 s]
0.0.Tri: Trace Attempt 245	[1752,74 s]
0.0.Ht: Trace Attempt 245	[1799,77 s]
0.0.Tri: Trace Attempt 246	[1804,60 s]
0.0.Tri: Trace Attempt 247	[1861,65 s]
0.0.Tri: Trace Attempt 248	[1930,05 s]
0.0.Tri: Trace Attempt 249	[2002,81 s]
0.0.Ht: Trace Attempt 246	[2036,74 s]
0.0.Tri: Trace Attempt 250	[2081,91 s]
0.0.Tri: Trace Attempt 251	[2171,70 s]
0.0.Tri: Trace Attempt 252	[2282,74 s]
0.0.Ht: Trace Attempt 250	[2301,29 s]
0.0.Tri: Trace Attempt 253	[2379,22 s]
0.0.Ht: Trace Attempt 253	[2448,21 s]
0.0.Tri: Trace Attempt 254	[2469,98 s]
0.0.Tri: Trace Attempt 255	[2554,46 s]
0.0.Tri: Trace Attempt 256	[2634,10 s]
0.0.Ht: Trace Attempt 254	[2688,56 s]
0.0.Tri: Trace Attempt 257	[2741,45 s]
0.0.Tri: Trace Attempt 258	[2835,96 s]
0.0.Tri: Trace Attempt 259	[2921,03 s]
0.0.Ht: Trace Attempt 257	[2956,17 s]
0.0.Tri: Trace Attempt 260	[3018,49 s]
0.0.Tri: Trace Attempt 261	[3110,06 s]
0.0.Ht: Trace Attempt 260	[3195,58 s]
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO (IPF144): 0: Initiating shutdown of proof [3213,65]
0.0.Tri: Stopped processing property "property:0"	[3212,43 s].
0.0.Tri: Interrupted. [0,46 s]
0.0.Tri: Exited with Success (@ 3213,72 s)
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 261	[3195,86 s]
0.0.Ht: Interrupted. [875,66 s]
0.0.Ht: Exited with Success (@ 3214,04 s)
0: ProofGrid usable level: 0
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :     2
     engine jobs started                           :     2
     jobs where 1 minute load exceeded core count  :     2
     jobs where 5 minute load exceeded core count  :     2
     jobs where 15 minute load exceeded core count :     2

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
    Tri        1.05     3213.69        0.00       99.97 %
     Ht        1.26     3213.59        0.00       99.96 %
    all        1.16     3213.64        0.00       99.96 %

    Data read    : 92.20 kiB
    Data written : 3.63 kiB

0: All pending notifications were processed.
INFO (IPM007): "prove" command stopped.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 1 (100%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO: Proof threads stopped.
Evaluating 'get_property_list -include {status {cex unreachable}} -task func'. expected: ''
0,0 seconds
total time: 3110,057741
2
