A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE     1


MACRO ASSEMBLER A51 V8.02b
OBJECT MODULE PLACED IN Main.OBJ
ASSEMBLER INVOKED BY: D:\Keil_v5\C51\BIN\A51.EXE Main.a51 NOMOD51 SET(SMALL) DEBUG EP

LOC  OBJ            LINE     SOURCE

0000                   1     Start_program:
                       2     ;$include (c8051F120.inc)
                +1     3     ;---------------------------------------------------------------------------
                +1     4     ; Copyright (C) 2003 CYGNAL INTEGRATED PRODUCTS, INC.
                +1     5     ; All rights reserved.
                +1     6     ;
                +1     7     ;
                +1     8     ; FILE NAME: C8051F120.INC
                +1     9     ; TARGET MCUs: C8051F120, F121, F122, F123, F124, F125, F126, F127
                +1    10     ; DESCRIPTION: Register/bit definitions for the C8051F120 product family.
                +1    11     ;
                +1    12     ; REVISION 1.6
                +1    13     ;
                +1    14     ;---------------------------------------------------------------------------
                +1    15     
                +1    16     ;REGISTER DEFINITIONS
                +1    17     ;
  0080          +1    18     P0             DATA 080H    ; PORT 0 LATCH
  0081          +1    19     SP             DATA 081H    ; STACK POINTER
  0082          +1    20     DPL            DATA 082H    ; DATA POINTER LOW BYTE
  0083          +1    21     DPH            DATA 083H    ; DATA POINTER HIGH BYTE
  0084          +1    22     SFRPAGE        DATA 084H    ; SFR PAGE SELECT
  0085          +1    23     SFRNEXT        DATA 085H    ; SFR STACK NEXT PAGE
  0086          +1    24     SFRLAST        DATA 086H    ; SFR STACK LAST PAGE
  0087          +1    25     PCON           DATA 087H    ; POWER CONTROL
  0088          +1    26     FLSTAT         DATA 088H    ; FLASH STATUS
  0088          +1    27     CPT0CN         DATA 088H    ; COMPARATOR 0 CONTROL
  0088          +1    28     CPT1CN         DATA 088H    ; COMPARATOR 1 CONTROL
  0088          +1    29     TCON           DATA 088H    ; TIMER/COUNTER CONTROL
  0089          +1    30     TMOD           DATA 089H    ; TIMER/COUNTER MODE
  0089          +1    31     CPT0MD         DATA 089H    ; COMPARATOR 0 CONFIGURATION
  0089          +1    32     CPT1MD         DATA 089H    ; COMPARATOR 1 CONFIGURATION
  0089          +1    33     PLL0CN         DATA 089H    ; PLL CONTROL
  008A          +1    34     OSCICN         DATA 08AH    ; INTERNAL OSCILLATOR CONTROL
  008A          +1    35     TL0            DATA 08AH    ; TIMER/COUNTER 0 LOW BYTE
  008B          +1    36     OSCICL         DATA 08BH    ; INTERNAL OSCILLATOR CALIBRATION
  008B          +1    37     TL1            DATA 08BH    ; TIMER/COUNTER 1 LOW BYTE
  008C          +1    38     OSCXCN         DATA 08CH    ; EXTERNAL OSCILLATOR CONTROL
  008C          +1    39     TH0            DATA 08CH    ; TIMER/COUNTER 0 HIGH BYTE
  008D          +1    40     TH1            DATA 08DH    ; TIMER/COUNTER 1 HIGH BYTE
  008D          +1    41     PLL0DIV        DATA 08DH    ; PLL DIVIDER
  008E          +1    42     CKCON          DATA 08EH    ; CLOCK CONTROL
  008E          +1    43     PLL0MUL        DATA 08EH    ; PLL MULTIPLIER
  008F          +1    44     PSCTL          DATA 08FH    ; FLASH WRITE/ERASE CONTROL
  008F          +1    45     PLL0FLT        DATA 08FH    ; PLL FILTER
  0090          +1    46     P1             DATA 090H    ; PORT 1 LATCH
  0091          +1    47     SSTA0          DATA 091H    ; UART 0 STATUS
  0091          +1    48     MAC0BL         DATA 091H    ; MAC0 B REGISTER LOW BYTE
  0092          +1    49     MAC0BH         DATA 092H    ; MAC0 B REGISTER HIGH BYTE
  0093          +1    50     MAC0ACC0       DATA 093H    ; MAC0 ACCUMULATOR BYTE 0
  0094          +1    51     MAC0ACC1       DATA 094H    ; MAC0 ACCUMULATOR BYTE 1
  0095          +1    52     MAC0ACC2       DATA 095H    ; MAC0 ACCUMULATOR BYTE 2
  0096          +1    53     SFRPGCN        DATA 096H    ; SFR PAGE CONTROL
  0096          +1    54     MAC0ACC3       DATA 096H    ; MAC0 ACCUMULATOR BYTE 3
  0097          +1    55     MAC0OVR        DATA 097H    ; MAC0 ACCUMULATOR OVERFLOW BYTE
  0097          +1    56     CLKSEL         DATA 097H    ; SYSTEM CLOCK SELECT
  0098          +1    57     SCON0          DATA 098H    ; UART 0 CONTROL
  0098          +1    58     SCON1          DATA 098H    ; UART 1 CONTROL
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE     2

  0099          +1    59     SBUF0          DATA 099H    ; UART 0 DATA BUFFER
  0099          +1    60     SBUF1          DATA 099H    ; UART 1 DATA BUFFER
  009A          +1    61     SPI0CFG        DATA 09AH    ; SPI CONFIGURATION
  009A          +1    62     CCH0MA         DATA 09AH    ; CACHE MISS ACCUMULATOR
  009B          +1    63     SPI0DAT        DATA 09BH    ; SPI DATA
  009C          +1    64     P4MDOUT        DATA 09CH    ; PORT 4 OUTPUT MODE CONFIGURATION
  009D          +1    65     P5MDOUT        DATA 09DH    ; PORT 5 OUTPUT MODE CONFIGURATION
  009D          +1    66     SPI0CKR        DATA 09DH    ; SPI CLOCK RATE CONTROL
  009E          +1    67     P6MDOUT        DATA 09EH    ; PORT 6 OUTPUT MODE CONFIGURATION
  009F          +1    68     P7MDOUT        DATA 09FH    ; PORT 7 OUTPUT MODE CONFIGURATION
  00A0          +1    69     P2             DATA 0A0H    ; PORT 2 LATCH
  00A1          +1    70     EMI0TC         DATA 0A1H    ; EMIF TIMING CONTROL
  00A1          +1    71     CCH0CN         DATA 0A1H    ; CACHE CONTROL
  00A2          +1    72     EMI0CN         DATA 0A2H    ; EMIF CONTROL
  00A2          +1    73     CCH0TN         DATA 0A2H    ; CACHE TUNING
  00A3          +1    74     EMI0CF         DATA 0A3H    ; EMIF CONFIGURATION
  00A3          +1    75     CCH0LC         DATA 0A3H    ; CACHE LOCK
  00A4          +1    76     P0MDOUT        DATA 0A4H    ; PORT 0 OUTPUT MODE CONFIGURATION
  00A5          +1    77     P1MDOUT        DATA 0A5H    ; PORT 1 OUTPUT MODE CONFIGURATION
  00A6          +1    78     P2MDOUT        DATA 0A6H    ; PORT 2 OUTPUT MODE CONFIGURATION
  00A7          +1    79     P3MDOUT        DATA 0A7H    ; PORT 3 OUTPUT MODE CONFIGURATION
  00A8          +1    80     IE             DATA 0A8H    ; INTERRUPT ENABLE
  00A9          +1    81     SADDR0         DATA 0A9H    ; UART 0 SLAVE ADDRESS
  00AD          +1    82     P1MDIN         DATA 0ADH    ; PORT 1 INPUT MODE
  00B0          +1    83     P3             DATA 0B0H    ; PORT 3 LATCH
  00B1          +1    84     PSBANK         DATA 0B1H    ; FLASH BANK SELECT
  00B7          +1    85     FLACL          DATA 0B7H    ; FLASH ACCESS LIMIT
  00B7          +1    86     FLSCL          DATA 0B7H    ; FLASH SCALE
  00B8          +1    87     IP             DATA 0B8H    ; INTERRUPT PRIORITY
  00B9          +1    88     SADEN0         DATA 0B9H    ; UART 0 SLAVE ADDRESS MASK
  00BA          +1    89     AMX0CF         DATA 0BAH    ; ADC0 MULTIPLEXER CONFIGURATION
  00BA          +1    90     AMX2CF         DATA 0BAH    ; ADC2 MULTIPLEXER CONFIGURATION
  00BB          +1    91     AMX0SL         DATA 0BBH    ; ADC0 MULTIPLEXER CHANNEL SELECT
  00BB          +1    92     AMX2SL         DATA 0BBH    ; ADC2 MULTIPLEXER CHANNEL SELECT
  00BC          +1    93     ADC0CF         DATA 0BCH    ; ADC0 CONFIGURATION
  00BC          +1    94     ADC2CF         DATA 0BCH    ; ADC2 CONFIGURATION
  00BE          +1    95     ADC0L          DATA 0BEH    ; ADC0 DATA WORD LOW BYTE
  00BE          +1    96     ADC2           DATA 0BEH    ; ADC2DATA WORD
  00BF          +1    97     ADC0H          DATA 0BFH    ; ADC0 DATA WORD HIGH BYTE
  00C0          +1    98     MAC0STA        DATA 0C0H    ; MAC0 STATUS
  00C0          +1    99     SMB0CN         DATA 0C0H    ; SMBUS CONTROL
  00C1          +1   100     MAC0AL         DATA 0C1H    ; MAC0 A REGISTER LOW BYTE
  00C1          +1   101     SMB0STA        DATA 0C1H    ; SMBUS STATUS
  00C2          +1   102     MAC0AH         DATA 0C2H    ; MAC0 A REGISTER HIGH BYTE
  00C2          +1   103     SMB0DAT        DATA 0C2H    ; SMBUS DATA
  00C3          +1   104     MAC0CF         DATA 0C3H    ; MAC0 CONFIGURATION REGISTER
  00C3          +1   105     SMB0ADR        DATA 0C3H    ; SMBUS SLAVE ADDRESS
  00C4          +1   106     ADC0GTL        DATA 0C4H    ; ADC0 GREATER-THAN LOW BYTE
  00C4          +1   107     ADC2GT         DATA 0C4H    ; ADC2 GREATER-THAN
  00C5          +1   108     ADC0GTH        DATA 0C5H    ; ADC0 GREATER-THAN HIGH BYTE
  00C6          +1   109     ADC0LTL        DATA 0C6H    ; ADC0 LESS-THAN LOW BYTE
  00C6          +1   110     ADC2LT         DATA 0C6H    ; ADC2 LESS-THAN
  00C7          +1   111     ADC0LTH        DATA 0C7H    ; ADC0 LESS-THAN HIGH BYTE
  00C8          +1   112     P4             DATA 0C8H    ; PORT 4 LATCH
  00C8          +1   113     TMR2CN         DATA 0C8H    ; TIMER/COUNTER 2 CONTROL
  00C8          +1   114     TMR3CN         DATA 0C8H    ; TIMER 3 CONTROL
  00C8          +1   115     TMR4CN         DATA 0C8H    ; TIMER/COUNTER 4 CONTROL
  00C9          +1   116     TMR2CF         DATA 0C9H    ; TIMER/COUNTER 2 CONFIGURATION
  00C9          +1   117     TMR3CF         DATA 0C9H    ; TIMER 3 CONFIGURATION
  00C9          +1   118     TMR4CF         DATA 0C9H    ; TIMER/COUNTER 4 CONFIGURATION
  00CA          +1   119     RCAP2L         DATA 0CAH    ; TIMER/COUNTER 2 CAPTURE/RELOAD LOW BYTE
  00CA          +1   120     RCAP3L         DATA 0CAH    ; TIMER 3 CAPTURE/RELOAD LOW BYTE
  00CA          +1   121     RCAP4L         DATA 0CAH    ; TIMER/COUNTER 4 CAPTURE/RELOAD LOW BYTE
  00CB          +1   122     RCAP2H         DATA 0CBH    ; TIMER/COUNTER 2 CAPTURE/RELOAD HIGH BYTE
  00CB          +1   123     RCAP3H         DATA 0CBH    ; TIMER 3 CAPTURE/RELOAD HIGH BYTE
  00CB          +1   124     RCAP4H         DATA 0CBH    ; TIMER/COUNTER 4 CAPTURE/RELOAD HIGH BYTE
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE     3

  00CC          +1   125     TMR2L          DATA 0CCH    ; TIMER/COUNTER 2 LOW BYTE
  00CC          +1   126     TMR3L          DATA 0CCH    ; TIMER 3 LOW BYTE
  00CC          +1   127     TMR4L          DATA 0CCH    ; TIMER/COUNTER 4 LOW BYTE
  00CD          +1   128     TMR2H          DATA 0CDH    ; TIMER/COUNTER 2 HIGH BYTE
  00CD          +1   129     TMR3H          DATA 0CDH    ; TIMER 3 HIGH BYTE
  00CD          +1   130     TMR4H          DATA 0CDH    ; TIMER/COUNTER 4 HIGH BYTE
  00CE          +1   131     MAC0RNDL       DATA 0CEH    ; MAC0 ROUNDING REGISTER LOW BYTE
  00CF          +1   132     MAC0RNDH       DATA 0CFH    ; MAC0 ROUNDING REGISTER HIGH BYTE
  00CF          +1   133     SMB0CR         DATA 0CFH    ; SMBUS CLOCK RATE
  00D0          +1   134     PSW            DATA 0D0H    ; PROGRAM STATUS WORD
  00D1          +1   135     REF0CN         DATA 0D1H    ; VOLTAGE REFERENCE CONTROL
  00D2          +1   136     DAC0L          DATA 0D2H    ; DAC0 LOW BYTE
  00D2          +1   137     DAC1L          DATA 0D2H    ; DAC1 LOW BYTE
  00D3          +1   138     DAC0H          DATA 0D3H    ; DAC0 HIGH BYTE
  00D3          +1   139     DAC1H          DATA 0D3H    ; DAC1 HIGH BYTE
  00D4          +1   140     DAC0CN         DATA 0D4H    ; DAC0 CONTROL
  00D4          +1   141     DAC1CN         DATA 0D4H    ; DAC1 CONTROL
  00D8          +1   142     P5             DATA 0D8H    ; PORT 5 LATCH
  00D8          +1   143     PCA0CN         DATA 0D8H    ; PCA CONTROL
  00D9          +1   144     PCA0MD         DATA 0D9H    ; PCA MODE
  00DA          +1   145     PCA0CPM0       DATA 0DAH    ; PCA MODULE 0 MODE
  00DB          +1   146     PCA0CPM1       DATA 0DBH    ; PCA MODULE 1 MODE REGISTER
  00DC          +1   147     PCA0CPM2       DATA 0DCH    ; PCA MODULE 2 MODE
  00DD          +1   148     PCA0CPM3       DATA 0DDH    ; PCA MODULE 3 MODE
  00DE          +1   149     PCA0CPM4       DATA 0DEH    ; PCA MODULE 4 MODE
  00DF          +1   150     PCA0CPM5       DATA 0DFH    ; PCA MODULE 5 MODE
  00E0          +1   151     ACC            DATA 0E0H    ; ACCUMULATOR
  00E1          +1   152     XBR0           DATA 0E1H    ; PORT I/O CROSSBAR CONTROL 0
  00E1          +1   153     PCA0CPL5       DATA 0E1H    ; PCA MODULE 5 CAPTURE/COMPARE LOW BYTE
  00E2          +1   154     PCA0CPH5       DATA 0E2H    ; PCA MODULE 5 CAPTURE/COMPARE HIGH BYTE
  00E2          +1   155     XBR1           DATA 0E2H    ; PORT I/O CROSSBAR CONTROL 1
  00E3          +1   156     XBR2           DATA 0E3H    ; PORT I/O CROSSBAR CONTROL 2
  00E6          +1   157     EIE1           DATA 0E6H    ; EXTENDED INTERRUPT ENABLE 1
  00E7          +1   158     EIE2           DATA 0E7H    ; EXTENDED INTERRUPT ENABLE 2
  00E8          +1   159     ADC0CN         DATA 0E8H    ; ADC0 CONTROL
  00E8          +1   160     ADC2CN         DATA 0E8H    ; ADC2 CONTROL
  00E8          +1   161     P6             DATA 0E8H    ; PORT 6 LATCH
  00E9          +1   162     PCA0CPL2       DATA 0E9H    ; PCA MODULE 2 CAPTURE/COMPARE LOW BYTE
  00EA          +1   163     PCA0CPH2       DATA 0EAH    ; PCA MODULE 2 CAPTURE/COMPARE HIGH BYTE
  00EB          +1   164     PCA0CPL3       DATA 0EBH    ; PCA MODULE 3 CAPTURE/COMPARE LOW BYTE
  00EC          +1   165     PCA0CPH3       DATA 0ECH    ; PCA MODULE 3 CAPTURE/COMPARE HIGH BYTE
  00ED          +1   166     PCA0CPL4       DATA 0EDH    ; PCA MODULE 4 CAPTURE/COMPARE LOW BYTE
  00EE          +1   167     PCA0CPH4       DATA 0EEH    ; PCA MODULE 4 CAPTURE/COMPARE HIGH BYTE
  00EF          +1   168     RSTSRC         DATA 0EFH    ; RESET SOURCE
  00F0          +1   169     B              DATA 0F0H    ; B REGISTER
  00F6          +1   170     EIP1           DATA 0F6H    ; EXTERNAL INTERRUPT PRIORITY 1
  00F7          +1   171     EIP2           DATA 0F7H    ; EXTERNAL INTERRUPT PRIORITY 2
  00F8          +1   172     P7             DATA 0F8H    ; PORT 7 LATCH
  00F8          +1   173     SPI0CN         DATA 0F8H    ; SPI CONTROL
  00F9          +1   174     PCA0L          DATA 0F9H    ; PCA COUNTER LOW BYTE
  00FA          +1   175     PCA0H          DATA 0FAH    ; PCA COUNTER HIGH BYTE
  00FB          +1   176     PCA0CPL0       DATA 0FBH    ; PCA MODULE 0 CAPTURE/COMPARE LOW BYTE
  00FC          +1   177     PCA0CPH0       DATA 0FCH    ; PCA MODULE 0 CAPTURE/COMPARE HIGH BYTE
  00FD          +1   178     PCA0CPL1       DATA 0FDH    ; PCA MODULE 1 CAPTURE/COMPARE LOW BYTE
  00FE          +1   179     PCA0CPH1       DATA 0FEH    ; PCA MODULE 1 CAPTURE/COMPARE HIGH BYTE
  00FF          +1   180     WDTCN          DATA 0FFH    ; WATCHDOG TIMER CONTROL
                +1   181     
                +1   182     ;
                +1   183     ;------------------------------------------------------------------------------
                +1   184     ;BIT DEFINITIONS
                +1   185     ;
                +1   186     ; TCON 088H
  008F          +1   187     TF1            BIT 08FH     ; TIMER 1 OVERFLOW FLAG
  008E          +1   188     TR1            BIT 08EH     ; TIMER 1 ON/OFF CONTROL
  008D          +1   189     TF0            BIT 08DH     ; TIMER 0 OVERFLOW FLAG
  008C          +1   190     TR0            BIT 08CH     ; TIMER 0 ON/OFF CONTROL
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE     4

  008B          +1   191     IE1            BIT 08BH     ; EXT. INTERRUPT 1 EDGE FLAG
  008A          +1   192     IT1            BIT 08AH     ; EXT. INTERRUPT 1 TYPE
  0089          +1   193     IE0            BIT 089H     ; EXT. INTERRUPT 0 EDGE FLAG
  0088          +1   194     IT0            BIT 088H     ; EXT. INTERRUPT 0 TYPE
                +1   195     
                +1   196     ; CPT0CN 088H
  008F          +1   197     CP0EN          BIT 08FH     ; COMPARATOR 0 ENABLE
  008E          +1   198     CP0OUT         BIT 08EH     ; COMPARATOR 0 OUTPUT
  008D          +1   199     CP0RIF         BIT 08DH     ; COMPARATOR 0 RISING EDGE INTERRUPT
  008C          +1   200     CP0FIF         BIT 08CH     ; COMPARATOR 0 FALLING EDGE INTERRUPT
  008B          +1   201     CP0HYP1        BIT 08BH     ; COMPARATOR 0 POSITIVE HYSTERISIS 1
  008A          +1   202     CP0HYP0        BIT 08AH     ; COMPARATOR 0 POSITIVE HYSTERISIS 0
  0089          +1   203     CP0HYN1        BIT 089H     ; COMPARATOR 0 NEGATIVE HYSTERISIS 1
  0088          +1   204     CP0HYN0        BIT 088H     ; COMPARATOR 0 NEGATIVE HYSTERISIS 0
                +1   205     
                +1   206     ; CPT1CN 088H
  008F          +1   207     CP1EN          BIT 08FH     ; COMPARATOR 1 ENABLE
  008E          +1   208     CP1OUT         BIT 08EH     ; COMPARATOR 1 OUTPUT
  008D          +1   209     CP1RIF         BIT 08DH     ; COMPARATOR 1 RISING EDGE INTERRUPT
  008C          +1   210     CP1FIF         BIT 08CH     ; COMPARATOR 1 FALLING EDGE INTERRUPT
  008B          +1   211     CP1HYP1        BIT 08BH     ; COMPARATOR 1 POSITIVE HYSTERISIS 1
  008A          +1   212     CP1HYP0        BIT 08AH     ; COMPARATOR 1 POSITIVE HYSTERISIS 0
  0089          +1   213     CP1HYN1        BIT 089H     ; COMPARATOR 1 NEGATIVE HYSTERISIS 1
  0088          +1   214     CP1HYN0        BIT 088H     ; COMPARATOR 1 NEGATIVE HYSTERISIS 0
                +1   215     
                +1   216     ; FLSTAT 088H
  0088          +1   217     FLHBUSY        BIT 088H     ; FLASH BUSY
                +1   218     
                +1   219     ; SCON0 098H
  009F          +1   220     SM00           BIT 09FH     ; UART 0 MODE 0
  009E          +1   221     SM10           BIT 09EH     ; UART 0 MODE 1
  009D          +1   222     SM20           BIT 09DH     ; UART 0 MULTIPROCESSOR EN
  009C          +1   223     REN0           BIT 09CH     ; UART 0 RX ENABLE
  009B          +1   224     TB80           BIT 09BH     ; UART 0 TX BIT 8
  009A          +1   225     RB80           BIT 09AH     ; UART 0 RX BIT 8
  0099          +1   226     TI0            BIT 099H     ; UART 0 TX INTERRUPT FLAG
  0098          +1   227     RI0            BIT 098H     ; UART 0 RX INTERRUPT FLAG
                +1   228     
                +1   229     ; SCON1 098H
  009F          +1   230     S1MODE         BIT 09FH     ; UART 1 MODE
  009D          +1   231     MCE1           BIT 09DH     ; UART 1 MCE
  009C          +1   232     REN1           BIT 09CH     ; UART 1 RX ENABLE
  009B          +1   233     TB81           BIT 09BH     ; UART 1 TX BIT 8
  009A          +1   234     RB81           BIT 09AH     ; UART 1 RX BIT 8
  0099          +1   235     TI1            BIT 099H     ; UART 1 TX INTERRUPT FLAG
  0098          +1   236     RI1            BIT 098H     ; UART 1 RX INTERRUPT FLAG
                +1   237     
                +1   238     ; IE 0A8H
  00AF          +1   239     EA             BIT 0AFH     ; GLOBAL INTERRUPT ENABLE
  00AD          +1   240     ET2            BIT 0ADH     ; TIMER 2 INTERRUPT ENABLE
  00AC          +1   241     ES0            BIT 0ACH     ; UART0 INTERRUPT ENABLE
  00AB          +1   242     ET1            BIT 0ABH     ; TIMER 1 INTERRUPT ENABLE
  00AA          +1   243     EX1            BIT 0AAH     ; EXTERNAL INTERRUPT 1 ENABLE
  00A9          +1   244     ET0            BIT 0A9H     ; TIMER 0 INTERRUPT ENABLE
  00A8          +1   245     EX0            BIT 0A8H     ; EXTERNAL INTERRUPT 0 ENABLE
                +1   246     
                +1   247     ; IP 0B8H
  00BD          +1   248     PT2            BIT 0BDH     ; TIMER 2 PRIORITY
  00BC          +1   249     PS             BIT 0BCH     ; SERIAL PORT PRIORITY
  00BB          +1   250     PT1            BIT 0BBH     ; TIMER 1 PRIORITY
  00BA          +1   251     PX1            BIT 0BAH     ; EXTERNAL INTERRUPT 1 PRIORITY
  00B9          +1   252     PT0            BIT 0B9H     ; TIMER 0 PRIORITY
  00B8          +1   253     PX0            BIT 0B8H     ; EXTERNAL INTERRUPT 0 PRIORITY
                +1   254     
                +1   255     ; SMB0CN 0C0H
  00C7          +1   256     BUSY           BIT 0C7H     ; SMBUS 0 BUSY
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE     5

  00C6          +1   257     ENSMB          BIT 0C6H     ; SMBUS 0 ENABLE
  00C5          +1   258     STA            BIT 0C5H     ; SMBUS 0 START FLAG
  00C4          +1   259     STO            BIT 0C4H     ; SMBUS 0 STOP FLAG
  00C3          +1   260     SI             BIT 0C3H     ; SMBUS 0 INTERRUPT PENDING FLAG
  00C2          +1   261     AA             BIT 0C2H     ; SMBUS 0 ASSERT/ACKNOWLEDGE FLAG
  00C1          +1   262     SMBFTE         BIT 0C1H     ; SMBUS 0 FREE TIMER ENABLE
  00C0          +1   263     SMBTOE         BIT 0C0H     ; SMBUS 0 TIMEOUT ENABLE
                +1   264     
                +1   265     ; MAC0STA 0C0H
  00C3          +1   266     MAC0HO         BIT 0C3H     ; MAC0 HARD OVERFLOW
  00C2          +1   267     MAC0Z          BIT 0C2H     ; MAC0 ZERO
  00C1          +1   268     MAC0SO         BIT 0C1H     ; MAC0 SOFT OVERFLOW
  00C0          +1   269     MAC0N          BIT 0C0H     ; MAC0 NEGATIVE
                +1   270     
                +1   271     ; TMR2CN 0C8H
  00CF          +1   272     TF2            BIT 0CFH     ; TIMER 2 OVERFLOW FLAG
  00CE          +1   273     EXF2           BIT 0CEH     ; TIMER 2 EXTERNAL FLAG
  00CB          +1   274     EXEN2          BIT 0CBH     ; TIMER 2 EXTERNAL ENABLE FLAG
  00CA          +1   275     TR2            BIT 0CAH     ; TIMER 2 ON/OFF CONTROL
  00C9          +1   276     CT2            BIT 0C9H     ; TIMER 2 COUNTER SELECT
  00C8          +1   277     CPRL2          BIT 0C8H     ; TIMER 2 CAPTURE SELECT
                +1   278     
                +1   279     ; TMR3CN 0C8H
  00CF          +1   280     TF3            BIT 0CFH     ; TIMER 3 OVERFLOW FLAG
  00CE          +1   281     EXF3           BIT 0CEH     ; TIMER 3 EXTERNAL FLAG
  00CB          +1   282     EXEN3          BIT 0CBH     ; TIMER 3 EXTERNAL ENABLE FLAG
  00CA          +1   283     TR3            BIT 0CAH     ; TIMER 3 ON/OFF CONTROL
  00C9          +1   284     CT3            BIT 0C9H     ; TIMER 3 COUNTER SELECT
  00C8          +1   285     CPRL3          BIT 0C8H     ; TIMER 3 CAPTURE SELECT
                +1   286     
                +1   287     ; TMR4CN 0C8H
  00CF          +1   288     TF4            BIT 0CFH     ; TIMER 4 OVERFLOW FLAG
  00CE          +1   289     EXF4           BIT 0CEH     ; TIMER 4 EXTERNAL FLAG
  00CB          +1   290     EXEN4          BIT 0CBH     ; TIMER 4 EXTERNAL ENABLE FLAG
  00CA          +1   291     TR4            BIT 0CAH     ; TIMER 4 ON/OFF CONTROL
  00C9          +1   292     CT4            BIT 0C9H     ; TIMER 4 COUNTER SELECT
  00C8          +1   293     CPRL4          BIT 0C8H     ; TIMER 4 CAPTURE SELECT
                +1   294     
                +1   295     ; PSW 0D0H
  00D7          +1   296     CY             BIT 0D7H     ; CARRY FLAG
  00D6          +1   297     AC             BIT 0D6H     ; AUXILIARY CARRY FLAG
  00D5          +1   298     F0             BIT 0D5H     ; USER FLAG 0
  00D4          +1   299     RS1            BIT 0D4H     ; REGISTER BANK SELECT 1
  00D3          +1   300     RS0            BIT 0D3H     ; REGISTER BANK SELECT 0
  00D2          +1   301     OV             BIT 0D2H     ; OVERFLOW FLAG
  00D1          +1   302     F1             BIT 0D1H     ; USER FLAG 1
  00D0          +1   303     P              BIT 0D0H     ; ACCUMULATOR PARITY FLAG
                +1   304     
                +1   305     ; PCA0CN 0D8H
  00DF          +1   306     CF             BIT 0DFH     ; PCA 0 COUNTER OVERFLOW FLAG
  00DE          +1   307     CR             BIT 0DEH     ; PCA 0 COUNTER RUN CONTROL BIT
  00DD          +1   308     CCF5           BIT 0DDH     ; PCA 0 MODULE 5 INTERRUPT FLAG
  00DC          +1   309     CCF4           BIT 0DCH     ; PCA 0 MODULE 4 INTERRUPT FLAG
  00DB          +1   310     CCF3           BIT 0DBH     ; PCA 0 MODULE 3 INTERRUPT FLAG
  00DA          +1   311     CCF2           BIT 0DAH     ; PCA 0 MODULE 2 INTERRUPT FLAG
  00D9          +1   312     CCF1           BIT 0D9H     ; PCA 0 MODULE 1 INTERRUPT FLAG
  00D8          +1   313     CCF0           BIT 0D8H     ; PCA 0 MODULE 0 INTERRUPT FLAG
                +1   314     
                +1   315     ; ADC0CN 0E8H
  00EF          +1   316     AD0EN          BIT 0EFH     ; ADC 0 ENABLE
  00EE          +1   317     AD0TM          BIT 0EEH     ; ADC 0 TRACK MODE
  00ED          +1   318     AD0INT         BIT 0EDH     ; ADC 0 EOC INTERRUPT FLAG
  00EC          +1   319     AD0BUSY        BIT 0ECH     ; ADC 0 BUSY FLAG
  00EB          +1   320     AD0CM1         BIT 0EBH     ; ADC 0 CONVERT START MODE BIT 1
  00EA          +1   321     AD0CM0         BIT 0EAH     ; ADC 0 CONVERT START MODE BIT 0
  00E9          +1   322     AD0WINT        BIT 0E9H     ; ADC 0 WINDOW INTERRUPT FLAG
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE     6

  00E8          +1   323     AD0LJST        BIT 0E8H     ; ADC 0 LEFT JUSTIFY DATA BIT
                +1   324     
                +1   325     ; ADC2CN 0E8H
  00EF          +1   326     AD2EN          BIT 0EFH     ; ADC 2 ENABLE
  00EE          +1   327     AD2TM          BIT 0EEH     ; ADC 2 TRACK MODE
  00ED          +1   328     AD2INT         BIT 0EDH     ; ADC 2 EOC INTERRUPT FLAG
  00EC          +1   329     AD2BUSY        BIT 0ECH     ; ADC 2 BUSY FLAG
  00EB          +1   330     AD2CM2         BIT 0EBH     ; ADC 2 CONVERT START MODE BIT 2
  00EA          +1   331     AD2CM1         BIT 0EAH     ; ADC 2 CONVERT START MODE BIT 1
  00E9          +1   332     AD2CM0         BIT 0E9H     ; ADC 2 CONVERT START MODE BIT 0
  00E8          +1   333     AD2WINT        BIT 0E8H     ; ADC 2 WINDOW INTERRUPT FLAG
                +1   334     
                +1   335     ; SPI0CN 0F8H
  00FF          +1   336     SPIF           BIT 0FFH     ; SPI 0 INTERRUPT FLAG
  00FE          +1   337     WCOL           BIT 0FEH     ; SPI 0 WRITE COLLISION FLAG
  00FD          +1   338     MODF           BIT 0FDH     ; SPI 0 MODE FAULT FLAG
  00FC          +1   339     RXOVRN         BIT 0FCH     ; SPI 0 RX OVERRUN FLAG
  00FB          +1   340     NSSMD1         BIT 0FBH     ; SPI 0 SLAVE SELECT MODE 1
  00FA          +1   341     NSSMD0         BIT 0FAH     ; SPI 0 SLAVE SELECT MODE 0
  00F9          +1   342     TXBMT          BIT 0F9H     ; SPI 0 TX BUFFER EMPTY FLAG
  00F8          +1   343     SPIEN          BIT 0F8H     ; SPI 0 SPI ENABLE
                +1   344     
                +1   345     ;
                +1   346     ;------------------------------------------------------------------------------
                +1   347     ; SFR PAGE DEFINITIONS
                +1   348     ;
  000F          +1   349     CONFIG_PAGE                 EQU 0FH   ; SYSTEM AND PORT CONFIGURATION PAGE
  0000          +1   350     LEGACY_PAGE                 EQU 00H   ; LEGACY SFR PAGE
  0000          +1   351     TIMER01_PAGE                EQU 00H   ; TIMER 0 AND TIMER 1
  0001          +1   352     CPT0_PAGE                   EQU 01H   ; COMPARATOR 0
  0002          +1   353     CPT1_PAGE                   EQU 02H   ; COMPARATOR 1
  0000          +1   354     UART0_PAGE                  EQU 00H   ; UART 0
  0001          +1   355     UART1_PAGE                  EQU 01H   ; UART 1
  0000          +1   356     SPI0_PAGE                   EQU 00H   ; SPI 0
  0000          +1   357     EMI0_PAGE                   EQU 00H   ; EXTERNAL MEMORY INTERFACE
  0000          +1   358     ADC0_PAGE                   EQU 00H   ; ADC 0
  0002          +1   359     ADC2_PAGE                   EQU 02H   ; ADC 2
  0000          +1   360     SMB0_PAGE                   EQU 00H   ; SMBUS 0
  0000          +1   361     TMR2_PAGE                   EQU 00H   ; TIMER 2
  0001          +1   362     TMR3_PAGE                   EQU 01H   ; TIMER 3
  0002          +1   363     TMR4_PAGE                   EQU 02H   ; TIMER 4
  0000          +1   364     DAC0_PAGE                   EQU 00H   ; DAC 0
  0001          +1   365     DAC1_PAGE                   EQU 01H   ; DAC 1
  0000          +1   366     PCA0_PAGE                   EQU 00H   ; PCA 0
  000F          +1   367     PLL0_PAGE                   EQU 0FH   ; PLL 0
  0003          +1   368     MAC0_PAGE                   EQU 03H   ; MAC 0
                     369     
                     370             
----                 371     CSEG AT 0
                     372     
0000 C2AF            373             CLR EA                                  ; Запретить все прерывания
0002 75FFDE          374             MOV WDTCN,              #0xDE   ; Отключить строковый таймер
0005 75FFAD          375             MOV WDTCN,              #0xAD   ; Отключить сторожевой таймер
0008 75840F          376             MOV SFRPAGE,    #0x0F   ; Выбрать страницу "F" 
000B 759600          377             MOV SFRPGCN,    #0x00   ; Запретить автоматическое переключение страниц ("SFRPGCN" 
                             стр. "F")
000E 758A83          378             MOV OSCICN,             #0x83   ; Внутренний генератор включения, частота 24,5 MГц 
                             (OSCICN" стр. "F")
                     379     ;------------------------------------------------------------------------------------------
                             ---
                     380     
                     381     ;Настраиваем все пины.
0011 758400          382             MOV             SFRPAGE,        #0x00           ;Стр. "0"
                     383             
0014 759D04          384             MOV             SPI0CKR,        #4                      ;Эту частоту ДВ на рандом п
                             оставил. 
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE     7

0017 759A40          385             MOV             SPI0CFG,        #01000000b      ;Включаем ведущий режим
001A 75F801          386             MOV             SPI0CN,         #00000001b      ;Включаем модуль SPI0
                     387             
001D 75840F          388             MOV             SFRPAGE,        #0x0F           ;Стр. "F"
0020 75A415          389             MOV             P0MDOUT,        #00010101b      
0023 7580FF          390             MOV             P0,                     #11111111b
                     391     
0026 75A602          392             MOV             P2MDOUT,        #00000010b      
0029 75A0FF          393             MOV             P2,                     #11111111b
                     394     
                     395     ;Подключаем пины к матрице
002C 75E102          396             MOV             XBR0,           #00000010b
002F 75E340          397             MOV             XBR2,           #01000000b
                     398             
0032 758400          399             MOV             SFRPAGE,        #0x00                   
0035 7A06            400             MOV             R2,                     #6
                     401             
0037 75B111          402             MOV             PSBANK,         #00010001b                      ;ВАЖНО ТУТ ПОМЕНЯТЬ
                              0 БАЙТ.
                     403     
                     404     ;1. Реализуем сброс кодека. Для того на пине RESETN установим 0, подождем немного, а потом 
                             установим 1.
003A C2A1            405             CLR             PIN_RESETN
003C 311F            406             ACALL   Wait_long
003E D2A1            407             SETB    PIN_RESETN      
0040 311F            408             ACALL   Wait_long                       ;Как оказалось, кодеку туть нужно время на 
                             подумать.
                     409     
                     410     
                     411     ;2. Прочитаем содержимое регистра $4F, для того организуем потоковую транзацию с импользова
                             нием SPI.
0042                 412             Wait_for_3_control_words:
0042 C284            413                     CLR             PIN_CSN
0044 311A            414                     ACALL   Wait_short
                     415             
0046 744F            416                     MOV             A,              #0x4F   ;Передаем в подрограмму адрес регис
                             тра кодека, который хотим прочитать.
0048 3128            417                     ACALL   SPI0                    
004A 3128            418                     ACALL   SPI0                    ;На втором байте считываем данные от кодека
                             .
                     419             
004C D284            420                     SETB            PIN_CSN
004E B403F1          421                     CJNE    A,              #0x03,          Wait_for_3_control_words        ;Ср
                             авнение аккумулятора с константой и переход, если не равно.
                     422     
                     423     
                     424     ;3. Считаем из регистра $4D 6 байт. По идее, мы с ними ничего делать не должны.
0051 C284            425             CLR             PIN_CSN
0053 311A            426             ACALL   Wait_short
                     427             
0055 744D            428             MOV             A,              #0x4D   
0057 3128            429             ACALL   SPI0                    
                     430             
0059                 431             Read_6_bytes:
0059 3128            432                     ACALL   SPI0                    
005B DAFC            433                     DJNZ    R2,             Read_6_bytes
005D 7A06            434             MOV             R2,             #6
                     435                     
005F D284            436             SETB            PIN_CSN
                     437             
                     438             
                     439     ;4. Соображаем, какой блок мы собираемся обрабатывать.
0061 7F01            440             MOV             R7,             #1                      ;Задаем начальное значение 
                             счетчику блоков.
0063 908000          441             MOV             DPTR,   #0x8000         ;Задаем начальный адрес указателя флш-памят
                             и И НИКУДА НЕ ПЕРЕНОСИМ ЭТУ СТРОЧКУ!
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE     8

                     442             
0066                 443             Start_of_N_block:
0066 311A            444                     ACALL   Wait_short
0068 A883            445                     MOV             R0,             DPH
006A A982            446                     MOV             R1,             DPL
                     447                     
006C BF0102          448                     CJNE    R7,             #1,             Not_1st_block
006F 313C            449                     ACALL   Writing_constants_to_RAM_1
0071                 450                     Not_1st_block:  
0071 BF0202          451                             CJNE    R7,             #2,             Not_2st_block
0074 3160            452                             ACALL   Writing_constants_to_RAM_2
0076                 453                             Not_2st_block:
0076 BF0302          454                                     CJNE    R7,             #3,             Not_3st_block
0079 3184            455                                     ACALL   Writing_constants_to_RAM_3
007B                 456                                     Not_3st_block:
                     457                     
007B 8883            458                     MOV             DPH,    R0
007D 8982            459                     MOV             DPL,    R1
                     460                     
                     461                     
                     462     ;5. В регистр кодека $49 нужно передать длину блока из регистров $27 и $28 МК.
007F 7928            463             MOV             R1,             #0x28
                     464             
0081 C284            465             CLR             PIN_CSN
0083 311A            466             ACALL   Wait_short
                     467             
0085 7449            468             MOV             A,              #0x49
0087 3134            469             ACALL   SPI01
                     470             
0089 E3              471             MOVX    A,              @R1
008A 3134            472             ACALL   SPI01
                     473             
008C 19              474             DEC             R1
008D E3              475             MOVX    A,              @R1
008E 3134            476             ACALL   SPI01
                     477             
0090 D284            478             SETB    PIN_CSN
0092 311A            479             ACALL   Wait_short
                     480     
                     481     
                     482     ;6. В регистр кодека $49 нужно передать начальный адрес блока из регистров $25 и $26 МК.
0094 7926            483             MOV             R1,             #0x26
                     484             
0096 C284            485             CLR             PIN_CSN
0098 311A            486             ACALL   Wait_short
                     487             
009A 7449            488             MOV             A,              #0x49
009C 3134            489             ACALL   SPI01
                     490             
009E E3              491             MOVX    A,              @R1
009F 3134            492             ACALL   SPI01
                     493             
00A1 19              494             DEC             R1
00A2 E3              495             MOVX    A,              @R1
00A3 3134            496             ACALL   SPI01
                     497             
00A5 D284            498             SETB    PIN_CSN
00A7 311A            499             ACALL   Wait_short
                     500             
                     501             
                     502     ;7. Если перед нами 3 блок, то сразу переходим к активации.
00A9 BF0300          503             CJNE    R7,             #3,             Processing_of_basic_blocks
                     504             ;LJMP   Processing_of_the_activation_block
                     505     
                     506     
                     507     ;8. Передаем слова кодеку из основных блоков.
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE     9

00AC                 508             Processing_of_basic_blocks:
                     509             
                     510     ;8.1. Ожидаем опустошения буфера FIFO-in, т.е. регистра $4B.
00AC                 511             Wait_for_FIFO_emptying: 
00AC C284            512                     CLR             PIN_CSN
00AE 311A            513                     ACALL   Wait_short
                     514             
00B0 744B            515                     MOV             A,              #0x4B
00B2 3128            516                     ACALL   SPI0
00B4 3128            517                     ACALL   SPI0
00B6 B400F3          518                     CJNE    A,              #0,             Wait_for_FIFO_emptying
                     519                     
00B9 7E80            520             MOV             R6,             #128                    ;Задаем начальное значение 
                             счетчику слов.
                     521             
00BB C284            522             CLR             PIN_CSN
00BD 311A            523             ACALL   Wait_short
                     524             
                     525     ;8.2. Передаем одно слово.
00BF 7449            526             MOV             A,              #0x49
00C1 3134            527             ACALL   SPI01
                     528     
                     529             ;Not_end_of_128_words_fragment:
00C3                 530             Next_word:
00C3 7D02            531                     MOV             R5,             #2
00C5                 532                     Next_byte_of_word:
00C5 93              533                             MOVC    A,                      @A+DPTR                 ;Перенесем 
                             из флш-памяти в аккумулятор 1 байт с адресом DPTR.
00C6 3134            534                             ACALL   SPI01                                           ;Передаем т
                             от байт по SPI.
00C8 A3              535                             INC     DPTR
00C9 DDFA            536                             DJNZ    R5,             Next_byte_of_word
                     537             
                     538     ;8.3. Проверяем, не закончился ли банк.
                     539             ;8.3.1. Поместим в аккумулятор старший (т.е. левый) байт регистра DPTR.
00CB E583            540             MOV             A,              DPH
00CD B40009          541             CJNE    A,              #0,             Not_end_of_the_bank
                     542             
00D0 E5B1            543             MOV             A,                      PSBANK          ;Выбираем следующий банк.
00D2 2410            544             ADD             A,              #00010000b              
00D4 F5B1            545             MOV             PSBANK,                 A       
                     546             
00D6 908000          547             MOV             DPTR,   #0x8000                 ;Задаем начальный адрес указателя ф
                             лш-памяти.
                     548     
00D9                 549             Not_end_of_the_bank:
                     550             
                     551     ;8.4. Декремент длины блока в ручную, т.е. регистров $27 и $28.
00D9 7928            552             MOV             R1,             #0x28
00DB E3              553             MOVX    A,              @R1
00DC B4000B          554             CJNE    A,              #0,             Register_28_is_not_0
                     555             
00DF 74FF            556             MOV             A,              #0xFF
00E1 F3              557             MOVX    @R1,    A
                     558             
00E2 7927            559             MOV             R1,             #0x27
00E4 E3              560             MOVX    A,              @R1
00E5 14              561             DEC             A
00E6 F3              562             MOVX    @R1,    A
00E7 0200EF          563             LJMP    Next_step
                     564             
00EA                 565             Register_28_is_not_0:
00EA 14              566                     DEC             A
00EB F3              567                     MOVX    @R1,    A
00EC 0200EF          568                     LJMP    Next_step
                     569             
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    10

                     570             
00EF                 571             Next_step:      
                     572     ;8.5. Логическое "или" регистров $27 и $28.
00EF 7928            573             MOV             R1,             #0x28
00F1 E3              574             MOVX    A,              @R1
00F2 FA              575             MOV             R2,             A
                     576             
00F3 7927            577             MOV             R1,             #0x27
00F5 E3              578             MOVX    A,              @R1
                     579             
00F6 4A              580             ORL             A,              R2                      ;При том результат заноситс
                             я в аккумулятор.
00F7 B40015          581             CJNE    A,              #0,             Not_end_of_block
                     582             
00FA D284            583             SETB    PIN_CSN
                     584             
                     585     ;8.6. Считываем регистр $4F и ожидаем там увидеть цифру 2, т.е. пришло 2 контрольных слова.
                     586     ;       Wait_for_2_control_words:
                     587     ;               CLR             PIN_CSN
                     588     ;               ACALL   Wait_short
                     589             
                     590     ;               MOV             A,              #0x4F   
                     591     ;               ACALL   SPI0                    
                     592     ;               ACALL   SPI0                    
                     593             
                     594     ;               SETB            PIN_CSN
                     595     ;               CJNE    A,              #0x02,          Wait_for_2_control_words
                     596             
                     597     ;8.7. Считываем из регистра $4D 4 байта контрольной суммы и сравниваем их с верными значени
                             ями из регистров $21-$24.
00FC C284            598                     CLR             PIN_CSN
00FE 311A            599                     ACALL   Wait_short
                     600             
0100 744D            601                     MOV             A,              #0x4D   
0102 3128            602                     ACALL   SPI0                    
0104 3128            603                     ACALL   SPI0
                     604                             ;CJNE   A,              #0xFF,          Error           
0106 3128            605                     ACALL   SPI0
                     606                             ;CJNE   A,              #0xFF,          Error
0108 3128            607                     ACALL   SPI0
                     608                             ;CJNE   A,              #0xCE,          Error
010A 3128            609                     ACALL   SPI0
                     610                             ;CJNE   A,              #0x46,          Error
                     611                     
010C D284            612                     SETB            PIN_CSN
010E 0F              613                     INC             R7
                     614             
010F                 615             Not_end_of_block:
010F DEB2            616                     DJNZ    R6,             Next_word 
                     617                     
0111 D284            618                     SETB            PIN_CSN
0113 0200AC          619                     LJMP            Wait_for_FIFO_emptying
                     620             
                     621             
                     622     ;9. Решение на все случчаи жизни - перезагрузка.
0116                 623             Error:
                     624                     ;LJMP   Start_program
0116                 625                             Loop:
0116 00              626                             NOP
0117 020116          627                             LJMP Loop
                     628             
                     629     ;       Processing_of_the_activation_block:
                     630     ;               Wait_for_chip_activation:
                     631     ;10. Проверяем, загружен ли FI.
                     632     ;                       CLR             PIN_CSN
                     633     ;                       ACALL   Wait_short
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    11

                     634             
                     635     ;                       MOV             A,              #0x7E   
                     636     ;                       ACALL   SPI0                    
                     637     ;                       ACALL   SPI0
                     638     ;                       CJNE    A,              #01000000b,             Wait_for_chip_activ
                             ation        
                     639                     
                     640     ;                       SETB            PIN_CSN
                     641                     
                     642     ;                       ACALL           Wait_for_chip_ID
                     643                     
                     644     ;Считываем из $4D 2 байта и сравниваем их с ID.
                     645     ;                       CLR             PIN_CSN
                     646     ;                       ACALL   Wait_short
                     647             
                     648     ;                       MOV             A,              #0x49   
                     649     ;                       ACALL   SPI0                    
                     650     ;                       ACALL   SPI0
                     651     ;                       CJNE    A,              #0x72,          Error           ;Может быть
                             , тут другой порядок байт.
                     652     ;                       ACALL   SPI0
                     653     ;                       CJNE    A,              #0x61,          Error
                     654                             
                     655     ;                       SETB            PIN_CSN
                     656     ;                       ACALL           Wait_for_chip_ID
                     657     ;Считываем из $4D 2 байта и сравниваем их с версией.
                     658     ;                       CLR             PIN_CSN
                     659     ;                       ACALL   Wait_short
                     660             
                     661     ;                       MOV             A,              #0x49   
                     662     ;                       ACALL   SPI0                    
                     663     ;                       ACALL   SPI0
                     664     ;                       CJNE    A,              #0x20,          Error           
                     665     ;                       ACALL   SPI0
                     666     ;                       CJNE    A,              #0x00,          Error
                     667                             
                     668     ;                       SETB            PIN_CSN
                     669                             
                     670                             ;Loop:
                     671                             ;NOP
                     672                             ;LJMP Loop
                     673     ;$include (My_library.inc)
  0080          +1   674     PIN_SCLK                EQU             P0.0    ;SCK
  0081          +1   675     PIN_RDATA               EQU             P0.1    ;MISO
  0082          +1   676     PIN_CDATA               EQU             P0.2    ;MOSI
  0084          +1   677     PIN_CSN                 EQU             P0.4    
  00A1          +1   678     PIN_RESETN              EQU             P2.1
                +1   679             
                +1   680             
                +1   681     ;Задержки для SPI.
011A            +1   682     Wait_short:
011A            +1   683             Wait_sh:
011A D8FE       +1   684                     DJNZ    R0,                     Wait_sh
011C 7864       +1   685             MOV             R0,                     #100
011E 22         +1   686     RET
                +1   687     
011F            +1   688     Wait_long:
011F 7800       +1   689             MOV             R0,             #0
0121 7900       +1   690             MOV             R1,             #0
                +1   691             
0123            +1   692             Wait_ln:
0123 D8FE       +1   693                     DJNZ    R0,             Wait_ln
0125 D9FC       +1   694                     DJNZ    R1,             Wait_ln
0127 22         +1   695     RET
                +1   696     
                +1   697     
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    12

                +1   698     ;Непосредственно сам SPI. Возможно, требует доработок.
0128            +1   699     SPI0:
0128 F59B       +1   700             MOV             SPI0DAT,        A
                +1   701     
012A            +1   702     poll_SPIF:
012A 30FFFD     +1   703             JNB             SPIF,           poll_SPIF       ;Ждем, пока  SPI сообщит о том, что
                              все данные переданы.
012D C2FF       +1   704             CLR             SPIF
                +1   705     
012F E59B       +1   706             MOV             A,                      SPI0DAT
0131 311A       +1   707             ACALL   Wait_short
0133 22         +1   708     RET
                +1   709     
0134            +1   710     SPI01:
0134 F59B       +1   711             MOV             SPI0DAT,        A
                +1   712     
0136            +1   713     poll_SPIF1:
0136 30FFF1     +1   714             JNB             SPIF,           poll_SPIF       ;Ждем, пока  SPI сообщит о том, что
                              все данные переданы.
0139 C2FF       +1   715             CLR             SPIF
013B 22         +1   716     RET
                +1   717             
013C            +1   718     Writing_constants_to_RAM_1:
013C 900021     +1   719             MOV             DPTR,   #0x21           ;Начало отсчета адресов XRAM.
013F 74FF       +1   720             MOV             A,              #0xFF
0141 F0         +1   721             MOVX    @DPTR,  A                       ;Пересылка из аккумулятора в память.
0142 A3         +1   722             INC             DPTR
                +1   723             
0143 74FF       +1   724             MOV             A,              #0xFF   
0145 F0         +1   725             MOVX    @DPTR,  A                       
0146 A3         +1   726             INC             DPTR
                +1   727             
0147 74CE       +1   728             MOV             A,              #0xCE   
0149 F0         +1   729             MOVX    @DPTR,  A                       
014A A3         +1   730             INC             DPTR
                +1   731     
014B 7446       +1   732             MOV             A,              #0x46           
014D F0         +1   733             MOVX    @DPTR,  A                       
014E A3         +1   734             INC             DPTR
                +1   735             
014F 7440       +1   736             MOV             A,              #0x40           
0151 F0         +1   737             MOVX    @DPTR,  A                       
0152 A3         +1   738             INC             DPTR
                +1   739             
0153 7400       +1   740             MOV             A,              #0x00           
0155 F0         +1   741             MOVX    @DPTR,  A                       
0156 A3         +1   742             INC             DPTR
                +1   743             
0157 74A2       +1   744             MOV             A,              #0xA2           
0159 F0         +1   745             MOVX    @DPTR,  A                       
015A A3         +1   746             INC             DPTR
                +1   747             
015B 7470       +1   748             MOV             A,              #0x70
015D F0         +1   749             MOVX    @DPTR,  A                       
015E A3         +1   750             INC             DPTR
015F 22         +1   751     RET
                +1   752     
0160            +1   753     Writing_constants_to_RAM_2:
0160 900021     +1   754             MOV             DPTR,   #0x21
0163 7400       +1   755             MOV             A,              #0x00           
0165 F0         +1   756             MOVX    @DPTR,  A                       
0166 A3         +1   757             INC             DPTR
                +1   758             
0167 7410       +1   759             MOV             A,              #0x10           
0169 F0         +1   760             MOVX    @DPTR,  A                       
016A A3         +1   761             INC             DPTR
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    13

                +1   762             
016B 7422       +1   763             MOV             A,              #0x22           
016D F0         +1   764             MOVX    @DPTR,  A                       
016E A3         +1   765             INC             DPTR
                +1   766     
016F 74F6       +1   767             MOV             A,              #0xF6           
0171 F0         +1   768             MOVX    @DPTR,  A                       
0172 A3         +1   769             INC             DPTR
                +1   770             
0173 7420       +1   771             MOV             A,              #0x20           
0175 F0         +1   772             MOVX    @DPTR,  A                       
0176 A3         +1   773             INC             DPTR
                +1   774             
0177 7400       +1   775             MOV             A,              #0x00           
0179 F0         +1   776             MOVX    @DPTR,  A                       
017A A3         +1   777             INC             DPTR
                +1   778             
017B 7418       +1   779             MOV             A,              #0x18   
017D F0         +1   780             MOVX    @DPTR,  A                       
017E A3         +1   781             INC             DPTR
                +1   782             
017F 7410       +1   783             MOV             A,              #0x10           
0181 F0         +1   784             MOVX    @DPTR,  A                       
0182 A3         +1   785             INC             DPTR    
0183 22         +1   786     RET
                +1   787     
0184            +1   788     Writing_constants_to_RAM_3:
0184 900025     +1   789             MOV             DPTR,   #0x25
0187 7440       +1   790             MOV             A,              #0x40           ;Для регистров $25 и далее.        
                                  
0189 F0         +1   791             MOVX    @DPTR,  A                       
018A A3         +1   792             INC             DPTR
                +1   793             
018B 7410       +1   794             MOV             A,              #0x10           
018D F0         +1   795             MOVX    @DPTR,  A                       
018E A3         +1   796             INC             DPTR
                +1   797             
018F 7400       +1   798             MOV             A,              #0x00   
0191 F0         +1   799             MOVX    @DPTR,  A                       
0192 A3         +1   800             INC             DPTR
                +1   801     
0193 7400       +1   802             MOV             A,              #0x00   
0195 F0         +1   803             MOVX    @DPTR,  A                       
                +1   804     
0196 22         +1   805     RET
                +1   806             
0197            +1   807     Wait_for_chip_ID:
0197 311A       +1   808             ACALL           Wait_short
                +1   809                             
0199 C284       +1   810             CLR             PIN_CSN
019B 311A       +1   811             ACALL   Wait_short
                +1   812             
019D 744F       +1   813             MOV             A,              #0x4F   
019F 3128       +1   814             ACALL   SPI0                    
01A1 3128       +1   815             ACALL   SPI0
01A3 B400F1     +1   816             CJNE    A,              #0,             Wait_for_chip_ID                
                +1   817                     
01A6 D284       +1   818             SETB            PIN_CSN
01A8 22         +1   819     RET
                     820     
                     821             
                     822     END
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    14

SYMBOL TABLE LISTING
------ ----- -------


N A M E                     T Y P E  V A L U E   ATTRIBUTES

AA . . . . . . . . . . . .  B ADDR   00C0H.2 A   
AC . . . . . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . . . . . .  D ADDR   00E0H   A   
AD0BUSY. . . . . . . . . .  B ADDR   00E8H.4 A   
AD0CM0 . . . . . . . . . .  B ADDR   00E8H.2 A   
AD0CM1 . . . . . . . . . .  B ADDR   00E8H.3 A   
AD0EN. . . . . . . . . . .  B ADDR   00E8H.7 A   
AD0INT . . . . . . . . . .  B ADDR   00E8H.5 A   
AD0LJST. . . . . . . . . .  B ADDR   00E8H.0 A   
AD0TM. . . . . . . . . . .  B ADDR   00E8H.6 A   
AD0WINT. . . . . . . . . .  B ADDR   00E8H.1 A   
AD2BUSY. . . . . . . . . .  B ADDR   00E8H.4 A   
AD2CM0 . . . . . . . . . .  B ADDR   00E8H.1 A   
AD2CM1 . . . . . . . . . .  B ADDR   00E8H.2 A   
AD2CM2 . . . . . . . . . .  B ADDR   00E8H.3 A   
AD2EN. . . . . . . . . . .  B ADDR   00E8H.7 A   
AD2INT . . . . . . . . . .  B ADDR   00E8H.5 A   
AD2TM. . . . . . . . . . .  B ADDR   00E8H.6 A   
AD2WINT. . . . . . . . . .  B ADDR   00E8H.0 A   
ADC0CF . . . . . . . . . .  D ADDR   00BCH   A   
ADC0CN . . . . . . . . . .  D ADDR   00E8H   A   
ADC0GTH. . . . . . . . . .  D ADDR   00C5H   A   
ADC0GTL. . . . . . . . . .  D ADDR   00C4H   A   
ADC0H. . . . . . . . . . .  D ADDR   00BFH   A   
ADC0L. . . . . . . . . . .  D ADDR   00BEH   A   
ADC0LTH. . . . . . . . . .  D ADDR   00C7H   A   
ADC0LTL. . . . . . . . . .  D ADDR   00C6H   A   
ADC0_PAGE. . . . . . . . .  N NUMB   0000H   A   
ADC2 . . . . . . . . . . .  D ADDR   00BEH   A   
ADC2CF . . . . . . . . . .  D ADDR   00BCH   A   
ADC2CN . . . . . . . . . .  D ADDR   00E8H   A   
ADC2GT . . . . . . . . . .  D ADDR   00C4H   A   
ADC2LT . . . . . . . . . .  D ADDR   00C6H   A   
ADC2_PAGE. . . . . . . . .  N NUMB   0002H   A   
AMX0CF . . . . . . . . . .  D ADDR   00BAH   A   
AMX0SL . . . . . . . . . .  D ADDR   00BBH   A   
AMX2CF . . . . . . . . . .  D ADDR   00BAH   A   
AMX2SL . . . . . . . . . .  D ADDR   00BBH   A   
B. . . . . . . . . . . . .  D ADDR   00F0H   A   
BUSY . . . . . . . . . . .  B ADDR   00C0H.7 A   
CCF0 . . . . . . . . . . .  B ADDR   00D8H.0 A   
CCF1 . . . . . . . . . . .  B ADDR   00D8H.1 A   
CCF2 . . . . . . . . . . .  B ADDR   00D8H.2 A   
CCF3 . . . . . . . . . . .  B ADDR   00D8H.3 A   
CCF4 . . . . . . . . . . .  B ADDR   00D8H.4 A   
CCF5 . . . . . . . . . . .  B ADDR   00D8H.5 A   
CCH0CN . . . . . . . . . .  D ADDR   00A1H   A   
CCH0LC . . . . . . . . . .  D ADDR   00A3H   A   
CCH0MA . . . . . . . . . .  D ADDR   009AH   A   
CCH0TN . . . . . . . . . .  D ADDR   00A2H   A   
CF . . . . . . . . . . . .  B ADDR   00D8H.7 A   
CKCON. . . . . . . . . . .  D ADDR   008EH   A   
CLKSEL . . . . . . . . . .  D ADDR   0097H   A   
CONFIG_PAGE. . . . . . . .  N NUMB   000FH   A   
CP0EN. . . . . . . . . . .  B ADDR   0088H.7 A   
CP0FIF . . . . . . . . . .  B ADDR   0088H.4 A   
CP0HYN0. . . . . . . . . .  B ADDR   0088H.0 A   
CP0HYN1. . . . . . . . . .  B ADDR   0088H.1 A   
CP0HYP0. . . . . . . . . .  B ADDR   0088H.2 A   
CP0HYP1. . . . . . . . . .  B ADDR   0088H.3 A   
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    15

CP0OUT . . . . . . . . . .  B ADDR   0088H.6 A   
CP0RIF . . . . . . . . . .  B ADDR   0088H.5 A   
CP1EN. . . . . . . . . . .  B ADDR   0088H.7 A   
CP1FIF . . . . . . . . . .  B ADDR   0088H.4 A   
CP1HYN0. . . . . . . . . .  B ADDR   0088H.0 A   
CP1HYN1. . . . . . . . . .  B ADDR   0088H.1 A   
CP1HYP0. . . . . . . . . .  B ADDR   0088H.2 A   
CP1HYP1. . . . . . . . . .  B ADDR   0088H.3 A   
CP1OUT . . . . . . . . . .  B ADDR   0088H.6 A   
CP1RIF . . . . . . . . . .  B ADDR   0088H.5 A   
CPRL2. . . . . . . . . . .  B ADDR   00C8H.0 A   
CPRL3. . . . . . . . . . .  B ADDR   00C8H.0 A   
CPRL4. . . . . . . . . . .  B ADDR   00C8H.0 A   
CPT0CN . . . . . . . . . .  D ADDR   0088H   A   
CPT0MD . . . . . . . . . .  D ADDR   0089H   A   
CPT0_PAGE. . . . . . . . .  N NUMB   0001H   A   
CPT1CN . . . . . . . . . .  D ADDR   0088H   A   
CPT1MD . . . . . . . . . .  D ADDR   0089H   A   
CPT1_PAGE. . . . . . . . .  N NUMB   0002H   A   
CR . . . . . . . . . . . .  B ADDR   00D8H.6 A   
CT2. . . . . . . . . . . .  B ADDR   00C8H.1 A   
CT3. . . . . . . . . . . .  B ADDR   00C8H.1 A   
CT4. . . . . . . . . . . .  B ADDR   00C8H.1 A   
CY . . . . . . . . . . . .  B ADDR   00D0H.7 A   
DAC0CN . . . . . . . . . .  D ADDR   00D4H   A   
DAC0H. . . . . . . . . . .  D ADDR   00D3H   A   
DAC0L. . . . . . . . . . .  D ADDR   00D2H   A   
DAC0_PAGE. . . . . . . . .  N NUMB   0000H   A   
DAC1CN . . . . . . . . . .  D ADDR   00D4H   A   
DAC1H. . . . . . . . . . .  D ADDR   00D3H   A   
DAC1L. . . . . . . . . . .  D ADDR   00D2H   A   
DAC1_PAGE. . . . . . . . .  N NUMB   0001H   A   
DPH. . . . . . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . . . . . .  D ADDR   0082H   A   
EA . . . . . . . . . . . .  B ADDR   00A8H.7 A   
EIE1 . . . . . . . . . . .  D ADDR   00E6H   A   
EIE2 . . . . . . . . . . .  D ADDR   00E7H   A   
EIP1 . . . . . . . . . . .  D ADDR   00F6H   A   
EIP2 . . . . . . . . . . .  D ADDR   00F7H   A   
EMI0CF . . . . . . . . . .  D ADDR   00A3H   A   
EMI0CN . . . . . . . . . .  D ADDR   00A2H   A   
EMI0TC . . . . . . . . . .  D ADDR   00A1H   A   
EMI0_PAGE. . . . . . . . .  N NUMB   0000H   A   
ENSMB. . . . . . . . . . .  B ADDR   00C0H.6 A   
ERROR. . . . . . . . . . .  C ADDR   0116H   A   
ES0. . . . . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . . . . . .  B ADDR   00C8H.3 A   
EXEN3. . . . . . . . . . .  B ADDR   00C8H.3 A   
EXEN4. . . . . . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . . . . . .  B ADDR   00C8H.6 A   
EXF3 . . . . . . . . . . .  B ADDR   00C8H.6 A   
EXF4 . . . . . . . . . . .  B ADDR   00C8H.6 A   
F0 . . . . . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . . . . . .  B ADDR   00D0H.1 A   
FLACL. . . . . . . . . . .  D ADDR   00B7H   A   
FLHBUSY. . . . . . . . . .  B ADDR   0088H.0 A   
FLSCL. . . . . . . . . . .  D ADDR   00B7H   A   
FLSTAT . . . . . . . . . .  D ADDR   0088H   A   
IE . . . . . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . . . . . .  B ADDR   0088H.3 A   
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    16

IP . . . . . . . . . . . .  D ADDR   00B8H   A   
IT0. . . . . . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . . . . . .  B ADDR   0088H.2 A   
LEGACY_PAGE. . . . . . . .  N NUMB   0000H   A   
LOOP . . . . . . . . . . .  C ADDR   0116H   A   
MAC0ACC0 . . . . . . . . .  D ADDR   0093H   A   
MAC0ACC1 . . . . . . . . .  D ADDR   0094H   A   
MAC0ACC2 . . . . . . . . .  D ADDR   0095H   A   
MAC0ACC3 . . . . . . . . .  D ADDR   0096H   A   
MAC0AH . . . . . . . . . .  D ADDR   00C2H   A   
MAC0AL . . . . . . . . . .  D ADDR   00C1H   A   
MAC0BH . . . . . . . . . .  D ADDR   0092H   A   
MAC0BL . . . . . . . . . .  D ADDR   0091H   A   
MAC0CF . . . . . . . . . .  D ADDR   00C3H   A   
MAC0HO . . . . . . . . . .  B ADDR   00C0H.3 A   
MAC0N. . . . . . . . . . .  B ADDR   00C0H.0 A   
MAC0OVR. . . . . . . . . .  D ADDR   0097H   A   
MAC0RNDH . . . . . . . . .  D ADDR   00CFH   A   
MAC0RNDL . . . . . . . . .  D ADDR   00CEH   A   
MAC0SO . . . . . . . . . .  B ADDR   00C0H.1 A   
MAC0STA. . . . . . . . . .  D ADDR   00C0H   A   
MAC0Z. . . . . . . . . . .  B ADDR   00C0H.2 A   
MAC0_PAGE. . . . . . . . .  N NUMB   0003H   A   
MCE1 . . . . . . . . . . .  B ADDR   0098H.5 A   
MODF . . . . . . . . . . .  B ADDR   00F8H.5 A   
NEXT_BYTE_OF_WORD. . . . .  C ADDR   00C5H   A   
NEXT_STEP. . . . . . . . .  C ADDR   00EFH   A   
NEXT_WORD. . . . . . . . .  C ADDR   00C3H   A   
NOT_1ST_BLOCK. . . . . . .  C ADDR   0071H   A   
NOT_2ST_BLOCK. . . . . . .  C ADDR   0076H   A   
NOT_3ST_BLOCK. . . . . . .  C ADDR   007BH   A   
NOT_END_OF_BLOCK . . . . .  C ADDR   010FH   A   
NOT_END_OF_THE_BANK. . . .  C ADDR   00D9H   A   
NSSMD0 . . . . . . . . . .  B ADDR   00F8H.2 A   
NSSMD1 . . . . . . . . . .  B ADDR   00F8H.3 A   
OSCICL . . . . . . . . . .  D ADDR   008BH   A   
OSCICN . . . . . . . . . .  D ADDR   008AH   A   
OSCXCN . . . . . . . . . .  D ADDR   008CH   A   
OV . . . . . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . . . . . .  D ADDR   0080H   A   
P0MDOUT. . . . . . . . . .  D ADDR   00A4H   A   
P1 . . . . . . . . . . . .  D ADDR   0090H   A   
P1MDIN . . . . . . . . . .  D ADDR   00ADH   A   
P1MDOUT. . . . . . . . . .  D ADDR   00A5H   A   
P2 . . . . . . . . . . . .  D ADDR   00A0H   A   
P2MDOUT. . . . . . . . . .  D ADDR   00A6H   A   
P3 . . . . . . . . . . . .  D ADDR   00B0H   A   
P3MDOUT. . . . . . . . . .  D ADDR   00A7H   A   
P4 . . . . . . . . . . . .  D ADDR   00C8H   A   
P4MDOUT. . . . . . . . . .  D ADDR   009CH   A   
P5 . . . . . . . . . . . .  D ADDR   00D8H   A   
P5MDOUT. . . . . . . . . .  D ADDR   009DH   A   
P6 . . . . . . . . . . . .  D ADDR   00E8H   A   
P6MDOUT. . . . . . . . . .  D ADDR   009EH   A   
P7 . . . . . . . . . . . .  D ADDR   00F8H   A   
P7MDOUT. . . . . . . . . .  D ADDR   009FH   A   
PCA0CN . . . . . . . . . .  D ADDR   00D8H   A   
PCA0CPH0 . . . . . . . . .  D ADDR   00FCH   A   
PCA0CPH1 . . . . . . . . .  D ADDR   00FEH   A   
PCA0CPH2 . . . . . . . . .  D ADDR   00EAH   A   
PCA0CPH3 . . . . . . . . .  D ADDR   00ECH   A   
PCA0CPH4 . . . . . . . . .  D ADDR   00EEH   A   
PCA0CPH5 . . . . . . . . .  D ADDR   00E2H   A   
PCA0CPL0 . . . . . . . . .  D ADDR   00FBH   A   
PCA0CPL1 . . . . . . . . .  D ADDR   00FDH   A   
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    17

PCA0CPL2 . . . . . . . . .  D ADDR   00E9H   A   
PCA0CPL3 . . . . . . . . .  D ADDR   00EBH   A   
PCA0CPL4 . . . . . . . . .  D ADDR   00EDH   A   
PCA0CPL5 . . . . . . . . .  D ADDR   00E1H   A   
PCA0CPM0 . . . . . . . . .  D ADDR   00DAH   A   
PCA0CPM1 . . . . . . . . .  D ADDR   00DBH   A   
PCA0CPM2 . . . . . . . . .  D ADDR   00DCH   A   
PCA0CPM3 . . . . . . . . .  D ADDR   00DDH   A   
PCA0CPM4 . . . . . . . . .  D ADDR   00DEH   A   
PCA0CPM5 . . . . . . . . .  D ADDR   00DFH   A   
PCA0H. . . . . . . . . . .  D ADDR   00FAH   A   
PCA0L. . . . . . . . . . .  D ADDR   00F9H   A   
PCA0MD . . . . . . . . . .  D ADDR   00D9H   A   
PCA0_PAGE. . . . . . . . .  N NUMB   0000H   A   
PCON . . . . . . . . . . .  D ADDR   0087H   A   
PIN_CDATA. . . . . . . . .  B ADDR   0080H.2 A   
PIN_CSN. . . . . . . . . .  B ADDR   0080H.4 A   
PIN_RDATA. . . . . . . . .  B ADDR   0080H.1 A   
PIN_RESETN . . . . . . . .  B ADDR   00A0H.1 A   
PIN_SCLK . . . . . . . . .  B ADDR   0080H.0 A   
PLL0CN . . . . . . . . . .  D ADDR   0089H   A   
PLL0DIV. . . . . . . . . .  D ADDR   008DH   A   
PLL0FLT. . . . . . . . . .  D ADDR   008FH   A   
PLL0MUL. . . . . . . . . .  D ADDR   008EH   A   
PLL0_PAGE. . . . . . . . .  N NUMB   000FH   A   
POLL_SPIF. . . . . . . . .  C ADDR   012AH   A   
POLL_SPIF1 . . . . . . . .  C ADDR   0136H   A   
PROCESSING_OF_BASIC_BLOCKS  C ADDR   00ACH   A   
PS . . . . . . . . . . . .  B ADDR   00B8H.4 A   
PSBANK . . . . . . . . . .  D ADDR   00B1H   A   
PSCTL. . . . . . . . . . .  D ADDR   008FH   A   
PSW. . . . . . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . . . . . .  B ADDR   00B8H.5 A   
PX0. . . . . . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . . . . . .  B ADDR   00B8H.2 A   
RB80 . . . . . . . . . . .  B ADDR   0098H.2 A   
RB81 . . . . . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . . . . . .  D ADDR   00CAH   A   
RCAP3H . . . . . . . . . .  D ADDR   00CBH   A   
RCAP3L . . . . . . . . . .  D ADDR   00CAH   A   
RCAP4H . . . . . . . . . .  D ADDR   00CBH   A   
RCAP4L . . . . . . . . . .  D ADDR   00CAH   A   
READ_6_BYTES . . . . . . .  C ADDR   0059H   A   
REF0CN . . . . . . . . . .  D ADDR   00D1H   A   
REGISTER_28_IS_NOT_0 . . .  C ADDR   00EAH   A   
REN0 . . . . . . . . . . .  B ADDR   0098H.4 A   
REN1 . . . . . . . . . . .  B ADDR   0098H.4 A   
RI0. . . . . . . . . . . .  B ADDR   0098H.0 A   
RI1. . . . . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . . . . . .  B ADDR   00D0H.4 A   
RSTSRC . . . . . . . . . .  D ADDR   00EFH   A   
RXOVRN . . . . . . . . . .  B ADDR   00F8H.4 A   
S1MODE . . . . . . . . . .  B ADDR   0098H.7 A   
SADDR0 . . . . . . . . . .  D ADDR   00A9H   A   
SADEN0 . . . . . . . . . .  D ADDR   00B9H   A   
SBUF0. . . . . . . . . . .  D ADDR   0099H   A   
SBUF1. . . . . . . . . . .  D ADDR   0099H   A   
SCON0. . . . . . . . . . .  D ADDR   0098H   A   
SCON1. . . . . . . . . . .  D ADDR   0098H   A   
SFRLAST. . . . . . . . . .  D ADDR   0086H   A   
SFRNEXT. . . . . . . . . .  D ADDR   0085H   A   
SFRPAGE. . . . . . . . . .  D ADDR   0084H   A   
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    18

SFRPGCN. . . . . . . . . .  D ADDR   0096H   A   
SI . . . . . . . . . . . .  B ADDR   00C0H.3 A   
SM00 . . . . . . . . . . .  B ADDR   0098H.7 A   
SM10 . . . . . . . . . . .  B ADDR   0098H.6 A   
SM20 . . . . . . . . . . .  B ADDR   0098H.5 A   
SMB0ADR. . . . . . . . . .  D ADDR   00C3H   A   
SMB0CN . . . . . . . . . .  D ADDR   00C0H   A   
SMB0CR . . . . . . . . . .  D ADDR   00CFH   A   
SMB0DAT. . . . . . . . . .  D ADDR   00C2H   A   
SMB0STA. . . . . . . . . .  D ADDR   00C1H   A   
SMB0_PAGE. . . . . . . . .  N NUMB   0000H   A   
SMBFTE . . . . . . . . . .  B ADDR   00C0H.1 A   
SMBTOE . . . . . . . . . .  B ADDR   00C0H.0 A   
SP . . . . . . . . . . . .  D ADDR   0081H   A   
SPI0 . . . . . . . . . . .  C ADDR   0128H   A   
SPI01. . . . . . . . . . .  C ADDR   0134H   A   
SPI0CFG. . . . . . . . . .  D ADDR   009AH   A   
SPI0CKR. . . . . . . . . .  D ADDR   009DH   A   
SPI0CN . . . . . . . . . .  D ADDR   00F8H   A   
SPI0DAT. . . . . . . . . .  D ADDR   009BH   A   
SPI0_PAGE. . . . . . . . .  N NUMB   0000H   A   
SPIEN. . . . . . . . . . .  B ADDR   00F8H.0 A   
SPIF . . . . . . . . . . .  B ADDR   00F8H.7 A   
SSTA0. . . . . . . . . . .  D ADDR   0091H   A   
STA. . . . . . . . . . . .  B ADDR   00C0H.5 A   
START_OF_N_BLOCK . . . . .  C ADDR   0066H   A   
START_PROGRAM. . . . . . .  C ADDR   0000H   A   
STO. . . . . . . . . . . .  B ADDR   00C0H.4 A   
TB80 . . . . . . . . . . .  B ADDR   0098H.3 A   
TB81 . . . . . . . . . . .  B ADDR   0098H.3 A   
TCON . . . . . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . . . . . .  B ADDR   00C8H.7 A   
TF3. . . . . . . . . . . .  B ADDR   00C8H.7 A   
TF4. . . . . . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . . . . . .  D ADDR   008DH   A   
TI0. . . . . . . . . . . .  B ADDR   0098H.1 A   
TI1. . . . . . . . . . . .  B ADDR   0098H.1 A   
TIMER01_PAGE . . . . . . .  N NUMB   0000H   A   
TL0. . . . . . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . . . . . .  D ADDR   008BH   A   
TMOD . . . . . . . . . . .  D ADDR   0089H   A   
TMR2CF . . . . . . . . . .  D ADDR   00C9H   A   
TMR2CN . . . . . . . . . .  D ADDR   00C8H   A   
TMR2H. . . . . . . . . . .  D ADDR   00CDH   A   
TMR2L. . . . . . . . . . .  D ADDR   00CCH   A   
TMR2_PAGE. . . . . . . . .  N NUMB   0000H   A   
TMR3CF . . . . . . . . . .  D ADDR   00C9H   A   
TMR3CN . . . . . . . . . .  D ADDR   00C8H   A   
TMR3H. . . . . . . . . . .  D ADDR   00CDH   A   
TMR3L. . . . . . . . . . .  D ADDR   00CCH   A   
TMR3_PAGE. . . . . . . . .  N NUMB   0001H   A   
TMR4CF . . . . . . . . . .  D ADDR   00C9H   A   
TMR4CN . . . . . . . . . .  D ADDR   00C8H   A   
TMR4H. . . . . . . . . . .  D ADDR   00CDH   A   
TMR4L. . . . . . . . . . .  D ADDR   00CCH   A   
TMR4_PAGE. . . . . . . . .  N NUMB   0002H   A   
TR0. . . . . . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . . . . . .  B ADDR   00C8H.2 A   
TR3. . . . . . . . . . . .  B ADDR   00C8H.2 A   
TR4. . . . . . . . . . . .  B ADDR   00C8H.2 A   
TXBMT. . . . . . . . . . .  B ADDR   00F8H.1 A   
UART0_PAGE . . . . . . . .  N NUMB   0000H   A   
A51 MACRO ASSEMBLER  MAIN                                                                 08/18/2023 12:47:15 PAGE    19

UART1_PAGE . . . . . . . .  N NUMB   0001H   A   
WAIT_FOR_3_CONTROL_WORDS .  C ADDR   0042H   A   
WAIT_FOR_CHIP_ID . . . . .  C ADDR   0197H   A   
WAIT_FOR_FIFO_EMPTYING . .  C ADDR   00ACH   A   
WAIT_LN. . . . . . . . . .  C ADDR   0123H   A   
WAIT_LONG. . . . . . . . .  C ADDR   011FH   A   
WAIT_SH. . . . . . . . . .  C ADDR   011AH   A   
WAIT_SHORT . . . . . . . .  C ADDR   011AH   A   
WCOL . . . . . . . . . . .  B ADDR   00F8H.6 A   
WDTCN. . . . . . . . . . .  D ADDR   00FFH   A   
WRITING_CONSTANTS_TO_RAM_1  C ADDR   013CH   A   
WRITING_CONSTANTS_TO_RAM_2  C ADDR   0160H   A   
WRITING_CONSTANTS_TO_RAM_3  C ADDR   0184H   A   
XBR0 . . . . . . . . . . .  D ADDR   00E1H   A   
XBR1 . . . . . . . . . . .  D ADDR   00E2H   A   
XBR2 . . . . . . . . . . .  D ADDR   00E3H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
