Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Counter_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Counter_Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Counter_Top"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : Counter_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/clk_1Hz.vhd" in Library work.
Architecture arch of Entity clk_1hz is up to date.
Compiling vhdl file "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/Counter.vhd" in Library work.
Entity <counter> compiled.
Entity <counter> (Architecture <arch>) compiled.
Compiling vhdl file "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/sseg_mux.vhd" in Library work.
Architecture arch of Entity sseg_mux is up to date.
Compiling vhdl file "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/Counter_Top.vhd" in Library work.
Architecture arch of Entity counter_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Counter_Top> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <Counter> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <sseg_mux> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <clk_1Hz> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Counter_Top> in library <work> (Architecture <arch>).
Entity <Counter_Top> analyzed. Unit <Counter_Top> generated.

Analyzing Entity <Counter> in library <work> (Architecture <arch>).
WARNING:Xst:819 - "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/Counter.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk_50Mhz>
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <clk_1Hz> in library <work> (Architecture <arch>).
Entity <clk_1Hz> analyzed. Unit <clk_1Hz> generated.

Analyzing Entity <sseg_mux> in library <work> (Architecture <arch>).
Entity <sseg_mux> analyzed. Unit <sseg_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sseg_mux>.
    Related source file is "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/sseg_mux.vhd".
    Found 16x7-bit ROM for signal <sseg2_next>.
    Found 16x7-bit ROM for signal <sseg3_next>.
    Found 16x7-bit ROM for signal <sseg0_next>.
    Found 16x7-bit ROM for signal <sseg1_next>.
    Found 1-of-4 decoder for signal <an>.
    Found 7-bit 4-to-1 multiplexer for signal <sseg>.
    Found 18-bit up counter for signal <q_reg>.
    Found 7-bit register for signal <sseg0_reg>.
    Found 7-bit register for signal <sseg1_reg>.
    Found 7-bit register for signal <sseg2_reg>.
    Found 7-bit register for signal <sseg3_reg>.
    Summary:
	inferred   4 ROM(s).
	inferred   1 Counter(s).
	inferred  28 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <sseg_mux> synthesized.


Synthesizing Unit <clk_1Hz>.
    Related source file is "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/clk_1Hz.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit up counter for signal <s_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <clk_1Hz> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/Counter.vhd".
    Found 4-bit register for signal <bcd0_next>.
    Found 4-bit adder for signal <bcd0_next$add0000> created at line 102.
    Found 4-bit register for signal <bcd0_reg>.
    Found 4-bit register for signal <bcd1_next>.
    Found 4-bit adder for signal <bcd1_next$addsub0000> created at line 99.
    Found 4-bit register for signal <bcd1_reg>.
    Found 4-bit register for signal <bcd2_next>.
    Found 4-bit adder for signal <bcd2_next$addsub0000> created at line 96.
    Found 4-bit register for signal <bcd2_reg>.
    Found 4-bit register for signal <bcd3_next>.
    Found 4-bit adder for signal <bcd3_next$addsub0000> created at line 93.
    Found 4-bit register for signal <bcd3_reg>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <Counter> synthesized.


Synthesizing Unit <Counter_Top>.
    Related source file is "C:/Users/facun/Desktop/Lab 5/Cont-0-9999/Counter_Top.vhd".
Unit <Counter_Top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 4
# Counters                                             : 2
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 12
 4-bit register                                        : 8
 7-bit register                                        : 4
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 4
# Counters                                             : 2
 18-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 60
 Flip-Flops                                            : 60
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Counter_Top> ...

Optimizing unit <sseg_mux> ...

Optimizing unit <Counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Counter_Top, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Counter_Top.ngr
Top Level Output File Name         : Counter_Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 222
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 42
#      LUT2                        : 8
#      LUT3                        : 20
#      LUT4                        : 44
#      MUXCY                       : 49
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 104
#      FDC                         : 62
#      FDE                         : 12
#      FDR                         : 4
#      FDRE                        : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                       67  out of    960     6%  
 Number of Slice Flip Flops:            104  out of   1920     5%  
 Number of 4 input LUTs:                120  out of   1920     6%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    108    14%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+----------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)            | Load  |
-------------------------------------+----------------------------------+-------+
clock_50Mhz                          | BUFGP                            | 88    |
Counter_unit/clk(Counter_unit/clk1:O)| NONE(*)(Counter_unit/bcd0_next_3)| 16    |
-------------------------------------+----------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 62    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.536ns (Maximum Frequency: 152.991MHz)
   Minimum input arrival time before clock: 5.529ns
   Maximum output required time after clock: 6.568ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_50Mhz'
  Clock period: 6.536ns (frequency: 152.991MHz)
  Total number of paths / destination ports: 1310 / 98
-------------------------------------------------------------------------
Delay:               6.536ns (Levels of Logic = 9)
  Source:            Counter_unit/clk_1Hz_unit/s_reg_5 (FF)
  Destination:       Counter_unit/clk_1Hz_unit/s_reg_25 (FF)
  Source Clock:      clock_50Mhz rising
  Destination Clock: clock_50Mhz rising

  Data Path: Counter_unit/clk_1Hz_unit/s_reg_5 to Counter_unit/clk_1Hz_unit/s_reg_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  Counter_unit/clk_1Hz_unit/s_reg_5 (Counter_unit/clk_1Hz_unit/s_reg_5)
     LUT2:I0->O            1   0.704   0.000  Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_lut<0> (Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<0> (Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<1> (Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<2> (Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<3> (Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<4> (Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<5> (Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           2   0.459   0.526  Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<6> (Counter_unit/clk_1Hz_unit/s_tick_cmp_eq0000_wg_cy<6>)
     LUT2:I1->O           26   0.704   1.260  Counter_unit/clk_1Hz_unit/s_reg_and00001 (Counter_unit/clk_1Hz_unit/s_reg_and0000)
     FDRE:R                    0.911          Counter_unit/clk_1Hz_unit/s_reg_0
    ----------------------------------------
    Total                      6.536ns (4.128ns logic, 2.408ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_50Mhz'
  Total number of paths / destination ports: 52 / 52
-------------------------------------------------------------------------
Offset:              5.529ns (Levels of Logic = 2)
  Source:            enable_clk_osc (PAD)
  Destination:       Counter_unit/clk_1Hz_unit/s_reg_25 (FF)
  Destination Clock: clock_50Mhz rising

  Data Path: enable_clk_osc to Counter_unit/clk_1Hz_unit/s_reg_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.218   1.436  enable_clk_osc_IBUF (enable_clk_osc_IBUF)
     LUT2:I0->O           26   0.704   1.260  Counter_unit/clk_1Hz_unit/s_reg_and00001 (Counter_unit/clk_1Hz_unit/s_reg_and0000)
     FDRE:R                    0.911          Counter_unit/clk_1Hz_unit/s_reg_0
    ----------------------------------------
    Total                      5.529ns (2.833ns logic, 2.696ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_50Mhz'
  Total number of paths / destination ports: 57 / 11
-------------------------------------------------------------------------
Offset:              6.568ns (Levels of Logic = 3)
  Source:            sseg_driver_unit/q_reg_16 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      clock_50Mhz rising

  Data Path: sseg_driver_unit/q_reg_16 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.591   1.260  sseg_driver_unit/q_reg_16 (sseg_driver_unit/q_reg_16)
     LUT3:I0->O            1   0.704   0.000  sseg_driver_unit/Mmux_sseg_3 (sseg_driver_unit/Mmux_sseg_3)
     MUXF5:I1->O           1   0.321   0.420  sseg_driver_unit/Mmux_sseg_2_f5 (sseg_0_OBUF)
     OBUF:I->O                 3.272          sseg_0_OBUF (sseg<0>)
    ----------------------------------------
    Total                      6.568ns (4.888ns logic, 1.680ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.59 secs
 
--> 

Total memory usage is 263732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

