#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Mar  7 07:50:02 2025
# Process ID: 344
# Current directory: C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1
# Command line: vivado.exe -log nexysa7fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source nexysa7fpga.tcl -notrace
# Log file: C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1/nexysa7fpga.vdi
# Journal file: C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1\vivado.jou
# Running On: PDXKSTEINER, OS: Windows, CPU Frequency: 1697 MHz, CPU Physical cores: 16, Host memory: 16459 MB
#-----------------------------------------------------------
source nexysa7fpga.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.215 ; gain = 111.766
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KimSteiner/Documents/PSU/ECE544/Projects/Project1/IP/ece544ip_w25'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top nexysa7fpga -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_0_0/embsys_PWM_Analyzer_0_0.dcp' for cell 'embsys_i/PWM_Analyzer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_1_0/embsys_PWM_Analyzer_1_0.dcp' for cell 'embsys_i/PWM_Analyzer_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_PWM_Analyzer_2_0/embsys_PWM_Analyzer_2_0.dcp' for cell 'embsys_i/PWM_Analyzer_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0.dcp' for cell 'embsys_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0.dcp' for cell 'embsys_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0.dcp' for cell 'embsys_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.dcp' for cell 'embsys_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0.dcp' for cell 'embsys_i/fit_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0.dcp' for cell 'embsys_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0.dcp' for cell 'embsys_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0.dcp' for cell 'embsys_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_nexys4io_0_0/embsys_nexys4io_0_0.dcp' for cell 'embsys_i/nexys4io_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0.dcp' for cell 'embsys_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_rgbPWM_0_0/embsys_rgbPWM_0_0.dcp' for cell 'embsys_i/rgbPWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0.dcp' for cell 'embsys_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_xadc_wiz_0_0/embsys_xadc_wiz_0_0.dcp' for cell 'embsys_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_xbar_0/embsys_xbar_0.dcp' for cell 'embsys_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_dlmb_bram_if_cntlr_0/embsys_dlmb_bram_if_cntlr_0.dcp' for cell 'embsys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_dlmb_v10_0/embsys_dlmb_v10_0.dcp' for cell 'embsys_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_ilmb_bram_if_cntlr_0/embsys_ilmb_bram_if_cntlr_0.dcp' for cell 'embsys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_ilmb_v10_0/embsys_ilmb_v10_0.dcp' for cell 'embsys_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_lmb_bram_0/embsys_lmb_bram_0.dcp' for cell 'embsys_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.347 . Memory (MB): peak = 985.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 564 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0.xdc] for cell 'embsys_i/microblaze_0/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/embsys_microblaze_0_0.xdc] for cell 'embsys_i/microblaze_0/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0.xdc] for cell 'embsys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0.xdc] for cell 'embsys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_board.xdc] for cell 'embsys_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_board.xdc] for cell 'embsys_i/clk_wiz_1/inst'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.xdc] for cell 'embsys_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1706.555 ; gain = 579.902
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.xdc] for cell 'embsys_i/clk_wiz_1/inst'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_board.xdc] for cell 'embsys_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0_board.xdc] for cell 'embsys_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0.xdc] for cell 'embsys_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_rst_clk_wiz_1_100M_0/embsys_rst_clk_wiz_1_100M_0.xdc] for cell 'embsys_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0.xdc] for cell 'embsys_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_timer_0_0/embsys_axi_timer_0_0.xdc] for cell 'embsys_i/axi_timer_0/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0_board.xdc] for cell 'embsys_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0_board.xdc] for cell 'embsys_i/axi_gpio_0/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0.xdc] for cell 'embsys_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_gpio_0_0/embsys_axi_gpio_0_0.xdc] for cell 'embsys_i/axi_gpio_0/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0_board.xdc] for cell 'embsys_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0_board.xdc] for cell 'embsys_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0.xdc] for cell 'embsys_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_proc_sys_reset_0_0/embsys_proc_sys_reset_0_0.xdc] for cell 'embsys_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_xadc_wiz_0_0/embsys_xadc_wiz_0_0.xdc] for cell 'embsys_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_xadc_wiz_0_0/embsys_xadc_wiz_0_0.xdc] for cell 'embsys_i/xadc_wiz_0/inst'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0_board.xdc] for cell 'embsys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0_board.xdc] for cell 'embsys_i/axi_uartlite_0/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0.xdc] for cell 'embsys_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_axi_uartlite_0_0/embsys_axi_uartlite_0_0.xdc] for cell 'embsys_i/axi_uartlite_0/U0'
Parsing XDC File [C:/projects/kim/ECE544/projectFinal/projectFinal.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]
Finished Parsing XDC File [C:/projects/kim/ECE544/projectFinal/projectFinal.srcs/constrs_1/imports/constraints/nexysA7fpga.xdc]
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'embsys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_axi_intc_0/embsys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'embsys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0.xdc] for cell 'embsys_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_mdm_1_0/embsys_mdm_1_0.xdc] for cell 'embsys_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'nexysa7fpga'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1706.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1706.555 ; gain = 1201.324
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1706.555 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 132825b84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.413 . Memory (MB): peak = 1726.469 ; gain = 19.914

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance embsys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[2]_i_1 into driver instance embsys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[7]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19fa1a7a3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.688 . Memory (MB): peak = 2059.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 180 cells and removed 263 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 18f3c7632

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.769 . Memory (MB): peak = 2059.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 53 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 200aee12b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 157 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG embsys_i/rgbPWM_0/inst/CLK_BUFG_inst to drive 74 load(s) on clock net embsys_i/rgbPWM_0/inst/CLK_BUFG
INFO: [Opt 31-194] Inserted BUFG embsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 42 load(s) on clock net embsys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 233aba0cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.000 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 233aba0cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 23dca255d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2059.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             180  |             263  |                                              3  |
|  Constant propagation         |              11  |              53  |                                              1  |
|  Sweep                        |              16  |             157  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2059.000 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 125b87746

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2059.000 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 125b87746

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 2143.285 ; gain = 0.000
Ending Power Optimization Task | Checksum: 125b87746

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.285 ; gain = 84.285

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 125b87746

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2143.285 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2143.285 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 125b87746

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2143.285 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2143.285 ; gain = 436.730
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2143.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1/nexysa7fpga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nexysa7fpga_drc_opted.rpt -pb nexysa7fpga_drc_opted.pb -rpx nexysa7fpga_drc_opted.rpx
Command: report_drc -file nexysa7fpga_drc_opted.rpt -pb nexysa7fpga_drc_opted.pb -rpx nexysa7fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1/nexysa7fpga_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2143.285 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a3c35d84

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2143.285 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11a20155d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.628 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1977d5f30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1977d5f30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.285 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1977d5f30

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10f038c30

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1e17e1c49

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1e17e1c49

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: eb287602

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 247 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 88 nets or LUTs. Breaked 0 LUT, combined 88 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2143.285 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             88  |                    88  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             88  |                    88  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b1d48d7d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2143.285 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 26f45e74c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2143.285 ; gain = 0.000
Phase 2 Global Placement | Checksum: 26f45e74c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2692c9ace

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 129dfb51e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ee32ba60

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1091ec280

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d76d7406

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1707c476d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a00bb23f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2143.285 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a00bb23f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1aff196c3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.133 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ae6e5ab9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.492 . Memory (MB): peak = 2143.285 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d3ff486a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.548 . Memory (MB): peak = 2143.285 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1aff196c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.133. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 249e90614

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.285 ; gain = 0.000

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.285 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 249e90614

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 249e90614

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 249e90614

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.285 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 249e90614

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.285 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2143.285 ; gain = 0.000

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.285 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e34b4bfd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.285 ; gain = 0.000
Ending Placer Task | Checksum: eb6c7491

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2143.285 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2143.285 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.786 . Memory (MB): peak = 2143.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1/nexysa7fpga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nexysa7fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2143.285 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file nexysa7fpga_utilization_placed.rpt -pb nexysa7fpga_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nexysa7fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2143.285 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.285 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.775 . Memory (MB): peak = 2143.285 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1/nexysa7fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 837855cc ConstDB: 0 ShapeSum: 67f41ec5 RouteDB: 0
Post Restoration Checksum: NetGraph: 28f8509a NumContArr: c4c21f9b Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: edba7035

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2230.082 ; gain = 86.797

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: edba7035

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.152 ; gain = 92.867

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: edba7035

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2236.152 ; gain = 92.867
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ed543e94

Time (s): cpu = 00:00:41 ; elapsed = 00:00:35 . Memory (MB): peak = 2256.723 ; gain = 113.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.213  | TNS=0.000  | WHS=-0.242 | THS=-238.179|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00483092 %
  Global Horizontal Routing Utilization  = 0.00568343 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6238
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6237
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f2e667e5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2264.195 ; gain = 120.910

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f2e667e5

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2264.195 ; gain = 120.910
Phase 3 Initial Routing | Checksum: c4301346

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2278.934 ; gain = 135.648

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 531
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.086  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16e04e08d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2278.934 ; gain = 135.648
Phase 4 Rip-up And Reroute | Checksum: 16e04e08d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2278.934 ; gain = 135.648

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1351b0261

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2278.934 ; gain = 135.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.165  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1351b0261

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2278.934 ; gain = 135.648

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1351b0261

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2278.934 ; gain = 135.648
Phase 5 Delay and Skew Optimization | Checksum: 1351b0261

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2278.934 ; gain = 135.648

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1462f943e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2278.934 ; gain = 135.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 117239102

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2278.934 ; gain = 135.648
Phase 6 Post Hold Fix | Checksum: 117239102

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2278.934 ; gain = 135.648

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.14188 %
  Global Horizontal Routing Utilization  = 1.49105 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a05cc142

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2278.934 ; gain = 135.648

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a05cc142

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2278.934 ; gain = 135.648

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 167c3cf1e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 2278.934 ; gain = 135.648

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.165  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 167c3cf1e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 2278.934 ; gain = 135.648
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 2278.934 ; gain = 135.648

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 2278.934 ; gain = 135.648
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.863 . Memory (MB): peak = 2283.129 ; gain = 4.195
INFO: [Common 17-1381] The checkpoint 'C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1/nexysa7fpga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nexysa7fpga_drc_routed.rpt -pb nexysa7fpga_drc_routed.pb -rpx nexysa7fpga_drc_routed.rpx
Command: report_drc -file nexysa7fpga_drc_routed.rpt -pb nexysa7fpga_drc_routed.pb -rpx nexysa7fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1/nexysa7fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nexysa7fpga_methodology_drc_routed.rpt -pb nexysa7fpga_methodology_drc_routed.pb -rpx nexysa7fpga_methodology_drc_routed.rpx
Command: report_methodology -file nexysa7fpga_methodology_drc_routed.rpt -pb nexysa7fpga_methodology_drc_routed.pb -rpx nexysa7fpga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1/nexysa7fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2290.793 ; gain = 6.852
INFO: [runtcl-4] Executing : report_power -file nexysa7fpga_power_routed.rpt -pb nexysa7fpga_power_summary_routed.pb -rpx nexysa7fpga_power_routed.rpx
Command: report_power -file nexysa7fpga_power_routed.rpt -pb nexysa7fpga_power_summary_routed.pb -rpx nexysa7fpga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
138 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nexysa7fpga_route_status.rpt -pb nexysa7fpga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file nexysa7fpga_timing_summary_routed.rpt -pb nexysa7fpga_timing_summary_routed.pb -rpx nexysa7fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file nexysa7fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nexysa7fpga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nexysa7fpga_bus_skew_routed.rpt -pb nexysa7fpga_bus_skew_routed.pb -rpx nexysa7fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 07:52:21 2025...
#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Mar  7 07:54:42 2025
# Process ID: 5484
# Current directory: C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1
# Command line: vivado.exe -log nexysa7fpga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source nexysa7fpga.tcl -notrace
# Log file: C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1/nexysa7fpga.vdi
# Journal file: C:/projects/kim/ECE544/projectFinal/projectFinal.runs/impl_1\vivado.jou
# Running On: PDXKSTEINER, OS: Windows, CPU Frequency: 1697 MHz, CPU Physical cores: 16, Host memory: 16459 MB
#-----------------------------------------------------------
source nexysa7fpga.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: open_checkpoint nexysa7fpga_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 331.328 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.333 . Memory (MB): peak = 872.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 557 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1618.020 ; gain = 5.977
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1618.020 ; gain = 5.977
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1618.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  SRLC16E => SRL16E: 1 instance 

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: db881174
----- Checksum: PlaceDB: 10501c1e ShapeSum: 67f41ec5 RouteDB: 6343d691 
open_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1618.020 ; gain = 1286.691
Command: write_bitstream -force nexysa7fpga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./nexysa7fpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2154.688 ; gain = 536.668
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 07:55:25 2025...
