// Seed: 3731557236
module module_0;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = id_1;
  supply1 id_2;
  assign id_1 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    output wor id_2,
    input wor id_3,
    output supply1 id_4,
    output tri id_5
);
  id_7 :
  assert property (@(*) id_7);
  wire id_8;
  and (id_1, id_3, id_7, id_8);
  module_0();
  wire id_9, id_10, id_11;
endmodule
module module_2 (
    output wor id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3
);
  wor id_5 = id_3, id_6;
  module_0();
endmodule
