
                                 Synplify (R) 

                  Version Q-2020.03 for RHEL64 - Feb 28, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /export/SoftWare/Synopsys/fpga/Q-2020.03/linux_a_64/mbin/synplify
Install:     /export/SoftWare/Synopsys/fpga/Q-2020.03
Hostname:    icpc
Date:        Mon Nov 18 20:48:42 2024
Version:     Q-2020.03

Arguments:   -product synplify
ProductType: synplify

License checkout: synplify
License: synplify from server icpc 
Licensed Vendor: All FPGA



dw_foundation is not supported in current product.
Option dw_foundation forced to 1. DesignWare Foundation Library must be enabled when DesignWare MinPower Library is enabled.
dw_minpower is not supported in current product.
pipe is not supported in current product.
fix_gated_and_generated_clocks is not supported in current product.
symbolic_fsm_compiler is not supported in current product.
dc_root is not supported in current product.
dw_foundation is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.srr"
Running: syntax_check in foreground

Running HDL syntax check...

syntax_check completed
# Mon Nov 18 20:55:10 2024

Return Code: 0
Run Time:00h:00m:53s
Copied /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.srr to /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/backup/wujian100_open.srr
dw_foundation is not supported in current product.
Option dw_foundation forced to 1. DesignWare Foundation Library must be enabled when DesignWare MinPower Library is enabled.
dw_minpower is not supported in current product.
optimize_ngc is not supported in current product.
pipe is not supported in current product.
fix_gated_and_generated_clocks is not supported in current product.
symbolic_fsm_compiler is not supported in current product.
dc_root is not supported in current product.
dw_foundation is not supported in current product.
auto_infer_blackbox is not supported in current product.
log file: "/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.srr"
Running: wujian100_open_200t_3b_rev in foreground

Running wujian100_open_200t_3b|wujian100_open_200t_3b_rev

Running Flow: compile (Compile) on wujian100_open_200t_3b|wujian100_open_200t_3b_rev
# Mon Nov 18 21:03:59 2024

Running Flow: compile_flow (Compile Process) on wujian100_open_200t_3b|wujian100_open_200t_3b_rev
# Mon Nov 18 21:03:59 2024

Running: compiler (Compile Input) on wujian100_open_200t_3b|wujian100_open_200t_3b_rev
# Mon Nov 18 21:03:59 2024
Copied /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synwork/wujian100_open_comp.srs to /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.srs

compiler completed
# Mon Nov 18 21:04:54 2024

Return Code: 0
Run Time:00h:00m:55s

Running: multi_srs_gen (Multi-srs Generator) on wujian100_open_200t_3b|wujian100_open_200t_3b_rev
# Mon Nov 18 21:04:54 2024

multi_srs_gen completed
# Mon Nov 18 21:04:55 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synwork/wujian100_open_mult.srs to /home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/wujian100_open.srs
Complete: Compile Process on wujian100_open_200t_3b|wujian100_open_200t_3b_rev

Running: premap (Premap) on wujian100_open_200t_3b|wujian100_open_200t_3b_rev
# Mon Nov 18 21:04:55 2024
premap exited with errors
Job failed on: wujian100_open_200t_3b|wujian100_open_200t_3b_rev

Job: "premap" terminated with error status: 2
See log file: "/home/master/xuantie/wujian100_open/fpga/synplify/wujian100_open_200t_3b_rev/synlog/wujian100_open_premap.srr"
# Mon Nov 18 21:04:56 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile on wujian100_open_200t_3b|wujian100_open_200t_3b_rev
Complete: Logic Synthesis on wujian100_open_200t_3b|wujian100_open_200t_3b_rev
exit status=2
License checkin: synplify
