{"top":"global.camera_pipeline_dse1",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U7":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U8":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U6":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U9.out","add_all__U10.in0"],
          ["mul_d4__U6.out","add_all__U10.in1"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["const_term.out","add_all__U11.in1"],
          ["self.out","add_all__U11.out"],
          ["mul_d0__U2.out","add_all__U7.in0"],
          ["mul_d1__U3.out","add_all__U7.in1"],
          ["add_all__U8.in0","add_all__U7.out"],
          ["mul_d2__U4.out","add_all__U8.in1"],
          ["add_all__U9.in0","add_all__U8.out"],
          ["mul_d3__U5.out","add_all__U9.in1"],
          ["mul_d0__U2.in0","coeff_0.out"],
          ["mul_d1__U3.in0","coeff_1.out"],
          ["mul_d2__U4.in0","coeff_2.out"],
          ["mul_d3__U5.in0","coeff_3.out"],
          ["mul_d4__U6.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U3.in1"],
          ["self.d.2","mul_d2__U4.in1"],
          ["self.d.3","mul_d3__U5.in1"],
          ["self.d.4","mul_d4__U6.in1"]
        ]
      },
      "aff__U1006":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1008":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1009":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1010":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1007.out","add_all__U1012.in0"],
          ["mul_d1__U1008.out","add_all__U1012.in1"],
          ["add_all__U1013.in0","add_all__U1012.out"],
          ["mul_d2__U1009.out","add_all__U1013.in1"],
          ["add_all__U1014.in0","add_all__U1013.out"],
          ["mul_d3__U1010.out","add_all__U1014.in1"],
          ["add_all__U1015.in0","add_all__U1014.out"],
          ["mul_d4__U1011.out","add_all__U1015.in1"],
          ["add_all__U1016.in0","add_all__U1015.out"],
          ["const_term.out","add_all__U1016.in1"],
          ["self.out","add_all__U1016.out"],
          ["mul_d0__U1007.in0","coeff_0.out"],
          ["mul_d1__U1008.in0","coeff_1.out"],
          ["mul_d2__U1009.in0","coeff_2.out"],
          ["mul_d3__U1010.in0","coeff_3.out"],
          ["mul_d4__U1011.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U1007.in1"],
          ["self.d.1","mul_d1__U1008.in1"],
          ["self.d.2","mul_d2__U1009.in1"],
          ["self.d.3","mul_d3__U1010.in1"],
          ["self.d.4","mul_d4__U1011.in1"]
        ]
      },
      "aff__U1017":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1026":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1027":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1018":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1019":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1020":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1021":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1022":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1018.out","add_all__U1023.in0"],
          ["mul_d1__U1019.out","add_all__U1023.in1"],
          ["add_all__U1024.in0","add_all__U1023.out"],
          ["mul_d2__U1020.out","add_all__U1024.in1"],
          ["add_all__U1025.in0","add_all__U1024.out"],
          ["mul_d3__U1021.out","add_all__U1025.in1"],
          ["add_all__U1026.in0","add_all__U1025.out"],
          ["mul_d4__U1022.out","add_all__U1026.in1"],
          ["add_all__U1027.in0","add_all__U1026.out"],
          ["const_term.out","add_all__U1027.in1"],
          ["self.out","add_all__U1027.out"],
          ["mul_d0__U1018.in0","coeff_0.out"],
          ["mul_d1__U1019.in0","coeff_1.out"],
          ["mul_d2__U1020.in0","coeff_2.out"],
          ["mul_d3__U1021.in0","coeff_3.out"],
          ["mul_d4__U1022.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U1018.in1"],
          ["self.d.1","mul_d1__U1019.in1"],
          ["self.d.2","mul_d2__U1020.in1"],
          ["self.d.3","mul_d3__U1021.in1"],
          ["self.d.4","mul_d4__U1022.in1"]
        ]
      },
      "aff__U109":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U117":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U118":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U119":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c8"]}
          },
          "mul_d0__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U113":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U114":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U110.out","add_all__U115.in0"],
          ["mul_d1__U111.out","add_all__U115.in1"],
          ["add_all__U116.in0","add_all__U115.out"],
          ["mul_d2__U112.out","add_all__U116.in1"],
          ["add_all__U117.in0","add_all__U116.out"],
          ["mul_d3__U113.out","add_all__U117.in1"],
          ["add_all__U118.in0","add_all__U117.out"],
          ["mul_d4__U114.out","add_all__U118.in1"],
          ["add_all__U119.in0","add_all__U118.out"],
          ["const_term.out","add_all__U119.in1"],
          ["self.out","add_all__U119.out"],
          ["mul_d0__U110.in0","coeff_0.out"],
          ["mul_d1__U111.in0","coeff_1.out"],
          ["mul_d2__U112.in0","coeff_2.out"],
          ["mul_d3__U113.in0","coeff_3.out"],
          ["mul_d4__U114.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U110.in1"],
          ["self.d.1","mul_d1__U111.in1"],
          ["self.d.2","mul_d2__U112.in1"],
          ["self.d.3","mul_d3__U113.in1"],
          ["self.d.4","mul_d4__U114.in1"]
        ]
      },
      "aff__U145":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U155":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ca"]}
          },
          "mul_d0__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U147":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U149":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U150":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U146.out","add_all__U151.in0"],
          ["mul_d1__U147.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["mul_d2__U148.out","add_all__U152.in1"],
          ["add_all__U153.in0","add_all__U152.out"],
          ["mul_d3__U149.out","add_all__U153.in1"],
          ["add_all__U154.in0","add_all__U153.out"],
          ["mul_d4__U150.out","add_all__U154.in1"],
          ["add_all__U155.in0","add_all__U154.out"],
          ["const_term.out","add_all__U155.in1"],
          ["self.out","add_all__U155.out"],
          ["mul_d0__U146.in0","coeff_0.out"],
          ["mul_d1__U147.in0","coeff_1.out"],
          ["mul_d2__U148.in0","coeff_2.out"],
          ["mul_d3__U149.in0","coeff_3.out"],
          ["mul_d4__U150.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U146.in1"],
          ["self.d.1","mul_d1__U147.in1"],
          ["self.d.2","mul_d2__U148.in1"],
          ["self.d.3","mul_d3__U149.in1"],
          ["self.d.4","mul_d4__U150.in1"]
        ]
      },
      "aff__U181":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U187":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00cc"]}
          },
          "mul_d0__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U185":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U182.out","add_all__U187.in0"],
          ["mul_d1__U183.out","add_all__U187.in1"],
          ["add_all__U188.in0","add_all__U187.out"],
          ["mul_d2__U184.out","add_all__U188.in1"],
          ["add_all__U189.in0","add_all__U188.out"],
          ["mul_d3__U185.out","add_all__U189.in1"],
          ["add_all__U190.in0","add_all__U189.out"],
          ["mul_d4__U186.out","add_all__U190.in1"],
          ["add_all__U191.in0","add_all__U190.out"],
          ["const_term.out","add_all__U191.in1"],
          ["self.out","add_all__U191.out"],
          ["mul_d0__U182.in0","coeff_0.out"],
          ["mul_d1__U183.in0","coeff_1.out"],
          ["mul_d2__U184.in0","coeff_2.out"],
          ["mul_d3__U185.in0","coeff_3.out"],
          ["mul_d4__U186.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U182.in1"],
          ["self.d.1","mul_d1__U183.in1"],
          ["self.d.2","mul_d2__U184.in1"],
          ["self.d.3","mul_d3__U185.in1"],
          ["self.d.4","mul_d4__U186.in1"]
        ]
      },
      "aff__U217":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U223":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U224":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U226":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U227":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h20d4"]}
          },
          "mul_d0__U218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U218.out","add_all__U223.in0"],
          ["mul_d1__U219.out","add_all__U223.in1"],
          ["add_all__U224.in0","add_all__U223.out"],
          ["mul_d2__U220.out","add_all__U224.in1"],
          ["add_all__U225.in0","add_all__U224.out"],
          ["mul_d3__U221.out","add_all__U225.in1"],
          ["add_all__U226.in0","add_all__U225.out"],
          ["mul_d4__U222.out","add_all__U226.in1"],
          ["add_all__U227.in0","add_all__U226.out"],
          ["const_term.out","add_all__U227.in1"],
          ["self.out","add_all__U227.out"],
          ["mul_d0__U218.in0","coeff_0.out"],
          ["mul_d1__U219.in0","coeff_1.out"],
          ["mul_d2__U220.in0","coeff_2.out"],
          ["mul_d3__U221.in0","coeff_3.out"],
          ["mul_d4__U222.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U218.in1"],
          ["self.d.1","mul_d1__U219.in1"],
          ["self.d.2","mul_d2__U220.in1"],
          ["self.d.3","mul_d3__U221.in1"],
          ["self.d.4","mul_d4__U222.in1"]
        ]
      },
      "aff__U253":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U261":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h20d5"]}
          },
          "mul_d0__U254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U255":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U256":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U257":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U254.out","add_all__U259.in0"],
          ["mul_d1__U255.out","add_all__U259.in1"],
          ["add_all__U260.in0","add_all__U259.out"],
          ["mul_d2__U256.out","add_all__U260.in1"],
          ["add_all__U261.in0","add_all__U260.out"],
          ["mul_d3__U257.out","add_all__U261.in1"],
          ["add_all__U262.in0","add_all__U261.out"],
          ["mul_d4__U258.out","add_all__U262.in1"],
          ["add_all__U263.in0","add_all__U262.out"],
          ["const_term.out","add_all__U263.in1"],
          ["self.out","add_all__U263.out"],
          ["mul_d0__U254.in0","coeff_0.out"],
          ["mul_d1__U255.in0","coeff_1.out"],
          ["mul_d2__U256.in0","coeff_2.out"],
          ["mul_d3__U257.in0","coeff_3.out"],
          ["mul_d4__U258.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U254.in1"],
          ["self.d.1","mul_d1__U255.in1"],
          ["self.d.2","mul_d2__U256.in1"],
          ["self.d.3","mul_d3__U257.in1"],
          ["self.d.4","mul_d4__U258.in1"]
        ]
      },
      "aff__U289":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h20d6"]}
          },
          "mul_d0__U290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U293":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U290.out","add_all__U295.in0"],
          ["mul_d1__U291.out","add_all__U295.in1"],
          ["add_all__U296.in0","add_all__U295.out"],
          ["mul_d2__U292.out","add_all__U296.in1"],
          ["add_all__U297.in0","add_all__U296.out"],
          ["mul_d3__U293.out","add_all__U297.in1"],
          ["add_all__U298.in0","add_all__U297.out"],
          ["mul_d4__U294.out","add_all__U298.in1"],
          ["add_all__U299.in0","add_all__U298.out"],
          ["const_term.out","add_all__U299.in1"],
          ["self.out","add_all__U299.out"],
          ["mul_d0__U290.in0","coeff_0.out"],
          ["mul_d1__U291.in0","coeff_1.out"],
          ["mul_d2__U292.in0","coeff_2.out"],
          ["mul_d3__U293.in0","coeff_3.out"],
          ["mul_d4__U294.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U290.in1"],
          ["self.d.1","mul_d1__U291.in1"],
          ["self.d.2","mul_d2__U292.in1"],
          ["self.d.3","mul_d3__U293.in1"],
          ["self.d.4","mul_d4__U294.in1"]
        ]
      },
      "aff__U324":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U325":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U326":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U327":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U328":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U329":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U325.out","add_all__U330.in0"],
          ["mul_d1__U326.out","add_all__U330.in1"],
          ["add_all__U331.in0","add_all__U330.out"],
          ["mul_d2__U327.out","add_all__U331.in1"],
          ["add_all__U332.in0","add_all__U331.out"],
          ["mul_d3__U328.out","add_all__U332.in1"],
          ["add_all__U333.in0","add_all__U332.out"],
          ["mul_d4__U329.out","add_all__U333.in1"],
          ["add_all__U334.in0","add_all__U333.out"],
          ["const_term.out","add_all__U334.in1"],
          ["self.out","add_all__U334.out"],
          ["mul_d0__U325.in0","coeff_0.out"],
          ["mul_d1__U326.in0","coeff_1.out"],
          ["mul_d2__U327.in0","coeff_2.out"],
          ["mul_d3__U328.in0","coeff_3.out"],
          ["mul_d4__U329.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U325.in1"],
          ["self.d.1","mul_d1__U326.in1"],
          ["self.d.2","mul_d2__U327.in1"],
          ["self.d.3","mul_d3__U328.in1"],
          ["self.d.4","mul_d4__U329.in1"]
        ]
      },
      "aff__U335":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U343":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U344":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U345":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U336":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U340":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U336.out","add_all__U341.in0"],
          ["mul_d1__U337.out","add_all__U341.in1"],
          ["add_all__U342.in0","add_all__U341.out"],
          ["mul_d2__U338.out","add_all__U342.in1"],
          ["add_all__U343.in0","add_all__U342.out"],
          ["mul_d3__U339.out","add_all__U343.in1"],
          ["add_all__U344.in0","add_all__U343.out"],
          ["mul_d4__U340.out","add_all__U344.in1"],
          ["add_all__U345.in0","add_all__U344.out"],
          ["const_term.out","add_all__U345.in1"],
          ["self.out","add_all__U345.out"],
          ["mul_d0__U336.in0","coeff_0.out"],
          ["mul_d1__U337.in0","coeff_1.out"],
          ["mul_d2__U338.in0","coeff_2.out"],
          ["mul_d3__U339.in0","coeff_3.out"],
          ["mul_d4__U340.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U336.in1"],
          ["self.d.1","mul_d1__U337.in1"],
          ["self.d.2","mul_d2__U338.in1"],
          ["self.d.3","mul_d3__U339.in1"],
          ["self.d.4","mul_d4__U340.in1"]
        ]
      },
      "aff__U346":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "mul_d0__U347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U348":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U349":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U350":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U347.out","add_all__U352.in0"],
          ["mul_d1__U348.out","add_all__U352.in1"],
          ["add_all__U353.in0","add_all__U352.out"],
          ["mul_d2__U349.out","add_all__U353.in1"],
          ["add_all__U354.in0","add_all__U353.out"],
          ["mul_d3__U350.out","add_all__U354.in1"],
          ["add_all__U355.in0","add_all__U354.out"],
          ["mul_d4__U351.out","add_all__U355.in1"],
          ["add_all__U356.in0","add_all__U355.out"],
          ["const_term.out","add_all__U356.in1"],
          ["self.out","add_all__U356.out"],
          ["mul_d0__U347.in0","coeff_0.out"],
          ["mul_d1__U348.in0","coeff_1.out"],
          ["mul_d2__U349.in0","coeff_2.out"],
          ["mul_d3__U350.in0","coeff_3.out"],
          ["mul_d4__U351.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U347.in1"],
          ["self.d.1","mul_d1__U348.in1"],
          ["self.d.2","mul_d2__U349.in1"],
          ["self.d.3","mul_d3__U350.in1"],
          ["self.d.4","mul_d4__U351.in1"]
        ]
      },
      "aff__U357":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U364":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U365":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U366":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U367":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "mul_d0__U358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U360":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U361":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U362":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U358.out","add_all__U363.in0"],
          ["mul_d1__U359.out","add_all__U363.in1"],
          ["add_all__U364.in0","add_all__U363.out"],
          ["mul_d2__U360.out","add_all__U364.in1"],
          ["add_all__U365.in0","add_all__U364.out"],
          ["mul_d3__U361.out","add_all__U365.in1"],
          ["add_all__U366.in0","add_all__U365.out"],
          ["mul_d4__U362.out","add_all__U366.in1"],
          ["add_all__U367.in0","add_all__U366.out"],
          ["const_term.out","add_all__U367.in1"],
          ["self.out","add_all__U367.out"],
          ["mul_d0__U358.in0","coeff_0.out"],
          ["mul_d1__U359.in0","coeff_1.out"],
          ["mul_d2__U360.in0","coeff_2.out"],
          ["mul_d3__U361.in0","coeff_3.out"],
          ["mul_d4__U362.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U358.in1"],
          ["self.d.1","mul_d1__U359.in1"],
          ["self.d.2","mul_d2__U360.in1"],
          ["self.d.3","mul_d3__U361.in1"],
          ["self.d.4","mul_d4__U362.in1"]
        ]
      },
      "aff__U368":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U374":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U378":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "mul_d0__U369":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U370":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U371":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U369.out","add_all__U374.in0"],
          ["mul_d1__U370.out","add_all__U374.in1"],
          ["add_all__U375.in0","add_all__U374.out"],
          ["mul_d2__U371.out","add_all__U375.in1"],
          ["add_all__U376.in0","add_all__U375.out"],
          ["mul_d3__U372.out","add_all__U376.in1"],
          ["add_all__U377.in0","add_all__U376.out"],
          ["mul_d4__U373.out","add_all__U377.in1"],
          ["add_all__U378.in0","add_all__U377.out"],
          ["const_term.out","add_all__U378.in1"],
          ["self.out","add_all__U378.out"],
          ["mul_d0__U369.in0","coeff_0.out"],
          ["mul_d1__U370.in0","coeff_1.out"],
          ["mul_d2__U371.in0","coeff_2.out"],
          ["mul_d3__U372.in0","coeff_3.out"],
          ["mul_d4__U373.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U369.in1"],
          ["self.d.1","mul_d1__U370.in1"],
          ["self.d.2","mul_d2__U371.in1"],
          ["self.d.3","mul_d3__U372.in1"],
          ["self.d.4","mul_d4__U373.in1"]
        ]
      },
      "aff__U37":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U43":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U44":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U45":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U46":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U47":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0083"]}
          },
          "mul_d0__U38":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U39":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U40":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U41":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U42":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U38.out","add_all__U43.in0"],
          ["mul_d1__U39.out","add_all__U43.in1"],
          ["add_all__U44.in0","add_all__U43.out"],
          ["mul_d2__U40.out","add_all__U44.in1"],
          ["add_all__U45.in0","add_all__U44.out"],
          ["mul_d3__U41.out","add_all__U45.in1"],
          ["add_all__U46.in0","add_all__U45.out"],
          ["mul_d4__U42.out","add_all__U46.in1"],
          ["add_all__U47.in0","add_all__U46.out"],
          ["const_term.out","add_all__U47.in1"],
          ["self.out","add_all__U47.out"],
          ["mul_d0__U38.in0","coeff_0.out"],
          ["mul_d1__U39.in0","coeff_1.out"],
          ["mul_d2__U40.in0","coeff_2.out"],
          ["mul_d3__U41.in0","coeff_3.out"],
          ["mul_d4__U42.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U38.in1"],
          ["self.d.1","mul_d1__U39.in1"],
          ["self.d.2","mul_d2__U40.in1"],
          ["self.d.3","mul_d3__U41.in1"],
          ["self.d.4","mul_d4__U42.in1"]
        ]
      },
      "aff__U379":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "mul_d0__U380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U382":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U383":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U384":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U380.out","add_all__U385.in0"],
          ["mul_d1__U381.out","add_all__U385.in1"],
          ["add_all__U386.in0","add_all__U385.out"],
          ["mul_d2__U382.out","add_all__U386.in1"],
          ["add_all__U387.in0","add_all__U386.out"],
          ["mul_d3__U383.out","add_all__U387.in1"],
          ["add_all__U388.in0","add_all__U387.out"],
          ["mul_d4__U384.out","add_all__U388.in1"],
          ["add_all__U389.in0","add_all__U388.out"],
          ["const_term.out","add_all__U389.in1"],
          ["self.out","add_all__U389.out"],
          ["mul_d0__U380.in0","coeff_0.out"],
          ["mul_d1__U381.in0","coeff_1.out"],
          ["mul_d2__U382.in0","coeff_2.out"],
          ["mul_d3__U383.in0","coeff_3.out"],
          ["mul_d4__U384.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U380.in1"],
          ["self.d.1","mul_d1__U381.in1"],
          ["self.d.2","mul_d2__U382.in1"],
          ["self.d.3","mul_d3__U383.in1"],
          ["self.d.4","mul_d4__U384.in1"]
        ]
      },
      "aff__U390":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U399":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U391":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U394":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U391.out","add_all__U396.in0"],
          ["mul_d1__U392.out","add_all__U396.in1"],
          ["add_all__U397.in0","add_all__U396.out"],
          ["mul_d2__U393.out","add_all__U397.in1"],
          ["add_all__U398.in0","add_all__U397.out"],
          ["mul_d3__U394.out","add_all__U398.in1"],
          ["add_all__U399.in0","add_all__U398.out"],
          ["mul_d4__U395.out","add_all__U399.in1"],
          ["add_all__U400.in0","add_all__U399.out"],
          ["const_term.out","add_all__U400.in1"],
          ["self.out","add_all__U400.out"],
          ["mul_d0__U391.in0","coeff_0.out"],
          ["mul_d1__U392.in0","coeff_1.out"],
          ["mul_d2__U393.in0","coeff_2.out"],
          ["mul_d3__U394.in0","coeff_3.out"],
          ["mul_d4__U395.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U391.in1"],
          ["self.d.1","mul_d1__U392.in1"],
          ["self.d.2","mul_d2__U393.in1"],
          ["self.d.3","mul_d3__U394.in1"],
          ["self.d.4","mul_d4__U395.in1"]
        ]
      },
      "aff__U401":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U407":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U408":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U409":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U403":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U404":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U405":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U406":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U402.out","add_all__U407.in0"],
          ["mul_d1__U403.out","add_all__U407.in1"],
          ["add_all__U408.in0","add_all__U407.out"],
          ["mul_d2__U404.out","add_all__U408.in1"],
          ["add_all__U409.in0","add_all__U408.out"],
          ["mul_d3__U405.out","add_all__U409.in1"],
          ["add_all__U410.in0","add_all__U409.out"],
          ["mul_d4__U406.out","add_all__U410.in1"],
          ["add_all__U411.in0","add_all__U410.out"],
          ["const_term.out","add_all__U411.in1"],
          ["self.out","add_all__U411.out"],
          ["mul_d0__U402.in0","coeff_0.out"],
          ["mul_d1__U403.in0","coeff_1.out"],
          ["mul_d2__U404.in0","coeff_2.out"],
          ["mul_d3__U405.in0","coeff_3.out"],
          ["mul_d4__U406.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U402.in1"],
          ["self.d.1","mul_d1__U403.in1"],
          ["self.d.2","mul_d2__U404.in1"],
          ["self.d.3","mul_d3__U405.in1"],
          ["self.d.4","mul_d4__U406.in1"]
        ]
      },
      "aff__U412":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U420":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U421":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U422":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U413":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U414":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U417":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U413.out","add_all__U418.in0"],
          ["mul_d1__U414.out","add_all__U418.in1"],
          ["add_all__U419.in0","add_all__U418.out"],
          ["mul_d2__U415.out","add_all__U419.in1"],
          ["add_all__U420.in0","add_all__U419.out"],
          ["mul_d3__U416.out","add_all__U420.in1"],
          ["add_all__U421.in0","add_all__U420.out"],
          ["mul_d4__U417.out","add_all__U421.in1"],
          ["add_all__U422.in0","add_all__U421.out"],
          ["const_term.out","add_all__U422.in1"],
          ["self.out","add_all__U422.out"],
          ["mul_d0__U413.in0","coeff_0.out"],
          ["mul_d1__U414.in0","coeff_1.out"],
          ["mul_d2__U415.in0","coeff_2.out"],
          ["mul_d3__U416.in0","coeff_3.out"],
          ["mul_d4__U417.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U413.in1"],
          ["self.d.1","mul_d1__U414.in1"],
          ["self.d.2","mul_d2__U415.in1"],
          ["self.d.3","mul_d3__U416.in1"],
          ["self.d.4","mul_d4__U417.in1"]
        ]
      },
      "aff__U423":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U429":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U424":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U426":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U427":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U428":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U424.out","add_all__U429.in0"],
          ["mul_d1__U425.out","add_all__U429.in1"],
          ["add_all__U430.in0","add_all__U429.out"],
          ["mul_d2__U426.out","add_all__U430.in1"],
          ["add_all__U431.in0","add_all__U430.out"],
          ["mul_d3__U427.out","add_all__U431.in1"],
          ["add_all__U432.in0","add_all__U431.out"],
          ["mul_d4__U428.out","add_all__U432.in1"],
          ["add_all__U433.in0","add_all__U432.out"],
          ["const_term.out","add_all__U433.in1"],
          ["self.out","add_all__U433.out"],
          ["mul_d0__U424.in0","coeff_0.out"],
          ["mul_d1__U425.in0","coeff_1.out"],
          ["mul_d2__U426.in0","coeff_2.out"],
          ["mul_d3__U427.in0","coeff_3.out"],
          ["mul_d4__U428.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U424.in1"],
          ["self.d.1","mul_d1__U425.in1"],
          ["self.d.2","mul_d2__U426.in1"],
          ["self.d.3","mul_d3__U427.in1"],
          ["self.d.4","mul_d4__U428.in1"]
        ]
      },
      "aff__U434":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U440":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U441":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U442":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U443":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U444":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "mul_d0__U435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U438":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U439":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U435.out","add_all__U440.in0"],
          ["mul_d1__U436.out","add_all__U440.in1"],
          ["add_all__U441.in0","add_all__U440.out"],
          ["mul_d2__U437.out","add_all__U441.in1"],
          ["add_all__U442.in0","add_all__U441.out"],
          ["mul_d3__U438.out","add_all__U442.in1"],
          ["add_all__U443.in0","add_all__U442.out"],
          ["mul_d4__U439.out","add_all__U443.in1"],
          ["add_all__U444.in0","add_all__U443.out"],
          ["const_term.out","add_all__U444.in1"],
          ["self.out","add_all__U444.out"],
          ["mul_d0__U435.in0","coeff_0.out"],
          ["mul_d1__U436.in0","coeff_1.out"],
          ["mul_d2__U437.in0","coeff_2.out"],
          ["mul_d3__U438.in0","coeff_3.out"],
          ["mul_d4__U439.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U435.in1"],
          ["self.d.1","mul_d1__U436.in1"],
          ["self.d.2","mul_d2__U437.in1"],
          ["self.d.3","mul_d3__U438.in1"],
          ["self.d.4","mul_d4__U439.in1"]
        ]
      },
      "aff__U445":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U455":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U446":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U448":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U446.out","add_all__U451.in0"],
          ["mul_d1__U447.out","add_all__U451.in1"],
          ["add_all__U452.in0","add_all__U451.out"],
          ["mul_d2__U448.out","add_all__U452.in1"],
          ["add_all__U453.in0","add_all__U452.out"],
          ["mul_d3__U449.out","add_all__U453.in1"],
          ["add_all__U454.in0","add_all__U453.out"],
          ["mul_d4__U450.out","add_all__U454.in1"],
          ["add_all__U455.in0","add_all__U454.out"],
          ["const_term.out","add_all__U455.in1"],
          ["self.out","add_all__U455.out"],
          ["mul_d0__U446.in0","coeff_0.out"],
          ["mul_d1__U447.in0","coeff_1.out"],
          ["mul_d2__U448.in0","coeff_2.out"],
          ["mul_d3__U449.in0","coeff_3.out"],
          ["mul_d4__U450.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U446.in1"],
          ["self.d.1","mul_d1__U447.in1"],
          ["self.d.2","mul_d2__U448.in1"],
          ["self.d.3","mul_d3__U449.in1"],
          ["self.d.4","mul_d4__U450.in1"]
        ]
      },
      "aff__U456":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U462":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U463":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U464":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U465":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U458":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U459":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U460":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U461":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U457.out","add_all__U462.in0"],
          ["mul_d1__U458.out","add_all__U462.in1"],
          ["add_all__U463.in0","add_all__U462.out"],
          ["mul_d2__U459.out","add_all__U463.in1"],
          ["add_all__U464.in0","add_all__U463.out"],
          ["mul_d3__U460.out","add_all__U464.in1"],
          ["add_all__U465.in0","add_all__U464.out"],
          ["mul_d4__U461.out","add_all__U465.in1"],
          ["add_all__U466.in0","add_all__U465.out"],
          ["const_term.out","add_all__U466.in1"],
          ["self.out","add_all__U466.out"],
          ["mul_d0__U457.in0","coeff_0.out"],
          ["mul_d1__U458.in0","coeff_1.out"],
          ["mul_d2__U459.in0","coeff_2.out"],
          ["mul_d3__U460.in0","coeff_3.out"],
          ["mul_d4__U461.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U457.in1"],
          ["self.d.1","mul_d1__U458.in1"],
          ["self.d.2","mul_d2__U459.in1"],
          ["self.d.3","mul_d3__U460.in1"],
          ["self.d.4","mul_d4__U461.in1"]
        ]
      },
      "aff__U467":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U476":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U477":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U468":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U469":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U468.out","add_all__U473.in0"],
          ["mul_d1__U469.out","add_all__U473.in1"],
          ["add_all__U474.in0","add_all__U473.out"],
          ["mul_d2__U470.out","add_all__U474.in1"],
          ["add_all__U475.in0","add_all__U474.out"],
          ["mul_d3__U471.out","add_all__U475.in1"],
          ["add_all__U476.in0","add_all__U475.out"],
          ["mul_d4__U472.out","add_all__U476.in1"],
          ["add_all__U477.in0","add_all__U476.out"],
          ["const_term.out","add_all__U477.in1"],
          ["self.out","add_all__U477.out"],
          ["mul_d0__U468.in0","coeff_0.out"],
          ["mul_d1__U469.in0","coeff_1.out"],
          ["mul_d2__U470.in0","coeff_2.out"],
          ["mul_d3__U471.in0","coeff_3.out"],
          ["mul_d4__U472.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U468.in1"],
          ["self.d.1","mul_d1__U469.in1"],
          ["self.d.2","mul_d2__U470.in1"],
          ["self.d.3","mul_d3__U471.in1"],
          ["self.d.4","mul_d4__U472.in1"]
        ]
      },
      "aff__U478":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc5"]}
          },
          "mul_d0__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U480":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U483":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U479.out","add_all__U484.in0"],
          ["mul_d1__U480.out","add_all__U484.in1"],
          ["add_all__U485.in0","add_all__U484.out"],
          ["mul_d2__U481.out","add_all__U485.in1"],
          ["add_all__U486.in0","add_all__U485.out"],
          ["mul_d3__U482.out","add_all__U486.in1"],
          ["add_all__U487.in0","add_all__U486.out"],
          ["mul_d4__U483.out","add_all__U487.in1"],
          ["add_all__U488.in0","add_all__U487.out"],
          ["const_term.out","add_all__U488.in1"],
          ["self.out","add_all__U488.out"],
          ["mul_d0__U479.in0","coeff_0.out"],
          ["mul_d1__U480.in0","coeff_1.out"],
          ["mul_d2__U481.in0","coeff_2.out"],
          ["mul_d3__U482.in0","coeff_3.out"],
          ["mul_d4__U483.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U479.in1"],
          ["self.d.1","mul_d1__U480.in1"],
          ["self.d.2","mul_d2__U481.in1"],
          ["self.d.3","mul_d3__U482.in1"],
          ["self.d.4","mul_d4__U483.in1"]
        ]
      },
      "aff__U489":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U497":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U498":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U499":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U490":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U493":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U494":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U490.out","add_all__U495.in0"],
          ["mul_d1__U491.out","add_all__U495.in1"],
          ["add_all__U496.in0","add_all__U495.out"],
          ["mul_d2__U492.out","add_all__U496.in1"],
          ["add_all__U497.in0","add_all__U496.out"],
          ["mul_d3__U493.out","add_all__U497.in1"],
          ["add_all__U498.in0","add_all__U497.out"],
          ["mul_d4__U494.out","add_all__U498.in1"],
          ["add_all__U499.in0","add_all__U498.out"],
          ["const_term.out","add_all__U499.in1"],
          ["self.out","add_all__U499.out"],
          ["mul_d0__U490.in0","coeff_0.out"],
          ["mul_d1__U491.in0","coeff_1.out"],
          ["mul_d2__U492.in0","coeff_2.out"],
          ["mul_d3__U493.in0","coeff_3.out"],
          ["mul_d4__U494.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U490.in1"],
          ["self.d.1","mul_d1__U491.in1"],
          ["self.d.2","mul_d2__U492.in1"],
          ["self.d.3","mul_d3__U493.in1"],
          ["self.d.4","mul_d4__U494.in1"]
        ]
      },
      "aff__U500":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U507":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U510":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc4"]}
          },
          "mul_d0__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U502":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U503":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U504":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U505":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U501.out","add_all__U506.in0"],
          ["mul_d1__U502.out","add_all__U506.in1"],
          ["add_all__U507.in0","add_all__U506.out"],
          ["mul_d2__U503.out","add_all__U507.in1"],
          ["add_all__U508.in0","add_all__U507.out"],
          ["mul_d3__U504.out","add_all__U508.in1"],
          ["add_all__U509.in0","add_all__U508.out"],
          ["mul_d4__U505.out","add_all__U509.in1"],
          ["add_all__U510.in0","add_all__U509.out"],
          ["const_term.out","add_all__U510.in1"],
          ["self.out","add_all__U510.out"],
          ["mul_d0__U501.in0","coeff_0.out"],
          ["mul_d1__U502.in0","coeff_1.out"],
          ["mul_d2__U503.in0","coeff_2.out"],
          ["mul_d3__U504.in0","coeff_3.out"],
          ["mul_d4__U505.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U501.in1"],
          ["self.d.1","mul_d1__U502.in1"],
          ["self.d.2","mul_d2__U503.in1"],
          ["self.d.3","mul_d3__U504.in1"],
          ["self.d.4","mul_d4__U505.in1"]
        ]
      },
      "aff__U511":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U518":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U519":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U520":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U521":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U516":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U512.out","add_all__U517.in0"],
          ["mul_d1__U513.out","add_all__U517.in1"],
          ["add_all__U518.in0","add_all__U517.out"],
          ["mul_d2__U514.out","add_all__U518.in1"],
          ["add_all__U519.in0","add_all__U518.out"],
          ["mul_d3__U515.out","add_all__U519.in1"],
          ["add_all__U520.in0","add_all__U519.out"],
          ["mul_d4__U516.out","add_all__U520.in1"],
          ["add_all__U521.in0","add_all__U520.out"],
          ["const_term.out","add_all__U521.in1"],
          ["self.out","add_all__U521.out"],
          ["mul_d0__U512.in0","coeff_0.out"],
          ["mul_d1__U513.in0","coeff_1.out"],
          ["mul_d2__U514.in0","coeff_2.out"],
          ["mul_d3__U515.in0","coeff_3.out"],
          ["mul_d4__U516.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U512.in1"],
          ["self.d.1","mul_d1__U513.in1"],
          ["self.d.2","mul_d2__U514.in1"],
          ["self.d.3","mul_d3__U515.in1"],
          ["self.d.4","mul_d4__U516.in1"]
        ]
      },
      "aff__U522":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U528":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U529":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U532":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc3"]}
          },
          "mul_d0__U523":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U524":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U525":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U527":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U523.out","add_all__U528.in0"],
          ["mul_d1__U524.out","add_all__U528.in1"],
          ["add_all__U529.in0","add_all__U528.out"],
          ["mul_d2__U525.out","add_all__U529.in1"],
          ["add_all__U530.in0","add_all__U529.out"],
          ["mul_d3__U526.out","add_all__U530.in1"],
          ["add_all__U531.in0","add_all__U530.out"],
          ["mul_d4__U527.out","add_all__U531.in1"],
          ["add_all__U532.in0","add_all__U531.out"],
          ["const_term.out","add_all__U532.in1"],
          ["self.out","add_all__U532.out"],
          ["mul_d0__U523.in0","coeff_0.out"],
          ["mul_d1__U524.in0","coeff_1.out"],
          ["mul_d2__U525.in0","coeff_2.out"],
          ["mul_d3__U526.in0","coeff_3.out"],
          ["mul_d4__U527.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U523.in1"],
          ["self.d.1","mul_d1__U524.in1"],
          ["self.d.2","mul_d2__U525.in1"],
          ["self.d.3","mul_d3__U526.in1"],
          ["self.d.4","mul_d4__U527.in1"]
        ]
      },
      "aff__U533":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U539":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U540":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U534":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U535":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U538":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U534.out","add_all__U539.in0"],
          ["mul_d1__U535.out","add_all__U539.in1"],
          ["add_all__U540.in0","add_all__U539.out"],
          ["mul_d2__U536.out","add_all__U540.in1"],
          ["add_all__U541.in0","add_all__U540.out"],
          ["mul_d3__U537.out","add_all__U541.in1"],
          ["add_all__U542.in0","add_all__U541.out"],
          ["mul_d4__U538.out","add_all__U542.in1"],
          ["add_all__U543.in0","add_all__U542.out"],
          ["const_term.out","add_all__U543.in1"],
          ["self.out","add_all__U543.out"],
          ["mul_d0__U534.in0","coeff_0.out"],
          ["mul_d1__U535.in0","coeff_1.out"],
          ["mul_d2__U536.in0","coeff_2.out"],
          ["mul_d3__U537.in0","coeff_3.out"],
          ["mul_d4__U538.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U534.in1"],
          ["self.d.1","mul_d1__U535.in1"],
          ["self.d.2","mul_d2__U536.in1"],
          ["self.d.3","mul_d3__U537.in1"],
          ["self.d.4","mul_d4__U538.in1"]
        ]
      },
      "aff__U544":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U551":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U554":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "mul_d0__U545":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U546":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U549":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U545.out","add_all__U550.in0"],
          ["mul_d1__U546.out","add_all__U550.in1"],
          ["add_all__U551.in0","add_all__U550.out"],
          ["mul_d2__U547.out","add_all__U551.in1"],
          ["add_all__U552.in0","add_all__U551.out"],
          ["mul_d3__U548.out","add_all__U552.in1"],
          ["add_all__U553.in0","add_all__U552.out"],
          ["mul_d4__U549.out","add_all__U553.in1"],
          ["add_all__U554.in0","add_all__U553.out"],
          ["const_term.out","add_all__U554.in1"],
          ["self.out","add_all__U554.out"],
          ["mul_d0__U545.in0","coeff_0.out"],
          ["mul_d1__U546.in0","coeff_1.out"],
          ["mul_d2__U547.in0","coeff_2.out"],
          ["mul_d3__U548.in0","coeff_3.out"],
          ["mul_d4__U549.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U545.in1"],
          ["self.d.1","mul_d1__U546.in1"],
          ["self.d.2","mul_d2__U547.in1"],
          ["self.d.3","mul_d3__U548.in1"],
          ["self.d.4","mul_d4__U549.in1"]
        ]
      },
      "aff__U555":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U561":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U562":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U565":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U557":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U558":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U559":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U560":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U556.out","add_all__U561.in0"],
          ["mul_d1__U557.out","add_all__U561.in1"],
          ["add_all__U562.in0","add_all__U561.out"],
          ["mul_d2__U558.out","add_all__U562.in1"],
          ["add_all__U563.in0","add_all__U562.out"],
          ["mul_d3__U559.out","add_all__U563.in1"],
          ["add_all__U564.in0","add_all__U563.out"],
          ["mul_d4__U560.out","add_all__U564.in1"],
          ["add_all__U565.in0","add_all__U564.out"],
          ["const_term.out","add_all__U565.in1"],
          ["self.out","add_all__U565.out"],
          ["mul_d0__U556.in0","coeff_0.out"],
          ["mul_d1__U557.in0","coeff_1.out"],
          ["mul_d2__U558.in0","coeff_2.out"],
          ["mul_d3__U559.in0","coeff_3.out"],
          ["mul_d4__U560.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U556.in1"],
          ["self.d.1","mul_d1__U557.in1"],
          ["self.d.2","mul_d2__U558.in1"],
          ["self.d.3","mul_d3__U559.in1"],
          ["self.d.4","mul_d4__U560.in1"]
        ]
      },
      "aff__U566":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U574":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U575":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U576":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U567":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U571":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U567.out","add_all__U572.in0"],
          ["mul_d1__U568.out","add_all__U572.in1"],
          ["add_all__U573.in0","add_all__U572.out"],
          ["mul_d2__U569.out","add_all__U573.in1"],
          ["add_all__U574.in0","add_all__U573.out"],
          ["mul_d3__U570.out","add_all__U574.in1"],
          ["add_all__U575.in0","add_all__U574.out"],
          ["mul_d4__U571.out","add_all__U575.in1"],
          ["add_all__U576.in0","add_all__U575.out"],
          ["const_term.out","add_all__U576.in1"],
          ["self.out","add_all__U576.out"],
          ["mul_d0__U567.in0","coeff_0.out"],
          ["mul_d1__U568.in0","coeff_1.out"],
          ["mul_d2__U569.in0","coeff_2.out"],
          ["mul_d3__U570.in0","coeff_3.out"],
          ["mul_d4__U571.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U567.in1"],
          ["self.d.1","mul_d1__U568.in1"],
          ["self.d.2","mul_d2__U569.in1"],
          ["self.d.3","mul_d3__U570.in1"],
          ["self.d.4","mul_d4__U571.in1"]
        ]
      },
      "aff__U577":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U583":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U584":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U585":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U578":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U579":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U580":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U581":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U578.out","add_all__U583.in0"],
          ["mul_d1__U579.out","add_all__U583.in1"],
          ["add_all__U584.in0","add_all__U583.out"],
          ["mul_d2__U580.out","add_all__U584.in1"],
          ["add_all__U585.in0","add_all__U584.out"],
          ["mul_d3__U581.out","add_all__U585.in1"],
          ["add_all__U586.in0","add_all__U585.out"],
          ["mul_d4__U582.out","add_all__U586.in1"],
          ["add_all__U587.in0","add_all__U586.out"],
          ["const_term.out","add_all__U587.in1"],
          ["self.out","add_all__U587.out"],
          ["mul_d0__U578.in0","coeff_0.out"],
          ["mul_d1__U579.in0","coeff_1.out"],
          ["mul_d2__U580.in0","coeff_2.out"],
          ["mul_d3__U581.in0","coeff_3.out"],
          ["mul_d4__U582.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U578.in1"],
          ["self.d.1","mul_d1__U579.in1"],
          ["self.d.2","mul_d2__U580.in1"],
          ["self.d.3","mul_d3__U581.in1"],
          ["self.d.4","mul_d4__U582.in1"]
        ]
      },
      "aff__U588":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U594":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U595":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U596":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U597":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U598":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U589":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U590":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U592":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U593":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U589.out","add_all__U594.in0"],
          ["mul_d1__U590.out","add_all__U594.in1"],
          ["add_all__U595.in0","add_all__U594.out"],
          ["mul_d2__U591.out","add_all__U595.in1"],
          ["add_all__U596.in0","add_all__U595.out"],
          ["mul_d3__U592.out","add_all__U596.in1"],
          ["add_all__U597.in0","add_all__U596.out"],
          ["mul_d4__U593.out","add_all__U597.in1"],
          ["add_all__U598.in0","add_all__U597.out"],
          ["const_term.out","add_all__U598.in1"],
          ["self.out","add_all__U598.out"],
          ["mul_d0__U589.in0","coeff_0.out"],
          ["mul_d1__U590.in0","coeff_1.out"],
          ["mul_d2__U591.in0","coeff_2.out"],
          ["mul_d3__U592.in0","coeff_3.out"],
          ["mul_d4__U593.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U589.in1"],
          ["self.d.1","mul_d1__U590.in1"],
          ["self.d.2","mul_d2__U591.in1"],
          ["self.d.3","mul_d3__U592.in1"],
          ["self.d.4","mul_d4__U593.in1"]
        ]
      },
      "aff__U599":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U605":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U609":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U600":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U601":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U602":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U604":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U600.out","add_all__U605.in0"],
          ["mul_d1__U601.out","add_all__U605.in1"],
          ["add_all__U606.in0","add_all__U605.out"],
          ["mul_d2__U602.out","add_all__U606.in1"],
          ["add_all__U607.in0","add_all__U606.out"],
          ["mul_d3__U603.out","add_all__U607.in1"],
          ["add_all__U608.in0","add_all__U607.out"],
          ["mul_d4__U604.out","add_all__U608.in1"],
          ["add_all__U609.in0","add_all__U608.out"],
          ["const_term.out","add_all__U609.in1"],
          ["self.out","add_all__U609.out"],
          ["mul_d0__U600.in0","coeff_0.out"],
          ["mul_d1__U601.in0","coeff_1.out"],
          ["mul_d2__U602.in0","coeff_2.out"],
          ["mul_d3__U603.in0","coeff_3.out"],
          ["mul_d4__U604.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U600.in1"],
          ["self.d.1","mul_d1__U601.in1"],
          ["self.d.2","mul_d2__U602.in1"],
          ["self.d.3","mul_d3__U603.in1"],
          ["self.d.4","mul_d4__U604.in1"]
        ]
      },
      "aff__U610":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U616":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U617":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U618":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U619":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U620":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc4"]}
          },
          "mul_d0__U611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U612":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U613":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U614":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U615":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U611.out","add_all__U616.in0"],
          ["mul_d1__U612.out","add_all__U616.in1"],
          ["add_all__U617.in0","add_all__U616.out"],
          ["mul_d2__U613.out","add_all__U617.in1"],
          ["add_all__U618.in0","add_all__U617.out"],
          ["mul_d3__U614.out","add_all__U618.in1"],
          ["add_all__U619.in0","add_all__U618.out"],
          ["mul_d4__U615.out","add_all__U619.in1"],
          ["add_all__U620.in0","add_all__U619.out"],
          ["const_term.out","add_all__U620.in1"],
          ["self.out","add_all__U620.out"],
          ["mul_d0__U611.in0","coeff_0.out"],
          ["mul_d1__U612.in0","coeff_1.out"],
          ["mul_d2__U613.in0","coeff_2.out"],
          ["mul_d3__U614.in0","coeff_3.out"],
          ["mul_d4__U615.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U611.in1"],
          ["self.d.1","mul_d1__U612.in1"],
          ["self.d.2","mul_d2__U613.in1"],
          ["self.d.3","mul_d3__U614.in1"],
          ["self.d.4","mul_d4__U615.in1"]
        ]
      },
      "aff__U621":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U627":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U628":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U629":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U630":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U631":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U622":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U622.out","add_all__U627.in0"],
          ["mul_d1__U623.out","add_all__U627.in1"],
          ["add_all__U628.in0","add_all__U627.out"],
          ["mul_d2__U624.out","add_all__U628.in1"],
          ["add_all__U629.in0","add_all__U628.out"],
          ["mul_d3__U625.out","add_all__U629.in1"],
          ["add_all__U630.in0","add_all__U629.out"],
          ["mul_d4__U626.out","add_all__U630.in1"],
          ["add_all__U631.in0","add_all__U630.out"],
          ["const_term.out","add_all__U631.in1"],
          ["self.out","add_all__U631.out"],
          ["mul_d0__U622.in0","coeff_0.out"],
          ["mul_d1__U623.in0","coeff_1.out"],
          ["mul_d2__U624.in0","coeff_2.out"],
          ["mul_d3__U625.in0","coeff_3.out"],
          ["mul_d4__U626.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U622.in1"],
          ["self.d.1","mul_d1__U623.in1"],
          ["self.d.2","mul_d2__U624.in1"],
          ["self.d.3","mul_d3__U625.in1"],
          ["self.d.4","mul_d4__U626.in1"]
        ]
      },
      "aff__U632":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U638":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U639":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U640":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U641":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U642":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U634":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U635":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U636":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U637":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U633.out","add_all__U638.in0"],
          ["mul_d1__U634.out","add_all__U638.in1"],
          ["add_all__U639.in0","add_all__U638.out"],
          ["mul_d2__U635.out","add_all__U639.in1"],
          ["add_all__U640.in0","add_all__U639.out"],
          ["mul_d3__U636.out","add_all__U640.in1"],
          ["add_all__U641.in0","add_all__U640.out"],
          ["mul_d4__U637.out","add_all__U641.in1"],
          ["add_all__U642.in0","add_all__U641.out"],
          ["const_term.out","add_all__U642.in1"],
          ["self.out","add_all__U642.out"],
          ["mul_d0__U633.in0","coeff_0.out"],
          ["mul_d1__U634.in0","coeff_1.out"],
          ["mul_d2__U635.in0","coeff_2.out"],
          ["mul_d3__U636.in0","coeff_3.out"],
          ["mul_d4__U637.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U633.in1"],
          ["self.d.1","mul_d1__U634.in1"],
          ["self.d.2","mul_d2__U635.in1"],
          ["self.d.3","mul_d3__U636.in1"],
          ["self.d.4","mul_d4__U637.in1"]
        ]
      },
      "aff__U643":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U649":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U650":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U651":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U652":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U653":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U644":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U645":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U646":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U647":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U648":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U644.out","add_all__U649.in0"],
          ["mul_d1__U645.out","add_all__U649.in1"],
          ["add_all__U650.in0","add_all__U649.out"],
          ["mul_d2__U646.out","add_all__U650.in1"],
          ["add_all__U651.in0","add_all__U650.out"],
          ["mul_d3__U647.out","add_all__U651.in1"],
          ["add_all__U652.in0","add_all__U651.out"],
          ["mul_d4__U648.out","add_all__U652.in1"],
          ["add_all__U653.in0","add_all__U652.out"],
          ["const_term.out","add_all__U653.in1"],
          ["self.out","add_all__U653.out"],
          ["mul_d0__U644.in0","coeff_0.out"],
          ["mul_d1__U645.in0","coeff_1.out"],
          ["mul_d2__U646.in0","coeff_2.out"],
          ["mul_d3__U647.in0","coeff_3.out"],
          ["mul_d4__U648.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U644.in1"],
          ["self.d.1","mul_d1__U645.in1"],
          ["self.d.2","mul_d2__U646.in1"],
          ["self.d.3","mul_d3__U647.in1"],
          ["self.d.4","mul_d4__U648.in1"]
        ]
      },
      "aff__U654":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U660":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U661":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U662":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U663":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U664":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U655":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U656":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U657":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U658":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U659":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U655.out","add_all__U660.in0"],
          ["mul_d1__U656.out","add_all__U660.in1"],
          ["add_all__U661.in0","add_all__U660.out"],
          ["mul_d2__U657.out","add_all__U661.in1"],
          ["add_all__U662.in0","add_all__U661.out"],
          ["mul_d3__U658.out","add_all__U662.in1"],
          ["add_all__U663.in0","add_all__U662.out"],
          ["mul_d4__U659.out","add_all__U663.in1"],
          ["add_all__U664.in0","add_all__U663.out"],
          ["const_term.out","add_all__U664.in1"],
          ["self.out","add_all__U664.out"],
          ["mul_d0__U655.in0","coeff_0.out"],
          ["mul_d1__U656.in0","coeff_1.out"],
          ["mul_d2__U657.in0","coeff_2.out"],
          ["mul_d3__U658.in0","coeff_3.out"],
          ["mul_d4__U659.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U655.in1"],
          ["self.d.1","mul_d1__U656.in1"],
          ["self.d.2","mul_d2__U657.in1"],
          ["self.d.3","mul_d3__U658.in1"],
          ["self.d.4","mul_d4__U659.in1"]
        ]
      },
      "aff__U665":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U671":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U672":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U673":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U674":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U675":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U666":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U667":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U668":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U669":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U670":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U666.out","add_all__U671.in0"],
          ["mul_d1__U667.out","add_all__U671.in1"],
          ["add_all__U672.in0","add_all__U671.out"],
          ["mul_d2__U668.out","add_all__U672.in1"],
          ["add_all__U673.in0","add_all__U672.out"],
          ["mul_d3__U669.out","add_all__U673.in1"],
          ["add_all__U674.in0","add_all__U673.out"],
          ["mul_d4__U670.out","add_all__U674.in1"],
          ["add_all__U675.in0","add_all__U674.out"],
          ["const_term.out","add_all__U675.in1"],
          ["self.out","add_all__U675.out"],
          ["mul_d0__U666.in0","coeff_0.out"],
          ["mul_d1__U667.in0","coeff_1.out"],
          ["mul_d2__U668.in0","coeff_2.out"],
          ["mul_d3__U669.in0","coeff_3.out"],
          ["mul_d4__U670.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U666.in1"],
          ["self.d.1","mul_d1__U667.in1"],
          ["self.d.2","mul_d2__U668.in1"],
          ["self.d.3","mul_d3__U669.in1"],
          ["self.d.4","mul_d4__U670.in1"]
        ]
      },
      "aff__U676":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U682":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U683":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U684":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U685":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U686":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U677":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U678":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U679":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U680":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U681":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U677.out","add_all__U682.in0"],
          ["mul_d1__U678.out","add_all__U682.in1"],
          ["add_all__U683.in0","add_all__U682.out"],
          ["mul_d2__U679.out","add_all__U683.in1"],
          ["add_all__U684.in0","add_all__U683.out"],
          ["mul_d3__U680.out","add_all__U684.in1"],
          ["add_all__U685.in0","add_all__U684.out"],
          ["mul_d4__U681.out","add_all__U685.in1"],
          ["add_all__U686.in0","add_all__U685.out"],
          ["const_term.out","add_all__U686.in1"],
          ["self.out","add_all__U686.out"],
          ["mul_d0__U677.in0","coeff_0.out"],
          ["mul_d1__U678.in0","coeff_1.out"],
          ["mul_d2__U679.in0","coeff_2.out"],
          ["mul_d3__U680.in0","coeff_3.out"],
          ["mul_d4__U681.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U677.in1"],
          ["self.d.1","mul_d1__U678.in1"],
          ["self.d.2","mul_d2__U679.in1"],
          ["self.d.3","mul_d3__U680.in1"],
          ["self.d.4","mul_d4__U681.in1"]
        ]
      },
      "aff__U687":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U693":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U694":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U695":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U696":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U697":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U688":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U690":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U688.out","add_all__U693.in0"],
          ["mul_d1__U689.out","add_all__U693.in1"],
          ["add_all__U694.in0","add_all__U693.out"],
          ["mul_d2__U690.out","add_all__U694.in1"],
          ["add_all__U695.in0","add_all__U694.out"],
          ["mul_d3__U691.out","add_all__U695.in1"],
          ["add_all__U696.in0","add_all__U695.out"],
          ["mul_d4__U692.out","add_all__U696.in1"],
          ["add_all__U697.in0","add_all__U696.out"],
          ["const_term.out","add_all__U697.in1"],
          ["self.out","add_all__U697.out"],
          ["mul_d0__U688.in0","coeff_0.out"],
          ["mul_d1__U689.in0","coeff_1.out"],
          ["mul_d2__U690.in0","coeff_2.out"],
          ["mul_d3__U691.in0","coeff_3.out"],
          ["mul_d4__U692.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U688.in1"],
          ["self.d.1","mul_d1__U689.in1"],
          ["self.d.2","mul_d2__U690.in1"],
          ["self.d.3","mul_d3__U691.in1"],
          ["self.d.4","mul_d4__U692.in1"]
        ]
      },
      "aff__U698":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U707":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U708":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U699":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U700":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U701":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U702":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U703":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U699.out","add_all__U704.in0"],
          ["mul_d1__U700.out","add_all__U704.in1"],
          ["add_all__U705.in0","add_all__U704.out"],
          ["mul_d2__U701.out","add_all__U705.in1"],
          ["add_all__U706.in0","add_all__U705.out"],
          ["mul_d3__U702.out","add_all__U706.in1"],
          ["add_all__U707.in0","add_all__U706.out"],
          ["mul_d4__U703.out","add_all__U707.in1"],
          ["add_all__U708.in0","add_all__U707.out"],
          ["const_term.out","add_all__U708.in1"],
          ["self.out","add_all__U708.out"],
          ["mul_d0__U699.in0","coeff_0.out"],
          ["mul_d1__U700.in0","coeff_1.out"],
          ["mul_d2__U701.in0","coeff_2.out"],
          ["mul_d3__U702.in0","coeff_3.out"],
          ["mul_d4__U703.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U699.in1"],
          ["self.d.1","mul_d1__U700.in1"],
          ["self.d.2","mul_d2__U701.in1"],
          ["self.d.3","mul_d3__U702.in1"],
          ["self.d.4","mul_d4__U703.in1"]
        ]
      },
      "aff__U709":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U715":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U716":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U710":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U712":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U714":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U710.out","add_all__U715.in0"],
          ["mul_d1__U711.out","add_all__U715.in1"],
          ["add_all__U716.in0","add_all__U715.out"],
          ["mul_d2__U712.out","add_all__U716.in1"],
          ["add_all__U717.in0","add_all__U716.out"],
          ["mul_d3__U713.out","add_all__U717.in1"],
          ["add_all__U718.in0","add_all__U717.out"],
          ["mul_d4__U714.out","add_all__U718.in1"],
          ["add_all__U719.in0","add_all__U718.out"],
          ["const_term.out","add_all__U719.in1"],
          ["self.out","add_all__U719.out"],
          ["mul_d0__U710.in0","coeff_0.out"],
          ["mul_d1__U711.in0","coeff_1.out"],
          ["mul_d2__U712.in0","coeff_2.out"],
          ["mul_d3__U713.in0","coeff_3.out"],
          ["mul_d4__U714.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U710.in1"],
          ["self.d.1","mul_d1__U711.in1"],
          ["self.d.2","mul_d2__U712.in1"],
          ["self.d.3","mul_d3__U713.in1"],
          ["self.d.4","mul_d4__U714.in1"]
        ]
      },
      "aff__U720":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U726":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U727":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U728":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U729":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U730":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U721":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U722":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U724":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U721.out","add_all__U726.in0"],
          ["mul_d1__U722.out","add_all__U726.in1"],
          ["add_all__U727.in0","add_all__U726.out"],
          ["mul_d2__U723.out","add_all__U727.in1"],
          ["add_all__U728.in0","add_all__U727.out"],
          ["mul_d3__U724.out","add_all__U728.in1"],
          ["add_all__U729.in0","add_all__U728.out"],
          ["mul_d4__U725.out","add_all__U729.in1"],
          ["add_all__U730.in0","add_all__U729.out"],
          ["const_term.out","add_all__U730.in1"],
          ["self.out","add_all__U730.out"],
          ["mul_d0__U721.in0","coeff_0.out"],
          ["mul_d1__U722.in0","coeff_1.out"],
          ["mul_d2__U723.in0","coeff_2.out"],
          ["mul_d3__U724.in0","coeff_3.out"],
          ["mul_d4__U725.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U721.in1"],
          ["self.d.1","mul_d1__U722.in1"],
          ["self.d.2","mul_d2__U723.in1"],
          ["self.d.3","mul_d3__U724.in1"],
          ["self.d.4","mul_d4__U725.in1"]
        ]
      },
      "aff__U73":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U79":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U80":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U81":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c6"]}
          },
          "mul_d0__U74":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U75":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U76":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U77":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U74.out","add_all__U79.in0"],
          ["mul_d1__U75.out","add_all__U79.in1"],
          ["add_all__U80.in0","add_all__U79.out"],
          ["mul_d2__U76.out","add_all__U80.in1"],
          ["add_all__U81.in0","add_all__U80.out"],
          ["mul_d3__U77.out","add_all__U81.in1"],
          ["add_all__U82.in0","add_all__U81.out"],
          ["mul_d4__U78.out","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["const_term.out","add_all__U83.in1"],
          ["self.out","add_all__U83.out"],
          ["mul_d0__U74.in0","coeff_0.out"],
          ["mul_d1__U75.in0","coeff_1.out"],
          ["mul_d2__U76.in0","coeff_2.out"],
          ["mul_d3__U77.in0","coeff_3.out"],
          ["mul_d4__U78.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U74.in1"],
          ["self.d.1","mul_d1__U75.in1"],
          ["self.d.2","mul_d2__U76.in1"],
          ["self.d.3","mul_d3__U77.in1"],
          ["self.d.4","mul_d4__U78.in1"]
        ]
      },
      "aff__U731":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U738":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U739":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U741":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U732":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U733":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U734":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U735":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U736":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U732.out","add_all__U737.in0"],
          ["mul_d1__U733.out","add_all__U737.in1"],
          ["add_all__U738.in0","add_all__U737.out"],
          ["mul_d2__U734.out","add_all__U738.in1"],
          ["add_all__U739.in0","add_all__U738.out"],
          ["mul_d3__U735.out","add_all__U739.in1"],
          ["add_all__U740.in0","add_all__U739.out"],
          ["mul_d4__U736.out","add_all__U740.in1"],
          ["add_all__U741.in0","add_all__U740.out"],
          ["const_term.out","add_all__U741.in1"],
          ["self.out","add_all__U741.out"],
          ["mul_d0__U732.in0","coeff_0.out"],
          ["mul_d1__U733.in0","coeff_1.out"],
          ["mul_d2__U734.in0","coeff_2.out"],
          ["mul_d3__U735.in0","coeff_3.out"],
          ["mul_d4__U736.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U732.in1"],
          ["self.d.1","mul_d1__U733.in1"],
          ["self.d.2","mul_d2__U734.in1"],
          ["self.d.3","mul_d3__U735.in1"],
          ["self.d.4","mul_d4__U736.in1"]
        ]
      },
      "aff__U742":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U750":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U751":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U752":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc4"]}
          },
          "mul_d0__U743":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U744":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U745":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U746":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U747":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U743.out","add_all__U748.in0"],
          ["mul_d1__U744.out","add_all__U748.in1"],
          ["add_all__U749.in0","add_all__U748.out"],
          ["mul_d2__U745.out","add_all__U749.in1"],
          ["add_all__U750.in0","add_all__U749.out"],
          ["mul_d3__U746.out","add_all__U750.in1"],
          ["add_all__U751.in0","add_all__U750.out"],
          ["mul_d4__U747.out","add_all__U751.in1"],
          ["add_all__U752.in0","add_all__U751.out"],
          ["const_term.out","add_all__U752.in1"],
          ["self.out","add_all__U752.out"],
          ["mul_d0__U743.in0","coeff_0.out"],
          ["mul_d1__U744.in0","coeff_1.out"],
          ["mul_d2__U745.in0","coeff_2.out"],
          ["mul_d3__U746.in0","coeff_3.out"],
          ["mul_d4__U747.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U743.in1"],
          ["self.d.1","mul_d1__U744.in1"],
          ["self.d.2","mul_d2__U745.in1"],
          ["self.d.3","mul_d3__U746.in1"],
          ["self.d.4","mul_d4__U747.in1"]
        ]
      },
      "aff__U753":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U759":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U760":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U761":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U754":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U755":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U756":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U757":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U754.out","add_all__U759.in0"],
          ["mul_d1__U755.out","add_all__U759.in1"],
          ["add_all__U760.in0","add_all__U759.out"],
          ["mul_d2__U756.out","add_all__U760.in1"],
          ["add_all__U761.in0","add_all__U760.out"],
          ["mul_d3__U757.out","add_all__U761.in1"],
          ["add_all__U762.in0","add_all__U761.out"],
          ["mul_d4__U758.out","add_all__U762.in1"],
          ["add_all__U763.in0","add_all__U762.out"],
          ["const_term.out","add_all__U763.in1"],
          ["self.out","add_all__U763.out"],
          ["mul_d0__U754.in0","coeff_0.out"],
          ["mul_d1__U755.in0","coeff_1.out"],
          ["mul_d2__U756.in0","coeff_2.out"],
          ["mul_d3__U757.in0","coeff_3.out"],
          ["mul_d4__U758.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U754.in1"],
          ["self.d.1","mul_d1__U755.in1"],
          ["self.d.2","mul_d2__U756.in1"],
          ["self.d.3","mul_d3__U757.in1"],
          ["self.d.4","mul_d4__U758.in1"]
        ]
      },
      "aff__U764":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U774":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "mul_d0__U765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U766":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U767":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U768":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U765.out","add_all__U770.in0"],
          ["mul_d1__U766.out","add_all__U770.in1"],
          ["add_all__U771.in0","add_all__U770.out"],
          ["mul_d2__U767.out","add_all__U771.in1"],
          ["add_all__U772.in0","add_all__U771.out"],
          ["mul_d3__U768.out","add_all__U772.in1"],
          ["add_all__U773.in0","add_all__U772.out"],
          ["mul_d4__U769.out","add_all__U773.in1"],
          ["add_all__U774.in0","add_all__U773.out"],
          ["const_term.out","add_all__U774.in1"],
          ["self.out","add_all__U774.out"],
          ["mul_d0__U765.in0","coeff_0.out"],
          ["mul_d1__U766.in0","coeff_1.out"],
          ["mul_d2__U767.in0","coeff_2.out"],
          ["mul_d3__U768.in0","coeff_3.out"],
          ["mul_d4__U769.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U765.in1"],
          ["self.d.1","mul_d1__U766.in1"],
          ["self.d.2","mul_d2__U767.in1"],
          ["self.d.3","mul_d3__U768.in1"],
          ["self.d.4","mul_d4__U769.in1"]
        ]
      },
      "aff__U775":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U778":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U780":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U776.out","add_all__U781.in0"],
          ["mul_d1__U777.out","add_all__U781.in1"],
          ["add_all__U782.in0","add_all__U781.out"],
          ["mul_d2__U778.out","add_all__U782.in1"],
          ["add_all__U783.in0","add_all__U782.out"],
          ["mul_d3__U779.out","add_all__U783.in1"],
          ["add_all__U784.in0","add_all__U783.out"],
          ["mul_d4__U780.out","add_all__U784.in1"],
          ["add_all__U785.in0","add_all__U784.out"],
          ["const_term.out","add_all__U785.in1"],
          ["self.out","add_all__U785.out"],
          ["mul_d0__U776.in0","coeff_0.out"],
          ["mul_d1__U777.in0","coeff_1.out"],
          ["mul_d2__U778.in0","coeff_2.out"],
          ["mul_d3__U779.in0","coeff_3.out"],
          ["mul_d4__U780.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U776.in1"],
          ["self.d.1","mul_d1__U777.in1"],
          ["self.d.2","mul_d2__U778.in1"],
          ["self.d.3","mul_d3__U779.in1"],
          ["self.d.4","mul_d4__U780.in1"]
        ]
      },
      "aff__U786":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U793":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U794":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "mul_d0__U787":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U788":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U789":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U790":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U791":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U787.out","add_all__U792.in0"],
          ["mul_d1__U788.out","add_all__U792.in1"],
          ["add_all__U793.in0","add_all__U792.out"],
          ["mul_d2__U789.out","add_all__U793.in1"],
          ["add_all__U794.in0","add_all__U793.out"],
          ["mul_d3__U790.out","add_all__U794.in1"],
          ["add_all__U795.in0","add_all__U794.out"],
          ["mul_d4__U791.out","add_all__U795.in1"],
          ["add_all__U796.in0","add_all__U795.out"],
          ["const_term.out","add_all__U796.in1"],
          ["self.out","add_all__U796.out"],
          ["mul_d0__U787.in0","coeff_0.out"],
          ["mul_d1__U788.in0","coeff_1.out"],
          ["mul_d2__U789.in0","coeff_2.out"],
          ["mul_d3__U790.in0","coeff_3.out"],
          ["mul_d4__U791.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U787.in1"],
          ["self.d.1","mul_d1__U788.in1"],
          ["self.d.2","mul_d2__U789.in1"],
          ["self.d.3","mul_d3__U790.in1"],
          ["self.d.4","mul_d4__U791.in1"]
        ]
      },
      "aff__U797":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U804":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U798":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U800":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U802":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U798.out","add_all__U803.in0"],
          ["mul_d1__U799.out","add_all__U803.in1"],
          ["add_all__U804.in0","add_all__U803.out"],
          ["mul_d2__U800.out","add_all__U804.in1"],
          ["add_all__U805.in0","add_all__U804.out"],
          ["mul_d3__U801.out","add_all__U805.in1"],
          ["add_all__U806.in0","add_all__U805.out"],
          ["mul_d4__U802.out","add_all__U806.in1"],
          ["add_all__U807.in0","add_all__U806.out"],
          ["const_term.out","add_all__U807.in1"],
          ["self.out","add_all__U807.out"],
          ["mul_d0__U798.in0","coeff_0.out"],
          ["mul_d1__U799.in0","coeff_1.out"],
          ["mul_d2__U800.in0","coeff_2.out"],
          ["mul_d3__U801.in0","coeff_3.out"],
          ["mul_d4__U802.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U798.in1"],
          ["self.d.1","mul_d1__U799.in1"],
          ["self.d.2","mul_d2__U800.in1"],
          ["self.d.3","mul_d3__U801.in1"],
          ["self.d.4","mul_d4__U802.in1"]
        ]
      },
      "aff__U808":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U814":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U815":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U816":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U817":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U818":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc3"]}
          },
          "mul_d0__U809":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U810":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U811":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U812":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U809.out","add_all__U814.in0"],
          ["mul_d1__U810.out","add_all__U814.in1"],
          ["add_all__U815.in0","add_all__U814.out"],
          ["mul_d2__U811.out","add_all__U815.in1"],
          ["add_all__U816.in0","add_all__U815.out"],
          ["mul_d3__U812.out","add_all__U816.in1"],
          ["add_all__U817.in0","add_all__U816.out"],
          ["mul_d4__U813.out","add_all__U817.in1"],
          ["add_all__U818.in0","add_all__U817.out"],
          ["const_term.out","add_all__U818.in1"],
          ["self.out","add_all__U818.out"],
          ["mul_d0__U809.in0","coeff_0.out"],
          ["mul_d1__U810.in0","coeff_1.out"],
          ["mul_d2__U811.in0","coeff_2.out"],
          ["mul_d3__U812.in0","coeff_3.out"],
          ["mul_d4__U813.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U809.in1"],
          ["self.d.1","mul_d1__U810.in1"],
          ["self.d.2","mul_d2__U811.in1"],
          ["self.d.3","mul_d3__U812.in1"],
          ["self.d.4","mul_d4__U813.in1"]
        ]
      },
      "aff__U819":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U825":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U826":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U827":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U828":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U829":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U820":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U821":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U822":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U823":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U824":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U820.out","add_all__U825.in0"],
          ["mul_d1__U821.out","add_all__U825.in1"],
          ["add_all__U826.in0","add_all__U825.out"],
          ["mul_d2__U822.out","add_all__U826.in1"],
          ["add_all__U827.in0","add_all__U826.out"],
          ["mul_d3__U823.out","add_all__U827.in1"],
          ["add_all__U828.in0","add_all__U827.out"],
          ["mul_d4__U824.out","add_all__U828.in1"],
          ["add_all__U829.in0","add_all__U828.out"],
          ["const_term.out","add_all__U829.in1"],
          ["self.out","add_all__U829.out"],
          ["mul_d0__U820.in0","coeff_0.out"],
          ["mul_d1__U821.in0","coeff_1.out"],
          ["mul_d2__U822.in0","coeff_2.out"],
          ["mul_d3__U823.in0","coeff_3.out"],
          ["mul_d4__U824.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U820.in1"],
          ["self.d.1","mul_d1__U821.in1"],
          ["self.d.2","mul_d2__U822.in1"],
          ["self.d.3","mul_d3__U823.in1"],
          ["self.d.4","mul_d4__U824.in1"]
        ]
      },
      "aff__U830":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U834":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U831.out","add_all__U836.in0"],
          ["mul_d1__U832.out","add_all__U836.in1"],
          ["add_all__U837.in0","add_all__U836.out"],
          ["mul_d2__U833.out","add_all__U837.in1"],
          ["add_all__U838.in0","add_all__U837.out"],
          ["mul_d3__U834.out","add_all__U838.in1"],
          ["add_all__U839.in0","add_all__U838.out"],
          ["mul_d4__U835.out","add_all__U839.in1"],
          ["add_all__U840.in0","add_all__U839.out"],
          ["const_term.out","add_all__U840.in1"],
          ["self.out","add_all__U840.out"],
          ["mul_d0__U831.in0","coeff_0.out"],
          ["mul_d1__U832.in0","coeff_1.out"],
          ["mul_d2__U833.in0","coeff_2.out"],
          ["mul_d3__U834.in0","coeff_3.out"],
          ["mul_d4__U835.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U831.in1"],
          ["self.d.1","mul_d1__U832.in1"],
          ["self.d.2","mul_d2__U833.in1"],
          ["self.d.3","mul_d3__U834.in1"],
          ["self.d.4","mul_d4__U835.in1"]
        ]
      },
      "aff__U841":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U847":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U848":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U849":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U850":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U851":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U842":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U843":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U844":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U842.out","add_all__U847.in0"],
          ["mul_d1__U843.out","add_all__U847.in1"],
          ["add_all__U848.in0","add_all__U847.out"],
          ["mul_d2__U844.out","add_all__U848.in1"],
          ["add_all__U849.in0","add_all__U848.out"],
          ["mul_d3__U845.out","add_all__U849.in1"],
          ["add_all__U850.in0","add_all__U849.out"],
          ["mul_d4__U846.out","add_all__U850.in1"],
          ["add_all__U851.in0","add_all__U850.out"],
          ["const_term.out","add_all__U851.in1"],
          ["self.out","add_all__U851.out"],
          ["mul_d0__U842.in0","coeff_0.out"],
          ["mul_d1__U843.in0","coeff_1.out"],
          ["mul_d2__U844.in0","coeff_2.out"],
          ["mul_d3__U845.in0","coeff_3.out"],
          ["mul_d4__U846.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U842.in1"],
          ["self.d.1","mul_d1__U843.in1"],
          ["self.d.2","mul_d2__U844.in1"],
          ["self.d.3","mul_d3__U845.in1"],
          ["self.d.4","mul_d4__U846.in1"]
        ]
      },
      "aff__U852":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "mul_d0__U853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U854":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U856":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U853.out","add_all__U858.in0"],
          ["mul_d1__U854.out","add_all__U858.in1"],
          ["add_all__U859.in0","add_all__U858.out"],
          ["mul_d2__U855.out","add_all__U859.in1"],
          ["add_all__U860.in0","add_all__U859.out"],
          ["mul_d3__U856.out","add_all__U860.in1"],
          ["add_all__U861.in0","add_all__U860.out"],
          ["mul_d4__U857.out","add_all__U861.in1"],
          ["add_all__U862.in0","add_all__U861.out"],
          ["const_term.out","add_all__U862.in1"],
          ["self.out","add_all__U862.out"],
          ["mul_d0__U853.in0","coeff_0.out"],
          ["mul_d1__U854.in0","coeff_1.out"],
          ["mul_d2__U855.in0","coeff_2.out"],
          ["mul_d3__U856.in0","coeff_3.out"],
          ["mul_d4__U857.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U853.in1"],
          ["self.d.1","mul_d1__U854.in1"],
          ["self.d.2","mul_d2__U855.in1"],
          ["self.d.3","mul_d3__U856.in1"],
          ["self.d.4","mul_d4__U857.in1"]
        ]
      },
      "aff__U863":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U869":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U870":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U871":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U872":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U873":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U864":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U865":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U866":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U867":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U868":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U864.out","add_all__U869.in0"],
          ["mul_d1__U865.out","add_all__U869.in1"],
          ["add_all__U870.in0","add_all__U869.out"],
          ["mul_d2__U866.out","add_all__U870.in1"],
          ["add_all__U871.in0","add_all__U870.out"],
          ["mul_d3__U867.out","add_all__U871.in1"],
          ["add_all__U872.in0","add_all__U871.out"],
          ["mul_d4__U868.out","add_all__U872.in1"],
          ["add_all__U873.in0","add_all__U872.out"],
          ["const_term.out","add_all__U873.in1"],
          ["self.out","add_all__U873.out"],
          ["mul_d0__U864.in0","coeff_0.out"],
          ["mul_d1__U865.in0","coeff_1.out"],
          ["mul_d2__U866.in0","coeff_2.out"],
          ["mul_d3__U867.in0","coeff_3.out"],
          ["mul_d4__U868.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U864.in1"],
          ["self.d.1","mul_d1__U865.in1"],
          ["self.d.2","mul_d2__U866.in1"],
          ["self.d.3","mul_d3__U867.in1"],
          ["self.d.4","mul_d4__U868.in1"]
        ]
      },
      "aff__U874":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U882":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U883":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U884":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "mul_d0__U875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U876":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U877":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U878":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U879":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U875.out","add_all__U880.in0"],
          ["mul_d1__U876.out","add_all__U880.in1"],
          ["add_all__U881.in0","add_all__U880.out"],
          ["mul_d2__U877.out","add_all__U881.in1"],
          ["add_all__U882.in0","add_all__U881.out"],
          ["mul_d3__U878.out","add_all__U882.in1"],
          ["add_all__U883.in0","add_all__U882.out"],
          ["mul_d4__U879.out","add_all__U883.in1"],
          ["add_all__U884.in0","add_all__U883.out"],
          ["const_term.out","add_all__U884.in1"],
          ["self.out","add_all__U884.out"],
          ["mul_d0__U875.in0","coeff_0.out"],
          ["mul_d1__U876.in0","coeff_1.out"],
          ["mul_d2__U877.in0","coeff_2.out"],
          ["mul_d3__U878.in0","coeff_3.out"],
          ["mul_d4__U879.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U875.in1"],
          ["self.d.1","mul_d1__U876.in1"],
          ["self.d.2","mul_d2__U877.in1"],
          ["self.d.3","mul_d3__U878.in1"],
          ["self.d.4","mul_d4__U879.in1"]
        ]
      },
      "aff__U885":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U891":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U892":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U893":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U894":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U886":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U888":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U890":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U886.out","add_all__U891.in0"],
          ["mul_d1__U887.out","add_all__U891.in1"],
          ["add_all__U892.in0","add_all__U891.out"],
          ["mul_d2__U888.out","add_all__U892.in1"],
          ["add_all__U893.in0","add_all__U892.out"],
          ["mul_d3__U889.out","add_all__U893.in1"],
          ["add_all__U894.in0","add_all__U893.out"],
          ["mul_d4__U890.out","add_all__U894.in1"],
          ["add_all__U895.in0","add_all__U894.out"],
          ["const_term.out","add_all__U895.in1"],
          ["self.out","add_all__U895.out"],
          ["mul_d0__U886.in0","coeff_0.out"],
          ["mul_d1__U887.in0","coeff_1.out"],
          ["mul_d2__U888.in0","coeff_2.out"],
          ["mul_d3__U889.in0","coeff_3.out"],
          ["mul_d4__U890.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U886.in1"],
          ["self.d.1","mul_d1__U887.in1"],
          ["self.d.2","mul_d2__U888.in1"],
          ["self.d.3","mul_d3__U889.in1"],
          ["self.d.4","mul_d4__U890.in1"]
        ]
      },
      "aff__U896":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U902":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U903":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U904":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U905":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U906":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U897":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U898":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U899":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U900":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U901":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U897.out","add_all__U902.in0"],
          ["mul_d1__U898.out","add_all__U902.in1"],
          ["add_all__U903.in0","add_all__U902.out"],
          ["mul_d2__U899.out","add_all__U903.in1"],
          ["add_all__U904.in0","add_all__U903.out"],
          ["mul_d3__U900.out","add_all__U904.in1"],
          ["add_all__U905.in0","add_all__U904.out"],
          ["mul_d4__U901.out","add_all__U905.in1"],
          ["add_all__U906.in0","add_all__U905.out"],
          ["const_term.out","add_all__U906.in1"],
          ["self.out","add_all__U906.out"],
          ["mul_d0__U897.in0","coeff_0.out"],
          ["mul_d1__U898.in0","coeff_1.out"],
          ["mul_d2__U899.in0","coeff_2.out"],
          ["mul_d3__U900.in0","coeff_3.out"],
          ["mul_d4__U901.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U897.in1"],
          ["self.d.1","mul_d1__U898.in1"],
          ["self.d.2","mul_d2__U899.in1"],
          ["self.d.3","mul_d3__U900.in1"],
          ["self.d.4","mul_d4__U901.in1"]
        ]
      },
      "aff__U907":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U913":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U914":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U915":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U916":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U917":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U908":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U909":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U910":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U912":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U908.out","add_all__U913.in0"],
          ["mul_d1__U909.out","add_all__U913.in1"],
          ["add_all__U914.in0","add_all__U913.out"],
          ["mul_d2__U910.out","add_all__U914.in1"],
          ["add_all__U915.in0","add_all__U914.out"],
          ["mul_d3__U911.out","add_all__U915.in1"],
          ["add_all__U916.in0","add_all__U915.out"],
          ["mul_d4__U912.out","add_all__U916.in1"],
          ["add_all__U917.in0","add_all__U916.out"],
          ["const_term.out","add_all__U917.in1"],
          ["self.out","add_all__U917.out"],
          ["mul_d0__U908.in0","coeff_0.out"],
          ["mul_d1__U909.in0","coeff_1.out"],
          ["mul_d2__U910.in0","coeff_2.out"],
          ["mul_d3__U911.in0","coeff_3.out"],
          ["mul_d4__U912.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U908.in1"],
          ["self.d.1","mul_d1__U909.in1"],
          ["self.d.2","mul_d2__U910.in1"],
          ["self.d.3","mul_d3__U911.in1"],
          ["self.d.4","mul_d4__U912.in1"]
        ]
      },
      "aff__U918":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U924":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U925":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U926":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U927":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U928":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U919":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U920":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U919.out","add_all__U924.in0"],
          ["mul_d1__U920.out","add_all__U924.in1"],
          ["add_all__U925.in0","add_all__U924.out"],
          ["mul_d2__U921.out","add_all__U925.in1"],
          ["add_all__U926.in0","add_all__U925.out"],
          ["mul_d3__U922.out","add_all__U926.in1"],
          ["add_all__U927.in0","add_all__U926.out"],
          ["mul_d4__U923.out","add_all__U927.in1"],
          ["add_all__U928.in0","add_all__U927.out"],
          ["const_term.out","add_all__U928.in1"],
          ["self.out","add_all__U928.out"],
          ["mul_d0__U919.in0","coeff_0.out"],
          ["mul_d1__U920.in0","coeff_1.out"],
          ["mul_d2__U921.in0","coeff_2.out"],
          ["mul_d3__U922.in0","coeff_3.out"],
          ["mul_d4__U923.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U919.in1"],
          ["self.d.1","mul_d1__U920.in1"],
          ["self.d.2","mul_d2__U921.in1"],
          ["self.d.3","mul_d3__U922.in1"],
          ["self.d.4","mul_d4__U923.in1"]
        ]
      },
      "aff__U929":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U938":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U930":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U931":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U932":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U933":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U934":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U930.out","add_all__U935.in0"],
          ["mul_d1__U931.out","add_all__U935.in1"],
          ["add_all__U936.in0","add_all__U935.out"],
          ["mul_d2__U932.out","add_all__U936.in1"],
          ["add_all__U937.in0","add_all__U936.out"],
          ["mul_d3__U933.out","add_all__U937.in1"],
          ["add_all__U938.in0","add_all__U937.out"],
          ["mul_d4__U934.out","add_all__U938.in1"],
          ["add_all__U939.in0","add_all__U938.out"],
          ["const_term.out","add_all__U939.in1"],
          ["self.out","add_all__U939.out"],
          ["mul_d0__U930.in0","coeff_0.out"],
          ["mul_d1__U931.in0","coeff_1.out"],
          ["mul_d2__U932.in0","coeff_2.out"],
          ["mul_d3__U933.in0","coeff_3.out"],
          ["mul_d4__U934.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U930.in1"],
          ["self.d.1","mul_d1__U931.in1"],
          ["self.d.2","mul_d2__U932.in1"],
          ["self.d.3","mul_d3__U933.in1"],
          ["self.d.4","mul_d4__U934.in1"]
        ]
      },
      "aff__U940":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U946":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U947":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U948":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U949":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U950":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U942":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U944":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U945":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U941.out","add_all__U946.in0"],
          ["mul_d1__U942.out","add_all__U946.in1"],
          ["add_all__U947.in0","add_all__U946.out"],
          ["mul_d2__U943.out","add_all__U947.in1"],
          ["add_all__U948.in0","add_all__U947.out"],
          ["mul_d3__U944.out","add_all__U948.in1"],
          ["add_all__U949.in0","add_all__U948.out"],
          ["mul_d4__U945.out","add_all__U949.in1"],
          ["add_all__U950.in0","add_all__U949.out"],
          ["const_term.out","add_all__U950.in1"],
          ["self.out","add_all__U950.out"],
          ["mul_d0__U941.in0","coeff_0.out"],
          ["mul_d1__U942.in0","coeff_1.out"],
          ["mul_d2__U943.in0","coeff_2.out"],
          ["mul_d3__U944.in0","coeff_3.out"],
          ["mul_d4__U945.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U941.in1"],
          ["self.d.1","mul_d1__U942.in1"],
          ["self.d.2","mul_d2__U943.in1"],
          ["self.d.3","mul_d3__U944.in1"],
          ["self.d.4","mul_d4__U945.in1"]
        ]
      },
      "aff__U951":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U957":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U958":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U960":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U952":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U953":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U954":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U955":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U956":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U952.out","add_all__U957.in0"],
          ["mul_d1__U953.out","add_all__U957.in1"],
          ["add_all__U958.in0","add_all__U957.out"],
          ["mul_d2__U954.out","add_all__U958.in1"],
          ["add_all__U959.in0","add_all__U958.out"],
          ["mul_d3__U955.out","add_all__U959.in1"],
          ["add_all__U960.in0","add_all__U959.out"],
          ["mul_d4__U956.out","add_all__U960.in1"],
          ["add_all__U961.in0","add_all__U960.out"],
          ["const_term.out","add_all__U961.in1"],
          ["self.out","add_all__U961.out"],
          ["mul_d0__U952.in0","coeff_0.out"],
          ["mul_d1__U953.in0","coeff_1.out"],
          ["mul_d2__U954.in0","coeff_2.out"],
          ["mul_d3__U955.in0","coeff_3.out"],
          ["mul_d4__U956.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U952.in1"],
          ["self.d.1","mul_d1__U953.in1"],
          ["self.d.2","mul_d2__U954.in1"],
          ["self.d.3","mul_d3__U955.in1"],
          ["self.d.4","mul_d4__U956.in1"]
        ]
      },
      "aff__U962":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U972":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff80"]}
          },
          "mul_d0__U963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U964":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U965":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U966":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U967":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U963.out","add_all__U968.in0"],
          ["mul_d1__U964.out","add_all__U968.in1"],
          ["add_all__U969.in0","add_all__U968.out"],
          ["mul_d2__U965.out","add_all__U969.in1"],
          ["add_all__U970.in0","add_all__U969.out"],
          ["mul_d3__U966.out","add_all__U970.in1"],
          ["add_all__U971.in0","add_all__U970.out"],
          ["mul_d4__U967.out","add_all__U971.in1"],
          ["add_all__U972.in0","add_all__U971.out"],
          ["const_term.out","add_all__U972.in1"],
          ["self.out","add_all__U972.out"],
          ["mul_d0__U963.in0","coeff_0.out"],
          ["mul_d1__U964.in0","coeff_1.out"],
          ["mul_d2__U965.in0","coeff_2.out"],
          ["mul_d3__U966.in0","coeff_3.out"],
          ["mul_d4__U967.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U963.in1"],
          ["self.d.1","mul_d1__U964.in1"],
          ["self.d.2","mul_d2__U965.in1"],
          ["self.d.3","mul_d3__U966.in1"],
          ["self.d.4","mul_d4__U967.in1"]
        ]
      },
      "aff__U973":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U979":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U980":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U983":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U974":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U976":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U978":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U974.out","add_all__U979.in0"],
          ["mul_d1__U975.out","add_all__U979.in1"],
          ["add_all__U980.in0","add_all__U979.out"],
          ["mul_d2__U976.out","add_all__U980.in1"],
          ["add_all__U981.in0","add_all__U980.out"],
          ["mul_d3__U977.out","add_all__U981.in1"],
          ["add_all__U982.in0","add_all__U981.out"],
          ["mul_d4__U978.out","add_all__U982.in1"],
          ["add_all__U983.in0","add_all__U982.out"],
          ["const_term.out","add_all__U983.in1"],
          ["self.out","add_all__U983.out"],
          ["mul_d0__U974.in0","coeff_0.out"],
          ["mul_d1__U975.in0","coeff_1.out"],
          ["mul_d2__U976.in0","coeff_2.out"],
          ["mul_d3__U977.in0","coeff_3.out"],
          ["mul_d4__U978.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U974.in1"],
          ["self.d.1","mul_d1__U975.in1"],
          ["self.d.2","mul_d2__U976.in1"],
          ["self.d.3","mul_d3__U977.in1"],
          ["self.d.4","mul_d4__U978.in1"]
        ]
      },
      "aff__U984":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U990":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U991":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U992":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U993":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfffe"]}
          },
          "mul_d0__U985":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U986":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U987":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U988":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U989":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U985.out","add_all__U990.in0"],
          ["mul_d1__U986.out","add_all__U990.in1"],
          ["add_all__U991.in0","add_all__U990.out"],
          ["mul_d2__U987.out","add_all__U991.in1"],
          ["add_all__U992.in0","add_all__U991.out"],
          ["mul_d3__U988.out","add_all__U992.in1"],
          ["add_all__U993.in0","add_all__U992.out"],
          ["mul_d4__U989.out","add_all__U993.in1"],
          ["add_all__U994.in0","add_all__U993.out"],
          ["const_term.out","add_all__U994.in1"],
          ["self.out","add_all__U994.out"],
          ["mul_d0__U985.in0","coeff_0.out"],
          ["mul_d1__U986.in0","coeff_1.out"],
          ["mul_d2__U987.in0","coeff_2.out"],
          ["mul_d3__U988.in0","coeff_3.out"],
          ["mul_d4__U989.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U985.in1"],
          ["self.d.1","mul_d1__U986.in1"],
          ["self.d.2","mul_d2__U987.in1"],
          ["self.d.3","mul_d3__U988.in1"],
          ["self.d.4","mul_d4__U989.in1"]
        ]
      },
      "aff__U995":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1001":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U996":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U998":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U999":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1000":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U996.out","add_all__U1001.in0"],
          ["mul_d1__U997.out","add_all__U1001.in1"],
          ["add_all__U1002.in0","add_all__U1001.out"],
          ["mul_d2__U998.out","add_all__U1002.in1"],
          ["add_all__U1003.in0","add_all__U1002.out"],
          ["mul_d3__U999.out","add_all__U1003.in1"],
          ["add_all__U1004.in0","add_all__U1003.out"],
          ["mul_d4__U1000.out","add_all__U1004.in1"],
          ["add_all__U1005.in0","add_all__U1004.out"],
          ["const_term.out","add_all__U1005.in1"],
          ["self.out","add_all__U1005.out"],
          ["mul_d0__U996.in0","coeff_0.out"],
          ["mul_d1__U997.in0","coeff_1.out"],
          ["mul_d2__U998.in0","coeff_2.out"],
          ["mul_d3__U999.in0","coeff_3.out"],
          ["mul_d4__U1000.in0","coeff_4.out"],
          ["self.d.0","mul_d0__U996.in1"],
          ["self.d.1","mul_d1__U997.in1"],
          ["self.d.2","mul_d2__U998.in1"],
          ["self.d.3","mul_d3__U999.in1"],
          ["self.d.4","mul_d4__U1000.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_am__U15":{
            "modref":"corebit.and"
          },
          "d_0_am__U16":{
            "modref":"corebit.and"
          },
          "d_0_am__U17":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U18":{
            "modref":"corebit.and"
          },
          "d_1_am__U19":{
            "modref":"corebit.and"
          },
          "d_1_am__U20":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U21":{
            "modref":"corebit.and"
          },
          "d_2_am__U22":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U23":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfffd"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfffd"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U12.out"],
          ["d_2_inc.in1","_U12.out"],
          ["d_3_inc.in1","_U12.out"],
          ["d_4_inc.in1","_U12.out"],
          ["inc_time.in1","_U12.out"],
          ["cmp_time.in1","_U13.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U14.in0"],
          ["d_1_at_max.out","d_0_am__U14.in1"],
          ["d_0_am__U15.in0","d_0_am__U14.out"],
          ["d_2_at_max.out","d_0_am__U15.in1"],
          ["d_0_am__U16.in0","d_0_am__U15.out"],
          ["d_3_at_max.out","d_0_am__U16.in1"],
          ["d_0_am__U17.in0","d_0_am__U16.out"],
          ["d_4_at_max.out","d_0_am__U17.in1"],
          ["d_0_next_value.sel","d_0_am__U17.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U18.in0"],
          ["d_2_at_max.out","d_1_am__U18.in1"],
          ["d_1_am__U19.in0","d_1_am__U18.out"],
          ["d_3_at_max.out","d_1_am__U19.in1"],
          ["d_1_am__U20.in0","d_1_am__U19.out"],
          ["d_4_at_max.out","d_1_am__U20.in1"],
          ["d_1_next_value.sel","d_1_am__U20.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U21.in0"],
          ["d_3_at_max.out","d_2_am__U21.in1"],
          ["d_2_am__U22.in0","d_2_am__U21.out"],
          ["d_4_at_max.out","d_2_am__U22.in1"],
          ["d_2_next_value.sel","d_2_am__U22.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U23.in0"],
          ["d_4_at_max.out","d_3_am__U23.in1"],
          ["d_3_next_value.sel","d_3_am__U23.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U108":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U109"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U122":{
            "modref":"corebit.and"
          },
          "d_0_am__U123":{
            "modref":"corebit.and"
          },
          "d_0_am__U124":{
            "modref":"corebit.and"
          },
          "d_0_am__U125":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U126":{
            "modref":"corebit.and"
          },
          "d_1_am__U127":{
            "modref":"corebit.and"
          },
          "d_1_am__U128":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U129":{
            "modref":"corebit.and"
          },
          "d_2_am__U130":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U131":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U120.out"],
          ["d_1_inc.in1","_U120.out"],
          ["d_2_inc.in1","_U120.out"],
          ["d_3_inc.in1","_U120.out"],
          ["d_4_inc.in1","_U120.out"],
          ["inc_time.in1","_U120.out"],
          ["cmp_time.in1","_U121.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U122.in0"],
          ["d_1_at_max.out","d_0_am__U122.in1"],
          ["d_0_am__U123.in0","d_0_am__U122.out"],
          ["d_2_at_max.out","d_0_am__U123.in1"],
          ["d_0_am__U124.in0","d_0_am__U123.out"],
          ["d_3_at_max.out","d_0_am__U124.in1"],
          ["d_0_am__U125.in0","d_0_am__U124.out"],
          ["d_4_at_max.out","d_0_am__U125.in1"],
          ["d_0_next_value.sel","d_0_am__U125.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U126.in0"],
          ["d_2_at_max.out","d_1_am__U126.in1"],
          ["d_1_am__U127.in0","d_1_am__U126.out"],
          ["d_3_at_max.out","d_1_am__U127.in1"],
          ["d_1_am__U128.in0","d_1_am__U127.out"],
          ["d_4_at_max.out","d_1_am__U128.in1"],
          ["d_1_next_value.sel","d_1_am__U128.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U129.in0"],
          ["d_3_at_max.out","d_2_am__U129.in1"],
          ["d_2_am__U130.in0","d_2_am__U129.out"],
          ["d_4_at_max.out","d_2_am__U130.in1"],
          ["d_2_next_value.sel","d_2_am__U130.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U131.in0"],
          ["d_4_at_max.out","d_3_am__U131.in1"],
          ["d_3_next_value.sel","d_3_am__U131.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U144":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U156":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U145"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U158":{
            "modref":"corebit.and"
          },
          "d_0_am__U159":{
            "modref":"corebit.and"
          },
          "d_0_am__U160":{
            "modref":"corebit.and"
          },
          "d_0_am__U161":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U162":{
            "modref":"corebit.and"
          },
          "d_1_am__U163":{
            "modref":"corebit.and"
          },
          "d_1_am__U164":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U165":{
            "modref":"corebit.and"
          },
          "d_2_am__U166":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U167":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U156.out"],
          ["d_1_inc.in1","_U156.out"],
          ["d_2_inc.in1","_U156.out"],
          ["d_3_inc.in1","_U156.out"],
          ["d_4_inc.in1","_U156.out"],
          ["inc_time.in1","_U156.out"],
          ["cmp_time.in1","_U157.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U158.in0"],
          ["d_1_at_max.out","d_0_am__U158.in1"],
          ["d_0_am__U159.in0","d_0_am__U158.out"],
          ["d_2_at_max.out","d_0_am__U159.in1"],
          ["d_0_am__U160.in0","d_0_am__U159.out"],
          ["d_3_at_max.out","d_0_am__U160.in1"],
          ["d_0_am__U161.in0","d_0_am__U160.out"],
          ["d_4_at_max.out","d_0_am__U161.in1"],
          ["d_0_next_value.sel","d_0_am__U161.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U162.in0"],
          ["d_2_at_max.out","d_1_am__U162.in1"],
          ["d_1_am__U163.in0","d_1_am__U162.out"],
          ["d_3_at_max.out","d_1_am__U163.in1"],
          ["d_1_am__U164.in0","d_1_am__U163.out"],
          ["d_4_at_max.out","d_1_am__U164.in1"],
          ["d_1_next_value.sel","d_1_am__U164.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U165.in0"],
          ["d_3_at_max.out","d_2_am__U165.in1"],
          ["d_2_am__U166.in0","d_2_am__U165.out"],
          ["d_4_at_max.out","d_2_am__U166.in1"],
          ["d_2_next_value.sel","d_2_am__U166.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U167.in0"],
          ["d_4_at_max.out","d_3_am__U167.in1"],
          ["d_3_next_value.sel","d_3_am__U167.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U180":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U192":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U181"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U194":{
            "modref":"corebit.and"
          },
          "d_0_am__U195":{
            "modref":"corebit.and"
          },
          "d_0_am__U196":{
            "modref":"corebit.and"
          },
          "d_0_am__U197":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U198":{
            "modref":"corebit.and"
          },
          "d_1_am__U199":{
            "modref":"corebit.and"
          },
          "d_1_am__U200":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U201":{
            "modref":"corebit.and"
          },
          "d_2_am__U202":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U203":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U192.out"],
          ["d_1_inc.in1","_U192.out"],
          ["d_2_inc.in1","_U192.out"],
          ["d_3_inc.in1","_U192.out"],
          ["d_4_inc.in1","_U192.out"],
          ["inc_time.in1","_U192.out"],
          ["cmp_time.in1","_U193.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U194.in0"],
          ["d_1_at_max.out","d_0_am__U194.in1"],
          ["d_0_am__U195.in0","d_0_am__U194.out"],
          ["d_2_at_max.out","d_0_am__U195.in1"],
          ["d_0_am__U196.in0","d_0_am__U195.out"],
          ["d_3_at_max.out","d_0_am__U196.in1"],
          ["d_0_am__U197.in0","d_0_am__U196.out"],
          ["d_4_at_max.out","d_0_am__U197.in1"],
          ["d_0_next_value.sel","d_0_am__U197.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U198.in0"],
          ["d_2_at_max.out","d_1_am__U198.in1"],
          ["d_1_am__U199.in0","d_1_am__U198.out"],
          ["d_3_at_max.out","d_1_am__U199.in1"],
          ["d_1_am__U200.in0","d_1_am__U199.out"],
          ["d_4_at_max.out","d_1_am__U200.in1"],
          ["d_1_next_value.sel","d_1_am__U200.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U201.in0"],
          ["d_3_at_max.out","d_2_am__U201.in1"],
          ["d_2_am__U202.in0","d_2_am__U201.out"],
          ["d_4_at_max.out","d_2_am__U202.in1"],
          ["d_2_next_value.sel","d_2_am__U202.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U203.in0"],
          ["d_4_at_max.out","d_3_am__U203.in1"],
          ["d_3_next_value.sel","d_3_am__U203.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U216":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U217"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U230":{
            "modref":"corebit.and"
          },
          "d_0_am__U231":{
            "modref":"corebit.and"
          },
          "d_0_am__U232":{
            "modref":"corebit.and"
          },
          "d_0_am__U233":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U234":{
            "modref":"corebit.and"
          },
          "d_1_am__U235":{
            "modref":"corebit.and"
          },
          "d_1_am__U236":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U237":{
            "modref":"corebit.and"
          },
          "d_2_am__U238":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U239":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U228.out"],
          ["d_1_inc.in1","_U228.out"],
          ["d_2_inc.in1","_U228.out"],
          ["d_3_inc.in1","_U228.out"],
          ["d_4_inc.in1","_U228.out"],
          ["inc_time.in1","_U228.out"],
          ["cmp_time.in1","_U229.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U230.in0"],
          ["d_1_at_max.out","d_0_am__U230.in1"],
          ["d_0_am__U231.in0","d_0_am__U230.out"],
          ["d_2_at_max.out","d_0_am__U231.in1"],
          ["d_0_am__U232.in0","d_0_am__U231.out"],
          ["d_3_at_max.out","d_0_am__U232.in1"],
          ["d_0_am__U233.in0","d_0_am__U232.out"],
          ["d_4_at_max.out","d_0_am__U233.in1"],
          ["d_0_next_value.sel","d_0_am__U233.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U234.in0"],
          ["d_2_at_max.out","d_1_am__U234.in1"],
          ["d_1_am__U235.in0","d_1_am__U234.out"],
          ["d_3_at_max.out","d_1_am__U235.in1"],
          ["d_1_am__U236.in0","d_1_am__U235.out"],
          ["d_4_at_max.out","d_1_am__U236.in1"],
          ["d_1_next_value.sel","d_1_am__U236.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U237.in0"],
          ["d_3_at_max.out","d_2_am__U237.in1"],
          ["d_2_am__U238.in0","d_2_am__U237.out"],
          ["d_4_at_max.out","d_2_am__U238.in1"],
          ["d_2_next_value.sel","d_2_am__U238.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U239.in0"],
          ["d_4_at_max.out","d_3_am__U239.in1"],
          ["d_3_next_value.sel","d_3_am__U239.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U252":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U264":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U253"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U266":{
            "modref":"corebit.and"
          },
          "d_0_am__U267":{
            "modref":"corebit.and"
          },
          "d_0_am__U268":{
            "modref":"corebit.and"
          },
          "d_0_am__U269":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U270":{
            "modref":"corebit.and"
          },
          "d_1_am__U271":{
            "modref":"corebit.and"
          },
          "d_1_am__U272":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U273":{
            "modref":"corebit.and"
          },
          "d_2_am__U274":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U275":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U264.out"],
          ["d_1_inc.in1","_U264.out"],
          ["d_2_inc.in1","_U264.out"],
          ["d_3_inc.in1","_U264.out"],
          ["d_4_inc.in1","_U264.out"],
          ["inc_time.in1","_U264.out"],
          ["cmp_time.in1","_U265.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U266.in0"],
          ["d_1_at_max.out","d_0_am__U266.in1"],
          ["d_0_am__U267.in0","d_0_am__U266.out"],
          ["d_2_at_max.out","d_0_am__U267.in1"],
          ["d_0_am__U268.in0","d_0_am__U267.out"],
          ["d_3_at_max.out","d_0_am__U268.in1"],
          ["d_0_am__U269.in0","d_0_am__U268.out"],
          ["d_4_at_max.out","d_0_am__U269.in1"],
          ["d_0_next_value.sel","d_0_am__U269.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U270.in0"],
          ["d_2_at_max.out","d_1_am__U270.in1"],
          ["d_1_am__U271.in0","d_1_am__U270.out"],
          ["d_3_at_max.out","d_1_am__U271.in1"],
          ["d_1_am__U272.in0","d_1_am__U271.out"],
          ["d_4_at_max.out","d_1_am__U272.in1"],
          ["d_1_next_value.sel","d_1_am__U272.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U273.in0"],
          ["d_3_at_max.out","d_2_am__U273.in1"],
          ["d_2_am__U274.in0","d_2_am__U273.out"],
          ["d_4_at_max.out","d_2_am__U274.in1"],
          ["d_2_next_value.sel","d_2_am__U274.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U275.in0"],
          ["d_4_at_max.out","d_3_am__U275.in1"],
          ["d_3_next_value.sel","d_3_am__U275.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U288":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U300":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U289"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U302":{
            "modref":"corebit.and"
          },
          "d_0_am__U303":{
            "modref":"corebit.and"
          },
          "d_0_am__U304":{
            "modref":"corebit.and"
          },
          "d_0_am__U305":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U306":{
            "modref":"corebit.and"
          },
          "d_1_am__U307":{
            "modref":"corebit.and"
          },
          "d_1_am__U308":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U309":{
            "modref":"corebit.and"
          },
          "d_2_am__U310":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U311":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U300.out"],
          ["d_1_inc.in1","_U300.out"],
          ["d_2_inc.in1","_U300.out"],
          ["d_3_inc.in1","_U300.out"],
          ["d_4_inc.in1","_U300.out"],
          ["inc_time.in1","_U300.out"],
          ["cmp_time.in1","_U301.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U302.in0"],
          ["d_1_at_max.out","d_0_am__U302.in1"],
          ["d_0_am__U303.in0","d_0_am__U302.out"],
          ["d_2_at_max.out","d_0_am__U303.in1"],
          ["d_0_am__U304.in0","d_0_am__U303.out"],
          ["d_3_at_max.out","d_0_am__U304.in1"],
          ["d_0_am__U305.in0","d_0_am__U304.out"],
          ["d_4_at_max.out","d_0_am__U305.in1"],
          ["d_0_next_value.sel","d_0_am__U305.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U306.in0"],
          ["d_2_at_max.out","d_1_am__U306.in1"],
          ["d_1_am__U307.in0","d_1_am__U306.out"],
          ["d_3_at_max.out","d_1_am__U307.in1"],
          ["d_1_am__U308.in0","d_1_am__U307.out"],
          ["d_4_at_max.out","d_1_am__U308.in1"],
          ["d_1_next_value.sel","d_1_am__U308.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U309.in0"],
          ["d_3_at_max.out","d_2_am__U309.in1"],
          ["d_2_am__U310.in0","d_2_am__U309.out"],
          ["d_4_at_max.out","d_2_am__U310.in1"],
          ["d_2_next_value.sel","d_2_am__U310.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U311.in0"],
          ["d_4_at_max.out","d_3_am__U311.in1"],
          ["d_3_next_value.sel","d_3_am__U311.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U48":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U37"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U50":{
            "modref":"corebit.and"
          },
          "d_0_am__U51":{
            "modref":"corebit.and"
          },
          "d_0_am__U52":{
            "modref":"corebit.and"
          },
          "d_0_am__U53":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U54":{
            "modref":"corebit.and"
          },
          "d_1_am__U55":{
            "modref":"corebit.and"
          },
          "d_1_am__U56":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U57":{
            "modref":"corebit.and"
          },
          "d_2_am__U58":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U59":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U48.out"],
          ["d_1_inc.in1","_U48.out"],
          ["d_2_inc.in1","_U48.out"],
          ["d_3_inc.in1","_U48.out"],
          ["d_4_inc.in1","_U48.out"],
          ["inc_time.in1","_U48.out"],
          ["cmp_time.in1","_U49.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U50.in0"],
          ["d_1_at_max.out","d_0_am__U50.in1"],
          ["d_0_am__U51.in0","d_0_am__U50.out"],
          ["d_2_at_max.out","d_0_am__U51.in1"],
          ["d_0_am__U52.in0","d_0_am__U51.out"],
          ["d_3_at_max.out","d_0_am__U52.in1"],
          ["d_0_am__U53.in0","d_0_am__U52.out"],
          ["d_4_at_max.out","d_0_am__U53.in1"],
          ["d_0_next_value.sel","d_0_am__U53.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U54.in0"],
          ["d_2_at_max.out","d_1_am__U54.in1"],
          ["d_1_am__U55.in0","d_1_am__U54.out"],
          ["d_3_at_max.out","d_1_am__U55.in1"],
          ["d_1_am__U56.in0","d_1_am__U55.out"],
          ["d_4_at_max.out","d_1_am__U56.in1"],
          ["d_1_next_value.sel","d_1_am__U56.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U57.in0"],
          ["d_3_at_max.out","d_2_am__U57.in1"],
          ["d_2_am__U58.in0","d_2_am__U57.out"],
          ["d_4_at_max.out","d_2_am__U58.in1"],
          ["d_2_next_value.sel","d_2_am__U58.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U59.in0"],
          ["d_4_at_max.out","d_3_am__U59.in1"],
          ["d_3_next_value.sel","d_3_am__U59.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "affine_controller__U72":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U84":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U85":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U73"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U86":{
            "modref":"corebit.and"
          },
          "d_0_am__U87":{
            "modref":"corebit.and"
          },
          "d_0_am__U88":{
            "modref":"corebit.and"
          },
          "d_0_am__U89":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U90":{
            "modref":"corebit.and"
          },
          "d_1_am__U91":{
            "modref":"corebit.and"
          },
          "d_1_am__U92":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U93":{
            "modref":"corebit.and"
          },
          "d_2_am__U94":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_am__U95":{
            "modref":"corebit.and"
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_4_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_4_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_4_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_4_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_4_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_4_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U84.out"],
          ["d_1_inc.in1","_U84.out"],
          ["d_2_inc.in1","_U84.out"],
          ["d_3_inc.in1","_U84.out"],
          ["d_4_inc.in1","_U84.out"],
          ["inc_time.in1","_U84.out"],
          ["cmp_time.in1","_U85.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["d_4_reg.out","affine_func.d.4"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["d_4_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U86.in0"],
          ["d_1_at_max.out","d_0_am__U86.in1"],
          ["d_0_am__U87.in0","d_0_am__U86.out"],
          ["d_2_at_max.out","d_0_am__U87.in1"],
          ["d_0_am__U88.in0","d_0_am__U87.out"],
          ["d_3_at_max.out","d_0_am__U88.in1"],
          ["d_0_am__U89.in0","d_0_am__U88.out"],
          ["d_4_at_max.out","d_0_am__U89.in1"],
          ["d_0_next_value.sel","d_0_am__U89.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U90.in0"],
          ["d_2_at_max.out","d_1_am__U90.in1"],
          ["d_1_am__U91.in0","d_1_am__U90.out"],
          ["d_3_at_max.out","d_1_am__U91.in1"],
          ["d_1_am__U92.in0","d_1_am__U91.out"],
          ["d_4_at_max.out","d_1_am__U92.in1"],
          ["d_1_next_value.sel","d_1_am__U92.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U93.in0"],
          ["d_3_at_max.out","d_2_am__U93.in1"],
          ["d_2_am__U94.in0","d_2_am__U93.out"],
          ["d_4_at_max.out","d_2_am__U94.in1"],
          ["d_2_next_value.sel","d_2_am__U94.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["true.out","d_3_am__U95.in0"],
          ["d_4_at_max.out","d_3_am__U95.in1"],
          ["d_3_next_value.sel","d_3_am__U95.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"],
          ["d_4_reg.out","d_4_at_max.in0"],
          ["d_4_max.out","d_4_at_max.in1"],
          ["d_4_next_value_at_max.sel","d_4_at_max.out"],
          ["d_4_reg.out","d_4_inc.in0"],
          ["d_4_next_value_at_max.in0","d_4_inc.out"],
          ["d_4_next_value_at_max.in1","d_4_min.out"],
          ["d_4_reg.out","d_4_next_value.in0"],
          ["d_4_next_value_at_max.out","d_4_next_value.in1"],
          ["d_4_reg.in","d_4_next_value.out"],
          ["true.out","d_4_next_value.sel"],
          ["self.clk","d_4_reg.clk"],
          ["self.d.4","d_4_reg.out"]
        ]
      },
      "array_delay_U102":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U103.clk"],
          ["self.in.0","_U103.in"],
          ["self.out.0","_U103.out"],
          ["self.clk","_U104.clk"],
          ["self.in.1","_U104.in"],
          ["self.out.1","_U104.out"],
          ["self.clk","_U105.clk"],
          ["self.in.2","_U105.in"],
          ["self.out.2","_U105.out"],
          ["self.clk","_U106.clk"],
          ["self.in.3","_U106.in"],
          ["self.out.3","_U106.out"],
          ["self.clk","_U107.clk"],
          ["self.in.4","_U107.in"],
          ["self.out.4","_U107.out"]
        ]
      },
      "array_delay_U132":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U133":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U136":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U133.clk"],
          ["self.in.0","_U133.in"],
          ["self.out.0","_U133.out"],
          ["self.clk","_U134.clk"],
          ["self.in.1","_U134.in"],
          ["self.out.1","_U134.out"],
          ["self.clk","_U135.clk"],
          ["self.in.2","_U135.in"],
          ["self.out.2","_U135.out"],
          ["self.clk","_U136.clk"],
          ["self.in.3","_U136.in"],
          ["self.out.3","_U136.out"],
          ["self.clk","_U137.clk"],
          ["self.in.4","_U137.in"],
          ["self.out.4","_U137.out"]
        ]
      },
      "array_delay_U138":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U139.clk"],
          ["self.in.0","_U139.in"],
          ["self.out.0","_U139.out"],
          ["self.clk","_U140.clk"],
          ["self.in.1","_U140.in"],
          ["self.out.1","_U140.out"],
          ["self.clk","_U141.clk"],
          ["self.in.2","_U141.in"],
          ["self.out.2","_U141.out"],
          ["self.clk","_U142.clk"],
          ["self.in.3","_U142.in"],
          ["self.out.3","_U142.out"],
          ["self.clk","_U143.clk"],
          ["self.in.4","_U143.in"],
          ["self.out.4","_U143.out"]
        ]
      },
      "array_delay_U168":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U169.clk"],
          ["self.in.0","_U169.in"],
          ["self.out.0","_U169.out"],
          ["self.clk","_U170.clk"],
          ["self.in.1","_U170.in"],
          ["self.out.1","_U170.out"],
          ["self.clk","_U171.clk"],
          ["self.in.2","_U171.in"],
          ["self.out.2","_U171.out"],
          ["self.clk","_U172.clk"],
          ["self.in.3","_U172.in"],
          ["self.out.3","_U172.out"],
          ["self.clk","_U173.clk"],
          ["self.in.4","_U173.in"],
          ["self.out.4","_U173.out"]
        ]
      },
      "array_delay_U174":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U177":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U178":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U175.clk"],
          ["self.in.0","_U175.in"],
          ["self.out.0","_U175.out"],
          ["self.clk","_U176.clk"],
          ["self.in.1","_U176.in"],
          ["self.out.1","_U176.out"],
          ["self.clk","_U177.clk"],
          ["self.in.2","_U177.in"],
          ["self.out.2","_U177.out"],
          ["self.clk","_U178.clk"],
          ["self.in.3","_U178.in"],
          ["self.out.3","_U178.out"],
          ["self.clk","_U179.clk"],
          ["self.in.4","_U179.in"],
          ["self.out.4","_U179.out"]
        ]
      },
      "array_delay_U204":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U205":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U207":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U208":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U209":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U205.clk"],
          ["self.in.0","_U205.in"],
          ["self.out.0","_U205.out"],
          ["self.clk","_U206.clk"],
          ["self.in.1","_U206.in"],
          ["self.out.1","_U206.out"],
          ["self.clk","_U207.clk"],
          ["self.in.2","_U207.in"],
          ["self.out.2","_U207.out"],
          ["self.clk","_U208.clk"],
          ["self.in.3","_U208.in"],
          ["self.out.3","_U208.out"],
          ["self.clk","_U209.clk"],
          ["self.in.4","_U209.in"],
          ["self.out.4","_U209.out"]
        ]
      },
      "array_delay_U210":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U211":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U212":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U214":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U215":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U211.clk"],
          ["self.in.0","_U211.in"],
          ["self.out.0","_U211.out"],
          ["self.clk","_U212.clk"],
          ["self.in.1","_U212.in"],
          ["self.out.1","_U212.out"],
          ["self.clk","_U213.clk"],
          ["self.in.2","_U213.in"],
          ["self.out.2","_U213.out"],
          ["self.clk","_U214.clk"],
          ["self.in.3","_U214.in"],
          ["self.out.3","_U214.out"],
          ["self.clk","_U215.clk"],
          ["self.in.4","_U215.in"],
          ["self.out.4","_U215.out"]
        ]
      },
      "array_delay_U24":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U25.clk"],
          ["self.in.0","_U25.in"],
          ["self.out.0","_U25.out"],
          ["self.clk","_U26.clk"],
          ["self.in.1","_U26.in"],
          ["self.out.1","_U26.out"],
          ["self.clk","_U27.clk"],
          ["self.in.2","_U27.in"],
          ["self.out.2","_U27.out"],
          ["self.clk","_U28.clk"],
          ["self.in.3","_U28.in"],
          ["self.out.3","_U28.out"],
          ["self.clk","_U29.clk"],
          ["self.in.4","_U29.in"],
          ["self.out.4","_U29.out"]
        ]
      },
      "array_delay_U240":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U241":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U242":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U243":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U244":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U241.clk"],
          ["self.in.0","_U241.in"],
          ["self.out.0","_U241.out"],
          ["self.clk","_U242.clk"],
          ["self.in.1","_U242.in"],
          ["self.out.1","_U242.out"],
          ["self.clk","_U243.clk"],
          ["self.in.2","_U243.in"],
          ["self.out.2","_U243.out"],
          ["self.clk","_U244.clk"],
          ["self.in.3","_U244.in"],
          ["self.out.3","_U244.out"],
          ["self.clk","_U245.clk"],
          ["self.in.4","_U245.in"],
          ["self.out.4","_U245.out"]
        ]
      },
      "array_delay_U246":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U247":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U248":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U249":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U250":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U251":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U247.clk"],
          ["self.in.0","_U247.in"],
          ["self.out.0","_U247.out"],
          ["self.clk","_U248.clk"],
          ["self.in.1","_U248.in"],
          ["self.out.1","_U248.out"],
          ["self.clk","_U249.clk"],
          ["self.in.2","_U249.in"],
          ["self.out.2","_U249.out"],
          ["self.clk","_U250.clk"],
          ["self.in.3","_U250.in"],
          ["self.out.3","_U250.out"],
          ["self.clk","_U251.clk"],
          ["self.in.4","_U251.in"],
          ["self.out.4","_U251.out"]
        ]
      },
      "array_delay_U276":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U279":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U280":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U281":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U277.clk"],
          ["self.in.0","_U277.in"],
          ["self.out.0","_U277.out"],
          ["self.clk","_U278.clk"],
          ["self.in.1","_U278.in"],
          ["self.out.1","_U278.out"],
          ["self.clk","_U279.clk"],
          ["self.in.2","_U279.in"],
          ["self.out.2","_U279.out"],
          ["self.clk","_U280.clk"],
          ["self.in.3","_U280.in"],
          ["self.out.3","_U280.out"],
          ["self.clk","_U281.clk"],
          ["self.in.4","_U281.in"],
          ["self.out.4","_U281.out"]
        ]
      },
      "array_delay_U282":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U283":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U284":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U286":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U287":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U283.clk"],
          ["self.in.0","_U283.in"],
          ["self.out.0","_U283.out"],
          ["self.clk","_U284.clk"],
          ["self.in.1","_U284.in"],
          ["self.out.1","_U284.out"],
          ["self.clk","_U285.clk"],
          ["self.in.2","_U285.in"],
          ["self.out.2","_U285.out"],
          ["self.clk","_U286.clk"],
          ["self.in.3","_U286.in"],
          ["self.out.3","_U286.out"],
          ["self.clk","_U287.clk"],
          ["self.in.4","_U287.in"],
          ["self.out.4","_U287.out"]
        ]
      },
      "array_delay_U30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U31.clk"],
          ["self.in.0","_U31.in"],
          ["self.out.0","_U31.out"],
          ["self.clk","_U32.clk"],
          ["self.in.1","_U32.in"],
          ["self.out.1","_U32.out"],
          ["self.clk","_U33.clk"],
          ["self.in.2","_U33.in"],
          ["self.out.2","_U33.out"],
          ["self.clk","_U34.clk"],
          ["self.in.3","_U34.in"],
          ["self.out.3","_U34.out"],
          ["self.clk","_U35.clk"],
          ["self.in.4","_U35.in"],
          ["self.out.4","_U35.out"]
        ]
      },
      "array_delay_U312":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U313":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U316":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U317":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U313.clk"],
          ["self.in.0","_U313.in"],
          ["self.out.0","_U313.out"],
          ["self.clk","_U314.clk"],
          ["self.in.1","_U314.in"],
          ["self.out.1","_U314.out"],
          ["self.clk","_U315.clk"],
          ["self.in.2","_U315.in"],
          ["self.out.2","_U315.out"],
          ["self.clk","_U316.clk"],
          ["self.in.3","_U316.in"],
          ["self.out.3","_U316.out"],
          ["self.clk","_U317.clk"],
          ["self.in.4","_U317.in"],
          ["self.out.4","_U317.out"]
        ]
      },
      "array_delay_U318":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U319.clk"],
          ["self.in.0","_U319.in"],
          ["self.out.0","_U319.out"],
          ["self.clk","_U320.clk"],
          ["self.in.1","_U320.in"],
          ["self.out.1","_U320.out"],
          ["self.clk","_U321.clk"],
          ["self.in.2","_U321.in"],
          ["self.out.2","_U321.out"],
          ["self.clk","_U322.clk"],
          ["self.in.3","_U322.in"],
          ["self.out.3","_U322.out"],
          ["self.clk","_U323.clk"],
          ["self.in.4","_U323.in"],
          ["self.out.4","_U323.out"]
        ]
      },
      "array_delay_U60":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U61.clk"],
          ["self.in.0","_U61.in"],
          ["self.out.0","_U61.out"],
          ["self.clk","_U62.clk"],
          ["self.in.1","_U62.in"],
          ["self.out.1","_U62.out"],
          ["self.clk","_U63.clk"],
          ["self.in.2","_U63.in"],
          ["self.out.2","_U63.out"],
          ["self.clk","_U64.clk"],
          ["self.in.3","_U64.in"],
          ["self.out.3","_U64.out"],
          ["self.clk","_U65.clk"],
          ["self.in.4","_U65.in"],
          ["self.out.4","_U65.out"]
        ]
      },
      "array_delay_U66":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U71":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U67.clk"],
          ["self.in.0","_U67.in"],
          ["self.out.0","_U67.out"],
          ["self.clk","_U68.clk"],
          ["self.in.1","_U68.in"],
          ["self.out.1","_U68.out"],
          ["self.clk","_U69.clk"],
          ["self.in.2","_U69.in"],
          ["self.out.2","_U69.out"],
          ["self.clk","_U70.clk"],
          ["self.in.3","_U70.in"],
          ["self.out.3","_U70.out"],
          ["self.clk","_U71.clk"],
          ["self.in.4","_U71.in"],
          ["self.out.4","_U71.out"]
        ]
      },
      "array_delay_U96":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U101":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U100.clk"],
          ["self.in.3","_U100.in"],
          ["self.out.3","_U100.out"],
          ["self.clk","_U101.clk"],
          ["self.in.4","_U101.in"],
          ["self.out.4","_U101.out"],
          ["self.clk","_U97.clk"],
          ["self.in.0","_U97.in"],
          ["self.out.0","_U97.out"],
          ["self.clk","_U98.clk"],
          ["self.in.1","_U98.in"],
          ["self.out.1","_U98.out"],
          ["self.clk","_U99.clk"],
          ["self.in.2","_U99.in"],
          ["self.out.2","_U99.out"]
        ]
      },
      "camera_pipeline_dse1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_copy_stencil_read_valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_copy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_1_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_2_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U1028":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "demosaicked_1_stencil":{
            "modref":"global.demosaicked_1_stencil_ub"
          },
          "denoised_1_stencil":{
            "modref":"global.denoised_1_stencil_ub"
          },
          "f6_stencil":{
            "modref":"global.f6_stencil_ub"
          },
          "hw_input_copy_stencil":{
            "modref":"global.hw_input_copy_stencil_ub"
          },
          "op_hcompute_demosaicked_1_stencil":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil"
          },
          "op_hcompute_demosaicked_1_stencil_1":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil_1"
          },
          "op_hcompute_demosaicked_1_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U138"
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller":{
            "modref":"global.affine_controller__U108"
          },
          "op_hcompute_demosaicked_1_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U132"
          },
          "op_hcompute_demosaicked_1_stencil_2":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil_2"
          },
          "op_hcompute_demosaicked_1_stencil_2_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars":{
            "modref":"global.array_delay_U174"
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller":{
            "modref":"global.affine_controller__U144"
          },
          "op_hcompute_demosaicked_1_stencil_2_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_2_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_2_write_start_control_vars":{
            "modref":"global.array_delay_U168"
          },
          "op_hcompute_demosaicked_1_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U102"
          },
          "op_hcompute_demosaicked_1_stencil_port_controller":{
            "modref":"global.affine_controller__U72"
          },
          "op_hcompute_demosaicked_1_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U96"
          },
          "op_hcompute_denoised_1_stencil":{
            "modref":"global.cu_op_hcompute_denoised_1_stencil"
          },
          "op_hcompute_denoised_1_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_denoised_1_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U66"
          },
          "op_hcompute_denoised_1_stencil_port_controller":{
            "modref":"global.affine_controller__U36"
          },
          "op_hcompute_denoised_1_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_denoised_1_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_denoised_1_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U60"
          },
          "op_hcompute_f6_stencil":{
            "modref":"global.cu_op_hcompute_f6_stencil"
          },
          "op_hcompute_f6_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_f6_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U210"
          },
          "op_hcompute_f6_stencil_port_controller":{
            "modref":"global.affine_controller__U180"
          },
          "op_hcompute_f6_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_f6_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_f6_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U204"
          },
          "op_hcompute_hw_input_copy_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_copy_stencil"
          },
          "op_hcompute_hw_input_copy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_copy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U30"
          },
          "op_hcompute_hw_input_copy_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_copy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_copy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_copy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U24"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U282"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "modref":"global.affine_controller__U252"
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U276"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_2_exe_start_control_vars":{
            "modref":"global.array_delay_U318"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "modref":"global.affine_controller__U288"
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_2_write_start_control_vars":{
            "modref":"global.array_delay_U312"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U246"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U216"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U240"
          }
        },
        "connections":[
          ["self.clk","_U1028.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read.0","_U1028.in"],
          ["op_hcompute_hw_input_copy_stencil.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read.0","_U1028.out"],
          ["self.clk","demosaicked_1_stencil.clk"],
          ["op_hcompute_demosaicked_1_stencil_1.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write_wen"],
          ["op_hcompute_demosaicked_1_stencil_2.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write_wen"],
          ["op_hcompute_demosaicked_1_stencil.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write"],
          ["op_hcompute_demosaicked_1_stencil_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write_wen"],
          ["op_hcompute_f6_stencil.demosaicked_1_stencil_op_hcompute_f6_stencil_read","demosaicked_1_stencil.op_hcompute_f6_stencil_read"],
          ["op_hcompute_f6_stencil_port_controller.d","demosaicked_1_stencil.op_hcompute_f6_stencil_read_ctrl_vars"],
          ["op_hcompute_f6_stencil_read_start.out","demosaicked_1_stencil.op_hcompute_f6_stencil_read_ren"],
          ["self.clk","denoised_1_stencil.clk"],
          ["op_hcompute_demosaicked_1_stencil_1.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_1_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read_ren"],
          ["op_hcompute_demosaicked_1_stencil_2.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_2_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read_ren"],
          ["op_hcompute_demosaicked_1_stencil.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read_ren"],
          ["op_hcompute_denoised_1_stencil.denoised_1_stencil_op_hcompute_denoised_1_stencil_write","denoised_1_stencil.op_hcompute_denoised_1_stencil_write"],
          ["op_hcompute_denoised_1_stencil_write_start_control_vars.out","denoised_1_stencil.op_hcompute_denoised_1_stencil_write_ctrl_vars"],
          ["op_hcompute_denoised_1_stencil_write_start.out","denoised_1_stencil.op_hcompute_denoised_1_stencil_write_wen"],
          ["self.clk","f6_stencil.clk"],
          ["op_hcompute_f6_stencil.f6_stencil_op_hcompute_f6_stencil_write","f6_stencil.op_hcompute_f6_stencil_write"],
          ["op_hcompute_f6_stencil_write_start_control_vars.out","f6_stencil.op_hcompute_f6_stencil_write_ctrl_vars"],
          ["op_hcompute_f6_stencil_write_start.out","f6_stencil.op_hcompute_f6_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil_1.f6_stencil_op_hcompute_hw_output_stencil_1_read","f6_stencil.op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","f6_stencil.op_hcompute_hw_output_stencil_1_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_1_read_start.out","f6_stencil.op_hcompute_hw_output_stencil_1_read_ren"],
          ["op_hcompute_hw_output_stencil_2.f6_stencil_op_hcompute_hw_output_stencil_2_read","f6_stencil.op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","f6_stencil.op_hcompute_hw_output_stencil_2_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_2_read_start.out","f6_stencil.op_hcompute_hw_output_stencil_2_read_ren"],
          ["op_hcompute_hw_output_stencil.f6_stencil_op_hcompute_hw_output_stencil_read","f6_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","f6_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","f6_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.clk","hw_input_copy_stencil.clk"],
          ["op_hcompute_denoised_1_stencil.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read","hw_input_copy_stencil.op_hcompute_denoised_1_stencil_read"],
          ["op_hcompute_denoised_1_stencil_port_controller.d","hw_input_copy_stencil.op_hcompute_denoised_1_stencil_read_ctrl_vars"],
          ["op_hcompute_denoised_1_stencil_read_start.out","hw_input_copy_stencil.op_hcompute_denoised_1_stencil_read_ren"],
          ["op_hcompute_hw_input_copy_stencil.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_write","hw_input_copy_stencil.op_hcompute_hw_input_copy_stencil_write"],
          ["op_hcompute_hw_input_copy_stencil_write_start_control_vars.out","hw_input_copy_stencil.op_hcompute_hw_input_copy_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_copy_stencil_write_start.out","hw_input_copy_stencil.op_hcompute_hw_input_copy_stencil_write_wen"],
          ["self.clk","op_hcompute_demosaicked_1_stencil.clk"],
          ["op_hcompute_demosaicked_1_stencil_exe_start_control_vars.out.4","op_hcompute_demosaicked_1_stencil.demosaicked_1_s0_x"],
          ["op_hcompute_demosaicked_1_stencil_exe_start_control_vars.out.3","op_hcompute_demosaicked_1_stencil.demosaicked_1_s0_y"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.out.4","op_hcompute_demosaicked_1_stencil_1.demosaicked_1_s0_x_1"],
          ["op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.out.3","op_hcompute_demosaicked_1_stencil_1.demosaicked_1_s0_y_1"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.valid","op_hcompute_demosaicked_1_stencil_1_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start.in","op_hcompute_demosaicked_1_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.d","op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_1_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_1_read_start.in","op_hcompute_demosaicked_1_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.out.4","op_hcompute_demosaicked_1_stencil_2.demosaicked_1_s0_x_2"],
          ["op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.out.3","op_hcompute_demosaicked_1_stencil_2.demosaicked_1_s0_y_2"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.valid","op_hcompute_demosaicked_1_stencil_2_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start.in","op_hcompute_demosaicked_1_stencil_2_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.d","op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_2_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_2_read_start.in","op_hcompute_demosaicked_1_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.valid","op_hcompute_demosaicked_1_stencil_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_write_start.in","op_hcompute_demosaicked_1_stencil_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.d","op_hcompute_demosaicked_1_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_read_start.in","op_hcompute_demosaicked_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_denoised_1_stencil.clk"],
          ["self.clk","op_hcompute_denoised_1_stencil_exe_start.clk"],
          ["op_hcompute_denoised_1_stencil_port_controller.valid","op_hcompute_denoised_1_stencil_exe_start.in"],
          ["op_hcompute_denoised_1_stencil_write_start.in","op_hcompute_denoised_1_stencil_exe_start.out"],
          ["self.clk","op_hcompute_denoised_1_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_denoised_1_stencil_port_controller.d","op_hcompute_denoised_1_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_denoised_1_stencil_port_controller.clk"],
          ["op_hcompute_denoised_1_stencil_write_start_control_vars.in","op_hcompute_denoised_1_stencil_port_controller.d"],
          ["op_hcompute_denoised_1_stencil_read_start.in","op_hcompute_denoised_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_denoised_1_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_f6_stencil.clk"],
          ["op_hcompute_f6_stencil_exe_start_control_vars.out.2","op_hcompute_f6_stencil.f6_s0_c"],
          ["self.clk","op_hcompute_f6_stencil_exe_start.clk"],
          ["op_hcompute_f6_stencil_port_controller.valid","op_hcompute_f6_stencil_exe_start.in"],
          ["op_hcompute_f6_stencil_write_start.in","op_hcompute_f6_stencil_exe_start.out"],
          ["self.clk","op_hcompute_f6_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_f6_stencil_port_controller.d","op_hcompute_f6_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_f6_stencil_port_controller.clk"],
          ["op_hcompute_f6_stencil_write_start_control_vars.in","op_hcompute_f6_stencil_port_controller.d"],
          ["op_hcompute_f6_stencil_read_start.in","op_hcompute_f6_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_f6_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_input_copy_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_copy_stencil_port_controller.valid","op_hcompute_hw_input_copy_stencil_exe_start.in"],
          ["op_hcompute_hw_input_copy_stencil_write_start.in","op_hcompute_hw_input_copy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_input_copy_stencil_port_controller.d","op_hcompute_hw_input_copy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_copy_stencil_write_start_control_vars.in","op_hcompute_hw_input_copy_stencil_port_controller.d"],
          ["op_hcompute_hw_input_copy_stencil_read_start.in","op_hcompute_hw_input_copy_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read_valid","op_hcompute_hw_input_copy_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_op_hcompute_hw_output_stencil_1_write"],
          ["self.clk","op_hcompute_hw_output_stencil_1_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller.valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller.d","op_hcompute_hw_output_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_write_start_control_vars.in","op_hcompute_hw_output_stencil_1_port_controller.d"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_1_write_en","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_op_hcompute_hw_output_stencil_2_write"],
          ["self.clk","op_hcompute_hw_output_stencil_2_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller.valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller.d","op_hcompute_hw_output_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_write_start_control_vars.in","op_hcompute_hw_output_stencil_2_port_controller.d"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_2_write_en","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_s0_x",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y",["Array",16,"BitIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_demosaicked_1_stencil"
          }
        },
        "connections":[
          ["self.demosaicked_1_s0_x","inner_compute.demosaicked_1_s0_x"],
          ["self.demosaicked_1_s0_y","inner_compute.demosaicked_1_s0_y"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute.in0_denoised_1_stencil.0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute.in0_denoised_1_stencil.1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.2","inner_compute.in0_denoised_1_stencil.2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.3","inner_compute.in0_denoised_1_stencil.3"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.4","inner_compute.in0_denoised_1_stencil.4"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.5","inner_compute.in0_denoised_1_stencil.5"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute.in0_denoised_1_stencil.6"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.7","inner_compute.in0_denoised_1_stencil.7"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write.0","inner_compute.out_demosaicked_1_stencil"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_s0_x_1",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_1",["Array",16,"BitIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_demosaicked_1_stencil_1"
          }
        },
        "connections":[
          ["self.demosaicked_1_s0_x_1","inner_compute.demosaicked_1_s0_x_1"],
          ["self.demosaicked_1_s0_y_1","inner_compute.demosaicked_1_s0_y_1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.0","inner_compute.in0_denoised_1_stencil.0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.1","inner_compute.in0_denoised_1_stencil.1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.2","inner_compute.in0_denoised_1_stencil.2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.3","inner_compute.in0_denoised_1_stencil.3"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute.in0_denoised_1_stencil.4"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write.0","inner_compute.out_demosaicked_1_stencil"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_s0_x_2",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_2",["Array",16,"BitIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_demosaicked_1_stencil_2"
          }
        },
        "connections":[
          ["self.demosaicked_1_s0_x_2","inner_compute.demosaicked_1_s0_x_2"],
          ["self.demosaicked_1_s0_y_2","inner_compute.demosaicked_1_s0_y_2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute.in0_denoised_1_stencil.0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute.in0_denoised_1_stencil.1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.2","inner_compute.in0_denoised_1_stencil.2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.3","inner_compute.in0_denoised_1_stencil.3"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.4","inner_compute.in0_denoised_1_stencil.4"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","inner_compute.in0_denoised_1_stencil.5"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute.in0_denoised_1_stencil.6"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.7","inner_compute.in0_denoised_1_stencil.7"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write.0","inner_compute.out_demosaicked_1_stencil"]
        ]
      },
      "cu_op_hcompute_denoised_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read",["Array",5,["Array",16,"BitIn"]]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_denoised_1_stencil"
          }
        },
        "connections":[
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.0","inner_compute.in0_hw_input_copy_stencil.0"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.1","inner_compute.in0_hw_input_copy_stencil.1"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.2","inner_compute.in0_hw_input_copy_stencil.2"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.3","inner_compute.in0_hw_input_copy_stencil.3"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.4","inner_compute.in0_hw_input_copy_stencil.4"],
          ["self.denoised_1_stencil_op_hcompute_denoised_1_stencil_write.0","inner_compute.out_denoised_1_stencil"]
        ]
      },
      "cu_op_hcompute_f6_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["f6_s0_c",["Array",16,"BitIn"]],
          ["demosaicked_1_stencil_op_hcompute_f6_stencil_read",["Array",3,["Array",16,"BitIn"]]],
          ["f6_stencil_op_hcompute_f6_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_f6_stencil"
          }
        },
        "connections":[
          ["self.f6_s0_c","inner_compute.f6_s0_c"],
          ["self.demosaicked_1_stencil_op_hcompute_f6_stencil_read.0","inner_compute.in0_demosaicked_1_stencil.0"],
          ["self.demosaicked_1_stencil_op_hcompute_f6_stencil_read.1","inner_compute.in0_demosaicked_1_stencil.1"],
          ["self.demosaicked_1_stencil_op_hcompute_f6_stencil_read.2","inner_compute.in0_demosaicked_1_stencil.2"],
          ["self.f6_stencil_op_hcompute_f6_stencil_write.0","inner_compute.out_f6_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_copy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_copy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_copy_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_write.0","inner_compute.out_hw_input_copy_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["f6_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.clk","inner_compute.clk"],
          ["self.f6_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_f6_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["f6_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          }
        },
        "connections":[
          ["self.clk","inner_compute.clk"],
          ["self.f6_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_f6_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["f6_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          }
        },
        "connections":[
          ["self.clk","inner_compute.clk"],
          ["self.f6_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_f6_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35"],
          ["self.valid","self.en"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34"],
          ["self.valid","self.en"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33"],
          ["self.valid","self.en"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_f6_stencil_33_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_f6_stencil_34_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_f6_stencil_35_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35"]
        ]
      },
      "demosaicked_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_demosaicked_1_stencil_1_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f6_stencil_read_ren","BitIn"],
          ["op_hcompute_f6_stencil_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_f6_stencil_read",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3364]}
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35_read_addrgen":{
            "modref":"global.aff__U368"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35_write_addrgen":{
            "modref":"global.aff__U379"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3364]}
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34_read_addrgen":{
            "modref":"global.aff__U346"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34_write_addrgen":{
            "modref":"global.aff__U357"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3364]}
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33_read_addrgen":{
            "modref":"global.aff__U324"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33_write_addrgen":{
            "modref":"global.aff__U335"
          },
          "demosaicked_1_stencil_op_hcompute_f6_stencil_33_select":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_f6_stencil_33_select"
          },
          "demosaicked_1_stencil_op_hcompute_f6_stencil_34_select":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_f6_stencil_34_select"
          },
          "demosaicked_1_stencil_op_hcompute_f6_stencil_35_select":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_f6_stencil_35_select"
          }
        },
        "connections":[
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35.wdata","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write_wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.en"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write.0","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.in"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35.wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.valid"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35.clk"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35_read_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35.raddr"],
          ["demosaicked_1_stencil_op_hcompute_f6_stencil_35_select.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35.rdata"],
          ["self.op_hcompute_f6_stencil_read_ren","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35.ren"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35_write_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35.waddr"],
          ["self.op_hcompute_f6_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35_read_addrgen.d"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_f6_stencil_35_write_addrgen.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34.wdata","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write_wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.en"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write.0","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.in"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34.wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.valid"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34.clk"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34_read_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34.raddr"],
          ["demosaicked_1_stencil_op_hcompute_f6_stencil_34_select.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34.rdata"],
          ["self.op_hcompute_f6_stencil_read_ren","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34.ren"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34_write_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34.waddr"],
          ["self.op_hcompute_f6_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34_read_addrgen.d"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_f6_stencil_34_write_addrgen.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33.wdata","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33"],
          ["self.op_hcompute_demosaicked_1_stencil_write_wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.en"],
          ["self.op_hcompute_demosaicked_1_stencil_write.0","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.in"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33.wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.valid"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33.clk"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33_read_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33.raddr"],
          ["demosaicked_1_stencil_op_hcompute_f6_stencil_33_select.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33.rdata"],
          ["self.op_hcompute_f6_stencil_read_ren","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33.ren"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33_write_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33.waddr"],
          ["self.op_hcompute_f6_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33_read_addrgen.d"],
          ["self.op_hcompute_demosaicked_1_stencil_write_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_f6_stencil_33_write_addrgen.d"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_f6_stencil_33_select.clk"],
          ["self.op_hcompute_f6_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_f6_stencil_33_select.d"],
          ["self.op_hcompute_f6_stencil_read.0","demosaicked_1_stencil_op_hcompute_f6_stencil_33_select.out"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_f6_stencil_34_select.clk"],
          ["self.op_hcompute_f6_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_f6_stencil_34_select.d"],
          ["self.op_hcompute_f6_stencil_read.1","demosaicked_1_stencil_op_hcompute_f6_stencil_34_select.out"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_f6_stencil_35_select.clk"],
          ["self.op_hcompute_f6_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_f6_stencil_35_select.d"],
          ["self.op_hcompute_f6_stencil_read.2","demosaicked_1_stencil_op_hcompute_f6_stencil_35_select.out"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"]
        ]
      },
      "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"],
          ["self.valid","self.en"]
        ]
      },
      "denoised_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_demosaicked_1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_2_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_denoised_1_stencil_write_wen","BitIn"],
          ["op_hcompute_denoised_1_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_denoised_1_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast":{
            "modref":"global.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_read_addrgen":{
            "modref":"global.aff__U390"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_write_addrgen":{
            "modref":"global.aff__U401"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_read_addrgen":{
            "modref":"global.aff__U412"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_write_addrgen":{
            "modref":"global.aff__U423"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_read_addrgen":{
            "modref":"global.aff__U434"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_write_addrgen":{
            "modref":"global.aff__U445"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_read_addrgen":{
            "modref":"global.aff__U456"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_write_addrgen":{
            "modref":"global.aff__U467"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_read_addrgen":{
            "modref":"global.aff__U478"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_write_addrgen":{
            "modref":"global.aff__U489"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_read_addrgen":{
            "modref":"global.aff__U500"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_write_addrgen":{
            "modref":"global.aff__U511"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_read_addrgen":{
            "modref":"global.aff__U522"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_write_addrgen":{
            "modref":"global.aff__U533"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_read_addrgen":{
            "modref":"global.aff__U544"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_write_addrgen":{
            "modref":"global.aff__U555"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_read_addrgen":{
            "modref":"global.aff__U566"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_write_addrgen":{
            "modref":"global.aff__U577"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_read_addrgen":{
            "modref":"global.aff__U588"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_write_addrgen":{
            "modref":"global.aff__U599"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_read_addrgen":{
            "modref":"global.aff__U610"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_write_addrgen":{
            "modref":"global.aff__U621"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_read_addrgen":{
            "modref":"global.aff__U632"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_write_addrgen":{
            "modref":"global.aff__U643"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_read_addrgen":{
            "modref":"global.aff__U654"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_write_addrgen":{
            "modref":"global.aff__U665"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_read_addrgen":{
            "modref":"global.aff__U676"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_write_addrgen":{
            "modref":"global.aff__U687"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_read_addrgen":{
            "modref":"global.aff__U698"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_write_addrgen":{
            "modref":"global.aff__U709"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_read_addrgen":{
            "modref":"global.aff__U720"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_write_addrgen":{
            "modref":"global.aff__U731"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_read_addrgen":{
            "modref":"global.aff__U742"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_write_addrgen":{
            "modref":"global.aff__U753"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_read_addrgen":{
            "modref":"global.aff__U764"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_write_addrgen":{
            "modref":"global.aff__U775"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_read_addrgen":{
            "modref":"global.aff__U786"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_write_addrgen":{
            "modref":"global.aff__U797"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_read_addrgen":{
            "modref":"global.aff__U808"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_write_addrgen":{
            "modref":"global.aff__U819"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_read_addrgen":{
            "modref":"global.aff__U830"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_write_addrgen":{
            "modref":"global.aff__U841"
          }
        },
        "connections":[
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"],
          ["self.op_hcompute_demosaicked_1_stencil_read.1","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"],
          ["self.op_hcompute_demosaicked_1_stencil_read.2","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"],
          ["self.op_hcompute_demosaicked_1_stencil_read.3","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"],
          ["self.op_hcompute_demosaicked_1_stencil_read.4","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"],
          ["self.op_hcompute_demosaicked_1_stencil_read.5","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"],
          ["self.op_hcompute_demosaicked_1_stencil_read.6","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"],
          ["self.op_hcompute_demosaicked_1_stencil_read.7","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.0","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.1","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.2","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.3","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.4","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.0","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.1","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.2","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.3","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.4","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.5","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.6","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.7","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"],
          ["self.op_hcompute_demosaicked_1_stencil_read.0","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.out"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"],
          ["self.op_hcompute_denoised_1_stencil_write_wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.en"],
          ["self.op_hcompute_denoised_1_stencil_write.0","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.in"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_write_addrgen.d"]
        ]
      },
      "f6_stencil_op_hcompute_f6_stencil_32_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39",["Array",16,"Bit"]],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41",["Array",16,"Bit"]],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39"],
          ["self.in","self.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41"],
          ["self.in","self.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37"]
        ]
      },
      "f6_stencil_op_hcompute_hw_output_stencil_1_39_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39"]
        ]
      },
      "f6_stencil_op_hcompute_hw_output_stencil_2_41_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41"]
        ]
      },
      "f6_stencil_op_hcompute_hw_output_stencil_37_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37"]
        ]
      },
      "f6_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_f6_stencil_write_wen","BitIn"],
          ["op_hcompute_f6_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_f6_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_2_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "f6_stencil_op_hcompute_f6_stencil_32_broadcast":{
            "modref":"global.f6_stencil_op_hcompute_f6_stencil_32_broadcast"
          },
          "f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",10092]}
          },
          "f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39_read_addrgen":{
            "modref":"global.aff__U852"
          },
          "f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39_write_addrgen":{
            "modref":"global.aff__U863"
          },
          "f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",10092]}
          },
          "f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41_read_addrgen":{
            "modref":"global.aff__U874"
          },
          "f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41_write_addrgen":{
            "modref":"global.aff__U885"
          },
          "f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",10092]}
          },
          "f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37_read_addrgen":{
            "modref":"global.aff__U896"
          },
          "f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37_write_addrgen":{
            "modref":"global.aff__U907"
          },
          "f6_stencil_op_hcompute_hw_output_stencil_1_39_select":{
            "modref":"global.f6_stencil_op_hcompute_hw_output_stencil_1_39_select"
          },
          "f6_stencil_op_hcompute_hw_output_stencil_2_41_select":{
            "modref":"global.f6_stencil_op_hcompute_hw_output_stencil_2_41_select"
          },
          "f6_stencil_op_hcompute_hw_output_stencil_37_select":{
            "modref":"global.f6_stencil_op_hcompute_hw_output_stencil_37_select"
          }
        },
        "connections":[
          ["self.op_hcompute_f6_stencil_write_wen","f6_stencil_op_hcompute_f6_stencil_32_broadcast.en"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39.wdata","f6_stencil_op_hcompute_f6_stencil_32_broadcast.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41.wdata","f6_stencil_op_hcompute_f6_stencil_32_broadcast.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37.wdata","f6_stencil_op_hcompute_f6_stencil_32_broadcast.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37"],
          ["self.op_hcompute_f6_stencil_write.0","f6_stencil_op_hcompute_f6_stencil_32_broadcast.in"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39.wen","f6_stencil_op_hcompute_f6_stencil_32_broadcast.valid"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41.wen","f6_stencil_op_hcompute_f6_stencil_32_broadcast.valid"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37.wen","f6_stencil_op_hcompute_f6_stencil_32_broadcast.valid"],
          ["self.clk","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39.clk"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39_read_addrgen.out","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39.raddr"],
          ["f6_stencil_op_hcompute_hw_output_stencil_1_39_select.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39.rdata"],
          ["self.op_hcompute_hw_output_stencil_1_read_ren","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39.ren"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39_write_addrgen.out","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39.waddr"],
          ["self.op_hcompute_hw_output_stencil_1_read_ctrl_vars","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39_read_addrgen.d"],
          ["self.op_hcompute_f6_stencil_write_ctrl_vars","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_1_39_write_addrgen.d"],
          ["self.clk","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41.clk"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41_read_addrgen.out","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41.raddr"],
          ["f6_stencil_op_hcompute_hw_output_stencil_2_41_select.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41.rdata"],
          ["self.op_hcompute_hw_output_stencil_2_read_ren","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41.ren"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41_write_addrgen.out","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41.waddr"],
          ["self.op_hcompute_hw_output_stencil_2_read_ctrl_vars","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41_read_addrgen.d"],
          ["self.op_hcompute_f6_stencil_write_ctrl_vars","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_2_41_write_addrgen.d"],
          ["self.clk","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37.clk"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37_read_addrgen.out","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37.raddr"],
          ["f6_stencil_op_hcompute_hw_output_stencil_37_select.f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37.rdata"],
          ["self.op_hcompute_hw_output_stencil_read_ren","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37.ren"],
          ["f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37_write_addrgen.out","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37.waddr"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37_read_addrgen.d"],
          ["self.op_hcompute_f6_stencil_write_ctrl_vars","f6_stencil_op_hcompute_f6_stencil_32_to_f6_stencil_op_hcompute_hw_output_stencil_37_write_addrgen.d"],
          ["self.clk","f6_stencil_op_hcompute_hw_output_stencil_1_39_select.clk"],
          ["self.op_hcompute_hw_output_stencil_1_read_ctrl_vars","f6_stencil_op_hcompute_hw_output_stencil_1_39_select.d"],
          ["self.op_hcompute_hw_output_stencil_1_read.0","f6_stencil_op_hcompute_hw_output_stencil_1_39_select.out"],
          ["self.clk","f6_stencil_op_hcompute_hw_output_stencil_2_41_select.clk"],
          ["self.op_hcompute_hw_output_stencil_2_read_ctrl_vars","f6_stencil_op_hcompute_hw_output_stencil_2_41_select.d"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","f6_stencil_op_hcompute_hw_output_stencil_2_41_select.out"],
          ["self.clk","f6_stencil_op_hcompute_hw_output_stencil_37_select.clk"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","f6_stencil_op_hcompute_hw_output_stencil_37_select.d"],
          ["self.op_hcompute_hw_output_stencil_read.0","f6_stencil_op_hcompute_hw_output_stencil_37_select.out"]
        ]
      },
      "hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_denoised_1_stencil_1_denoised_1_stencil_2_773":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_1_denoised_1_stencil_4_752":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_1_denoised_1_stencil_5_753":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_1_denoised_1_stencil_7_774":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_2_denoised_1_stencil_1_745":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_2_denoised_1_stencil_3_746":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_6_denoised_1_stencil_1_767":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_6_denoised_1_stencil_2_782":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_6_denoised_1_stencil_7_781":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_7_denoised_1_stencil_1_800":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_7_denoised_1_stencil_2_768":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_7_denoised_1_stencil_8_799":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_740_741_742":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_748_741_749":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_751_761_762":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_751_805_806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_755_741_756":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_758_741_759":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_805_812":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_741_763":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_770_741_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_772_779_780":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_776_741_777":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_784_741_785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_787_741_788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_790_761_791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_791_741_792":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_795_741_796":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_797_779_798":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_802_741_803":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_806_741_807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_812_741_813":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_743_744":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_778_811":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_denoised_1_stencil_2_740":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_denoised_1_stencil_6_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_denoised_1_stencil_7_776":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_2_denoised_1_stencil_3_748":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_2_denoised_1_stencil_7_795":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_4_denoised_1_stencil_1_755":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_5_denoised_1_stencil_1_758":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_6_denoised_1_stencil_2_787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_7_denoised_1_stencil_6_784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_8_denoised_1_stencil_7_802":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_x_735_738":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_y_735_736":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "const0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const0_0$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1__735":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__735$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__741$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_7360_737":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_7380_739":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "lshr_742_741_743":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_749_741_750":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_756_741_757":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_759_741_760":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_763_741_764":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_771_741_772":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_777_741_778":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_785_741_786":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_788_741_789":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_792_741_793":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_796_741_797":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_803_741_804":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_807_741_808":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_813_741_814":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mux_737_766_816":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_739_765_denoised_1_stencil_1":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_739_810_815":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_747_743_750":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_754_757_760":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_769_794_809":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_775_743_778":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_783_786_789":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_801_804_778":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sub_744_764_765":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_780_793_794":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_798_808_809":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_811_814_815":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "ult_745_746_747":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_752_753_754":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_767_768_769":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_773_774_775":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_781_782_783":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_799_800_801":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_2_773.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_1_denoised_1_stencil_2_773.in1"],
          ["ult_773_774_775.in0","absd_denoised_1_stencil_1_denoised_1_stencil_2_773.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_4_752.in0"],
          ["self.in0_denoised_1_stencil.3","absd_denoised_1_stencil_1_denoised_1_stencil_4_752.in1"],
          ["ult_752_753_754.in0","absd_denoised_1_stencil_1_denoised_1_stencil_4_752.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_5_753.in0"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_1_denoised_1_stencil_5_753.in1"],
          ["ult_752_753_754.in1","absd_denoised_1_stencil_1_denoised_1_stencil_5_753.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_7_774.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_1_denoised_1_stencil_7_774.in1"],
          ["ult_773_774_775.in1","absd_denoised_1_stencil_1_denoised_1_stencil_7_774.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_2_denoised_1_stencil_1_745.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_2_denoised_1_stencil_1_745.in1"],
          ["ult_745_746_747.in0","absd_denoised_1_stencil_2_denoised_1_stencil_1_745.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_2_denoised_1_stencil_3_746.in0"],
          ["self.in0_denoised_1_stencil.2","absd_denoised_1_stencil_2_denoised_1_stencil_3_746.in1"],
          ["ult_745_746_747.in1","absd_denoised_1_stencil_2_denoised_1_stencil_3_746.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_6_denoised_1_stencil_1_767.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_6_denoised_1_stencil_1_767.in1"],
          ["ult_767_768_769.in0","absd_denoised_1_stencil_6_denoised_1_stencil_1_767.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_6_denoised_1_stencil_2_782.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_6_denoised_1_stencil_2_782.in1"],
          ["ult_781_782_783.in1","absd_denoised_1_stencil_6_denoised_1_stencil_2_782.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_6_denoised_1_stencil_7_781.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_6_denoised_1_stencil_7_781.in1"],
          ["ult_781_782_783.in0","absd_denoised_1_stencil_6_denoised_1_stencil_7_781.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_7_denoised_1_stencil_1_800.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_7_denoised_1_stencil_1_800.in1"],
          ["ult_799_800_801.in1","absd_denoised_1_stencil_7_denoised_1_stencil_1_800.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_7_denoised_1_stencil_2_768.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_7_denoised_1_stencil_2_768.in1"],
          ["ult_767_768_769.in1","absd_denoised_1_stencil_7_denoised_1_stencil_2_768.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_7_denoised_1_stencil_8_799.in0"],
          ["self.in0_denoised_1_stencil.7","absd_denoised_1_stencil_7_denoised_1_stencil_8_799.in1"],
          ["ult_799_800_801.in0","absd_denoised_1_stencil_7_denoised_1_stencil_8_799.out"],
          ["add_denoised_1_stencil_1_denoised_1_stencil_2_740.out","add_740_741_742.in0"],
          ["const1__741.out","add_740_741_742.in1"],
          ["lshr_742_741_743.in0","add_740_741_742.out"],
          ["add_denoised_1_stencil_2_denoised_1_stencil_3_748.out","add_748_741_749.in0"],
          ["const1__741$2.out","add_748_741_749.in1"],
          ["lshr_749_741_750.in0","add_748_741_749.out"],
          ["mux_747_743_750.out","add_751_761_762.in0"],
          ["mux_754_757_760.out","add_751_761_762.in1"],
          ["add_762_741_763.in0","add_751_761_762.out"],
          ["mux_747_743_750.out","add_751_805_806.in0"],
          ["mux_801_804_778.out","add_751_805_806.in1"],
          ["add_806_741_807.in0","add_751_805_806.out"],
          ["add_denoised_1_stencil_4_denoised_1_stencil_1_755.out","add_755_741_756.in0"],
          ["const1__741$4.out","add_755_741_756.in1"],
          ["lshr_756_741_757.in0","add_755_741_756.out"],
          ["add_denoised_1_stencil_5_denoised_1_stencil_1_758.out","add_758_741_759.in0"],
          ["const1__741$6.out","add_758_741_759.in1"],
          ["lshr_759_741_760.in0","add_758_741_759.out"],
          ["mux_754_757_760.out","add_761_805_812.in0"],
          ["mux_801_804_778.out","add_761_805_812.in1"],
          ["add_812_741_813.in0","add_761_805_812.out"],
          ["const1__741$8.out","add_762_741_763.in1"],
          ["lshr_763_741_764.in0","add_762_741_763.out"],
          ["add_denoised_1_stencil_1_denoised_1_stencil_6_770.out","add_770_741_771.in0"],
          ["const1__741$10.out","add_770_741_771.in1"],
          ["lshr_771_741_772.in0","add_770_741_771.out"],
          ["lshr_771_741_772.out","add_772_779_780.in0"],
          ["mux_775_743_778.out","add_772_779_780.in1"],
          ["sub_780_793_794.in0","add_772_779_780.out"],
          ["add_denoised_1_stencil_1_denoised_1_stencil_7_776.out","add_776_741_777.in0"],
          ["const1__741$12.out","add_776_741_777.in1"],
          ["lshr_777_741_778.in0","add_776_741_777.out"],
          ["add_denoised_1_stencil_7_denoised_1_stencil_6_784.out","add_784_741_785.in0"],
          ["const1__741$14.out","add_784_741_785.in1"],
          ["lshr_785_741_786.in0","add_784_741_785.out"],
          ["add_denoised_1_stencil_6_denoised_1_stencil_2_787.out","add_787_741_788.in0"],
          ["const1__741$16.out","add_787_741_788.in1"],
          ["lshr_788_741_789.in0","add_787_741_788.out"],
          ["mux_783_786_789.out","add_790_761_791.in0"],
          ["mux_754_757_760.out","add_790_761_791.in1"],
          ["add_791_741_792.in0","add_790_761_791.out"],
          ["const1__741$18.out","add_791_741_792.in1"],
          ["lshr_792_741_793.in0","add_791_741_792.out"],
          ["add_denoised_1_stencil_2_denoised_1_stencil_7_795.out","add_795_741_796.in0"],
          ["const1__741$20.out","add_795_741_796.in1"],
          ["lshr_796_741_797.in0","add_795_741_796.out"],
          ["lshr_796_741_797.out","add_797_779_798.in0"],
          ["mux_775_743_778.out","add_797_779_798.in1"],
          ["sub_798_808_809.in0","add_797_779_798.out"],
          ["add_denoised_1_stencil_8_denoised_1_stencil_7_802.out","add_802_741_803.in0"],
          ["const1__741$22.out","add_802_741_803.in1"],
          ["lshr_803_741_804.in0","add_802_741_803.out"],
          ["const1__741$24.out","add_806_741_807.in1"],
          ["lshr_807_741_808.in0","add_806_741_807.out"],
          ["const1__741$26.out","add_812_741_813.in1"],
          ["lshr_813_741_814.in0","add_812_741_813.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_743_744.in0"],
          ["lshr_742_741_743.out","add_denoised_1_stencil_1_743_744.in1"],
          ["sub_744_764_765.in0","add_denoised_1_stencil_1_743_744.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_778_811.in0"],
          ["lshr_777_741_778.out","add_denoised_1_stencil_1_778_811.in1"],
          ["sub_811_814_815.in0","add_denoised_1_stencil_1_778_811.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_denoised_1_stencil_2_740.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_1_denoised_1_stencil_2_740.in1"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_denoised_1_stencil_6_770.in0"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_1_denoised_1_stencil_6_770.in1"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_denoised_1_stencil_7_776.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_1_denoised_1_stencil_7_776.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_2_denoised_1_stencil_3_748.in0"],
          ["self.in0_denoised_1_stencil.2","add_denoised_1_stencil_2_denoised_1_stencil_3_748.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_2_denoised_1_stencil_7_795.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_2_denoised_1_stencil_7_795.in1"],
          ["self.in0_denoised_1_stencil.3","add_denoised_1_stencil_4_denoised_1_stencil_1_755.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_4_denoised_1_stencil_1_755.in1"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_5_denoised_1_stencil_1_758.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_5_denoised_1_stencil_1_758.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_6_denoised_1_stencil_2_787.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_6_denoised_1_stencil_2_787.in1"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_7_denoised_1_stencil_6_784.in0"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_7_denoised_1_stencil_6_784.in1"],
          ["self.in0_denoised_1_stencil.7","add_denoised_1_stencil_8_denoised_1_stencil_7_802.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_8_denoised_1_stencil_7_802.in1"],
          ["self.demosaicked_1_s0_x","and_demosaicked_1_s0_x_735_738.in0"],
          ["const1__735$1.out","and_demosaicked_1_s0_x_735_738.in1"],
          ["eq_7380_739.in0","and_demosaicked_1_s0_x_735_738.out"],
          ["self.demosaicked_1_s0_y","and_demosaicked_1_s0_y_735_736.in0"],
          ["const1__735.out","and_demosaicked_1_s0_y_735_736.in1"],
          ["eq_7360_737.in0","and_demosaicked_1_s0_y_735_736.out"],
          ["eq_7380_739.in1","const0_0$1.out"],
          ["eq_7360_737.in1","const0_0.out"],
          ["lshr_742_741_743.in1","const1__741$1.out"],
          ["lshr_771_741_772.in1","const1__741$11.out"],
          ["lshr_777_741_778.in1","const1__741$13.out"],
          ["lshr_785_741_786.in1","const1__741$15.out"],
          ["lshr_788_741_789.in1","const1__741$17.out"],
          ["lshr_792_741_793.in1","const1__741$19.out"],
          ["lshr_796_741_797.in1","const1__741$21.out"],
          ["lshr_803_741_804.in1","const1__741$23.out"],
          ["lshr_807_741_808.in1","const1__741$25.out"],
          ["lshr_813_741_814.in1","const1__741$27.out"],
          ["lshr_749_741_750.in1","const1__741$3.out"],
          ["lshr_756_741_757.in1","const1__741$5.out"],
          ["lshr_759_741_760.in1","const1__741$7.out"],
          ["lshr_763_741_764.in1","const1__741$9.out"],
          ["mux_737_766_816.sel","eq_7360_737.out"],
          ["mux_739_765_denoised_1_stencil_1.sel","eq_7380_739.out"],
          ["mux_739_810_815.sel","eq_7380_739.out"],
          ["mux_747_743_750.in1","lshr_742_741_743.out"],
          ["mux_775_743_778.in1","lshr_742_741_743.out"],
          ["mux_747_743_750.in0","lshr_749_741_750.out"],
          ["mux_754_757_760.in1","lshr_756_741_757.out"],
          ["mux_754_757_760.in0","lshr_759_741_760.out"],
          ["sub_744_764_765.in1","lshr_763_741_764.out"],
          ["mux_775_743_778.in0","lshr_777_741_778.out"],
          ["mux_801_804_778.in0","lshr_777_741_778.out"],
          ["mux_783_786_789.in1","lshr_785_741_786.out"],
          ["mux_783_786_789.in0","lshr_788_741_789.out"],
          ["sub_780_793_794.in1","lshr_792_741_793.out"],
          ["mux_801_804_778.in1","lshr_803_741_804.out"],
          ["sub_798_808_809.in1","lshr_807_741_808.out"],
          ["sub_811_814_815.in1","lshr_813_741_814.out"],
          ["mux_739_810_815.out","mux_737_766_816.in0"],
          ["mux_739_765_denoised_1_stencil_1.out","mux_737_766_816.in1"],
          ["self.out_demosaicked_1_stencil","mux_737_766_816.out"],
          ["self.in0_denoised_1_stencil.0","mux_739_765_denoised_1_stencil_1.in0"],
          ["sub_744_764_765.out","mux_739_765_denoised_1_stencil_1.in1"],
          ["sub_811_814_815.out","mux_739_810_815.in0"],
          ["mux_769_794_809.out","mux_739_810_815.in1"],
          ["ult_745_746_747.out","mux_747_743_750.sel"],
          ["ult_752_753_754.out","mux_754_757_760.sel"],
          ["sub_798_808_809.out","mux_769_794_809.in0"],
          ["sub_780_793_794.out","mux_769_794_809.in1"],
          ["ult_767_768_769.out","mux_769_794_809.sel"],
          ["ult_773_774_775.out","mux_775_743_778.sel"],
          ["ult_781_782_783.out","mux_783_786_789.sel"],
          ["ult_799_800_801.out","mux_801_804_778.sel"]
        ]
      },
      "hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_1",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_1",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_denoised_1_stencil_9_denoised_1_stencil_10_1005":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_9_denoised_1_stencil_11_1006":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_9_denoised_1_stencil_12_1017":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_9_denoised_1_stencil_13_1018":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_1008_1009_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1012_1009_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1020_1009_1021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1023_1009_1024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_10_denoised_1_stencil_9_1008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_11_denoised_1_stencil_9_1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_12_denoised_1_stencil_9_1020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_13_denoised_1_stencil_9_1023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_x_1_1000_1003":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_y_1_1000_1001":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "const0_0$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const0_0$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1__1000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1000$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1009":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1009$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1009$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1009$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1009$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1009$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1009$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1009$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_10010_1002":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_10030_1004":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1010_1009_1011":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1013_1009_1014":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1021_1009_1022":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1024_1009_1025":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mux_1002_1016_1027":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1004_1026_denoised_1_stencil_9":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1004_denoised_1_stencil_9_1015":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1007_1011_1014":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1019_1022_1025":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ult_1005_1006_1007":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_1017_1018_1019":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_10_1005.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_9_denoised_1_stencil_10_1005.in1"],
          ["ult_1005_1006_1007.in0","absd_denoised_1_stencil_9_denoised_1_stencil_10_1005.out"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_11_1006.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_9_denoised_1_stencil_11_1006.in1"],
          ["ult_1005_1006_1007.in1","absd_denoised_1_stencil_9_denoised_1_stencil_11_1006.out"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_12_1017.in0"],
          ["self.in0_denoised_1_stencil.2","absd_denoised_1_stencil_9_denoised_1_stencil_12_1017.in1"],
          ["ult_1017_1018_1019.in0","absd_denoised_1_stencil_9_denoised_1_stencil_12_1017.out"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_13_1018.in0"],
          ["self.in0_denoised_1_stencil.3","absd_denoised_1_stencil_9_denoised_1_stencil_13_1018.in1"],
          ["ult_1017_1018_1019.in1","absd_denoised_1_stencil_9_denoised_1_stencil_13_1018.out"],
          ["add_denoised_1_stencil_10_denoised_1_stencil_9_1008.out","add_1008_1009_1010.in0"],
          ["const1__1009.out","add_1008_1009_1010.in1"],
          ["lshr_1010_1009_1011.in0","add_1008_1009_1010.out"],
          ["add_denoised_1_stencil_11_denoised_1_stencil_9_1012.out","add_1012_1009_1013.in0"],
          ["const1__1009$2.out","add_1012_1009_1013.in1"],
          ["lshr_1013_1009_1014.in0","add_1012_1009_1013.out"],
          ["add_denoised_1_stencil_12_denoised_1_stencil_9_1020.out","add_1020_1009_1021.in0"],
          ["const1__1009$4.out","add_1020_1009_1021.in1"],
          ["lshr_1021_1009_1022.in0","add_1020_1009_1021.out"],
          ["add_denoised_1_stencil_13_denoised_1_stencil_9_1023.out","add_1023_1009_1024.in0"],
          ["const1__1009$6.out","add_1023_1009_1024.in1"],
          ["lshr_1024_1009_1025.in0","add_1023_1009_1024.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_10_denoised_1_stencil_9_1008.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_10_denoised_1_stencil_9_1008.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_11_denoised_1_stencil_9_1012.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_11_denoised_1_stencil_9_1012.in1"],
          ["self.in0_denoised_1_stencil.2","add_denoised_1_stencil_12_denoised_1_stencil_9_1020.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_12_denoised_1_stencil_9_1020.in1"],
          ["self.in0_denoised_1_stencil.3","add_denoised_1_stencil_13_denoised_1_stencil_9_1023.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_13_denoised_1_stencil_9_1023.in1"],
          ["self.demosaicked_1_s0_x_1","and_demosaicked_1_s0_x_1_1000_1003.in0"],
          ["const1__1000$1.out","and_demosaicked_1_s0_x_1_1000_1003.in1"],
          ["eq_10030_1004.in0","and_demosaicked_1_s0_x_1_1000_1003.out"],
          ["self.demosaicked_1_s0_y_1","and_demosaicked_1_s0_y_1_1000_1001.in0"],
          ["const1__1000.out","and_demosaicked_1_s0_y_1_1000_1001.in1"],
          ["eq_10010_1002.in0","and_demosaicked_1_s0_y_1_1000_1001.out"],
          ["eq_10010_1002.in1","const0_0$2.out"],
          ["eq_10030_1004.in1","const0_0$3.out"],
          ["lshr_1010_1009_1011.in1","const1__1009$1.out"],
          ["lshr_1013_1009_1014.in1","const1__1009$3.out"],
          ["lshr_1021_1009_1022.in1","const1__1009$5.out"],
          ["lshr_1024_1009_1025.in1","const1__1009$7.out"],
          ["mux_1002_1016_1027.sel","eq_10010_1002.out"],
          ["mux_1004_1026_denoised_1_stencil_9.sel","eq_10030_1004.out"],
          ["mux_1004_denoised_1_stencil_9_1015.sel","eq_10030_1004.out"],
          ["mux_1007_1011_1014.in1","lshr_1010_1009_1011.out"],
          ["mux_1007_1011_1014.in0","lshr_1013_1009_1014.out"],
          ["mux_1019_1022_1025.in1","lshr_1021_1009_1022.out"],
          ["mux_1019_1022_1025.in0","lshr_1024_1009_1025.out"],
          ["mux_1004_1026_denoised_1_stencil_9.out","mux_1002_1016_1027.in0"],
          ["mux_1004_denoised_1_stencil_9_1015.out","mux_1002_1016_1027.in1"],
          ["self.out_demosaicked_1_stencil","mux_1002_1016_1027.out"],
          ["self.in0_denoised_1_stencil.4","mux_1004_1026_denoised_1_stencil_9.in0"],
          ["mux_1019_1022_1025.out","mux_1004_1026_denoised_1_stencil_9.in1"],
          ["mux_1007_1011_1014.out","mux_1004_denoised_1_stencil_9_1015.in0"],
          ["self.in0_denoised_1_stencil.4","mux_1004_denoised_1_stencil_9_1015.in1"],
          ["ult_1005_1006_1007.out","mux_1007_1011_1014.sel"],
          ["ult_1017_1018_1019.out","mux_1019_1022_1025.sel"]
        ]
      },
      "hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_2",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_2",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_denoised_1_stencil_14_denoised_1_stencil_15_1246":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_14_denoised_1_stencil_17_1225":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_14_denoised_1_stencil_18_1226":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_14_denoised_1_stencil_20_1245":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_15_denoised_1_stencil_14_1219":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_15_denoised_1_stencil_16_1218":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_15_denoised_1_stencil_20_1240":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_19_denoised_1_stencil_14_1239":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_19_denoised_1_stencil_15_1253":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_19_denoised_1_stencil_20_1254":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_20_denoised_1_stencil_14_1271":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_20_denoised_1_stencil_21_1272":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_1213_1214_1215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1221_1214_1222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1224_1234_1235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1224_1277_1278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1228_1214_1229":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1231_1214_1232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1234_1277_1285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1235_1214_1236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1242_1214_1243":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1244_1251_1252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1248_1214_1249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1256_1214_1257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1259_1214_1260":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1262_1234_1263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1263_1214_1264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1267_1214_1268":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1269_1251_1270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1274_1214_1275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1278_1214_1279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1285_1214_1286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_1216_1217":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_1250_1284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_denoised_1_stencil_15_1213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_denoised_1_stencil_20_1248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_15_denoised_1_stencil_20_1267":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_16_denoised_1_stencil_15_1221":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_17_denoised_1_stencil_14_1228":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_18_denoised_1_stencil_14_1231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_19_denoised_1_stencil_14_1242":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_19_denoised_1_stencil_15_1256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_19_denoised_1_stencil_20_1259":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_21_denoised_1_stencil_20_1274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_x_2_1208_1211":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_y_2_1208_1209":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "const0_0$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const0_0$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1__1208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1208$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__1214$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_12090_1210":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_12110_1212":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1215_1214_1216":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1222_1214_1223":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1229_1214_1230":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1232_1214_1233":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1236_1214_1237":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1243_1214_1244":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1249_1214_1250":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1257_1214_1258":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1260_1214_1261":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1264_1214_1265":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1268_1214_1269":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1275_1214_1276":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1279_1214_1280":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1286_1214_1287":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mux_1210_1283_1289":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1212_1238_1282":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1212_denoised_1_stencil_14_1288":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1220_1223_1216":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1227_1230_1233":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1241_1266_1281":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1247_1250_1216":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1255_1258_1261":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1273_1250_1276":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sub_1217_1237_1238":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1252_1265_1266":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1270_1280_1281":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1284_1287_1288":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "ult_1218_1219_1220":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_1225_1226_1227":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_1239_1240_1241":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_1245_1246_1247":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_1253_1254_1255":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_1271_1272_1273":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_15_1246.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_14_denoised_1_stencil_15_1246.in1"],
          ["ult_1245_1246_1247.in1","absd_denoised_1_stencil_14_denoised_1_stencil_15_1246.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_17_1225.in0"],
          ["self.in0_denoised_1_stencil.3","absd_denoised_1_stencil_14_denoised_1_stencil_17_1225.in1"],
          ["ult_1225_1226_1227.in0","absd_denoised_1_stencil_14_denoised_1_stencil_17_1225.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_18_1226.in0"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_14_denoised_1_stencil_18_1226.in1"],
          ["ult_1225_1226_1227.in1","absd_denoised_1_stencil_14_denoised_1_stencil_18_1226.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_20_1245.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_14_denoised_1_stencil_20_1245.in1"],
          ["ult_1245_1246_1247.in0","absd_denoised_1_stencil_14_denoised_1_stencil_20_1245.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_15_denoised_1_stencil_14_1219.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_15_denoised_1_stencil_14_1219.in1"],
          ["ult_1218_1219_1220.in1","absd_denoised_1_stencil_15_denoised_1_stencil_14_1219.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_15_denoised_1_stencil_16_1218.in0"],
          ["self.in0_denoised_1_stencil.2","absd_denoised_1_stencil_15_denoised_1_stencil_16_1218.in1"],
          ["ult_1218_1219_1220.in0","absd_denoised_1_stencil_15_denoised_1_stencil_16_1218.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_15_denoised_1_stencil_20_1240.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_15_denoised_1_stencil_20_1240.in1"],
          ["ult_1239_1240_1241.in1","absd_denoised_1_stencil_15_denoised_1_stencil_20_1240.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_19_denoised_1_stencil_14_1239.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_19_denoised_1_stencil_14_1239.in1"],
          ["ult_1239_1240_1241.in0","absd_denoised_1_stencil_19_denoised_1_stencil_14_1239.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_19_denoised_1_stencil_15_1253.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_19_denoised_1_stencil_15_1253.in1"],
          ["ult_1253_1254_1255.in0","absd_denoised_1_stencil_19_denoised_1_stencil_15_1253.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_19_denoised_1_stencil_20_1254.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_19_denoised_1_stencil_20_1254.in1"],
          ["ult_1253_1254_1255.in1","absd_denoised_1_stencil_19_denoised_1_stencil_20_1254.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_20_denoised_1_stencil_14_1271.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_20_denoised_1_stencil_14_1271.in1"],
          ["ult_1271_1272_1273.in0","absd_denoised_1_stencil_20_denoised_1_stencil_14_1271.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_20_denoised_1_stencil_21_1272.in0"],
          ["self.in0_denoised_1_stencil.7","absd_denoised_1_stencil_20_denoised_1_stencil_21_1272.in1"],
          ["ult_1271_1272_1273.in1","absd_denoised_1_stencil_20_denoised_1_stencil_21_1272.out"],
          ["add_denoised_1_stencil_14_denoised_1_stencil_15_1213.out","add_1213_1214_1215.in0"],
          ["const1__1214.out","add_1213_1214_1215.in1"],
          ["lshr_1215_1214_1216.in0","add_1213_1214_1215.out"],
          ["add_denoised_1_stencil_16_denoised_1_stencil_15_1221.out","add_1221_1214_1222.in0"],
          ["const1__1214$2.out","add_1221_1214_1222.in1"],
          ["lshr_1222_1214_1223.in0","add_1221_1214_1222.out"],
          ["mux_1220_1223_1216.out","add_1224_1234_1235.in0"],
          ["mux_1227_1230_1233.out","add_1224_1234_1235.in1"],
          ["add_1235_1214_1236.in0","add_1224_1234_1235.out"],
          ["mux_1220_1223_1216.out","add_1224_1277_1278.in0"],
          ["mux_1273_1250_1276.out","add_1224_1277_1278.in1"],
          ["add_1278_1214_1279.in0","add_1224_1277_1278.out"],
          ["add_denoised_1_stencil_17_denoised_1_stencil_14_1228.out","add_1228_1214_1229.in0"],
          ["const1__1214$4.out","add_1228_1214_1229.in1"],
          ["lshr_1229_1214_1230.in0","add_1228_1214_1229.out"],
          ["add_denoised_1_stencil_18_denoised_1_stencil_14_1231.out","add_1231_1214_1232.in0"],
          ["const1__1214$6.out","add_1231_1214_1232.in1"],
          ["lshr_1232_1214_1233.in0","add_1231_1214_1232.out"],
          ["mux_1227_1230_1233.out","add_1234_1277_1285.in0"],
          ["mux_1273_1250_1276.out","add_1234_1277_1285.in1"],
          ["add_1285_1214_1286.in0","add_1234_1277_1285.out"],
          ["const1__1214$8.out","add_1235_1214_1236.in1"],
          ["lshr_1236_1214_1237.in0","add_1235_1214_1236.out"],
          ["add_denoised_1_stencil_19_denoised_1_stencil_14_1242.out","add_1242_1214_1243.in0"],
          ["const1__1214$10.out","add_1242_1214_1243.in1"],
          ["lshr_1243_1214_1244.in0","add_1242_1214_1243.out"],
          ["lshr_1243_1214_1244.out","add_1244_1251_1252.in0"],
          ["mux_1247_1250_1216.out","add_1244_1251_1252.in1"],
          ["sub_1252_1265_1266.in0","add_1244_1251_1252.out"],
          ["add_denoised_1_stencil_14_denoised_1_stencil_20_1248.out","add_1248_1214_1249.in0"],
          ["const1__1214$12.out","add_1248_1214_1249.in1"],
          ["lshr_1249_1214_1250.in0","add_1248_1214_1249.out"],
          ["add_denoised_1_stencil_19_denoised_1_stencil_15_1256.out","add_1256_1214_1257.in0"],
          ["const1__1214$14.out","add_1256_1214_1257.in1"],
          ["lshr_1257_1214_1258.in0","add_1256_1214_1257.out"],
          ["add_denoised_1_stencil_19_denoised_1_stencil_20_1259.out","add_1259_1214_1260.in0"],
          ["const1__1214$16.out","add_1259_1214_1260.in1"],
          ["lshr_1260_1214_1261.in0","add_1259_1214_1260.out"],
          ["mux_1255_1258_1261.out","add_1262_1234_1263.in0"],
          ["mux_1227_1230_1233.out","add_1262_1234_1263.in1"],
          ["add_1263_1214_1264.in0","add_1262_1234_1263.out"],
          ["const1__1214$18.out","add_1263_1214_1264.in1"],
          ["lshr_1264_1214_1265.in0","add_1263_1214_1264.out"],
          ["add_denoised_1_stencil_15_denoised_1_stencil_20_1267.out","add_1267_1214_1268.in0"],
          ["const1__1214$20.out","add_1267_1214_1268.in1"],
          ["lshr_1268_1214_1269.in0","add_1267_1214_1268.out"],
          ["lshr_1268_1214_1269.out","add_1269_1251_1270.in0"],
          ["mux_1247_1250_1216.out","add_1269_1251_1270.in1"],
          ["sub_1270_1280_1281.in0","add_1269_1251_1270.out"],
          ["add_denoised_1_stencil_21_denoised_1_stencil_20_1274.out","add_1274_1214_1275.in0"],
          ["const1__1214$22.out","add_1274_1214_1275.in1"],
          ["lshr_1275_1214_1276.in0","add_1274_1214_1275.out"],
          ["const1__1214$24.out","add_1278_1214_1279.in1"],
          ["lshr_1279_1214_1280.in0","add_1278_1214_1279.out"],
          ["const1__1214$26.out","add_1285_1214_1286.in1"],
          ["lshr_1286_1214_1287.in0","add_1285_1214_1286.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_1216_1217.in0"],
          ["lshr_1215_1214_1216.out","add_denoised_1_stencil_14_1216_1217.in1"],
          ["sub_1217_1237_1238.in0","add_denoised_1_stencil_14_1216_1217.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_1250_1284.in0"],
          ["lshr_1249_1214_1250.out","add_denoised_1_stencil_14_1250_1284.in1"],
          ["sub_1284_1287_1288.in0","add_denoised_1_stencil_14_1250_1284.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_denoised_1_stencil_15_1213.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_14_denoised_1_stencil_15_1213.in1"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_denoised_1_stencil_20_1248.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_14_denoised_1_stencil_20_1248.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_15_denoised_1_stencil_20_1267.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_15_denoised_1_stencil_20_1267.in1"],
          ["self.in0_denoised_1_stencil.2","add_denoised_1_stencil_16_denoised_1_stencil_15_1221.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_16_denoised_1_stencil_15_1221.in1"],
          ["self.in0_denoised_1_stencil.3","add_denoised_1_stencil_17_denoised_1_stencil_14_1228.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_17_denoised_1_stencil_14_1228.in1"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_18_denoised_1_stencil_14_1231.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_18_denoised_1_stencil_14_1231.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_19_denoised_1_stencil_14_1242.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_19_denoised_1_stencil_14_1242.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_19_denoised_1_stencil_15_1256.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_19_denoised_1_stencil_15_1256.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_19_denoised_1_stencil_20_1259.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_19_denoised_1_stencil_20_1259.in1"],
          ["self.in0_denoised_1_stencil.7","add_denoised_1_stencil_21_denoised_1_stencil_20_1274.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_21_denoised_1_stencil_20_1274.in1"],
          ["self.demosaicked_1_s0_x_2","and_demosaicked_1_s0_x_2_1208_1211.in0"],
          ["const1__1208$1.out","and_demosaicked_1_s0_x_2_1208_1211.in1"],
          ["eq_12110_1212.in0","and_demosaicked_1_s0_x_2_1208_1211.out"],
          ["self.demosaicked_1_s0_y_2","and_demosaicked_1_s0_y_2_1208_1209.in0"],
          ["const1__1208.out","and_demosaicked_1_s0_y_2_1208_1209.in1"],
          ["eq_12090_1210.in0","and_demosaicked_1_s0_y_2_1208_1209.out"],
          ["eq_12090_1210.in1","const0_0$4.out"],
          ["eq_12110_1212.in1","const0_0$5.out"],
          ["lshr_1215_1214_1216.in1","const1__1214$1.out"],
          ["lshr_1243_1214_1244.in1","const1__1214$11.out"],
          ["lshr_1249_1214_1250.in1","const1__1214$13.out"],
          ["lshr_1257_1214_1258.in1","const1__1214$15.out"],
          ["lshr_1260_1214_1261.in1","const1__1214$17.out"],
          ["lshr_1264_1214_1265.in1","const1__1214$19.out"],
          ["lshr_1268_1214_1269.in1","const1__1214$21.out"],
          ["lshr_1275_1214_1276.in1","const1__1214$23.out"],
          ["lshr_1279_1214_1280.in1","const1__1214$25.out"],
          ["lshr_1286_1214_1287.in1","const1__1214$27.out"],
          ["lshr_1222_1214_1223.in1","const1__1214$3.out"],
          ["lshr_1229_1214_1230.in1","const1__1214$5.out"],
          ["lshr_1232_1214_1233.in1","const1__1214$7.out"],
          ["lshr_1236_1214_1237.in1","const1__1214$9.out"],
          ["mux_1210_1283_1289.sel","eq_12090_1210.out"],
          ["mux_1212_1238_1282.sel","eq_12110_1212.out"],
          ["mux_1212_denoised_1_stencil_14_1288.sel","eq_12110_1212.out"],
          ["mux_1220_1223_1216.in0","lshr_1215_1214_1216.out"],
          ["mux_1247_1250_1216.in0","lshr_1215_1214_1216.out"],
          ["mux_1220_1223_1216.in1","lshr_1222_1214_1223.out"],
          ["mux_1227_1230_1233.in1","lshr_1229_1214_1230.out"],
          ["mux_1227_1230_1233.in0","lshr_1232_1214_1233.out"],
          ["sub_1217_1237_1238.in1","lshr_1236_1214_1237.out"],
          ["mux_1247_1250_1216.in1","lshr_1249_1214_1250.out"],
          ["mux_1273_1250_1276.in1","lshr_1249_1214_1250.out"],
          ["mux_1255_1258_1261.in1","lshr_1257_1214_1258.out"],
          ["mux_1255_1258_1261.in0","lshr_1260_1214_1261.out"],
          ["sub_1252_1265_1266.in1","lshr_1264_1214_1265.out"],
          ["mux_1273_1250_1276.in0","lshr_1275_1214_1276.out"],
          ["sub_1270_1280_1281.in1","lshr_1279_1214_1280.out"],
          ["sub_1284_1287_1288.in1","lshr_1286_1214_1287.out"],
          ["mux_1212_denoised_1_stencil_14_1288.out","mux_1210_1283_1289.in0"],
          ["mux_1212_1238_1282.out","mux_1210_1283_1289.in1"],
          ["self.out_demosaicked_1_stencil","mux_1210_1283_1289.out"],
          ["mux_1241_1266_1281.out","mux_1212_1238_1282.in0"],
          ["sub_1217_1237_1238.out","mux_1212_1238_1282.in1"],
          ["sub_1284_1287_1288.out","mux_1212_denoised_1_stencil_14_1288.in0"],
          ["self.in0_denoised_1_stencil.0","mux_1212_denoised_1_stencil_14_1288.in1"],
          ["ult_1218_1219_1220.out","mux_1220_1223_1216.sel"],
          ["ult_1225_1226_1227.out","mux_1227_1230_1233.sel"],
          ["sub_1270_1280_1281.out","mux_1241_1266_1281.in0"],
          ["sub_1252_1265_1266.out","mux_1241_1266_1281.in1"],
          ["ult_1239_1240_1241.out","mux_1241_1266_1281.sel"],
          ["ult_1245_1246_1247.out","mux_1247_1250_1216.sel"],
          ["ult_1253_1254_1255.out","mux_1255_1258_1261.sel"],
          ["ult_1271_1272_1273.out","mux_1273_1250_1276.sel"]
        ]
      },
      "hcompute_denoised_1_stencil":{
        "type":["Record",[
          ["out_denoised_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_copy_stencil",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "umax_587_590_591":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_hw_input_copy_stencil_2_585_586":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_hw_input_copy_stencil_3_584_585":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_hw_input_copy_stencil_4_hw_input_copy_stencil_5_584":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_copy_stencil_1_586_587":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_copy_stencil_2_589_590":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_copy_stencil_3_588_589":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_copy_stencil_4_hw_input_copy_stencil_5_588":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_hw_input_copy_stencil_1_586_587.in0","self.in0_hw_input_copy_stencil.0"],
          ["umax_hw_input_copy_stencil_2_585_586.in0","self.in0_hw_input_copy_stencil.1"],
          ["umin_hw_input_copy_stencil_2_589_590.in0","self.in0_hw_input_copy_stencil.1"],
          ["umax_hw_input_copy_stencil_3_584_585.in0","self.in0_hw_input_copy_stencil.2"],
          ["umin_hw_input_copy_stencil_3_588_589.in0","self.in0_hw_input_copy_stencil.2"],
          ["umax_hw_input_copy_stencil_4_hw_input_copy_stencil_5_584.in0","self.in0_hw_input_copy_stencil.3"],
          ["umin_hw_input_copy_stencil_4_hw_input_copy_stencil_5_588.in0","self.in0_hw_input_copy_stencil.3"],
          ["umax_hw_input_copy_stencil_4_hw_input_copy_stencil_5_584.in1","self.in0_hw_input_copy_stencil.4"],
          ["umin_hw_input_copy_stencil_4_hw_input_copy_stencil_5_588.in1","self.in0_hw_input_copy_stencil.4"],
          ["umax_587_590_591.out","self.out_denoised_1_stencil"],
          ["umin_hw_input_copy_stencil_1_586_587.out","umax_587_590_591.in0"],
          ["umin_hw_input_copy_stencil_2_589_590.out","umax_587_590_591.in1"],
          ["umax_hw_input_copy_stencil_3_584_585.out","umax_hw_input_copy_stencil_2_585_586.in1"],
          ["umin_hw_input_copy_stencil_1_586_587.in1","umax_hw_input_copy_stencil_2_585_586.out"],
          ["umax_hw_input_copy_stencil_4_hw_input_copy_stencil_5_584.out","umax_hw_input_copy_stencil_3_584_585.in1"],
          ["umin_hw_input_copy_stencil_3_588_589.out","umin_hw_input_copy_stencil_2_589_590.in1"],
          ["umin_hw_input_copy_stencil_4_hw_input_copy_stencil_5_588.out","umin_hw_input_copy_stencil_3_588_589.in1"]
        ]
      },
      "hcompute_f6_stencil":{
        "type":["Record",[
          ["out_f6_stencil",["Array",16,"Bit"]],
          ["in0_demosaicked_1_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["f6_s0_c",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "add_1462_1464_1465":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1468-3900_1469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1478-2541_1479":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1486-2008_1487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1469_1470_1471":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1479_1470_1480":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1487_1470_1488":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const-2008_-2008":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf828"]}
          },
          "const-2541_-2541":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf613"]}
          },
          "const-3900_-3900":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf0c4"]}
          },
          "const0_0$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const159_159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h009f"]}
          },
          "const17_17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const200_200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c8"]}
          },
          "const21_21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "const228_228":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00e4"]}
          },
          "const38_38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0026"]}
          },
          "const44_44":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002c"]}
          },
          "const73_73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0049"]}
          },
          "const8_8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const8__1470":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const8__1470$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const8__1470$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "eq_f6_s0_c0_1460":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_f6_s0_c1_1473":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "mul_1461200_1462":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_146138_1475":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_14618_1485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_146317_1464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_146321_1477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1463228_1482":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1466159_1474":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_146644_1467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_146673_1483":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mux_1460_1472_1490":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1473_1481_1489":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sub_1465_1467_1468":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1474_1475_1476":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1476_1477_1478":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1482_1483_1484":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1484_1485_1486":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_1461200_1462.out","add_1462_1464_1465.in0"],
          ["mul_146317_1464.out","add_1462_1464_1465.in1"],
          ["sub_1465_1467_1468.in0","add_1462_1464_1465.out"],
          ["sub_1465_1467_1468.out","add_1468-3900_1469.in0"],
          ["const-3900_-3900.out","add_1468-3900_1469.in1"],
          ["ashr_1469_1470_1471.in0","add_1468-3900_1469.out"],
          ["sub_1476_1477_1478.out","add_1478-2541_1479.in0"],
          ["const-2541_-2541.out","add_1478-2541_1479.in1"],
          ["ashr_1479_1470_1480.in0","add_1478-2541_1479.out"],
          ["sub_1484_1485_1486.out","add_1486-2008_1487.in0"],
          ["const-2008_-2008.out","add_1486-2008_1487.in1"],
          ["ashr_1487_1470_1488.in0","add_1486-2008_1487.out"],
          ["const8__1470.out","ashr_1469_1470_1471.in1"],
          ["mux_1460_1472_1490.in1","ashr_1469_1470_1471.out"],
          ["const8__1470$1.out","ashr_1479_1470_1480.in1"],
          ["mux_1473_1481_1489.in1","ashr_1479_1470_1480.out"],
          ["const8__1470$2.out","ashr_1487_1470_1488.in1"],
          ["mux_1473_1481_1489.in0","ashr_1487_1470_1488.out"],
          ["eq_f6_s0_c0_1460.in1","const0_0$6.out"],
          ["mul_1466159_1474.in1","const159_159.out"],
          ["mul_146317_1464.in1","const17_17.out"],
          ["eq_f6_s0_c1_1473.in1","const1_1.out"],
          ["mul_1461200_1462.in1","const200_200.out"],
          ["mul_146321_1477.in1","const21_21.out"],
          ["mul_1463228_1482.in1","const228_228.out"],
          ["mul_146138_1475.in1","const38_38.out"],
          ["mul_146644_1467.in1","const44_44.out"],
          ["mul_146673_1483.in1","const73_73.out"],
          ["mul_14618_1485.in1","const8_8.out"],
          ["self.f6_s0_c","eq_f6_s0_c0_1460.in0"],
          ["mux_1460_1472_1490.sel","eq_f6_s0_c0_1460.out"],
          ["self.f6_s0_c","eq_f6_s0_c1_1473.in0"],
          ["mux_1473_1481_1489.sel","eq_f6_s0_c1_1473.out"],
          ["self.in0_demosaicked_1_stencil.0","mul_1461200_1462.in0"],
          ["self.in0_demosaicked_1_stencil.0","mul_146138_1475.in0"],
          ["sub_1474_1475_1476.in1","mul_146138_1475.out"],
          ["self.in0_demosaicked_1_stencil.0","mul_14618_1485.in0"],
          ["sub_1484_1485_1486.in1","mul_14618_1485.out"],
          ["self.in0_demosaicked_1_stencil.1","mul_146317_1464.in0"],
          ["self.in0_demosaicked_1_stencil.1","mul_146321_1477.in0"],
          ["sub_1476_1477_1478.in1","mul_146321_1477.out"],
          ["self.in0_demosaicked_1_stencil.1","mul_1463228_1482.in0"],
          ["sub_1482_1483_1484.in0","mul_1463228_1482.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_1466159_1474.in0"],
          ["sub_1474_1475_1476.in0","mul_1466159_1474.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_146644_1467.in0"],
          ["sub_1465_1467_1468.in1","mul_146644_1467.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_146673_1483.in0"],
          ["sub_1482_1483_1484.in1","mul_146673_1483.out"],
          ["mux_1473_1481_1489.out","mux_1460_1472_1490.in0"],
          ["self.out_f6_stencil","mux_1460_1472_1490.out"],
          ["sub_1476_1477_1478.in0","sub_1474_1475_1476.out"],
          ["sub_1484_1485_1486.in0","sub_1482_1483_1484.out"]
        ]
      },
      "hcompute_hw_input_copy_stencil":{
        "type":["Record",[
          ["out_hw_input_copy_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_copy_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_f6_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0__1598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1023__1596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h03ff"]}
          },
          "curve$1":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",255], "width":["Int",16]},
            "modargs":{"init":["Json",{"init":[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63]}]}
          },
          "curve$1_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "smax_1597_1598_1599":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_f6_stencil_1_1596_1597":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_1597_1598_1599.in1","const0__1598.out"],
          ["smin_f6_stencil_1_1596_1597.in1","const1023__1596.out"],
          ["self.clk","curve$1.clk"],
          ["smax_1597_1598_1599.out","curve$1.raddr"],
          ["self.out_hw_output_stencil","curve$1.rdata"],
          ["curve$1_ren.out","curve$1.ren"],
          ["smin_f6_stencil_1_1596_1597.in0","self.in0_f6_stencil.0"],
          ["smin_f6_stencil_1_1596_1597.out","smax_1597_1598_1599.in0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_f6_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0__1681":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1023__1679":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h03ff"]}
          },
          "curve$2":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",255], "width":["Int",16]},
            "modargs":{"init":["Json",{"init":[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63]}]}
          },
          "curve$2_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "smax_1680_1681_1682":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_f6_stencil_2_1679_1680":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_1680_1681_1682.in1","const0__1681.out"],
          ["smin_f6_stencil_2_1679_1680.in1","const1023__1679.out"],
          ["self.clk","curve$2.clk"],
          ["smax_1680_1681_1682.out","curve$2.raddr"],
          ["self.out_hw_output_stencil","curve$2.rdata"],
          ["curve$2_ren.out","curve$2.ren"],
          ["smin_f6_stencil_2_1679_1680.in0","self.in0_f6_stencil.0"],
          ["smin_f6_stencil_2_1679_1680.out","smax_1680_1681_1682.in0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_f6_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0__1764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1023__1762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h03ff"]}
          },
          "curve$3":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",255], "width":["Int",16]},
            "modargs":{"init":["Json",{"init":[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63]}]}
          },
          "curve$3_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "smax_1763_1764_1765":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_f6_stencil_3_1762_1763":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_1763_1764_1765.in1","const0__1764.out"],
          ["smin_f6_stencil_3_1762_1763.in1","const1023__1762.out"],
          ["self.clk","curve$3.clk"],
          ["smax_1763_1764_1765.out","curve$3.raddr"],
          ["self.out_hw_output_stencil","curve$3.rdata"],
          ["curve$3_ren.out","curve$3.ren"],
          ["smin_f6_stencil_3_1762_1763.in0","self.in0_f6_stencil.0"],
          ["smin_f6_stencil_3_1762_1763.out","smax_1763_1764_1765.in0"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7",["Array",16,"BitIn"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"]
        ]
      },
      "hw_input_copy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_denoised_1_stencil_read_ren","BitIn"],
          ["op_hcompute_denoised_1_stencil_read_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_denoised_1_stencil_read",["Array",5,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_copy_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_copy_stencil_write_ctrl_vars",["Array",5,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_copy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_read_addrgen":{
            "modref":"global.aff__U918"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_write_addrgen":{
            "modref":"global.aff__U929"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_read_addrgen":{
            "modref":"global.aff__U940"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_write_addrgen":{
            "modref":"global.aff__U951"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_read_addrgen":{
            "modref":"global.aff__U962"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_write_addrgen":{
            "modref":"global.aff__U973"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_read_addrgen":{
            "modref":"global.aff__U984"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_write_addrgen":{
            "modref":"global.aff__U995"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_read_addrgen":{
            "modref":"global.aff__U1006"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_write_addrgen":{
            "modref":"global.aff__U1017"
          }
        },
        "connections":[
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"],
          ["self.op_hcompute_denoised_1_stencil_read.0","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"],
          ["self.op_hcompute_denoised_1_stencil_read.1","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"],
          ["self.op_hcompute_denoised_1_stencil_read.2","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"],
          ["self.op_hcompute_denoised_1_stencil_read.3","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"],
          ["self.op_hcompute_denoised_1_stencil_read.4","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.out"],
          ["self.op_hcompute_hw_input_copy_stencil_write_wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.en"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"],
          ["self.op_hcompute_hw_input_copy_stencil_write.0","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.in"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_write_addrgen.d"]
        ]
      }
    },
    "generators":{
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"},
        "modules":[
          [{"depth":["Int",10092]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",10092], "has_init":["Bool",false], "sync_read":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }],
          [{"depth":["Int",3364]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",3364], "has_init":["Bool",false], "sync_read":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }],
          [{"depth":["Int",3600]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "sync_read":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }],
          [{"depth":["Int",4096]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "sync_read":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }]
        ]
      }
    },
    "typegens":{
      "raw_dual_port_sram_TG":[{"depth":"Int"},"sparse",[
        [{"depth":["Int",3364]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]],
        [{"depth":["Int",3600]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]],
        [{"depth":["Int",4096]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]],
        [{"depth":["Int",10092]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]]
      ]]
    }
  }
}
}
