Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Oct  8 17:33:45 2022
| Host         : DESKTOP-FRUK6JR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file intellight_v2_wrapper_control_sets_placed.rpt
| Design       : intellight_v2_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   271 |
|    Minimum number of control sets                        |   271 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   600 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   271 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |   110 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     6 |
| >= 16              |    84 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             467 |          168 |
| No           | No                    | Yes                    |              84 |           28 |
| No           | Yes                   | No                     |             867 |          350 |
| Yes          | No                    | No                     |            1382 |          367 |
| Yes          | No                    | Yes                    |             120 |           26 |
| Yes          | Yes                   | No                     |            2224 |          718 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                                                                        Enable Signal                                                                                                                                       |                                                                                                                  Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                            |                1 |              4 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                1 |              4 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                              |                3 |              4 |         1.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                4 |              4 |         1.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                          |                3 |              4 |         1.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                3 |              4 |         1.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                              |                1 |              4 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                          |                2 |              4 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                2 |              4 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                             | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                2 |              4 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                1 |              5 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                1 |              5 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                              | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                2 |              5 |         2.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | intellight_v2_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                4 |              7 |         1.75 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                              | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                           | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                4 |              7 |         1.75 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              7 |         3.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                5 |              7 |         1.40 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/CU_0/inst/wen                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                            |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                               | intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                          | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                          | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                          | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                          | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                                          | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                                          | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                                          | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                                          | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                       | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                             |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[7]_i_1_n_0                                                                                                         |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                       | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                       | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                       | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                       | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                     | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                       | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                       | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                       | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                      | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                                 | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                       | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                            |                2 |              8 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_6[0]                                                                                                  | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                                         | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                4 |              9 |         2.25 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                    | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                         |                3 |              9 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg[0]                                                                                                    | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                    | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                         |                6 |              9 |         1.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_0[0]                                                                                                  | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                       | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                5 |              9 |         1.80 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_1[0]                                                                                                  | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_2[0]                                                                                                  | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_3[0]                                                                                                  | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                    | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                         |                5 |              9 |         1.80 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                    | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                         |                4 |              9 |         2.25 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_4[0]                                                                                                  | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/wrap_buffer_available_reg_5[0]                                                                                                  | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q[0]_i_1_n_0 |                2 |              9 |         4.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                5 |             10 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                3 |             10 |         3.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                3 |             10 |         3.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                5 |             10 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             10 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                5 |             11 |         2.20 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                4 |             11 |         2.75 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                3 |             12 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                6 |             12 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                6 |             12 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                5 |             12 |         2.40 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                4 |             12 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                3 |             12 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                4 |             12 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                4 |             12 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                                         | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                3 |             12 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                4 |             12 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                6 |             12 |         2.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                2 |             12 |         6.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                3 |             12 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                4 |             12 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                              |                4 |             12 |         3.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                4 |             13 |         3.25 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                                         | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                4 |             13 |         3.25 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                4 |             14 |         3.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                4 |             14 |         3.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                4 |             14 |         3.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                6 |             14 |         2.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |                6 |             14 |         2.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |                5 |             14 |         2.80 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[13]                                                                                                                                                                                                                                       | intellight_v2_i/CU_0/inst/epsilon                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/CU_0/inst/episode[15]_i_2_n_0                                                                                                                                                                                                                                              | intellight_v2_i/CU_0/inst/episode[15]_i_1_n_0                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/CU_0/inst/step                                                                                                                                                                                                                                                             | intellight_v2_i/CU_0/inst/FSM_onehot_cs_reg_n_0_[1]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                   |                7 |             17 |         2.43 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | intellight_v2_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                              |                6 |             19 |         3.17 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                7 |             19 |         2.71 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                                   |                4 |             20 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                   |               10 |             22 |         2.20 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                   |                9 |             22 |         2.44 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                   |               10 |             22 |         2.20 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                   |                6 |             24 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                   |                5 |             25 |         5.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                   |                7 |             25 |         3.57 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |               16 |             25 |         1.56 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                   |               10 |             26 |         2.60 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                         | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                8 |             26 |         3.25 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |                8 |             26 |         3.25 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                   |               11 |             26 |         2.36 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                   |                7 |             26 |         3.71 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                   |                8 |             26 |         3.25 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                   |                5 |             26 |         5.20 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               10 |             31 |         3.10 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               14 |             31 |         2.21 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               17 |             31 |         1.82 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               17 |             31 |         1.82 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               17 |             31 |         1.82 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               12 |             32 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               12 |             32 |         2.67 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/intellight_database_0/inst/intellight_database_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                           | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |               15 |             32 |         2.13 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               14 |             32 |         2.29 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               15 |             32 |         2.13 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               22 |             32 |         1.45 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               17 |             32 |         1.88 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                   |               10 |             33 |         3.30 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                   |                5 |             34 |         6.80 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                   |                5 |             36 |         7.20 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                   |                5 |             36 |         7.20 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                                   |               10 |             37 |         3.70 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                                   |               10 |             37 |         3.70 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               12 |             38 |         3.17 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               11 |             38 |         3.45 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |               21 |             41 |         1.95 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               12 |             43 |         3.58 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | intellight_v2_i/ps7_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                   |               14 |             43 |         3.07 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                   |               10 |             53 |         5.30 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                   |                9 |             53 |         5.89 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                            |               23 |             64 |         2.78 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               19 |             64 |         3.37 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                                   |               13 |             64 |         4.92 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                                   |               14 |             64 |         4.57 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               16 |             64 |         4.00 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               12 |             64 |         5.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                            |               13 |             64 |         4.92 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                            |               13 |             64 |         4.92 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                                   |               18 |             64 |         3.56 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                         |                                                                                                                                                                                                                                                   |               19 |             64 |         3.37 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                        | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                          |               12 |             64 |         5.33 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                          | intellight_v2_i/comm_ram/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[63].axi_rdata_int[63]_i_1_n_0                                            |               18 |             64 |         3.56 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                  | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                           |               16 |             66 |         4.12 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |               17 |             67 |         3.94 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                                   |               14 |             67 |         4.79 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 | intellight_v2_i/ps7_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               |                                                                                                                                                                                                                                                   |               14 |             67 |         4.79 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/intellight_database_0/inst/p_0_in                                                                                                                                                                                                 |              110 |            262 |         2.38 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            | intellight_v2_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                             |               99 |            312 |         3.15 |
|  intellight_v2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                   |              169 |            551 |         3.26 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


