[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/chipyard_fpga_2.13-1.6.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/bits.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/bits.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/smp.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/smp.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/platform.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/platform.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/devices[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/devices[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/devices/plic.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/devices/plic.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/devices/gpio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/devices/gpio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/devices/spi.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/devices/spi.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/devices/uart.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/devices/uart.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/devices/clint.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/devices/clint.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/const.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/const.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/include/sections.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/include/sections.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/build[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/build[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/build/sdboot.dump[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/build/sdboot.dump[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/build/sdboot.bin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/build/sdboot.bin[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/build/sdboot.elf[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/build/sdboot.elf[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/kprintf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/kprintf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/sd.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/sd.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/kprintf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/kprintf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/linker[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/linker[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/linker/memory.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/linker/memory.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/linker/sdboot.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/linker/sdboot.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	vcu118/sdboot/common.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vcu118/sdboot/common.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/sd_v1.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/sd_v1.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/evset_ct_postern.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/evset_ct_postern.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/utils[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/utils[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/utils/misc_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/utils/misc_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/utils/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/utils/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/utils/cache_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/utils/cache_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/utils/misc_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/utils/misc_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/utils/cache_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/utils/cache_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/evset_ge_postern.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/evset_ge_postern.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/evset_w+w_postern.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/evset_w+w_postern.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/evset_ppp_postern.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/evset_ppp_postern.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/evset_threshold.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/evset_threshold.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/evset_w+w_threshold.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/evset_w+w_threshold.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/list[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/list[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/evset_demo/list/list_struct.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/evset_demo/list/list_struct.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/autoSPEC.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/autoSPEC.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/pfcSPEC.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/pfcSPEC.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/LICENSE[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/LICENSE[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/database[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/database[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/database/json.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/database/json.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/test[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/test[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/test/test-evict-ratio.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/test/test-evict-ratio.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/test/test-evict-combine.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/test/test-evict-combine.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/test/test-evict.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/test/test-evict.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/util[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/util[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/util/random.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/util/random.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/util/statistics.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/util/statistics.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/util/assembly.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/util/assembly.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/util/statistics.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/util/statistics.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/util/random.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/util/random.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/cache[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/cache[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/cache/list.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/cache/list.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/cache/algorithm.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/cache/algorithm.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/cache/algorithm.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/cache/algorithm.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/cache/list.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/cache/list.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/cache/cache.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/cache/cache.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/cache/cache.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/cache/cache.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/common[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/common[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/common/definitions.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/common/definitions.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict/common/definitions.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict/common/definitions.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/pfc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/pfc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/pfcSPEC_list.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/pfcSPEC_list.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/memory_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/memory_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/colors.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/colors.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/misc_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/misc_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/memory_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/memory_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/cache_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/cache_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/memory_sizes.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/memory_sizes.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/misc_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/misc_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/cache_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/cache_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/utils/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/utils/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/ps_evset_noninc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/ps_evset_noninc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/ps_evset.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/ps_evset.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/ps_evset_inc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/ps_evset_inc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/list[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/list[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/list/license[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/list/license[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_utils.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_struct.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_struct.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_utils.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_traverse.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_traverse.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/list/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/list/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_traverse.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/evsets/list/list_traverse.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/covert.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/covert.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/prime.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/prime.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/analyze.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/analyze.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/receiver.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/receiver.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/configuration.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/configuration.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/cache_info.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/cache_info.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/main.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/main.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/transmitter.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/transmitter.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/macros.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/covert_inclusive/macros.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/LICENSE[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/LICENSE[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/victim.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/victim.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/prime.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/prime.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/attacker_noninclusive.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/attacker_noninclusive.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/prime.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/prime.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/platforms.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/platforms.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/attacker_inclusive.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/attacker_inclusive.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/test-ps-evset.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/test-ps-evset.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/attacker_helper.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/attacker_helper.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/configuration.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/configuration.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/cache_info.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/cache_info.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/atdect_config.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/atdect_config.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/main.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/main.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/macros.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primescope_demo/macros.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/victim.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/victim.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/header.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/header.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/attacker_arr.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/attacker_arr.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/configuration.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/configuration.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/cache_info.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/cache_info.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/main.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/main.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/macros.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primeapp/macros.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/execute_PS.sh[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/execute_PS.sh[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/classPattern.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/classPattern.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/main.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/main.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/params.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/params.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/classMeasurement.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/classMeasurement.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/classPrime.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/primebot/classPrime.py[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/README.md[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/execute_functions.sh[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/execute_functions.sh[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/PRIME-SCOPE/primetime/execute_PP.sh[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/PRIME-SCOPE/primetime/execute_PP.sh[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/autoSPEC.mk[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/autoSPEC.mk[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/LICENSE[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/LICENSE[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/database[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/database[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/database/json.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/database/json.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/test[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/test[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/test/test-evict-ratio.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/test/test-evict-ratio.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/test/test-evict-combine.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/test/test-evict-combine.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/test/test-evict.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/test/test-evict.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/util[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/util[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/util/statistics.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/util/statistics.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/util/statistics.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/util/statistics.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/cache[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/cache[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/cache/algorithm.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/cache/algorithm.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/cache/algorithm.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/cache/algorithm.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/cache/list.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/cache/list.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/cache/cache.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/cache/cache.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/cache/cache.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/cache/cache.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/common[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/common[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/common/definitions.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/common/definitions.cpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/smart-cache-evict-raid2019/common/definitions.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/smart-cache-evict-raid2019/common/definitions.hpp[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/atdect.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/atdect.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/app/led.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/app/led.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/bits.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/bits.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/smp.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/smp.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/platform.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/platform.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/devices[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/devices[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/devices/plic.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/devices/plic.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/devices/gpio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/devices/gpio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/devices/l2ctrl.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/devices/l2ctrl.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/devices/spi.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/devices/spi.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/devices/uart.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/devices/uart.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/devices/atdect.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/devices/atdect.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/devices/pfc.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/devices/pfc.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/devices/clint.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/devices/clint.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/const.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/const.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/include/sections.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/include/sections.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/syscalls.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/syscalls.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/fat32bin.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/fat32bin.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/fat32elf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/fat32elf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/dram_heay.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/dram_heay.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/evset_ct.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/evset_ct.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/evset_ppp.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/evset_ppp.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/jump.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/jump.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/testled.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/testled.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/evset_ge.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/evset_ge.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/dram_check_deadlock.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/dram_check_deadlock.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/bram.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/bram.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/dram.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/dram.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/dram_2.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/dram_2.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/baresd.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/baresd.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/evset_threshold.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/evset_threshold.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/testpfc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/testpfc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/bootram/fat32txt.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/bootram/fat32txt.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/build[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/build[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/build/sdboot.dump[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/build/sdboot.dump[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/build/sdboot.bin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/build/sdboot.bin[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/build/sdboot.elf[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/build/sdboot.elf[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/kprintf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/kprintf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/sd.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/sd.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/kprintf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/kprintf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/linker[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/linker[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/linker/memory.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/linker/memory.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/linker/sdboot.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/linker/sdboot.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/ff.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/ff.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/ff.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/ff.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/gpio.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/gpio.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/diskio.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/diskio.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/ffconf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/ffconf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/uart.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/uart.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/elf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/elf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/gpio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/gpio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/pfc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/pfc.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/spi.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/spi.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/diskio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/diskio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/evset.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/evset.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/spi.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/spi.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/uart.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/uart.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/atdect.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/atdect.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/pfc.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/pfc.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/driver/elf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/driver/elf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/ddr[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/ddr[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/ddr/syscalls.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/ddr/syscalls.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/ddr/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/ddr/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/ddr/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/ddr/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/ddr/build[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/ddr/build[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/ddr/build/boot.elf[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/ddr/build/boot.elf[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/ddr/ddr.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/ddr/ddr.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/ddr/ddr.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/ddr/ddr.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/common.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/common.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	genesys2/sdboot/output.dtb[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/genesys2/sdboot/output.dtb[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/DDR2VCU118ShellPlacer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/DDR2VCU118ShellPlacer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/FMCMap$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/FMCMap$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/VCU118DDR2Size$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/VCU118DDR2Size$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithSystemModifications$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithSystemModifications$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithUART$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithUART$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithUART.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithUART.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/SysClock2VCU118ShellPlacer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/SysClock2VCU118ShellPlacer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithJTAG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithJTAG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithFPGAFreq75MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithFPGAFreq75MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/DDR2VCU118PlacedOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/DDR2VCU118PlacedOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithSPISDCard$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithSPISDCard$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/RocketVCU118Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/RocketVCU118Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithDDRMem$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithDDRMem$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithJTAG$$anonfun$$lessinit$greater$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithJTAG$$anonfun$$lessinit$greater$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/BoomVCU118Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/BoomVCU118Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/VCU118DDR2Size.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/VCU118DDR2Size.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/SysClock2VCU118PlacedOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/SysClock2VCU118PlacedOverlay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/FMCMap.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/FMCMap.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/FMCPMap.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/FMCPMap.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithVCU118Tweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithVCU118Tweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithDefaultPeripherals$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithDefaultPeripherals$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithFPGAFreq100MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithFPGAFreq100MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithFPGAFreq50MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithFPGAFreq50MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithDefaultPeripherals.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithDefaultPeripherals.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithSPISDCard$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithSPISDCard$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithJTAG$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithJTAG$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithSystemModifications.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithSystemModifications.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/VCU118FPGATestHarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/VCU118FPGATestHarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/VCU118FPGATestHarnessImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/VCU118FPGATestHarnessImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithDDRMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithDDRMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithDDRMem$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithDDRMem$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/DDR2VCU118PlacedOverlay$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/DDR2VCU118PlacedOverlay$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithFPGAFreq25MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithFPGAFreq25MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithDefaultPeripherals$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithDefaultPeripherals$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithUART$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithUART$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithSystemModifications$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithSystemModifications$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithSPISDCard.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithSPISDCard.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/FMCPMap$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/FMCPMap$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vcu118/WithFPGAFrequency.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vcu118/WithFPGAFrequency.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/RocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/RocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2JTAGHarnessBinder$$anonfun$$lessinit$greater$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2JTAGHarnessBinder$$anonfun$$lessinit$greater$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithSystemModifications$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithSystemModifications$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/DDR3GENESYS2ShellPlacer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/DDR3GENESYS2ShellPlacer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2Tweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2Tweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/BoomGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/BoomGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/TESTSDGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/TESTSDGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2DDRMemHarnessBinder$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2DDRMemHarnessBinder$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2JTAGHarnessBinder$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2JTAGHarnessBinder$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2SPISDCardHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2SPISDCardHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2UARTHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2UARTHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithDefaultPeripherals$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithDefaultPeripherals$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2SPISDCardHarnessBinder$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2SPISDCardHarnessBinder$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithDefaultPeripherals.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithDefaultPeripherals.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2UARTHarnessBinder$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2UARTHarnessBinder$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2UARTHarnessBinder$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2UARTHarnessBinder$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithSystemModifications.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithSystemModifications.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2DDRMemHarnessBinder$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2DDRMemHarnessBinder$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/GENESYS2FPGATestHarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/GENESYS2FPGATestHarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/SmallNVDLARocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/SmallNVDLARocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2SPISDCardHarnessBinder$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2SPISDCardHarnessBinder$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/SimRocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/SimRocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2JTAGHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2JTAGHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/GENESYS2FPGATestHarnessImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/GENESYS2FPGATestHarnessImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithDefaultPeripherals$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithDefaultPeripherals$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithSystemModifications$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithSystemModifications$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithGENESYS2DDRMemHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithGENESYS2DDRMemHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/FFTRocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/FFTRocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/WithFPGAFrequency.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/WithFPGAFrequency.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/genesys2/LargeNVDLARocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/genesys2/LargeNVDLARocketGENESYS2Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TDDRTL$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TDDRTL$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TDDRTL$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TDDRTL$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TJTAG$$anonfun$$lessinit$greater$5$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TJTAG$$anonfun$$lessinit$greater$5$$anonfun$apply$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithNoDesignKey$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithNoDesignKey$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TPMODUART.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TPMODUART.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TUART.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TUART.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TUARTTSI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TUARTTSI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TUART$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TUART$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TSerialTLToGPIO$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TSerialTLToGPIO$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TUART$$anonfun$$lessinit$greater$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TUART$$anonfun$$lessinit$greater$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/Arty100THarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/Arty100THarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TSerialTLToGPIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TSerialTLToGPIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TJTAG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TJTAG.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TTweaks$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TTweaks$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TSerialTLToGPIO$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TSerialTLToGPIO$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TUARTTSI$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TUARTTSI$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithNoDesignKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithNoDesignKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/RocketArty100TConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/RocketArty100TConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithNoDesignKey$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithNoDesignKey$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TTweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TTweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TDDRTL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TDDRTL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TUARTTSI$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TUARTTSI$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/Arty100THarness$HarnessLikeImpl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/Arty100THarness$HarnessLikeImpl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TJTAG$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TJTAG$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/WithArty100TUART$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/WithArty100TUART$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/BringupArty100TConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/BringupArty100TConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty100t/NoCoresArty100TConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty100t/NoCoresArty100TConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithSystemModifications$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithSystemModifications$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707UARTHarnessBinder$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707UARTHarnessBinder$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithFPGAFreq75MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithFPGAFreq75MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707DDRMemHarnessBinder$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707DDRMemHarnessBinder$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707Tweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707Tweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/VC707FPGATestHarnessImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/VC707FPGATestHarnessImp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707DDRMemHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707DDRMemHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/BoomVC707Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/BoomVC707Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithDefaultPeripherals$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithDefaultPeripherals$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithFPGAFreq100MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithFPGAFreq100MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707SPISDCardHarnessBinder$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707SPISDCardHarnessBinder$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/VC707FPGATestHarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/VC707FPGATestHarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707UARTHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707UARTHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707SPISDCardHarnessBinder$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707SPISDCardHarnessBinder$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithFPGAFreq50MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithFPGAFreq50MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithDefaultPeripherals.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithDefaultPeripherals.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithSystemModifications.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithSystemModifications.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707DDRMemHarnessBinder$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707DDRMemHarnessBinder$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707SPISDCardHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707SPISDCardHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/RocketVC707Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/RocketVC707Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithFPGAFreq25MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithFPGAFreq25MHz.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithDefaultPeripherals$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithDefaultPeripherals$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithSystemModifications$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithSystemModifications$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithFPGAFrequency.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithFPGAFrequency.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/vc707/WithVC707UARTHarnessBinder$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/vc707/WithVC707UARTHarnessBinder$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/NexysVideoHarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/NexysVideoHarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoUARTTSI$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoUARTTSI$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoTweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoTweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/TinyRocketNexysVideoConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/TinyRocketNexysVideoConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNoDesignKey$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNoDesignKey$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoUARTTSI$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoUARTTSI$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoDDRTL$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoDDRTL$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoSerialTLToGPIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoSerialTLToGPIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoTweaks$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoTweaks$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoSerialTLToGPIO$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoSerialTLToGPIO$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoDDRTL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoDDRTL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNoDesignKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNoDesignKey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithTinyNexysVideoTweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithTinyNexysVideoTweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoSerialTLToGPIO$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoSerialTLToGPIO$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNoDesignKey$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNoDesignKey$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/NexysVideoHarness$HarnessLikeImpl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/NexysVideoHarness$HarnessLikeImpl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoUARTTSI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoUARTTSI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/RocketNexysVideoConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/RocketNexysVideoConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/BringupNexysVideoConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/BringupNexysVideoConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoUARTTSI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoUARTTSI.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/nexysvideo/WithNexysVideoDDRTL$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/nexysvideo/WithNexysVideoDDRTL$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyDebugResetHarnessBinder$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyDebugResetHarnessBinder$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyUARTHarnessBinder$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyUARTHarnessBinder$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithDebugResetPassthrough$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithDebugResetPassthrough$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/Arty35THarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/Arty35THarness.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyJTAGResetHarnessBinder$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyJTAGResetHarnessBinder$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/TinyRocketArtyConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/TinyRocketArtyConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyDebugResetHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyDebugResetHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyJTAGHarnessBinder$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyJTAGHarnessBinder$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyUARTHarnessBinder$$anonfun$$lessinit$greater$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyUARTHarnessBinder$$anonfun$$lessinit$greater$4$$anonfun$apply$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyUARTHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyUARTHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyJTAGHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyJTAGHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyJTAGResetHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyJTAGResetHarnessBinder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyJTAGHarnessBinder$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyJTAGHarnessBinder$$anonfun$$lessinit$greater$3$$anonfun$apply$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithDebugResetPassthrough.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithDebugResetPassthrough.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyTweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyTweaks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyDebugResetHarnessBinder$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyDebugResetHarnessBinder$$anonfun$$lessinit$greater$1$$anonfun$apply$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	chipyard/fpga/arty/WithArtyJTAGResetHarnessBinder$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/chipyard/fpga/arty/WithArtyJTAGResetHarnessBinder$$anonfun$$lessinit$greater$2$$anonfun$apply$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/Makefile[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/bits.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/bits.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/smp.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/smp.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/platform.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/platform.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/devices[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/devices[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/devices/plic.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/devices/plic.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/devices/gpio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/devices/gpio.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/devices/spi.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/devices/spi.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/devices/uart.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/devices/uart.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/devices/clint.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/devices/clint.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/const.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/const.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/include/sections.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/include/sections.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/head.S[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/build[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/build[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/build/sdboot.dump[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/build/sdboot.dump[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/build/sdboot.bin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/build/sdboot.bin[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/build/sdboot.elf[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/build/sdboot.elf[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/kprintf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/kprintf.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/sd.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/sd.c[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/kprintf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/kprintf.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/linker[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/linker[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/linker/memory.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/linker/memory.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/linker/sdboot.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/linker/sdboot.elf.lds[0m
[0m[[0m[0mdebug[0m] [0m[0m	vc707/sdboot/common.h[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/stanley/chipyard_1.13.0/chipyard/fpga/target/scala-2.13/classes/vc707/sdboot/common.h[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
