

================================================================
== Vitis HLS Report for 'convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2'
================================================================
* Date:           Sun Dec  1 23:20:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3384|     3384|  33.840 us|  33.840 us|  3384|  3384|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_11_2  |     3382|     3382|         8|          5|          1|   676|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     6|        -|        -|    -|
|Expression           |        -|     -|        0|      380|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      160|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      178|    -|
|Register             |        -|     -|      185|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      185|      718|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+---+----+-----+
    |      Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+-----------------+---------+----+---+----+-----+
    |mul_8s_8s_8_1_1_U1  |mul_8s_8s_8_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_8_1_1_U2  |mul_8s_8s_8_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_8_1_1_U3  |mul_8s_8s_8_1_1  |        0|   0|  0|  40|    0|
    |mul_8s_8s_8_1_1_U4  |mul_8s_8s_8_1_1  |        0|   0|  0|  40|    0|
    +--------------------+-----------------+---------+----+---+----+-----+
    |Total               |                 |        0|   0|  0| 160|    0|
    +--------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_5ns_5ns_10_4_1_U5  |mac_muladd_5ns_5ns_5ns_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U6     |mac_muladd_8s_8s_8ns_8_4_1     |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U7     |mac_muladd_8s_8s_8ns_8_4_1     |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U8     |mac_muladd_8s_8s_8ns_8_4_1     |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U9     |mac_muladd_8s_8s_8ns_8_4_1     |  i0 + i1 * i2|
    |mac_muladd_8s_8s_8ns_8_4_1_U10    |mac_muladd_8s_8s_8ns_8_4_1     |  i0 + i1 * i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln21_10_fu_440_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln21_11_fu_468_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln21_12_fu_486_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln21_13_fu_491_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln21_14_fu_496_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln21_15_fu_506_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln21_16_fu_454_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln21_17_fu_395_p2             |         +|   0|  0|  17|          10|          10|
    |add_ln21_1_fu_385_p2              |         +|   0|  0|  12|           5|           2|
    |add_ln21_4_fu_577_p2              |         +|   0|  0|  19|           8|           8|
    |add_ln21_8_fu_581_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln21_9_fu_374_p2              |         +|   0|  0|  17|          10|          10|
    |add_ln21_fu_477_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln9_fu_254_p2                 |         +|   0|  0|  17|          10|           1|
    |empty_13_fu_338_p2                |         +|   0|  0|  12|           5|           2|
    |indvars_iv_next287_fu_286_p2      |         +|   0|  0|  12|           5|           1|
    |indvars_iv_next28_mid1_fu_280_p2  |         +|   0|  0|  12|           5|           2|
    |sum_1_fu_585_p2                   |         +|   0|  0|  19|           8|           8|
    |sub_ln21_1_fu_434_p2              |         -|   0|  0|  17|          10|          10|
    |sub_ln21_2_fu_364_p2              |         -|   0|  0|  17|          10|          10|
    |sub_ln21_fu_332_p2                |         -|   0|  0|  17|          10|          10|
    |icmp_ln11_fu_266_p2               |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln9_fu_248_p2                |      icmp|   0|  0|  17|          10|          10|
    |select_ln9_1_fu_292_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln9_2_fu_300_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln9_fu_272_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 380|         198|         180|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_74                               |   9|          2|    5|         10|
    |img_in_address0                       |  31|          6|   10|         60|
    |img_in_address1                       |  26|          5|   10|         50|
    |indvar_flatten_fu_78                  |   9|          2|   10|         20|
    |j_fu_70                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 178|         37|   65|        204|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln21_12_reg_786          |  10|   0|   10|          0|
    |add_ln21_13_reg_791          |  10|   0|   10|          0|
    |add_ln21_15_reg_801          |  10|   0|   10|          0|
    |add_ln21_2_reg_871           |   8|   0|    8|          0|
    |add_ln21_3_reg_881           |   8|   0|    8|          0|
    |add_ln21_6_reg_856           |   8|   0|    8|          0|
    |add_ln21_7_reg_886           |   8|   0|    8|          0|
    |add_ln24_reg_816             |  10|   0|   10|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_74                      |   5|   0|    5|          0|
    |icmp_ln9_reg_701             |   1|   0|    1|          0|
    |indvar_flatten_fu_78         |  10|   0|   10|          0|
    |j_fu_70                      |   5|   0|    5|          0|
    |select_ln9_1_reg_710         |   5|   0|    5|          0|
    |select_ln9_reg_705           |   5|   0|    5|          0|
    |sub_ln21_1_reg_756           |   8|   0|   10|          2|
    |sub_ln21_2_reg_727           |   8|   0|   10|          2|
    |sub_ln21_reg_721             |   8|   0|   10|          2|
    |trunc_ln21_2_reg_851         |   8|   0|    8|          0|
    |trunc_ln21_3_reg_806         |   8|   0|    8|          0|
    |trunc_ln21_4_reg_866         |   8|   0|    8|          0|
    |trunc_ln21_5_reg_811         |   8|   0|    8|          0|
    |trunc_ln21_reg_766           |   8|   0|    8|          0|
    |zext_ln21_12_reg_745         |   5|   0|   10|          5|
    |zext_ln21_4_reg_733          |   5|   0|   10|          5|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 185|   0|  201|         16|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  convolution_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_11_2|  return value|
|img_in_address0   |  out|   10|   ap_memory|                                               img_in|         array|
|img_in_ce0        |  out|    1|   ap_memory|                                               img_in|         array|
|img_in_q0         |   in|   32|   ap_memory|                                               img_in|         array|
|img_in_address1   |  out|   10|   ap_memory|                                               img_in|         array|
|img_in_ce1        |  out|    1|   ap_memory|                                               img_in|         array|
|img_in_q1         |   in|   32|   ap_memory|                                               img_in|         array|
|img_out_address0  |  out|   10|   ap_memory|                                              img_out|         array|
|img_out_ce0       |  out|    1|   ap_memory|                                              img_out|         array|
|img_out_we0       |  out|    1|   ap_memory|                                              img_out|         array|
|img_out_d0        |  out|   32|   ap_memory|                                              img_out|         array|
|empty_5           |   in|    8|     ap_none|                                              empty_5|        scalar|
|empty_6           |   in|    8|     ap_none|                                              empty_6|        scalar|
|empty_7           |   in|    8|     ap_none|                                              empty_7|        scalar|
|empty_8           |   in|    8|     ap_none|                                              empty_8|        scalar|
|empty_9           |   in|    8|     ap_none|                                              empty_9|        scalar|
|empty_10          |   in|    8|     ap_none|                                             empty_10|        scalar|
|empty_11          |   in|    8|     ap_none|                                             empty_11|        scalar|
|empty_12          |   in|    8|     ap_none|                                             empty_12|        scalar|
|empty             |   in|    8|     ap_none|                                                empty|        scalar|
+------------------+-----+-----+------------+-----------------------------------------------------+--------------+

