digraph "factorial.cpp.251r.cse1" {
overlap=false;
subgraph "cluster___static_initialization_and_destruction_0.constprop" {
	style="dashed";
	color="black";
	label="__static_initialization_and_destruction_0.constprop ()";
	fn_2280_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_2280_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_2280_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741823\ \ \ \ 3:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ \ 2:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 5:\ r82:DI=`_ZStL8__ioinit'\l\
|\ \ \ \ 6:\ di:DI=r82:DI\l\
\ \ \ \ \ \ REG_DEAD\ r82:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZStL8__ioinit'\l\
|\ \ \ \ 7:\ call\ [`_ZNSt8ios_base4InitC1Ev']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSt8ios_base4InitC1Ev'\l\
|\ \ \ \ 8:\ r83:DI=`__dso_handle'\l\
|\ \ \ \ 9:\ dx:DI=r83:DI\l\
\ \ \ \ \ \ REG_DEAD\ r83:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `__dso_handle'\l\
|\ \ \ 10:\ r84:DI=r82:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZStL8__ioinit'\l\
|\ \ \ 11:\ si:DI=r82:DI\l\
\ \ \ \ \ \ REG_DEAD\ r84:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZStL8__ioinit'\l\
|\ \ \ 12:\ r86:DI=[const(unspec[`_ZNSt8ios_base4InitD1Ev']\ 2)]\l\
|\ \ \ 13:\ r85:DI=r86:DI\l\
\ \ \ \ \ \ REG_DEAD\ r86:DI\l\
|\ \ \ 14:\ di:DI=r86:DI\l\
\ \ \ \ \ \ REG_DEAD\ r85:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZNSt8ios_base4InitD1Ev'\l\
|\ \ \ 15:\ ax:SI=call\ [`__cxa_atexit']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_DEAD\ dx:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `__cxa_atexit'\l\
\ \ \ \ \ \ REG_EH_REGION\ 0\l\
}"];

	fn_2280_basic_block_0:s -> fn_2280_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_2280_basic_block_2:s -> fn_2280_basic_block_1:n [style="solid,bold",color=red,weight=10,constraint=true,label="[100%]"];
	fn_2280_basic_block_0:s -> fn_2280_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_main" {
	style="dashed";
	color="black";
	label="main ()";
	subgraph cluster_1778_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_1778_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:955630225\ \ \ 25:\ L25:\l\
|\ \ \ 22:\ NOTE_INSN_BASIC_BLOCK\ 4\l\
|\ \ \ 23:\ \{r86:SI=r86:SI*r87:SI;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ 24:\ \{r87:SI=r87:SI+0x1;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ 26:\ flags:CCZ=cmp(r84:SI,r87:SI)\l\
|\ \ \ 27:\ pc=\{(flags:CCZ!=0)?L25:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 955630228\l\
}"];

	}
	fn_1778_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_1778_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_1778_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\ \ \ \ 8:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ \ 2:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 3:\ r90:DI=0x28\l\
|\ \ \ \ 4:\ \{[frame:DI-0x8]=unspec[[r90:DI]]\ 79;scratch=0;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_DEAD\ r90:DI\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ 10:\ \{r91:DI=frame:DI-0xc;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ 11:\ si:DI=r91:DI\l\
\ \ \ \ \ \ REG_EQUAL\ frame:DI-0xc\l\
\ \ \ \ \ \ REG_DEAD\ r91:DI\l\
|\ \ \ 12:\ r92:DI=`_ZSt3cin'\l\
|\ \ \ 13:\ di:DI=r92:DI\l\
\ \ \ \ \ \ REG_DEAD\ r92:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt3cin'\l\
|\ \ \ 14:\ ax:DI=call\ [`_ZNSirsERi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSirsERi'\l\
|\ \ \ 15:\ r88:SI=[frame:DI-0xc]\l\
|\ \ \ 18:\ flags:CCGC=cmp(r88:SI,0x1)\l\
|\ \ \ 19:\ pc=\{(flags:CCGC\<=0)?L57:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCGC\l\
\ \ \ \ \ \ REG_BR_PROB\ 118111604\l\
}"];

	fn_1778_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:105119324\ \ \ 20:\ NOTE_INSN_BASIC_BLOCK\ 3\l\
|\ \ \ 21:\ \{r84:SI=r88:SI+0x1;clobber\ flags:CC;\}\l\
\ \ \ \ \ \ REG_DEAD\ r88:SI\l\
\ \ \ \ \ \ REG_UNUSED\ flags:CC\l\
|\ \ \ \ 5:\ r86:SI=0x1\l\
|\ \ \ \ 6:\ r87:SI=0x2\l\
}"];

	fn_1778_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:12992276\ \ \ 57:\ L57:\l\
|\ \ \ 56:\ NOTE_INSN_BASIC_BLOCK\ 5\l\
|\ \ \ \ 7:\ r86:SI=0x1\l\
}"];

	fn_1778_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118111600\ \ \ 28:\ L28:\l\
|\ \ \ 29:\ NOTE_INSN_BASIC_BLOCK\ 6\l\
|\ \ \ 30:\ si:SI=r86:SI\l\
\ \ \ \ \ \ REG_DEAD\ r86:SI\l\
|\ \ \ 31:\ r93:DI=`_ZSt4cout'\l\
|\ \ \ 32:\ di:DI=r93:DI\l\
\ \ \ \ \ \ REG_DEAD\ r93:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4cout'\l\
|\ \ \ 33:\ ax:DI=call\ [`_ZNSolsEi']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:SI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSolsEi'\l\
|\ \ \ 34:\ r85:DI=ax:DI\l\
\ \ \ \ \ \ REG_DEAD\ ax:DI\l\
|\ \ \ 35:\ r95:DI=[const(unspec[`_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_']\ 2)]\l\
|\ \ \ 36:\ r94:DI=r95:DI\l\
\ \ \ \ \ \ REG_DEAD\ r95:DI\l\
|\ \ \ 37:\ si:DI=r95:DI\l\
\ \ \ \ \ \ REG_DEAD\ r94:DI\l\
\ \ \ \ \ \ REG_EQUAL\ `_ZSt4endlIcSt11char_traitsIcEERSt13basic_ostreamIT_T0_ES6_'\l\
|\ \ \ 38:\ di:DI=r85:DI\l\
\ \ \ \ \ \ REG_DEAD\ r85:DI\l\
|\ \ \ 39:\ ax:DI=call\ [`_ZNSolsEPFRSoS_E']\ argc:0\l\
\ \ \ \ \ \ REG_DEAD\ di:DI\l\
\ \ \ \ \ \ REG_DEAD\ si:DI\l\
\ \ \ \ \ \ REG_UNUSED\ ax:DI\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_ZNSolsEPFRSoS_E'\l\
|\ \ \ 40:\ r89:SI=0\l\
|\ \ \ 44:\ r97:DI=0x28\l\
|\ \ \ 45:\ \{flags:CCZ=unspec[[frame:DI-0x8],[r97:DI]]\ 80;clobber\ scratch;\}\l\
\ \ \ \ \ \ REG_DEAD\ r97:DI\l\
|\ \ \ 46:\ pc=\{(flags:CCZ==0)?L49:pc\}\l\
\ \ \ \ \ \ REG_DEAD\ flags:CCZ\l\
\ \ \ \ \ \ REG_BR_PROB\ 1073312332\l\
}"];

	fn_1778_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:47245\ \ \ 58:\ NOTE_INSN_BASIC_BLOCK\ 7\l\
|\ \ \ 47:\ call\ [`__stack_chk_fail']\ argc:0\l\
\ \ \ \ \ \ REG_CALL_DECL\ `__stack_chk_fail'\l\
\ \ \ \ \ \ REG_ARGS_SIZE\ 0\l\
\ \ \ \ \ \ REG_NORETURN\ 0\l\
\ \ \ \ \ \ REG_EH_REGION\ 0\l\
}"];

	fn_1778_basic_block_8 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:118064355\ \ \ 49:\ L49:\l\
|\ \ \ 59:\ NOTE_INSN_BASIC_BLOCK\ 8\l\
|\ \ \ 50:\ ax:SI=0\l\
\ \ \ \ \ \ REG_DEAD\ r89:SI\l\
|\ \ \ 51:\ use\ ax:SI\l\
}"];

	fn_1778_basic_block_0:s -> fn_1778_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1778_basic_block_2:s -> fn_1778_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[89%]"];
	fn_1778_basic_block_2:s -> fn_1778_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[11%]"];
	fn_1778_basic_block_3:s -> fn_1778_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1778_basic_block_4:s -> fn_1778_basic_block_4:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[89%]"];
	fn_1778_basic_block_4:s -> fn_1778_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[11%]"];
	fn_1778_basic_block_5:s -> fn_1778_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1778_basic_block_6:s -> fn_1778_basic_block_8:n [style="solid,bold",color=black,weight=10,constraint=true,label="[99%]"];
	fn_1778_basic_block_6:s -> fn_1778_basic_block_7:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[0%]"];
	fn_1778_basic_block_8:s -> fn_1778_basic_block_1:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_1778_basic_block_0:s -> fn_1778_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster__GLOBAL__sub_I_main" {
	style="dashed";
	color="black";
	label="_GLOBAL__sub_I_main ()";
	fn_2279_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_2279_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_2279_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\ \ \ \ 3:\ NOTE_INSN_BASIC_BLOCK\ 2\l\
|\ \ \ \ 2:\ NOTE_INSN_FUNCTION_BEG\l\
|\ \ \ \ 5:\ call\ [`_Z41__static_initialization_and_destruction_0ii.constprop.0']\ argc:0\l\
\ \ \ \ \ \ REG_CALL_DECL\ `_Z41__static_initialization_and_destruction_0ii.constprop.0'\l\
\ \ \ \ \ \ REG_EH_REGION\ 0\l\
}"];

	fn_2279_basic_block_0:s -> fn_2279_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_2279_basic_block_2:s -> fn_2279_basic_block_1:n [style="solid,bold",color=red,weight=10,constraint=true,label="[100%]"];
	fn_2279_basic_block_0:s -> fn_2279_basic_block_1:n [style="invis",constraint=true];
}
}
