{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 18 19:57:37 2015 " "Info: Processing started: Wed Nov 18 19:57:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_2 -c project_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project_2 -c project_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file watch.v" { { "Info" "ISGN_ENTITY_NAME" "1 watch " "Info: Found entity 1: watch" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do ambulance.v(14) " "Warning (10463): Verilog HDL Declaration warning at ambulance.v(14): \"do\" is SystemVerilog-2005 keyword" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ambulance.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ambulance.v" { { "Info" "ISGN_ENTITY_NAME" "1 ambulance " "Info: Found entity 1: ambulance" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file project_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_2 " "Info: Found entity 1: project_2" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_2 " "Info: Elaborating entity \"project_2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start project_2.v(26) " "Warning (10036): Verilog HDL or VHDL warning at project_2.v(26): object \"start\" assigned a value but never read" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_hour10 project_2.v(31) " "Warning (10036): Verilog HDL or VHDL warning at project_2.v(31): object \"a_hour10\" assigned a value but never read" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_hour1 project_2.v(31) " "Warning (10036): Verilog HDL or VHDL warning at project_2.v(31): object \"a_hour1\" assigned a value but never read" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_min10 project_2.v(31) " "Warning (10036): Verilog HDL or VHDL warning at project_2.v(31): object \"a_min10\" assigned a value but never read" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_min1 project_2.v(31) " "Warning (10036): Verilog HDL or VHDL warning at project_2.v(31): object \"a_min1\" assigned a value but never read" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_clk_half project_2.v(42) " "Warning (10036): Verilog HDL or VHDL warning at project_2.v(42): object \"cnt_clk_half\" assigned a value but never read" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lcd_rw project_2.v(43) " "Warning (10036): Verilog HDL or VHDL warning at project_2.v(43): object \"lcd_rw\" assigned a value but never read" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(57) " "Warning (10230): Verilog HDL assignment warning at project_2.v(57): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(58) " "Warning (10230): Verilog HDL assignment warning at project_2.v(58): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(61) " "Warning (10230): Verilog HDL assignment warning at project_2.v(61): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(62) " "Warning (10230): Verilog HDL assignment warning at project_2.v(62): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(64) " "Warning (10230): Verilog HDL assignment warning at project_2.v(64): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(65) " "Warning (10230): Verilog HDL assignment warning at project_2.v(65): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(67) " "Warning (10230): Verilog HDL assignment warning at project_2.v(67): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(68) " "Warning (10230): Verilog HDL assignment warning at project_2.v(68): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(70) " "Warning (10230): Verilog HDL assignment warning at project_2.v(70): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_2.v(71) " "Warning (10230): Verilog HDL assignment warning at project_2.v(71): truncated value with size 32 to match size of target (4)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 project_2.v(151) " "Warning (10230): Verilog HDL assignment warning at project_2.v(151): truncated value with size 32 to match size of target (3)" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch watch:u0 " "Info: Elaborating entity \"watch\" for hierarchy \"watch:u0\"" {  } { { "project_2.v" "u0" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sec1 watch.v(17) " "Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object \"sec1\" assigned a value but never read" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sec10 watch.v(17) " "Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object \"sec10\" assigned a value but never read" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min1 watch.v(17) " "Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object \"min1\" assigned a value but never read" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min10 watch.v(17) " "Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object \"min10\" assigned a value but never read" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hour1 watch.v(17) " "Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object \"hour1\" assigned a value but never read" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hour10 watch.v(17) " "Warning (10036): Verilog HDL or VHDL warning at watch.v(17): object \"hour10\" assigned a value but never read" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_flag watch.v(18) " "Warning (10036): Verilog HDL or VHDL warning at watch.v(18): object \"n_flag\" assigned a value but never read" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_flag watch.v(19) " "Warning (10036): Verilog HDL or VHDL warning at watch.v(19): object \"d_flag\" assigned a value but never read" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 watch.v(35) " "Warning (10230): Verilog HDL assignment warning at watch.v(35): truncated value with size 9 to match size of target (8)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 watch.v(49) " "Warning (10230): Verilog HDL assignment warning at watch.v(49): truncated value with size 9 to match size of target (8)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 watch.v(50) " "Warning (10230): Verilog HDL assignment warning at watch.v(50): truncated value with size 9 to match size of target (8)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 watch.v(51) " "Warning (10230): Verilog HDL assignment warning at watch.v(51): truncated value with size 9 to match size of target (8)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(106) " "Warning (10230): Verilog HDL assignment warning at watch.v(106): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(109) " "Warning (10230): Verilog HDL assignment warning at watch.v(109): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(110) " "Warning (10230): Verilog HDL assignment warning at watch.v(110): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(114) " "Warning (10230): Verilog HDL assignment warning at watch.v(114): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(117) " "Warning (10230): Verilog HDL assignment warning at watch.v(117): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(118) " "Warning (10230): Verilog HDL assignment warning at watch.v(118): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(124) " "Warning (10230): Verilog HDL assignment warning at watch.v(124): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(128) " "Warning (10230): Verilog HDL assignment warning at watch.v(128): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(129) " "Warning (10230): Verilog HDL assignment warning at watch.v(129): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(137) " "Warning (10230): Verilog HDL assignment warning at watch.v(137): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(146) " "Warning (10230): Verilog HDL assignment warning at watch.v(146): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(160) " "Warning (10230): Verilog HDL assignment warning at watch.v(160): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(177) " "Warning (10230): Verilog HDL assignment warning at watch.v(177): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(182) " "Warning (10230): Verilog HDL assignment warning at watch.v(182): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(190) " "Warning (10230): Verilog HDL assignment warning at watch.v(190): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(194) " "Warning (10230): Verilog HDL assignment warning at watch.v(194): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 watch.v(199) " "Warning (10230): Verilog HDL assignment warning at watch.v(199): truncated value with size 32 to match size of target (6)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(206) " "Warning (10230): Verilog HDL assignment warning at watch.v(206): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(224) " "Warning (10230): Verilog HDL assignment warning at watch.v(224): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(225) " "Warning (10230): Verilog HDL assignment warning at watch.v(225): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(226) " "Warning (10230): Verilog HDL assignment warning at watch.v(226): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(227) " "Warning (10230): Verilog HDL assignment warning at watch.v(227): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(228) " "Warning (10230): Verilog HDL assignment warning at watch.v(228): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 watch.v(229) " "Warning (10230): Verilog HDL assignment warning at watch.v(229): truncated value with size 32 to match size of target (4)" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ambulance ambulance:u1 " "Info: Elaborating entity \"ambulance\" for hierarchy \"ambulance:u1\"" {  } { { "project_2.v" "u1" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt ambulance.v(9) " "Warning (10036): Verilog HDL or VHDL warning at ambulance.v(9): object \"cnt\" assigned a value but never read" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ambulance.v(161) " "Warning (10230): Verilog HDL assignment warning at ambulance.v(161): truncated value with size 32 to match size of target (8)" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ambulance.v(163) " "Warning (10230): Verilog HDL assignment warning at ambulance.v(163): truncated value with size 32 to match size of target (28)" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ambulance.v(189) " "Warning (10230): Verilog HDL assignment warning at ambulance.v(189): truncated value with size 32 to match size of target (28)" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ambulance.v(214) " "Warning (10230): Verilog HDL assignment warning at ambulance.v(214): truncated value with size 32 to match size of target (8)" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ambulance.v(216) " "Warning (10230): Verilog HDL assignment warning at ambulance.v(216): truncated value with size 32 to match size of target (28)" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ambulance.v(237) " "Warning (10230): Verilog HDL assignment warning at ambulance.v(237): truncated value with size 32 to match size of target (28)" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scale1.data_a 0 ambulance.v(24) " "Warning (10030): Net \"scale1.data_a\" at ambulance.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scale1.waddr_a 0 ambulance.v(24) " "Warning (10030): Net \"scale1.waddr_a\" at ambulance.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tone1.data_a 0 ambulance.v(60) " "Warning (10030): Net \"tone1.data_a\" at ambulance.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tone1.waddr_a 0 ambulance.v(60) " "Warning (10030): Net \"tone1.waddr_a\" at ambulance.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scale2.data_a 0 ambulance.v(98) " "Warning (10030): Net \"scale2.data_a\" at ambulance.v(98) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scale2.waddr_a 0 ambulance.v(98) " "Warning (10030): Net \"scale2.waddr_a\" at ambulance.v(98) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tone2.data_a 0 ambulance.v(121) " "Warning (10030): Net \"tone2.data_a\" at ambulance.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tone2.waddr_a 0 ambulance.v(121) " "Warning (10030): Net \"tone2.waddr_a\" at ambulance.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scale1.we_a 0 ambulance.v(24) " "Warning (10030): Net \"scale1.we_a\" at ambulance.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tone1.we_a 0 ambulance.v(60) " "Warning (10030): Net \"tone1.we_a\" at ambulance.v(60) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scale2.we_a 0 ambulance.v(98) " "Warning (10030): Net \"scale2.we_a\" at ambulance.v(98) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tone2.we_a 0 ambulance.v(121) " "Warning (10030): Net \"tone2.we_a\" at ambulance.v(121) has no driver or initial value, using a default initial value '0'" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 121 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Owner/Desktop/project_2/db/project_2.ram0_ambulance_dd6a5256.hdl.mif " "Critical Warning: Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Owner/Desktop/project_2/db/project_2.ram0_ambulance_dd6a5256.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 72 C:/Users/Owner/Desktop/project_2/db/project_2.ram2_ambulance_dd6a5256.hdl.mif " "Critical Warning: Memory depth (128) in the design file differs from memory depth (72) in the Memory Initialization File \"C:/Users/Owner/Desktop/project_2/db/project_2.ram2_ambulance_dd6a5256.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 120 C:/Users/Owner/Desktop/project_2/db/project_2.ram1_ambulance_dd6a5256.hdl.mif " "Critical Warning: Memory depth (128) in the design file differs from memory depth (120) in the Memory Initialization File \"C:/Users/Owner/Desktop/project_2/db/project_2.ram1_ambulance_dd6a5256.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 72 C:/Users/Owner/Desktop/project_2/db/project_2.ram3_ambulance_dd6a5256.hdl.mif " "Critical Warning: Memory depth (128) in the design file differs from memory depth (72) in the Memory Initialization File \"C:/Users/Owner/Desktop/project_2/db/project_2.ram3_ambulance_dd6a5256.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "21 " "Info: Inferred 21 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "project_2.v" "Div4" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 64 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "project_2.v" "Mod8" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 64 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "project_2.v" "Div2" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 61 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "project_2.v" "Mod4" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 61 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "project_2.v" "Mod7" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 62 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "project_2.v" "Mod6" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 62 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "project_2.v" "Div3" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 61 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "project_2.v" "Mod5" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 61 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "project_2.v" "Mod9" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 65 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "project_2.v" "Div0" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 57 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "project_2.v" "Mod0" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 57 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "project_2.v" "Mod3" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 58 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "project_2.v" "Mod2" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 58 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "project_2.v" "Div1" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 57 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "project_2.v" "Mod1" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 57 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod10 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod10\"" {  } { { "project_2.v" "Mod10" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 151 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch:u0\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch:u0\|Mod2\"" {  } { { "watch.v" "Mod2" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 124 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch:u0\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch:u0\|Mod0\"" {  } { { "watch.v" "Mod0" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 106 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch:u0\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch:u0\|Mod1\"" {  } { { "watch.v" "Mod1" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 114 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ambulance:u1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ambulance:u1\|Mod0\"" {  } { { "ambulance.v" "Mod0" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 161 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ambulance:u1\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ambulance:u1\|Mod1\"" {  } { { "ambulance.v" "Mod1" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 214 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Info: Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 64 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Info: Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2oe " "Info: Found entity 1: alt_u_div_2oe" {  } { { "db/alt_u_div_2oe.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/alt_u_div_2oe.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3dc " "Info: Found entity 1: add_sub_3dc" {  } { { "db/add_sub_3dc.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_3dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dc " "Info: Found entity 1: add_sub_4dc" {  } { { "db/add_sub_4dc.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_4dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5dc " "Info: Found entity 1: add_sub_5dc" {  } { { "db/add_sub_5dc.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_5dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6dc " "Info: Found entity 1: add_sub_6dc" {  } { { "db/add_sub_6dc.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_6dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7dc " "Info: Found entity 1: add_sub_7dc" {  } { { "db/add_sub_7dc.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_7dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod8 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod8\"" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod8 " "Info: Instantiated megafunction \"lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 64 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Info: Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod10 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod10\"" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 151 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod10 " "Info: Instantiated megafunction \"lpm_divide:Mod10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Info: Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 151 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h9m " "Info: Found entity 1: lpm_divide_h9m" {  } { { "db/lpm_divide_h9m.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/lpm_divide_h9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Info: Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_6kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sne.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sne " "Info: Found entity 1: alt_u_div_sne" {  } { { "db/alt_u_div_sne.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/alt_u_div_sne.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "watch:u0\|lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"watch:u0\|lpm_divide:Mod2\"" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 124 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch:u0\|lpm_divide:Mod2 " "Info: Instantiated megafunction \"watch:u0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 124 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Info: Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6oe.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6oe " "Info: Found entity 1: alt_u_div_6oe" {  } { { "db/alt_u_div_6oe.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/alt_u_div_6oe.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8dc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8dc " "Info: Found entity 1: add_sub_8dc" {  } { { "db/add_sub_8dc.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_8dc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "watch:u0\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"watch:u0\|lpm_divide:Mod0\"" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 106 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch:u0\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"watch:u0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info: Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 106 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Info: Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2re.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_2re.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2re " "Info: Found entity 1: alt_u_div_2re" {  } { { "db/alt_u_div_2re.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/alt_u_div_2re.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ambulance:u1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"ambulance:u1\|lpm_divide:Mod0\"" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 161 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambulance:u1\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"ambulance:u1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 161 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Info: Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Info: Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ambulance:u1\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"ambulance:u1\|lpm_divide:Mod1\"" {  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 214 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ambulance:u1\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"ambulance:u1\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Info: Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ambulance.v" "" { Text "C:/Users/Owner/Desktop/project_2/ambulance.v" 214 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 78 -1 0 } } { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 33 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pa\[0\] VCC " "Warning (13410): Pin \"pa\[0\]\" is stuck at VCC" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "pa\[1\] GND " "Warning (13410): Pin \"pa\[1\]\" is stuck at GND" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "pb\[0\] VCC " "Warning (13410): Pin \"pb\[0\]\" is stuck at VCC" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "pb\[1\] GND " "Warning (13410): Pin \"pb\[1\]\" is stuck at GND" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] VCC " "Warning (13410): Pin \"pc\[0\]\" is stuck at VCC" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Warning (13410): Pin \"pc\[1\]\" is stuck at GND" {  } { { "project_2.v" "" { Text "C:/Users/Owner/Desktop/project_2/project_2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "watch:u0\|a_hour\[0\] Low " "Critical Warning (18010): Register watch:u0\|a_hour\[0\] will power up to Low" {  } { { "watch.v" "" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ambulance:u1\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_8_result_int\[0\]~0 " "Info (17048): Logic cell \"ambulance:u1\|lpm_divide:Mod1\|lpm_divide_q9m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_i4f:divider\|add_sub_8_result_int\[0\]~0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_8_result_int\[0\]~0" { Text "C:/Users/Owner/Desktop/project_2/db/alt_u_div_i4f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod10\|lpm_divide_h9m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_sne:divider\|add_sub_6dc:add_sub_3\|result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod10\|lpm_divide_h9m:auto_generated\|sign_div_unsign_6kh:divider\|alt_u_div_sne:divider\|add_sub_6dc:add_sub_3\|result_int\[0\]~0\"" {  } { { "db/add_sub_6dc.tdf" "result_int\[0\]~0" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_6dc.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "watch:u0\|hour\[0\]~5 " "Info (17048): Logic cell \"watch:u0\|hour\[0\]~5\"" {  } { { "watch.v" "hour\[0\]~5" { Text "C:/Users/Owner/Desktop/project_2/watch.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "watch:u0\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|result_int\[0\]~12 " "Info (17048): Logic cell \"watch:u0\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_6oe:divider\|add_sub_8dc:add_sub_5\|result_int\[0\]~12\"" {  } { { "db/add_sub_8dc.tdf" "result_int\[0\]~12" { Text "C:/Users/Owner/Desktop/project_2/db/add_sub_8dc.tdf" 30 12 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1764 " "Info: Implemented 1764 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1722 " "Info: Implemented 1722 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 18 19:57:54 2015 " "Info: Processing ended: Wed Nov 18 19:57:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Info: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
