In this implementation a pipeline based microarchitecture optimisation is performed and a custom instruction 'mrswp' is added with an aim to accelerate sorting algorithms
