// Seed: 1184752415
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4;
  ;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri0 id_5,
    input uwire id_6,
    output uwire id_7
    , id_15,
    input tri1 id_8,
    output tri id_9,
    input supply1 id_10,
    input wor id_11,
    input wire id_12,
    input supply0 id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15
  );
  wire id_17;
  wire id_18;
endmodule
