0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/termv0/termv0.sim/sim_1/behav/xsim/glbl.v,1557760968,verilog,,,,glbl,,,,,,,,
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/termv0/termv0.srcs/sim_1/new/pe_tb.v,1557760969,verilog,,,,pe_tb,,,,,,,,
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/termv0/termv0.srcs/sources_1/ip/floating_point_0_1/sim/floating_point_0.vhd,1557760969,vhdl,,,,floating_point_0,,,,,,,,
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/termv0/termv0.srcs/sources_1/new/my_pe.v,1557760969,verilog,,C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/termv0/termv0.srcs/sources_1/new/pe_controller_skeleton.v,,my_pe,,,,,,,,
C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/termv0/termv0.srcs/sources_1/new/pe_controller_skeleton.v,1557760969,verilog,,C:/Users/dhsodhao52/Documents/GitHub/HardwareSystemDesign/termv0/termv0.srcs/sim_1/new/pe_tb.v,,pe_con,,,,,,,,
