###  4 RULE OUTPUT 2021-09-09T18:30:45 ###
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD2[0]]
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD2[1]]
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD2[2]]
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD2[3]]
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD2[4]]
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD3[0]]
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD3[1]]
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD3[2]]
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD3[3]]
set_case_analysis 0 [get_pins QUAD[0].u_q/u_common/u_gtye4_common/QPLLRSVD3[4]]
set_property ACJTAG_DEBUG_MODE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ACJTAG_MODE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ACJTAG_RESET 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG1 1111100000011100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG2 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_DOUBLE FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_ENABLE 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_WORD 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_MCOMMA_DET FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_MCOMMA_VALUE 1010000011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_PCOMMA_DET FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_PCOMMA_VALUE 0101111100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXOSCALRESET 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXPROGDIVRESET 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXTERMINATION 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_TXDIFFCTRL 01100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_TXPROGDIVRESET 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CBCC_DATA_SOURCE_SEL ENCODED [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CDR_SWAP_MODE_EN 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CFOK_PWRSVE_EN 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_KEEP_ALIGN FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_MAX_SKEW 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_1 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_2 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_3 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_4 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_ENABLE 1111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_1 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_2 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_3 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_4 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_ENABLE 1111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_USE FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_LEN 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CH_HSPMUX 1001000010010000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_0 0100000001000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_1 0001000001000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_2 0010000000001000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_3 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_0 0100000001000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_1 0000000001000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_2 0001000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_3 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_4 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_CORRECT_USE FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_KEEP_IDLE FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_MAX_LAT 24 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_MIN_LAT 16 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_PRECEDENCE TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_REPEAT_WAIT 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_1 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_2 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_3 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_4 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_ENABLE 1111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_1 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_2 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_3 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_4 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_ENABLE 1111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_USE FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_LEN 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG0 0000000111111010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG1 0000000000101011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG2 0000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG3 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_FBDIV 2 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_FBDIV_45 5 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_INIT_CFG0 0000001010110010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_LOCK_CFG 0000000111101000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_REFCLK_DIV 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CTLE3_OCAP_EXT_CTRL 000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CTLE3_OCAP_EXT_EN 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DDI_CTRL 00 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_MCOMMA_DETECT FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_PCOMMA_DETECT FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_VALID_COMMA_ONLY FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DELAY_ELEC 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DMONITOR_CFG0 0000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DMONITOR_CFG1 00000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_CLK_PHASE_SEL 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_CONTROL 000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_ERRDET_EN FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_EYE_SCAN_EN FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_HORZ_OFFSET 000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_PRESCALE 00000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER1 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER2 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER3 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER4 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER5 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER6 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER7 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER8 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER9 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK1 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK2 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK3 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK4 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK5 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK6 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK7 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK8 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK9 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK1 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK2 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK3 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK4 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK5 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK6 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK7 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK8 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK9 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property EYESCAN_VP_RANGE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property EYE_SCAN_SWAP_EN 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_DESKEW_SEQ_ENABLE 1111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_LANE_DESKEW_CFG 1111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_LANE_DESKEW_EN FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property GEARBOX_MODE 00000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ISCAN_CK_PH_SEL2 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LOCAL_MASTER 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_BIAS_CTRL 4 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_EN_RCAL_B 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_EXT_RCAL 1000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL0 5 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL1 5 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL2 5 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_RG_CTRL 2 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property OOBDIVCTL 00 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property OOB_PWRUP 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_PIPE_RX_ELECIDLE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ASYNC_EBUF_BYPASS 00 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_EI2_ENABLE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_H2L_COUNT 000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_H2L_DISABLE 000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_HI_COUNT 000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_LP4_DISABLE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_FIFO_DISABLE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_EMPTY_THRSH 00000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_FULL_THRSH 010000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_MAX_LAT 00100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_MIN_LAT 00000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_THRSH_TIMER 001000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_64B_DYN_CLKSW_DIS FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_BUFG_DIV_CTRL 0011010100000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_GEN4_64BIT_INT_EN FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_PLL_SEL_MODE_GEN12 10 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_PLL_SEL_MODE_GEN3 10 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_RXPCS_CFG_GEN3 0000101010100101 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_RXPMA_CFG 0010100000001010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_TXPCS_CFG_GEN3 0010010010100100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_TXPMA_CFG 0010100000001010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCS_PCIE_EN FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCS_RSVD0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_FROM_P2 000000111100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_NONE_P2 00011001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_TO_P2 01100100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PREIQ_FREQ_BST 3 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RATE_SW_USE_DRP 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RCLK_SIPO_DLY_ENB 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RCLK_SIPO_INV_EN 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RTX_BUF_CML_CTRL 111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RTX_BUF_TERM_CTRL 11 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUFRESET_TIME 00011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_ADDR_MODE FAST [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EIDLE_HI_CNT 1000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EIDLE_LO_CNT 0000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EN TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_CB_CHANGE TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_COMMAALIGN FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_EIDLE FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_RATE_CHANGE TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_OVFLW 49 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_OVRD TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_UNDFLW 7 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDRFREQRESET_TIME 00001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDRPHRESET_TIME 00001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG0 0000000000000011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG0_GEN3 0000000000000011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG1 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG1_GEN3 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2 0000000111101001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN2 1001101001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN3 0000001001101001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN4 0000000101100100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3 0000000000010010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN2 010010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN3 0000000000010010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN4 0000000000010010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG4 0101110011110110 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG4_GEN3 0101110011110110 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG5 1011010001101011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG5_GEN3 0001010001101011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_FR_RESET_ON_EIDLE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_HOLD_DURING_EIDLE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG0 0010001000000001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG1 1001111111111111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG2 000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG3 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG4 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_PH_RESET_ON_EIDLE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG1 1000000000010101 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG2 0000001010101110 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_IQ_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_I_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_Q_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_DX_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_D_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_S_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_X_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPMRESET_TIME 0001111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG0 000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG1 1010000010000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG2 0000000100000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_CFG0 0000101000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_CFG1 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG1 1000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG2 1111111111110000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H2_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H2_CFG1 0000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H3_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H3_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H4_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H4_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H5_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H5_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H6_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H6_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H7_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H7_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H8_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H8_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H9_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H9_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HA_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HA_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HB_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HB_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HC_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HC_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HD_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HD_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HE_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HE_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HF_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HF_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG0 1000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG1 1111111000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG2 0010100000011100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG3 0100000100100000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_OS_CFG0 0010000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_OS_CFG1 1000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG1 0000000000000011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG2 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_VP_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_VP_CFG1 0000000000110011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDLY_CFG 0000000000010000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDLY_LCFG 0000000000110000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXELECIDLE_CFG SIGCFG_4 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXGBOX_FIFO_INIT_RD_ADDR 3 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXGEARBOX_EN FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXISCANRESET_TIME 00001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_CFG 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_GC_CFG 1111100000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_KH_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_KH_CFG1 1010000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_OS_CFG0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_OS_CFG1 1000000000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOOB_CFG 000000110 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOOB_CLK_CFG PMA [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOSCALRESET_TIME 00011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOUT_DIV 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPCSRESET_TIME 00011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHBEACON_CFG 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHDLY_CFG 0010000001110000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHSAMP_CFG 0010000100000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHSLIP_CFG 1001100100110011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPH_MONITOR_SEL 00000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPI_CFG0 0011000000000110 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPI_CFG1 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPMACLK_SEL DATA [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPMARESET_TIME 00011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPRBS_ERR_LOOPBACK 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPRBS_LINKACQ_CNT 15 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXREFCLKDIV2_SEL 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSLIDE_AUTO_WAIT 7 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSLIDE_MODE OFF [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_MULTILANE 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_OVRD 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_SKIP_DA 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_AFE_CM_EN 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_BIAS_CFG0 0001001010110000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_BUFFER_CFG 000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CAPFF_SARC_ENB 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLK25_DIV 13 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLKMUX_EN 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLK_SLIP_OVRD 00000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_BUF_CFG 1010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_BUF_PD 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_SEL 3 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_TRIM 10 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CTLE_PWR_SAVING 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CTLE_RES_CTRL 0000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DATA_WIDTH 80 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DDI_SEL 000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DEFER_RESET_BUF_EN TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DEGEN_CTRL 100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_CFG0 10 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_CFG1 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_KLKH_AGC_STUP_EN 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_AGC_CFG1 2 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KH_CFG0 3 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KH_CFG1 2 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KL_CFG0 11 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KL_CFG1 2 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_LPM_HOLD_DURING_EIDLE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DISPERR_SEQ_MATCH TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DIVRESET_TIME 00001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EN_CTLE_RCAL_B 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EN_SUM_RCAL_B 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_CODE 0000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_NEG_DIR 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_RANGE 10 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_UT_SIGN 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_FABINT_USRCLK_FLOP 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_I2V_FILTER_EN 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_INT_DATAWIDTH 2 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PMA_POWER_SAVE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PMA_RSV0 0000000000101111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PROGDIV_CFG 20.0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PROGDIV_RATE 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_RESLOAD_CTRL 0000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_RESLOAD_OVRD 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SAMPLE_PERIOD 111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SIG_VALID_DLY 11 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_DEGEN_AVTT_OVERITE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_DFETAPREP_EN 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_IREF_TUNE 0000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_PWR_SAVING 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_RES_CTRL 0000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCMTUNE 0011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCM_BIAS_TUNE_EN 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCM_OVWR 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VREF_TUNE 100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_TUNE_AFE_OS 10 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_VREG_CTRL 010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_VREG_PDB 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_WIDEMODE_CDR 10 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_XCLK_SEL RXDES [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_XMODE_SEL 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SAMPLE_CLK_PHASE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SAS_12G_MODE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_BURST_SEQ_LEN 1111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_BURST_VAL 100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_CPLL_CFG VCO_3000MHZ [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_EIDLE_VAL 100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_RECEIVER_DETECT_PASS TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_RESET_SPEEDUP TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_TX_EIDLE_DRIVE_LEVEL Z [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_DEVICE ULTRASCALE_PLUS [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SRSTMODE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TAPDLY_SET_TX 00 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TERM_RCAL_CFG 100001000000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TERM_RCAL_OVRD 001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TRANS_TIME_RATE 00001110 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TST_RSV0 00000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TST_RSV1 00000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXBUF_EN TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXBUF_RESET_ON_RATE_CHANGE TRUE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDLY_CFG 1000000000010000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDLY_LCFG 0000000000110000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDRV_FREQBAND 3 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG0 0000001111000110 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG1 1111100000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG2 1111100000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG3 1111100000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFIFO_ADDR_CFG LOW [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXGBOX_FIFO_INIT_RD_ADDR 4 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXGEARBOX_EN FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXOUT_DIV 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPCSRESET_TIME 00011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPHDLY_CFG0 0110000001110000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPHDLY_CFG1 0000000000001111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_CFG 0000011100100011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_CFG2 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_MONITOR_SEL 00000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_CFG0 0011000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_CFG1 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_GRAY_SEL 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_INVSTROBE_SEL 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_PPM 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_PPM_CFG 00000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_SYNFREQ_PPM 001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPMARESET_TIME 00011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_BST 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_EN 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_MAG 4 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_MULTILANE 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_OVRD 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_SKIP_DA 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_CLK25_DIV 13 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_CLKMUX_EN 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DATA_WIDTH 80 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DCC_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH0 000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH1 000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH2 000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH3 000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DIVRESET_TIME 00001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DRIVE_MODE DIRECT [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_EIDLE_ASSERT_DELAY 100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_EIDLE_DEASSERT_DELAY 011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_FABINT_USRCLK_FLOP 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_FIFO_BYP_EN 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_IDLE_DATA_ZERO 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_INT_DATAWIDTH 2 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_LOOPBACK_DRIVE_HIZ FALSE [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MAINCURSOR_SEL 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_0 1011000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_1 1010111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_2 1010101 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_3 1010011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_4 1010001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_0 1001100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_1 1001011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_2 1001000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_3 1000010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_4 1000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PHICAL_CFG0 0000000000100000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PHICAL_CFG1 0000000001000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PI_BIASSET 3 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMADATA_OPT 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_POWER_SAVE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_RSV0 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_RSV1 0000000000000000 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGCLK_SEL PREPI [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGDIV_CFG 0.0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGDIV_RATE 0000000000000001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_RXDETECT_CFG 00000000110010 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_RXDETECT_REF 5 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_SAMPLE_PERIOD 111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_SW_MEAS 00 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_CTRL 011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_PDB 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_VREFSEL 10 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_XCLK_SEL TXOUT [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BOTH_BURST_IDLE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BURSTMAX_U3WAKE 1111111 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BURSTMIN_U3WAKE 1100011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_CLK_COR_EQ_EN 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_EXT_CNTL 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_IDLEMAX_POLLING 1010111011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_IDLEMIN_POLLING 0100101011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPING_BURST 000000101 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPOLLING_BURST 000110001 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPOLLING_IDLE_MS 000000100 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU1EXIT_BURST 000011101 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU2LPEXIT_BURST_MS 001100011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU3WAKE_BURST_MS 111110011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPS_TPERIOD 0011 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPS_TPERIOD_ACCURATE 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_MODE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PCIE_ERR_REP_DIS 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PING_SATA_MAX_INIT 21 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PING_SATA_MIN_INIT 12 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_POLL_SATA_MAX_BURST 8 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_POLL_SATA_MIN_BURST 4 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_RAW_ELEC 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_RXIDLE_P0_CTRL 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_TXIDLE_TUNE_ENABLE 1 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U1_SATA_MAX_WAKE 7 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U1_SATA_MIN_WAKE 4 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U2_SAS_MAX_COM 64 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U2_SAS_MIN_COM 36 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USE_PCS_CLK_PHASE_SEL 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property Y_ALL_MODE 0 [get_cells QUAD[0].u_q/CH[*].u_ch/u_gtye4_channel]
set_property AEN_QPLL0_FBDIV 1 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property AEN_QPLL1_FBDIV 1 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property AEN_SDM0TOGGLE 0 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property AEN_SDM1TOGGLE 0 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property A_SDM0TOGGLE 0 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property A_SDM1DATA_HIGH 000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property A_SDM1DATA_LOW 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property A_SDM1TOGGLE 0 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG0 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG1 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG2 0000000100100100 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG3 0000000001000001 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG4 0000000000010000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG_RSVD 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property COMMON_CFG0 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property COMMON_CFG1 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property POR_CFG 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property PPF0_CFG 0000100000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property PPF1_CFG 0000011000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0CLKOUT_RATE FULL [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG0 0011001100011100 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG1 1101000000111000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG1_G3 1101000000111000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG2 0000111111000001 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG2_G3 0000111111000001 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG3 0000000100100000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG4 0000000010000100 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_CP 0011111111 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_CP_G3 0000001111 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_FBDIV 40 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_FBDIV_G3 160 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_INIT_CFG0 0000001010110010 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_INIT_CFG1 00000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_LOCK_CFG 0010010111101000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_LOCK_CFG_G3 0010010111101000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_LPF 1101111111 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_LPF_G3 0111010101 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_PCI_EN 0 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_RATE_SW_USE_DRP 1 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_REFCLK_DIV 1 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG0 0000000010000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG1 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG2 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1CLKOUT_RATE HALF [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG0 0011001100011100 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG1 1101000000111000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG1_G3 1101000000111000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG2 0000111111000011 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG2_G3 0000111111000011 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG3 0000000100100000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG4 0000000000000010 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_CP 0011111111 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_CP_G3 0001111111 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_FBDIV 66 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_FBDIV_G3 80 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_INIT_CFG0 0000001010110010 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_INIT_CFG1 00000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_LOCK_CFG 0010010111101000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_LOCK_CFG_G3 0010010111101000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_LPF 1000011111 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_LPF_G3 0111010100 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_PCI_EN 0 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_RATE_SW_USE_DRP 1 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_REFCLK_DIV 1 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG0 0000000010000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG1 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG2 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR0 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR1 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR2 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR3 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property RXRECCLKOUT0_SEL 00 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property RXRECCLKOUT1_SEL 00 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property SARC_ENB 0 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property SARC_SEL 0 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property SDM0INITSEED0_0 0000000100010001 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property SDM0INITSEED0_1 000010001 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property SDM1INITSEED0_0 0000000100010001 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property SDM1INITSEED0_1 000010001 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property SIM_MODE FAST [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property SIM_RESET_SPEEDUP TRUE [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property SIM_DEVICE ULTRASCALE_PLUS [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property UB_CFG0 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property UB_CFG1 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property UB_CFG2 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property UB_CFG3 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property UB_CFG4 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property UB_CFG5 0000010000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
set_property UB_CFG6 0000000000000000 [get_cells QUAD[0].u_q/u_common/u_gtye4_common]
################################################################################################################################################
###  8 RULE OUTPUT 2021-09-09T18:30:45 ###
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD2[0]]
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD2[1]]
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD2[2]]
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD2[3]]
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD2[4]]
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD3[0]]
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD3[1]]
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD3[2]]
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD3[3]]
set_case_analysis 0 [get_pins QUAD[1].u_q/u_common/u_gtye4_common/QPLLRSVD3[4]]
set_property ACJTAG_DEBUG_MODE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ACJTAG_MODE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ACJTAG_RESET 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG1 1111100000011100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG2 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_DOUBLE FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_ENABLE 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_WORD 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_MCOMMA_DET FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_MCOMMA_VALUE 1010000011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_PCOMMA_DET FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_PCOMMA_VALUE 0101111100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXOSCALRESET 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXPROGDIVRESET 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXTERMINATION 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_TXDIFFCTRL 01100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_TXPROGDIVRESET 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CBCC_DATA_SOURCE_SEL ENCODED [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CDR_SWAP_MODE_EN 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CFOK_PWRSVE_EN 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_KEEP_ALIGN FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_MAX_SKEW 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_1 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_2 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_3 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_4 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_ENABLE 1111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_1 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_2 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_3 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_4 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_ENABLE 1111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_USE FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_LEN 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CH_HSPMUX 1001000010010000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_0 0100000001000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_1 0001000001000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_2 0010000000001000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_3 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_0 0100000001000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_1 0000000001000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_2 0001000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_3 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_4 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_CORRECT_USE FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_KEEP_IDLE FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_MAX_LAT 24 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_MIN_LAT 16 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_PRECEDENCE TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_REPEAT_WAIT 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_1 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_2 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_3 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_4 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_ENABLE 1111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_1 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_2 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_3 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_4 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_ENABLE 1111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_USE FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_LEN 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG0 0000000111111010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG1 0000000000101011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG2 0000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG3 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_FBDIV 2 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_FBDIV_45 5 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_INIT_CFG0 0000001010110010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_LOCK_CFG 0000000111101000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_REFCLK_DIV 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CTLE3_OCAP_EXT_CTRL 000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CTLE3_OCAP_EXT_EN 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DDI_CTRL 00 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_MCOMMA_DETECT FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_PCOMMA_DETECT FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_VALID_COMMA_ONLY FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DELAY_ELEC 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DMONITOR_CFG0 0000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DMONITOR_CFG1 00000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_CLK_PHASE_SEL 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_CONTROL 000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_ERRDET_EN FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_EYE_SCAN_EN FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_HORZ_OFFSET 000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_PRESCALE 00000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER1 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER2 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER3 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER4 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER5 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER6 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER7 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER8 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER9 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK1 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK2 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK3 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK4 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK5 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK6 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK7 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK8 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK9 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK1 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK2 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK3 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK4 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK5 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK6 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK7 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK8 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK9 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property EYESCAN_VP_RANGE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property EYE_SCAN_SWAP_EN 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_DESKEW_SEQ_ENABLE 1111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_LANE_DESKEW_CFG 1111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_LANE_DESKEW_EN FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property GEARBOX_MODE 00000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ISCAN_CK_PH_SEL2 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LOCAL_MASTER 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_BIAS_CTRL 4 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_EN_RCAL_B 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_EXT_RCAL 1000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL0 5 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL1 5 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL2 5 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_RG_CTRL 2 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property OOBDIVCTL 00 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property OOB_PWRUP 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_PIPE_RX_ELECIDLE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ASYNC_EBUF_BYPASS 00 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_EI2_ENABLE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_H2L_COUNT 000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_H2L_DISABLE 000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_HI_COUNT 000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_LP4_DISABLE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_FIFO_DISABLE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_EMPTY_THRSH 00000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_FULL_THRSH 010000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_MAX_LAT 00100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_MIN_LAT 00000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_THRSH_TIMER 001000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_64B_DYN_CLKSW_DIS FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_BUFG_DIV_CTRL 0011010100000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_GEN4_64BIT_INT_EN FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_PLL_SEL_MODE_GEN12 10 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_PLL_SEL_MODE_GEN3 10 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_RXPCS_CFG_GEN3 0000101010100101 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_RXPMA_CFG 0010100000001010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_TXPCS_CFG_GEN3 0010010010100100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_TXPMA_CFG 0010100000001010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCS_PCIE_EN FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCS_RSVD0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_FROM_P2 000000111100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_NONE_P2 00011001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_TO_P2 01100100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PREIQ_FREQ_BST 3 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RATE_SW_USE_DRP 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RCLK_SIPO_DLY_ENB 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RCLK_SIPO_INV_EN 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RTX_BUF_CML_CTRL 111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RTX_BUF_TERM_CTRL 11 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUFRESET_TIME 00011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_ADDR_MODE FAST [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EIDLE_HI_CNT 1000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EIDLE_LO_CNT 0000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EN TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_CB_CHANGE TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_COMMAALIGN FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_EIDLE FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_RATE_CHANGE TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_OVFLW 49 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_OVRD TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_UNDFLW 7 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDRFREQRESET_TIME 00001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDRPHRESET_TIME 00001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG0 0000000000000011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG0_GEN3 0000000000000011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG1 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG1_GEN3 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2 0000000111101001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN2 1001101001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN3 0000001001101001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN4 0000000101100100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3 0000000000010010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN2 010010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN3 0000000000010010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN4 0000000000010010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG4 0101110011110110 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG4_GEN3 0101110011110110 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG5 1011010001101011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG5_GEN3 0001010001101011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_FR_RESET_ON_EIDLE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_HOLD_DURING_EIDLE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG0 0010001000000001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG1 1001111111111111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG2 000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG3 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG4 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_PH_RESET_ON_EIDLE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG1 1000000000010101 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG2 0000001010101110 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_IQ_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_I_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_Q_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_DX_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_D_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_S_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_X_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPMRESET_TIME 0001111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG0 000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG1 1010000010000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG2 0000000100000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_CFG0 0000101000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_CFG1 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG1 1000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG2 1111111111110000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H2_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H2_CFG1 0000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H3_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H3_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H4_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H4_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H5_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H5_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H6_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H6_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H7_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H7_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H8_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H8_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H9_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H9_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HA_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HA_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HB_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HB_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HC_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HC_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HD_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HD_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HE_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HE_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HF_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HF_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG0 1000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG1 1111111000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG2 0010100000011100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG3 0100000100100000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_OS_CFG0 0010000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_OS_CFG1 1000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG1 0000000000000011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG2 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_VP_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_VP_CFG1 0000000000110011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDLY_CFG 0000000000010000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDLY_LCFG 0000000000110000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXELECIDLE_CFG SIGCFG_4 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXGBOX_FIFO_INIT_RD_ADDR 3 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXGEARBOX_EN FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXISCANRESET_TIME 00001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_CFG 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_GC_CFG 1111100000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_KH_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_KH_CFG1 1010000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_OS_CFG0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_OS_CFG1 1000000000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOOB_CFG 000000110 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOOB_CLK_CFG PMA [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOSCALRESET_TIME 00011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOUT_DIV 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPCSRESET_TIME 00011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHBEACON_CFG 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHDLY_CFG 0010000001110000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHSAMP_CFG 0010000100000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHSLIP_CFG 1001100100110011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPH_MONITOR_SEL 00000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPI_CFG0 0011000000000110 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPI_CFG1 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPMACLK_SEL DATA [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPMARESET_TIME 00011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPRBS_ERR_LOOPBACK 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPRBS_LINKACQ_CNT 15 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXREFCLKDIV2_SEL 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSLIDE_AUTO_WAIT 7 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSLIDE_MODE OFF [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_MULTILANE 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_OVRD 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_SKIP_DA 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_AFE_CM_EN 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_BIAS_CFG0 0001001010110000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_BUFFER_CFG 000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CAPFF_SARC_ENB 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLK25_DIV 13 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLKMUX_EN 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLK_SLIP_OVRD 00000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_BUF_CFG 1010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_BUF_PD 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_SEL 3 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_TRIM 10 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CTLE_PWR_SAVING 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CTLE_RES_CTRL 0000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DATA_WIDTH 80 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DDI_SEL 000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DEFER_RESET_BUF_EN TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DEGEN_CTRL 100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_CFG0 10 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_CFG1 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_KLKH_AGC_STUP_EN 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_AGC_CFG1 2 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KH_CFG0 3 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KH_CFG1 2 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KL_CFG0 11 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KL_CFG1 2 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_LPM_HOLD_DURING_EIDLE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DISPERR_SEQ_MATCH TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DIVRESET_TIME 00001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EN_CTLE_RCAL_B 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EN_SUM_RCAL_B 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_CODE 0000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_NEG_DIR 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_RANGE 10 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_UT_SIGN 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_FABINT_USRCLK_FLOP 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_I2V_FILTER_EN 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_INT_DATAWIDTH 2 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PMA_POWER_SAVE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PMA_RSV0 0000000000101111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PROGDIV_CFG 20.0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PROGDIV_RATE 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_RESLOAD_CTRL 0000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_RESLOAD_OVRD 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SAMPLE_PERIOD 111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SIG_VALID_DLY 11 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_DEGEN_AVTT_OVERITE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_DFETAPREP_EN 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_IREF_TUNE 0000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_PWR_SAVING 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_RES_CTRL 0000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCMTUNE 0011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCM_BIAS_TUNE_EN 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCM_OVWR 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VREF_TUNE 100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_TUNE_AFE_OS 10 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_VREG_CTRL 010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_VREG_PDB 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_WIDEMODE_CDR 10 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_XCLK_SEL RXDES [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_XMODE_SEL 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SAMPLE_CLK_PHASE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SAS_12G_MODE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_BURST_SEQ_LEN 1111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_BURST_VAL 100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_CPLL_CFG VCO_3000MHZ [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_EIDLE_VAL 100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_RECEIVER_DETECT_PASS TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_RESET_SPEEDUP TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_TX_EIDLE_DRIVE_LEVEL Z [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_DEVICE ULTRASCALE_PLUS [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SRSTMODE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TAPDLY_SET_TX 00 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TERM_RCAL_CFG 100001000000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TERM_RCAL_OVRD 001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TRANS_TIME_RATE 00001110 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TST_RSV0 00000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TST_RSV1 00000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXBUF_EN TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXBUF_RESET_ON_RATE_CHANGE TRUE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDLY_CFG 1000000000010000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDLY_LCFG 0000000000110000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDRV_FREQBAND 3 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG0 0000001111000110 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG1 1111100000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG2 1111100000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG3 1111100000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFIFO_ADDR_CFG LOW [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXGBOX_FIFO_INIT_RD_ADDR 4 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXGEARBOX_EN FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXOUT_DIV 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPCSRESET_TIME 00011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPHDLY_CFG0 0110000001110000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPHDLY_CFG1 0000000000001111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_CFG 0000011100100011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_CFG2 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_MONITOR_SEL 00000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_CFG0 0011000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_CFG1 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_GRAY_SEL 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_INVSTROBE_SEL 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_PPM 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_PPM_CFG 00000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_SYNFREQ_PPM 001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPMARESET_TIME 00011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_BST 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_EN 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_MAG 4 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_MULTILANE 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_OVRD 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_SKIP_DA 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_CLK25_DIV 13 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_CLKMUX_EN 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DATA_WIDTH 80 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DCC_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH0 000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH1 000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH2 000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH3 000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DIVRESET_TIME 00001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DRIVE_MODE DIRECT [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_EIDLE_ASSERT_DELAY 100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_EIDLE_DEASSERT_DELAY 011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_FABINT_USRCLK_FLOP 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_FIFO_BYP_EN 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_IDLE_DATA_ZERO 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_INT_DATAWIDTH 2 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_LOOPBACK_DRIVE_HIZ FALSE [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MAINCURSOR_SEL 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_0 1011000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_1 1010111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_2 1010101 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_3 1010011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_4 1010001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_0 1001100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_1 1001011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_2 1001000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_3 1000010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_4 1000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PHICAL_CFG0 0000000000100000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PHICAL_CFG1 0000000001000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PI_BIASSET 3 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMADATA_OPT 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_POWER_SAVE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_RSV0 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_RSV1 0000000000000000 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGCLK_SEL PREPI [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGDIV_CFG 0.0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGDIV_RATE 0000000000000001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_RXDETECT_CFG 00000000110010 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_RXDETECT_REF 5 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_SAMPLE_PERIOD 111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_SW_MEAS 00 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_CTRL 011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_PDB 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_VREFSEL 10 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_XCLK_SEL TXOUT [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BOTH_BURST_IDLE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BURSTMAX_U3WAKE 1111111 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BURSTMIN_U3WAKE 1100011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_CLK_COR_EQ_EN 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_EXT_CNTL 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_IDLEMAX_POLLING 1010111011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_IDLEMIN_POLLING 0100101011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPING_BURST 000000101 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPOLLING_BURST 000110001 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPOLLING_IDLE_MS 000000100 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU1EXIT_BURST 000011101 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU2LPEXIT_BURST_MS 001100011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU3WAKE_BURST_MS 111110011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPS_TPERIOD 0011 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPS_TPERIOD_ACCURATE 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_MODE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PCIE_ERR_REP_DIS 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PING_SATA_MAX_INIT 21 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PING_SATA_MIN_INIT 12 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_POLL_SATA_MAX_BURST 8 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_POLL_SATA_MIN_BURST 4 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_RAW_ELEC 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_RXIDLE_P0_CTRL 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_TXIDLE_TUNE_ENABLE 1 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U1_SATA_MAX_WAKE 7 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U1_SATA_MIN_WAKE 4 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U2_SAS_MAX_COM 64 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U2_SAS_MIN_COM 36 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USE_PCS_CLK_PHASE_SEL 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property Y_ALL_MODE 0 [get_cells QUAD[1].u_q/CH[*].u_ch/u_gtye4_channel]
set_property AEN_QPLL0_FBDIV 1 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property AEN_QPLL1_FBDIV 1 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property AEN_SDM0TOGGLE 0 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property AEN_SDM1TOGGLE 0 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property A_SDM0TOGGLE 0 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property A_SDM1DATA_HIGH 000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property A_SDM1DATA_LOW 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property A_SDM1TOGGLE 0 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG0 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG1 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG2 0000000100100100 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG3 0000000001000001 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG4 0000000000010000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG_RSVD 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property COMMON_CFG0 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property COMMON_CFG1 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property POR_CFG 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property PPF0_CFG 0000100000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property PPF1_CFG 0000011000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0CLKOUT_RATE FULL [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG0 0011001100011100 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG1 1101000000111000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG1_G3 1101000000111000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG2 0000111111000001 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG2_G3 0000111111000001 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG3 0000000100100000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG4 0000000010000100 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_CP 0011111111 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_CP_G3 0000001111 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_FBDIV 40 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_FBDIV_G3 160 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_INIT_CFG0 0000001010110010 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_INIT_CFG1 00000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_LOCK_CFG 0010010111101000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_LOCK_CFG_G3 0010010111101000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_LPF 1101111111 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_LPF_G3 0111010101 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_PCI_EN 0 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_RATE_SW_USE_DRP 1 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_REFCLK_DIV 1 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG0 0000000010000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG1 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG2 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1CLKOUT_RATE HALF [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG0 0011001100011100 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG1 1101000000111000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG1_G3 1101000000111000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG2 0000111111000011 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG2_G3 0000111111000011 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG3 0000000100100000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG4 0000000000000010 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_CP 0011111111 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_CP_G3 0001111111 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_FBDIV 66 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_FBDIV_G3 80 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_INIT_CFG0 0000001010110010 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_INIT_CFG1 00000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_LOCK_CFG 0010010111101000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_LOCK_CFG_G3 0010010111101000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_LPF 1000011111 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_LPF_G3 0111010100 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_PCI_EN 0 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_RATE_SW_USE_DRP 1 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_REFCLK_DIV 1 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG0 0000000010000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG1 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG2 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR0 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR1 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR2 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR3 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property RXRECCLKOUT0_SEL 00 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property RXRECCLKOUT1_SEL 00 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property SARC_ENB 0 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property SARC_SEL 0 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property SDM0INITSEED0_0 0000000100010001 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property SDM0INITSEED0_1 000010001 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property SDM1INITSEED0_0 0000000100010001 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property SDM1INITSEED0_1 000010001 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property SIM_MODE FAST [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property SIM_RESET_SPEEDUP TRUE [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property SIM_DEVICE ULTRASCALE_PLUS [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property UB_CFG0 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property UB_CFG1 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property UB_CFG2 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property UB_CFG3 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property UB_CFG4 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property UB_CFG5 0000010000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
set_property UB_CFG6 0000000000000000 [get_cells QUAD[1].u_q/u_common/u_gtye4_common]
################################################################################################################################################
###  9 RULE OUTPUT 2021-09-09T18:30:45 ###
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD2[0]]
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD2[1]]
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD2[2]]
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD2[3]]
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD2[4]]
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD3[0]]
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD3[1]]
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD3[2]]
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD3[3]]
set_case_analysis 0 [get_pins QUAD[2].u_q/u_common/u_gtye4_common/QPLLRSVD3[4]]
set_property ACJTAG_DEBUG_MODE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ACJTAG_MODE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ACJTAG_RESET 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG1 1111100000011100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG2 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_DOUBLE FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_ENABLE 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_WORD 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_MCOMMA_DET FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_MCOMMA_VALUE 1010000011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_PCOMMA_DET FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_PCOMMA_VALUE 0101111100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXOSCALRESET 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXPROGDIVRESET 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXTERMINATION 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_TXDIFFCTRL 01100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_TXPROGDIVRESET 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CBCC_DATA_SOURCE_SEL ENCODED [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CDR_SWAP_MODE_EN 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CFOK_PWRSVE_EN 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_KEEP_ALIGN FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_MAX_SKEW 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_1 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_2 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_3 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_4 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_ENABLE 1111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_1 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_2 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_3 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_4 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_ENABLE 1111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_USE FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_LEN 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CH_HSPMUX 1001000010010000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_0 0100000001000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_1 0001000001000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_2 0010000000001000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_3 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_0 0100000001000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_1 0000000001000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_2 0001000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_3 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_4 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_CORRECT_USE FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_KEEP_IDLE FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_MAX_LAT 24 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_MIN_LAT 16 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_PRECEDENCE TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_REPEAT_WAIT 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_1 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_2 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_3 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_4 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_ENABLE 1111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_1 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_2 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_3 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_4 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_ENABLE 1111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_USE FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_LEN 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG0 0000000111111010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG1 0000000000101011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG2 0000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG3 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_FBDIV 2 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_FBDIV_45 5 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_INIT_CFG0 0000001010110010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_LOCK_CFG 0000000111101000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_REFCLK_DIV 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CTLE3_OCAP_EXT_CTRL 000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CTLE3_OCAP_EXT_EN 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DDI_CTRL 00 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_MCOMMA_DETECT FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_PCOMMA_DETECT FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_VALID_COMMA_ONLY FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DELAY_ELEC 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DMONITOR_CFG0 0000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DMONITOR_CFG1 00000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_CLK_PHASE_SEL 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_CONTROL 000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_ERRDET_EN FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_EYE_SCAN_EN FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_HORZ_OFFSET 000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_PRESCALE 00000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER1 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER2 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER3 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER4 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER5 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER6 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER7 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER8 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER9 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK1 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK2 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK3 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK4 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK5 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK6 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK7 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK8 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK9 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK1 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK2 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK3 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK4 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK5 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK6 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK7 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK8 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK9 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property EYESCAN_VP_RANGE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property EYE_SCAN_SWAP_EN 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_DESKEW_SEQ_ENABLE 1111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_LANE_DESKEW_CFG 1111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_LANE_DESKEW_EN FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property GEARBOX_MODE 00000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ISCAN_CK_PH_SEL2 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LOCAL_MASTER 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_BIAS_CTRL 4 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_EN_RCAL_B 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_EXT_RCAL 1000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL0 5 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL1 5 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL2 5 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_RG_CTRL 2 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property OOBDIVCTL 00 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property OOB_PWRUP 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_PIPE_RX_ELECIDLE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ASYNC_EBUF_BYPASS 00 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_EI2_ENABLE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_H2L_COUNT 000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_H2L_DISABLE 000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_HI_COUNT 000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_LP4_DISABLE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_FIFO_DISABLE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_EMPTY_THRSH 00000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_FULL_THRSH 010000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_MAX_LAT 00100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_MIN_LAT 00000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_THRSH_TIMER 001000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_64B_DYN_CLKSW_DIS FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_BUFG_DIV_CTRL 0011010100000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_GEN4_64BIT_INT_EN FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_PLL_SEL_MODE_GEN12 10 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_PLL_SEL_MODE_GEN3 10 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_RXPCS_CFG_GEN3 0000101010100101 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_RXPMA_CFG 0010100000001010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_TXPCS_CFG_GEN3 0010010010100100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_TXPMA_CFG 0010100000001010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCS_PCIE_EN FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCS_RSVD0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_FROM_P2 000000111100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_NONE_P2 00011001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_TO_P2 01100100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PREIQ_FREQ_BST 3 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RATE_SW_USE_DRP 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RCLK_SIPO_DLY_ENB 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RCLK_SIPO_INV_EN 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RTX_BUF_CML_CTRL 111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RTX_BUF_TERM_CTRL 11 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUFRESET_TIME 00011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_ADDR_MODE FAST [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EIDLE_HI_CNT 1000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EIDLE_LO_CNT 0000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EN TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_CB_CHANGE TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_COMMAALIGN FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_EIDLE FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_RATE_CHANGE TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_OVFLW 49 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_OVRD TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_UNDFLW 7 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDRFREQRESET_TIME 00001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDRPHRESET_TIME 00001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG0 0000000000000011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG0_GEN3 0000000000000011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG1 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG1_GEN3 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2 0000000111101001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN2 1001101001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN3 0000001001101001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN4 0000000101100100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3 0000000000010010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN2 010010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN3 0000000000010010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN4 0000000000010010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG4 0101110011110110 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG4_GEN3 0101110011110110 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG5 1011010001101011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG5_GEN3 0001010001101011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_FR_RESET_ON_EIDLE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_HOLD_DURING_EIDLE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG0 0010001000000001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG1 1001111111111111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG2 000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG3 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG4 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_PH_RESET_ON_EIDLE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG1 1000000000010101 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG2 0000001010101110 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_IQ_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_I_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_Q_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_DX_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_D_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_S_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_X_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPMRESET_TIME 0001111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG0 000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG1 1010000010000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG2 0000000100000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_CFG0 0000101000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_CFG1 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG1 1000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG2 1111111111110000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H2_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H2_CFG1 0000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H3_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H3_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H4_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H4_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H5_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H5_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H6_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H6_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H7_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H7_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H8_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H8_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H9_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H9_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HA_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HA_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HB_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HB_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HC_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HC_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HD_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HD_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HE_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HE_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HF_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HF_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG0 1000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG1 1111111000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG2 0010100000011100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG3 0100000100100000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_OS_CFG0 0010000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_OS_CFG1 1000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG1 0000000000000011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG2 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_VP_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_VP_CFG1 0000000000110011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDLY_CFG 0000000000010000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDLY_LCFG 0000000000110000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXELECIDLE_CFG SIGCFG_4 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXGBOX_FIFO_INIT_RD_ADDR 3 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXGEARBOX_EN FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXISCANRESET_TIME 00001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_CFG 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_GC_CFG 1111100000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_KH_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_KH_CFG1 1010000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_OS_CFG0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_OS_CFG1 1000000000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOOB_CFG 000000110 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOOB_CLK_CFG PMA [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOSCALRESET_TIME 00011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOUT_DIV 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPCSRESET_TIME 00011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHBEACON_CFG 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHDLY_CFG 0010000001110000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHSAMP_CFG 0010000100000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHSLIP_CFG 1001100100110011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPH_MONITOR_SEL 00000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPI_CFG0 0011000000000110 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPI_CFG1 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPMACLK_SEL DATA [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPMARESET_TIME 00011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPRBS_ERR_LOOPBACK 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPRBS_LINKACQ_CNT 15 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXREFCLKDIV2_SEL 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSLIDE_AUTO_WAIT 7 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSLIDE_MODE OFF [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_MULTILANE 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_OVRD 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_SKIP_DA 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_AFE_CM_EN 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_BIAS_CFG0 0001001010110000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_BUFFER_CFG 000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CAPFF_SARC_ENB 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLK25_DIV 13 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLKMUX_EN 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLK_SLIP_OVRD 00000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_BUF_CFG 1010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_BUF_PD 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_SEL 3 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_TRIM 10 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CTLE_PWR_SAVING 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CTLE_RES_CTRL 0000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DATA_WIDTH 80 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DDI_SEL 000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DEFER_RESET_BUF_EN TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DEGEN_CTRL 100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_CFG0 10 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_CFG1 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_KLKH_AGC_STUP_EN 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_AGC_CFG1 2 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KH_CFG0 3 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KH_CFG1 2 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KL_CFG0 11 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KL_CFG1 2 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_LPM_HOLD_DURING_EIDLE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DISPERR_SEQ_MATCH TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DIVRESET_TIME 00001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EN_CTLE_RCAL_B 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EN_SUM_RCAL_B 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_CODE 0000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_NEG_DIR 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_RANGE 10 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_UT_SIGN 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_FABINT_USRCLK_FLOP 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_I2V_FILTER_EN 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_INT_DATAWIDTH 2 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PMA_POWER_SAVE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PMA_RSV0 0000000000101111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PROGDIV_CFG 20.0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PROGDIV_RATE 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_RESLOAD_CTRL 0000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_RESLOAD_OVRD 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SAMPLE_PERIOD 111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SIG_VALID_DLY 11 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_DEGEN_AVTT_OVERITE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_DFETAPREP_EN 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_IREF_TUNE 0000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_PWR_SAVING 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_RES_CTRL 0000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCMTUNE 0011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCM_BIAS_TUNE_EN 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCM_OVWR 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VREF_TUNE 100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_TUNE_AFE_OS 10 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_VREG_CTRL 010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_VREG_PDB 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_WIDEMODE_CDR 10 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_XCLK_SEL RXDES [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_XMODE_SEL 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SAMPLE_CLK_PHASE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SAS_12G_MODE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_BURST_SEQ_LEN 1111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_BURST_VAL 100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_CPLL_CFG VCO_3000MHZ [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_EIDLE_VAL 100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_RECEIVER_DETECT_PASS TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_RESET_SPEEDUP TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_TX_EIDLE_DRIVE_LEVEL Z [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_DEVICE ULTRASCALE_PLUS [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SRSTMODE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TAPDLY_SET_TX 00 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TERM_RCAL_CFG 100001000000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TERM_RCAL_OVRD 001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TRANS_TIME_RATE 00001110 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TST_RSV0 00000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TST_RSV1 00000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXBUF_EN TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXBUF_RESET_ON_RATE_CHANGE TRUE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDLY_CFG 1000000000010000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDLY_LCFG 0000000000110000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDRV_FREQBAND 3 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG0 0000001111000110 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG1 1111100000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG2 1111100000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG3 1111100000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFIFO_ADDR_CFG LOW [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXGBOX_FIFO_INIT_RD_ADDR 4 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXGEARBOX_EN FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXOUT_DIV 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPCSRESET_TIME 00011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPHDLY_CFG0 0110000001110000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPHDLY_CFG1 0000000000001111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_CFG 0000011100100011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_CFG2 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_MONITOR_SEL 00000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_CFG0 0011000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_CFG1 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_GRAY_SEL 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_INVSTROBE_SEL 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_PPM 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_PPM_CFG 00000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_SYNFREQ_PPM 001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPMARESET_TIME 00011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_BST 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_EN 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_MAG 4 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_MULTILANE 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_OVRD 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_SKIP_DA 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_CLK25_DIV 13 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_CLKMUX_EN 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DATA_WIDTH 80 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DCC_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH0 000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH1 000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH2 000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH3 000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DIVRESET_TIME 00001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DRIVE_MODE DIRECT [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_EIDLE_ASSERT_DELAY 100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_EIDLE_DEASSERT_DELAY 011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_FABINT_USRCLK_FLOP 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_FIFO_BYP_EN 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_IDLE_DATA_ZERO 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_INT_DATAWIDTH 2 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_LOOPBACK_DRIVE_HIZ FALSE [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MAINCURSOR_SEL 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_0 1011000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_1 1010111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_2 1010101 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_3 1010011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_4 1010001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_0 1001100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_1 1001011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_2 1001000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_3 1000010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_4 1000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PHICAL_CFG0 0000000000100000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PHICAL_CFG1 0000000001000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PI_BIASSET 3 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMADATA_OPT 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_POWER_SAVE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_RSV0 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_RSV1 0000000000000000 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGCLK_SEL PREPI [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGDIV_CFG 0.0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGDIV_RATE 0000000000000001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_RXDETECT_CFG 00000000110010 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_RXDETECT_REF 5 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_SAMPLE_PERIOD 111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_SW_MEAS 00 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_CTRL 011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_PDB 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_VREFSEL 10 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_XCLK_SEL TXOUT [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BOTH_BURST_IDLE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BURSTMAX_U3WAKE 1111111 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BURSTMIN_U3WAKE 1100011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_CLK_COR_EQ_EN 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_EXT_CNTL 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_IDLEMAX_POLLING 1010111011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_IDLEMIN_POLLING 0100101011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPING_BURST 000000101 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPOLLING_BURST 000110001 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPOLLING_IDLE_MS 000000100 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU1EXIT_BURST 000011101 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU2LPEXIT_BURST_MS 001100011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU3WAKE_BURST_MS 111110011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPS_TPERIOD 0011 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPS_TPERIOD_ACCURATE 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_MODE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PCIE_ERR_REP_DIS 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PING_SATA_MAX_INIT 21 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PING_SATA_MIN_INIT 12 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_POLL_SATA_MAX_BURST 8 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_POLL_SATA_MIN_BURST 4 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_RAW_ELEC 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_RXIDLE_P0_CTRL 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_TXIDLE_TUNE_ENABLE 1 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U1_SATA_MAX_WAKE 7 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U1_SATA_MIN_WAKE 4 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U2_SAS_MAX_COM 64 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U2_SAS_MIN_COM 36 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USE_PCS_CLK_PHASE_SEL 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property Y_ALL_MODE 0 [get_cells QUAD[2].u_q/CH[*].u_ch/u_gtye4_channel]
set_property AEN_QPLL0_FBDIV 1 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property AEN_QPLL1_FBDIV 1 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property AEN_SDM0TOGGLE 0 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property AEN_SDM1TOGGLE 0 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property A_SDM0TOGGLE 0 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property A_SDM1DATA_HIGH 000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property A_SDM1DATA_LOW 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property A_SDM1TOGGLE 0 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG0 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG1 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG2 0000000100100100 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG3 0000000001000001 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG4 0000000000010000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG_RSVD 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property COMMON_CFG0 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property COMMON_CFG1 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property POR_CFG 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property PPF0_CFG 0000100000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property PPF1_CFG 0000011000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0CLKOUT_RATE FULL [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG0 0011001100011100 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG1 1101000000111000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG1_G3 1101000000111000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG2 0000111111000001 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG2_G3 0000111111000001 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG3 0000000100100000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG4 0000000010000100 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_CP 0011111111 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_CP_G3 0000001111 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_FBDIV 40 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_FBDIV_G3 160 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_INIT_CFG0 0000001010110010 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_INIT_CFG1 00000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_LOCK_CFG 0010010111101000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_LOCK_CFG_G3 0010010111101000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_LPF 1101111111 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_LPF_G3 0111010101 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_PCI_EN 0 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_RATE_SW_USE_DRP 1 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_REFCLK_DIV 1 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG0 0000000010000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG1 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG2 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1CLKOUT_RATE HALF [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG0 0011001100011100 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG1 1101000000111000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG1_G3 1101000000111000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG2 0000111111000011 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG2_G3 0000111111000011 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG3 0000000100100000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG4 0000000000000010 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_CP 0011111111 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_CP_G3 0001111111 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_FBDIV 66 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_FBDIV_G3 80 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_INIT_CFG0 0000001010110010 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_INIT_CFG1 00000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_LOCK_CFG 0010010111101000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_LOCK_CFG_G3 0010010111101000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_LPF 1000011111 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_LPF_G3 0111010100 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_PCI_EN 0 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_RATE_SW_USE_DRP 1 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_REFCLK_DIV 1 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG0 0000000010000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG1 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG2 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR0 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR1 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR2 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR3 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property RXRECCLKOUT0_SEL 00 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property RXRECCLKOUT1_SEL 00 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property SARC_ENB 0 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property SARC_SEL 0 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property SDM0INITSEED0_0 0000000100010001 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property SDM0INITSEED0_1 000010001 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property SDM1INITSEED0_0 0000000100010001 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property SDM1INITSEED0_1 000010001 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property SIM_MODE FAST [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property SIM_RESET_SPEEDUP TRUE [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property SIM_DEVICE ULTRASCALE_PLUS [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property UB_CFG0 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property UB_CFG1 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property UB_CFG2 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property UB_CFG3 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property UB_CFG4 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property UB_CFG5 0000010000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
set_property UB_CFG6 0000000000000000 [get_cells QUAD[2].u_q/u_common/u_gtye4_common]
################################################################################################################################################
###  10 RULE OUTPUT 2021-09-09T18:30:45 ###
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD2[0]]
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD2[1]]
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD2[2]]
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD2[3]]
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD2[4]]
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD3[0]]
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD3[1]]
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD3[2]]
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD3[3]]
set_case_analysis 0 [get_pins QUAD[3].u_q/u_common/u_gtye4_common/QPLLRSVD3[4]]
set_property ACJTAG_DEBUG_MODE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ACJTAG_MODE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ACJTAG_RESET 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG1 1111100000011100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ADAPT_CFG2 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_DOUBLE FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_ENABLE 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_COMMA_WORD 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_MCOMMA_DET FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_MCOMMA_VALUE 1010000011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_PCOMMA_DET FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ALIGN_PCOMMA_VALUE 0101111100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXOSCALRESET 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXPROGDIVRESET 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_RXTERMINATION 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_TXDIFFCTRL 01100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property A_TXPROGDIVRESET 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CBCC_DATA_SOURCE_SEL ENCODED [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CDR_SWAP_MODE_EN 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CFOK_PWRSVE_EN 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_KEEP_ALIGN FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_MAX_SKEW 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_1 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_2 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_3 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_4 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_1_ENABLE 1111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_1 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_2 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_3 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_4 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_ENABLE 1111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_2_USE FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CHAN_BOND_SEQ_LEN 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CH_HSPMUX 1001000010010000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_0 0100000001000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_1 0001000001000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_2 0010000000001000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL1_CFG_3 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_0 0100000001000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_1 0000000001000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_2 0001000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_3 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CKCAL2_CFG_4 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_CORRECT_USE FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_KEEP_IDLE FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_MAX_LAT 24 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_MIN_LAT 16 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_PRECEDENCE TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_REPEAT_WAIT 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_1 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_2 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_3 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_4 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_1_ENABLE 1111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_1 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_2 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_3 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_4 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_ENABLE 1111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_2_USE FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CLK_COR_SEQ_LEN 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG0 0000000111111010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG1 0000000000101011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG2 0000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_CFG3 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_FBDIV 2 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_FBDIV_45 5 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_INIT_CFG0 0000001010110010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_LOCK_CFG 0000000111101000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CPLL_REFCLK_DIV 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CTLE3_OCAP_EXT_CTRL 000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property CTLE3_OCAP_EXT_EN 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DDI_CTRL 00 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_MCOMMA_DETECT FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_PCOMMA_DETECT FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DEC_VALID_COMMA_ONLY FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DELAY_ELEC 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DMONITOR_CFG0 0000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property DMONITOR_CFG1 00000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_CLK_PHASE_SEL 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_CONTROL 000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_ERRDET_EN FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_EYE_SCAN_EN FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_HORZ_OFFSET 000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_PRESCALE 00000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER1 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER2 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER3 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER4 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER5 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER6 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER7 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER8 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUALIFIER9 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK1 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK2 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK3 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK4 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK5 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK6 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK7 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK8 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_QUAL_MASK9 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK1 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK2 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK3 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK4 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK5 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK6 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK7 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK8 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ES_SDATA_MASK9 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property EYESCAN_VP_RANGE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property EYE_SCAN_SWAP_EN 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_DESKEW_SEQ_ENABLE 1111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_LANE_DESKEW_CFG 1111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property FTS_LANE_DESKEW_EN FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property GEARBOX_MODE 00000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property ISCAN_CK_PH_SEL2 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LOCAL_MASTER 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_BIAS_CTRL 4 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_EN_RCAL_B 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_EXT_RCAL 1000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL0 5 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL1 5 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_IND_CTRL2 5 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property LPBK_RG_CTRL 2 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property OOBDIVCTL 00 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property OOB_PWRUP 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_PIPE_RX_ELECIDLE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ASYNC_EBUF_BYPASS 00 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_EI2_ENABLE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_H2L_COUNT 000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_H2L_DISABLE 000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_HI_COUNT 000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_ELECIDLE_LP4_DISABLE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCI3_RX_FIFO_DISABLE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_EMPTY_THRSH 00000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_FULL_THRSH 010000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_MAX_LAT 00100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_MIN_LAT 00000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE3_CLK_COR_THRSH_TIMER 001000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_64B_DYN_CLKSW_DIS FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_BUFG_DIV_CTRL 0011010100000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_GEN4_64BIT_INT_EN FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_PLL_SEL_MODE_GEN12 10 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_PLL_SEL_MODE_GEN3 10 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_RXPCS_CFG_GEN3 0000101010100101 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_RXPMA_CFG 0010100000001010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_TXPCS_CFG_GEN3 0010010010100100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCIE_TXPMA_CFG 0010100000001010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCS_PCIE_EN FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PCS_RSVD0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_FROM_P2 000000111100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_NONE_P2 00011001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PD_TRANS_TIME_TO_P2 01100100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property PREIQ_FREQ_BST 3 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RATE_SW_USE_DRP 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RCLK_SIPO_DLY_ENB 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RCLK_SIPO_INV_EN 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RTX_BUF_CML_CTRL 111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RTX_BUF_TERM_CTRL 11 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUFRESET_TIME 00011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_ADDR_MODE FAST [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EIDLE_HI_CNT 1000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EIDLE_LO_CNT 0000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_EN TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_CB_CHANGE TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_COMMAALIGN FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_EIDLE FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_RESET_ON_RATE_CHANGE TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_OVFLW 49 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_OVRD TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXBUF_THRESH_UNDFLW 7 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDRFREQRESET_TIME 00001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDRPHRESET_TIME 00001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG0 0000000000000011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG0_GEN3 0000000000000011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG1 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG1_GEN3 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2 0000000111101001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN2 1001101001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN3 0000001001101001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG2_GEN4 0000000101100100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3 0000000000010010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN2 010010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN3 0000000000010010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG3_GEN4 0000000000010010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG4 0101110011110110 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG4_GEN3 0101110011110110 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG5 1011010001101011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_CFG5_GEN3 0001010001101011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_FR_RESET_ON_EIDLE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_HOLD_DURING_EIDLE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG0 0010001000000001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG1 1001111111111111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG2 000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG3 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_LOCK_CFG4 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCDR_PH_RESET_ON_EIDLE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG1 1000000000010101 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCFOK_CFG2 0000001010101110 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_IQ_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_I_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL1_Q_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_DX_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_D_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_S_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXCKCAL2_X_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPMRESET_TIME 0001111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG0 000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG1 1010000010000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFELPM_KL_CFG2 0000000100000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_CFG0 0000101000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_CFG1 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG1 1000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_GC_CFG2 1111111111110000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H2_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H2_CFG1 0000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H3_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H3_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H4_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H4_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H5_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H5_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H6_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H6_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H7_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H7_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H8_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H8_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H9_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_H9_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HA_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HA_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HB_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HB_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HC_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HC_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HD_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HD_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HE_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HE_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HF_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_HF_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG0 1000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG1 1111111000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG2 0010100000011100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_KH_CFG3 0100000100100000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_OS_CFG0 0010000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_OS_CFG1 1000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG1 0000000000000011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_UT_CFG2 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_VP_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDFE_VP_CFG1 0000000000110011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDLY_CFG 0000000000010000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXDLY_LCFG 0000000000110000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXELECIDLE_CFG SIGCFG_4 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXGBOX_FIFO_INIT_RD_ADDR 3 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXGEARBOX_EN FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXISCANRESET_TIME 00001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_CFG 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_GC_CFG 1111100000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_KH_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_KH_CFG1 1010000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_OS_CFG0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXLPM_OS_CFG1 1000000000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOOB_CFG 000000110 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOOB_CLK_CFG PMA [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOSCALRESET_TIME 00011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXOUT_DIV 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPCSRESET_TIME 00011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHBEACON_CFG 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHDLY_CFG 0010000001110000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHSAMP_CFG 0010000100000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPHSLIP_CFG 1001100100110011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPH_MONITOR_SEL 00000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPI_CFG0 0011000000000110 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPI_CFG1 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPMACLK_SEL DATA [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPMARESET_TIME 00011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPRBS_ERR_LOOPBACK 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXPRBS_LINKACQ_CNT 15 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXREFCLKDIV2_SEL 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSLIDE_AUTO_WAIT 7 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSLIDE_MODE OFF [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_MULTILANE 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_OVRD 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RXSYNC_SKIP_DA 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_AFE_CM_EN 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_BIAS_CFG0 0001001010110000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_BUFFER_CFG 000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CAPFF_SARC_ENB 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLK25_DIV 13 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLKMUX_EN 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CLK_SLIP_OVRD 00000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_BUF_CFG 1010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_BUF_PD 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_SEL 3 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CM_TRIM 10 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CTLE_PWR_SAVING 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_CTLE_RES_CTRL 0000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DATA_WIDTH 80 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DDI_SEL 000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DEFER_RESET_BUF_EN TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DEGEN_CTRL 100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_CFG0 10 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_CFG1 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFELPM_KLKH_AGC_STUP_EN 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_AGC_CFG1 2 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KH_CFG0 3 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KH_CFG1 2 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KL_CFG0 11 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_KL_LPM_KL_CFG1 2 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DFE_LPM_HOLD_DURING_EIDLE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DISPERR_SEQ_MATCH TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_DIVRESET_TIME 00001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EN_CTLE_RCAL_B 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EN_SUM_RCAL_B 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_CODE 0000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_NEG_DIR 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_RANGE 10 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_EYESCAN_VS_UT_SIGN 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_FABINT_USRCLK_FLOP 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_I2V_FILTER_EN 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_INT_DATAWIDTH 2 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PMA_POWER_SAVE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PMA_RSV0 0000000000101111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PROGDIV_CFG 20.0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_PROGDIV_RATE 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_RESLOAD_CTRL 0000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_RESLOAD_OVRD 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SAMPLE_PERIOD 111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SIG_VALID_DLY 11 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_DEGEN_AVTT_OVERITE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_DFETAPREP_EN 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_IREF_TUNE 0000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_PWR_SAVING 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_RES_CTRL 0000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCMTUNE 0011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCM_BIAS_TUNE_EN 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VCM_OVWR 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_SUM_VREF_TUNE 100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_TUNE_AFE_OS 10 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_VREG_CTRL 010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_VREG_PDB 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_WIDEMODE_CDR 10 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_XCLK_SEL RXDES [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property RX_XMODE_SEL 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SAMPLE_CLK_PHASE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SAS_12G_MODE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_BURST_SEQ_LEN 1111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_BURST_VAL 100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_CPLL_CFG VCO_3000MHZ [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SATA_EIDLE_VAL 100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_RECEIVER_DETECT_PASS TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_RESET_SPEEDUP TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_TX_EIDLE_DRIVE_LEVEL Z [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SIM_DEVICE ULTRASCALE_PLUS [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property SRSTMODE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TAPDLY_SET_TX 00 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TERM_RCAL_CFG 100001000000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TERM_RCAL_OVRD 001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TRANS_TIME_RATE 00001110 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TST_RSV0 00000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TST_RSV1 00000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXBUF_EN TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXBUF_RESET_ON_RATE_CHANGE TRUE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDLY_CFG 1000000000010000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDLY_LCFG 0000000000110000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXDRV_FREQBAND 3 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG0 0000001111000110 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG1 1111100000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG2 1111100000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFE_CFG3 1111100000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXFIFO_ADDR_CFG LOW [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXGBOX_FIFO_INIT_RD_ADDR 4 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXGEARBOX_EN FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXOUT_DIV 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPCSRESET_TIME 00011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPHDLY_CFG0 0110000001110000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPHDLY_CFG1 0000000000001111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_CFG 0000011100100011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_CFG2 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPH_MONITOR_SEL 00000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_CFG0 0011000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_CFG1 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_GRAY_SEL 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_INVSTROBE_SEL 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_PPM 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_PPM_CFG 00000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPI_SYNFREQ_PPM 001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXPMARESET_TIME 00011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_BST 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_EN 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSWBST_MAG 4 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_MULTILANE 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_OVRD 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TXSYNC_SKIP_DA 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_CLK25_DIV 13 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_CLKMUX_EN 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DATA_WIDTH 80 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DCC_LOOP_RST_CFG 0000000000000100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH0 000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH1 000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH2 000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DEEMPH3 000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DIVRESET_TIME 00001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_DRIVE_MODE DIRECT [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_EIDLE_ASSERT_DELAY 100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_EIDLE_DEASSERT_DELAY 011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_FABINT_USRCLK_FLOP 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_FIFO_BYP_EN 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_IDLE_DATA_ZERO 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_INT_DATAWIDTH 2 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_LOOPBACK_DRIVE_HIZ FALSE [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MAINCURSOR_SEL 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_0 1011000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_1 1010111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_2 1010101 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_3 1010011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_FULL_4 1010001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_0 1001100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_1 1001011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_2 1001000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_3 1000010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_MARGIN_LOW_4 1000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PHICAL_CFG0 0000000000100000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PHICAL_CFG1 0000000001000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PI_BIASSET 3 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMADATA_OPT 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_POWER_SAVE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_RSV0 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PMA_RSV1 0000000000000000 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGCLK_SEL PREPI [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGDIV_CFG 0.0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_PROGDIV_RATE 0000000000000001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_RXDETECT_CFG 00000000110010 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_RXDETECT_REF 5 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_SAMPLE_PERIOD 111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_SW_MEAS 00 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_CTRL 011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_PDB 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_VREG_VREFSEL 10 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property TX_XCLK_SEL TXOUT [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BOTH_BURST_IDLE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BURSTMAX_U3WAKE 1111111 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_BURSTMIN_U3WAKE 1100011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_CLK_COR_EQ_EN 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_EXT_CNTL 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_IDLEMAX_POLLING 1010111011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_IDLEMIN_POLLING 0100101011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPING_BURST 000000101 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPOLLING_BURST 000110001 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSPOLLING_IDLE_MS 000000100 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU1EXIT_BURST 000011101 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU2LPEXIT_BURST_MS 001100011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPSU3WAKE_BURST_MS 111110011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPS_TPERIOD 0011 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_LFPS_TPERIOD_ACCURATE 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_MODE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PCIE_ERR_REP_DIS 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PING_SATA_MAX_INIT 21 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_PING_SATA_MIN_INIT 12 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_POLL_SATA_MAX_BURST 8 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_POLL_SATA_MIN_BURST 4 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_RAW_ELEC 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_RXIDLE_P0_CTRL 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_TXIDLE_TUNE_ENABLE 1 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U1_SATA_MAX_WAKE 7 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U1_SATA_MIN_WAKE 4 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U2_SAS_MAX_COM 64 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USB_U2_SAS_MIN_COM 36 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property USE_PCS_CLK_PHASE_SEL 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property Y_ALL_MODE 0 [get_cells QUAD[3].u_q/CH[*].u_ch/u_gtye4_channel]
set_property AEN_QPLL0_FBDIV 1 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property AEN_QPLL1_FBDIV 1 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property AEN_SDM0TOGGLE 0 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property AEN_SDM1TOGGLE 0 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property A_SDM0TOGGLE 0 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property A_SDM1DATA_HIGH 000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property A_SDM1DATA_LOW 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property A_SDM1TOGGLE 0 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG0 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG1 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG2 0000000100100100 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG3 0000000001000001 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG4 0000000000010000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property BIAS_CFG_RSVD 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property COMMON_CFG0 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property COMMON_CFG1 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property POR_CFG 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property PPF0_CFG 0000100000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property PPF1_CFG 0000011000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0CLKOUT_RATE FULL [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG0 0011001100011100 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG1 1101000000111000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG1_G3 1101000000111000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG2 0000111111000001 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG2_G3 0000111111000001 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG3 0000000100100000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_CFG4 0000000010000100 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_CP 0011111111 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_CP_G3 0000001111 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_FBDIV 40 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_FBDIV_G3 160 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_INIT_CFG0 0000001010110010 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_INIT_CFG1 00000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_LOCK_CFG 0010010111101000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_LOCK_CFG_G3 0010010111101000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_LPF 1101111111 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_LPF_G3 0111010101 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_PCI_EN 0 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_RATE_SW_USE_DRP 1 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_REFCLK_DIV 1 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG0 0000000010000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG1 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL0_SDM_CFG2 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1CLKOUT_RATE HALF [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG0 0011001100011100 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG1 1101000000111000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG1_G3 1101000000111000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG2 0000111111000011 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG2_G3 0000111111000011 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG3 0000000100100000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_CFG4 0000000000000010 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_CP 0011111111 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_CP_G3 0001111111 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_FBDIV 66 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_FBDIV_G3 80 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_INIT_CFG0 0000001010110010 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_INIT_CFG1 00000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_LOCK_CFG 0010010111101000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_LOCK_CFG_G3 0010010111101000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_LPF 1000011111 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_LPF_G3 0111010100 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_PCI_EN 0 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_RATE_SW_USE_DRP 1 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_REFCLK_DIV 1 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG0 0000000010000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG1 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property QPLL1_SDM_CFG2 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR0 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR1 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR2 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property RSVD_ATTR3 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property RXRECCLKOUT0_SEL 00 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property RXRECCLKOUT1_SEL 00 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property SARC_ENB 0 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property SARC_SEL 0 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property SDM0INITSEED0_0 0000000100010001 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property SDM0INITSEED0_1 000010001 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property SDM1INITSEED0_0 0000000100010001 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property SDM1INITSEED0_1 000010001 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property SIM_MODE FAST [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property SIM_RESET_SPEEDUP TRUE [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property SIM_DEVICE ULTRASCALE_PLUS [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property UB_CFG0 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property UB_CFG1 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property UB_CFG2 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property UB_CFG3 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property UB_CFG4 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property UB_CFG5 0000010000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
set_property UB_CFG6 0000000000000000 [get_cells QUAD[3].u_q/u_common/u_gtye4_common]
################################################################################################################################################
