Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Jan 11 00:40:01 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file lpc_top_timing_summary_routed.rpt -pb lpc_top_timing_summary_routed.pb -rpx lpc_top_timing_summary_routed.rpx -warn_on_violation
| Design            : lpc_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.393        0.000                      0                 2193        0.039        0.000                      0                 2193        1.968        0.000                       0                   648  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_i    {0.000 2.500}        5.000           200.000         
  clk_x  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               3.394        0.000                      0                 1100        0.039        0.000                      0                 1100        1.968        0.000                       0                   309  
  clk_x            38.394        0.000                      0                  955        0.039        0.000                      0                  955       19.468        0.000                       0                   339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_i         clk_x               3.813        0.000                      0                   12        0.072        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_i              clk_x                    3.393        0.000                      0                  126        0.259        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_x                       
(none)                      clk_i         
(none)                      clk_x         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        3.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[10]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[9])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[9]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<9>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[9]_AD[9])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[9]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<9>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[9]_AD_DATA[9])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[9]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<9>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[9]_U[10])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<10>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[10])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[11]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[10])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[10]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<10>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[10]_AD[10])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<10>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[10]_AD_DATA[10])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[10]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<10>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[10]_U[11])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<11>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[11])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[12]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[11])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[11])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<11>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[11]_AD_DATA[11])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[11]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<11>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[11]_U[12])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<12>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[12])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[13]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[12])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[12]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<12>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[12]_AD[12])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<12>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[12]_AD_DATA[12])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[12]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<12>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[12]_U[13])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<13>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[13])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[14]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[13])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[13]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<13>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[13]_AD[13])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<13>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[13]_AD_DATA[13])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[13]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<13>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[13]_U[14])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<14>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[14])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[15]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[14])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[14]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<14>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[14]_AD[14])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<14>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[14]_AD_DATA[14])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[14]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<14>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[14]_U[15])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<15>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[15])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[16]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[15])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[15]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<15>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[15]_AD[15])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<15>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[15]_AD_DATA[15])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[15]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<15>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[15]_U[16])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<16>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[16])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[17]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[16])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[16]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<16>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[16]_AD[16])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<16>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[16]_AD_DATA[16])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[16]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<16>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[16]_U[17])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<17>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[17])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[18]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[17])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[17]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<17>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[17]_AD[17])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<17>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[17]_AD_DATA[17])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[17]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<17>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[17]_U[18])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<18>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[18])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[19]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_i rise@5.000ns - clk_i rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns = ( 7.956 - 5.000 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.874ns (routing 1.015ns, distribution 0.859ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.922ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.874     3.438    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_PREADD_DATA                              r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[18])
                                                      0.419     3.857 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[18]
                         net (fo=1, routed)           0.000     3.857    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<18>
    DSP48E2_X2Y42        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[18]_AD[18])
                                                      0.488     4.345 f  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     4.345    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<18>
    DSP48E2_X2Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[18]_AD_DATA[18])
                                                      0.050     4.395 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[18]
                         net (fo=1, routed)           0.000     4.395    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<18>
    DSP48E2_X2Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[18]_U[19])
                                                      0.612     5.007 r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[19]
                         net (fo=1, routed)           0.000     5.007    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<19>
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      5.000     5.000 r  
    D19                                               0.000     5.000 r  clk_i (IN)
                         net (fo=0)                   0.000     5.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     6.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     6.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.642     7.956    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y42        DSP_M_DATA                                   r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.464     8.421    
                         clock uncertainty           -0.035     8.385    
    DSP48E2_X2Y42        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[19])
                                                      0.015     8.400    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                          8.400    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  3.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rgb2gray/pixel_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/pixel_7_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.783%)  route 0.081ns (58.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.426ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Net Delay (Source):      1.638ns (routing 0.922ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.862ns (routing 1.015ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.638     2.952    rgb2gray/CLK
    SLICE_X22Y103        FDCE                                         r  rgb2gray/pixel_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.010 r  rgb2gray/pixel_o_reg[1]/Q
                         net (fo=5, routed)           0.081     3.091    laplacian/Q[1]
    SLICE_X21Y103        FDCE                                         r  laplacian/pixel_7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.862     3.426    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y103        FDCE                                         r  laplacian/pixel_7_reg[1]/C
                         clock pessimism             -0.435     2.991    
    SLICE_X21Y103        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.053    laplacian/pixel_7_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.053    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rgb2gray/pixel_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/temp_pixel_5_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.611%)  route 0.128ns (68.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Net Delay (Source):      1.638ns (routing 0.922ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.015ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.638     2.952    rgb2gray/CLK
    SLICE_X22Y103        FDCE                                         r  rgb2gray/pixel_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y103        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.011 r  rgb2gray/pixel_o_reg[5]/Q
                         net (fo=5, routed)           0.128     3.139    laplacian/Q[5]
    SLICE_X19Y103        FDCE                                         r  laplacian/temp_pixel_5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.848     3.412    laplacian/clk_i_IBUF_BUFG
    SLICE_X19Y103        FDCE                                         r  laplacian/temp_pixel_5_reg[5]/C
                         clock pessimism             -0.377     3.034    
    SLICE_X19Y103        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.096    laplacian/temp_pixel_5_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.096    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 laplacian/pixel_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/pixel_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (61.061%)  route 0.038ns (38.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Net Delay (Source):      1.028ns (routing 0.560ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.625ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.028     2.133    laplacian/clk_i_IBUF_BUFG
    SLICE_X19Y106        FDCE                                         r  laplacian/pixel_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y106        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.172 f  laplacian/pixel_counter_reg[2]/Q
                         net (fo=10, routed)          0.032     2.204    laplacian/pixel_counter_reg_n_0_[2]
    SLICE_X19Y106        LUT4 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     2.224 r  laplacian/pixel_counter[3]_i_2/O
                         net (fo=1, routed)           0.006     2.230    laplacian/pixel_counter[3]_i_2_n_0
    SLICE_X19Y106        FDCE                                         r  laplacian/pixel_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.164     2.549    laplacian/clk_i_IBUF_BUFG
    SLICE_X19Y106        FDCE                                         r  laplacian/pixel_counter_reg[3]/C
                         clock pessimism             -0.410     2.139    
    SLICE_X19Y106        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.186    laplacian/pixel_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 laplacian/pixel_4_mult_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.546ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Net Delay (Source):      1.026ns (routing 0.560ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.625ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.026     2.131    laplacian/clk_i_IBUF_BUFG
    SLICE_X16Y105        FDCE                                         r  laplacian/pixel_4_mult_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.169 r  laplacian/pixel_4_mult_reg[5]/Q
                         net (fo=1, routed)           0.066     2.235    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[5]
    SLICE_X16Y105        FDRE                                         r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.161     2.546    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X16Y105        FDRE                                         r  laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.402     2.144    
    SLICE_X16Y105        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.191    laplacian/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rgb2gray/pixel_in_reg_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2gray/blue_ch_shift1_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.038ns (38.384%)  route 0.061ns (61.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.056ns (routing 0.560ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.625ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.056     2.162    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.200 r  rgb2gray/pixel_in_reg_x_reg[5]/Q
                         net (fo=1, routed)           0.061     2.261    rgb2gray/pixel_in_reg_x[5]
    SLICE_X29Y100        FDCE                                         r  rgb2gray/blue_ch_shift1_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.194     2.580    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/blue_ch_shift1_x_reg[1]/C
                         clock pessimism             -0.412     2.168    
    SLICE_X29Y100        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.215    rgb2gray/blue_ch_shift1_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rgb2gray/pixel_in_reg_x_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2gray/red_ch_shift1_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Net Delay (Source):      1.058ns (routing 0.560ns, distribution 0.498ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.625ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.058     2.164    rgb2gray/CLK
    SLICE_X29Y103        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y103        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.202 r  rgb2gray/pixel_in_reg_x_reg[21]/Q
                         net (fo=1, routed)           0.064     2.266    rgb2gray/pixel_in_reg_x[21]
    SLICE_X29Y103        FDCE                                         r  rgb2gray/red_ch_shift1_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.197     2.583    rgb2gray/CLK
    SLICE_X29Y103        FDCE                                         r  rgb2gray/red_ch_shift1_x_reg[2]/C
                         clock pessimism             -0.413     2.170    
    SLICE_X29Y103        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.217    rgb2gray/red_ch_shift1_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb2gray/pixel_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/pixel_7_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (37.007%)  route 0.065ns (62.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.133ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      1.028ns (routing 0.560ns, distribution 0.468ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.625ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.028     2.133    rgb2gray/CLK
    SLICE_X21Y103        FDCE                                         r  rgb2gray/pixel_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y103        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.171 r  rgb2gray/pixel_o_reg[4]/Q
                         net (fo=5, routed)           0.065     2.236    laplacian/Q[4]
    SLICE_X21Y103        FDCE                                         r  laplacian/pixel_7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.165     2.550    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y103        FDCE                                         r  laplacian/pixel_7_reg[4]/C
                         clock pessimism             -0.411     2.139    
    SLICE_X21Y103        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.186    laplacian/pixel_7_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 laplacian/pixel_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/pixel_3_shift_reg/shift_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.058ns (37.908%)  route 0.095ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Net Delay (Source):      1.632ns (routing 0.922ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.858ns (routing 1.015ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.632     2.946    laplacian/clk_i_IBUF_BUFG
    SLICE_X17Y105        FDRE                                         r  laplacian/pixel_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y105        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.004 r  laplacian/pixel_3_reg[0]/Q
                         net (fo=1, routed)           0.095     3.099    laplacian/pixel_3_shift_reg/Q[0]
    SLICE_X17Y105        FDCE                                         r  laplacian/pixel_3_shift_reg/shift_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.858     3.422    laplacian/pixel_3_shift_reg/clk_i_IBUF_BUFG
    SLICE_X17Y105        FDCE                                         r  laplacian/pixel_3_shift_reg/shift_reg_reg[0][0]/C
                         clock pessimism             -0.435     2.987    
    SLICE_X17Y105        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.049    laplacian/pixel_3_shift_reg/shift_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.049    
                         arrival time                           3.099    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 laplacian/pixel_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/pixel_1_shift_reg/shift_reg_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.058ns (37.908%)  route 0.095ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Net Delay (Source):      1.633ns (routing 0.922ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.859ns (routing 1.015ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.633     2.947    laplacian/clk_i_IBUF_BUFG
    SLICE_X17Y106        FDRE                                         r  laplacian/pixel_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y106        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.005 r  laplacian/pixel_1_reg[0]/Q
                         net (fo=1, routed)           0.095     3.100    laplacian/pixel_1_shift_reg/Q[0]
    SLICE_X17Y106        FDCE                                         r  laplacian/pixel_1_shift_reg/shift_reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.859     3.423    laplacian/pixel_1_shift_reg/clk_i_IBUF_BUFG
    SLICE_X17Y106        FDCE                                         r  laplacian/pixel_1_shift_reg/shift_reg_reg[0][0]/C
                         clock pessimism             -0.435     2.988    
    SLICE_X17Y106        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.050    laplacian/pixel_1_shift_reg/shift_reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.050    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 laplacian/temp_pixel_5_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            laplacian/pixel_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.625ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.128    laplacian/clk_i_IBUF_BUFG
    SLICE_X19Y103        FDCE                                         r  laplacian/temp_pixel_5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.168 r  laplacian/temp_pixel_5_reg[2]/Q
                         net (fo=1, routed)           0.069     2.237    laplacian/temp_pixel_5[2]
    SLICE_X19Y102        FDRE                                         r  laplacian/pixel_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.149     2.535    laplacian/clk_i_IBUF_BUFG
    SLICE_X19Y102        FDRE                                         r  laplacian/pixel_5_reg[2]/C
                         clock pessimism             -0.396     2.139    
    SLICE_X19Y102        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.185    laplacian/pixel_5_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I      n/a            1.290         5.000       3.710      BUFGCE_X0Y87      clk_i_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCE_DIV/I  n/a            1.071         5.000       3.929      BUFGCE_DIV_X0Y12  vairiance/clk_x8_div/I
Min Period        n/a     SRL16E/CLK    n/a            1.064         5.000       3.936      SLICE_X21Y102     laplacian/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK    n/a            1.064         5.000       3.936      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[0][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK    n/a            1.064         5.000       3.936      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[1][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK    n/a            1.064         5.000       3.936      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[2][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK    n/a            1.064         5.000       3.936      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[3][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK    n/a            1.064         5.000       3.936      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[4][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK    n/a            1.064         5.000       3.936      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[5][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Min Period        n/a     SRL16E/CLK    n/a            1.064         5.000       3.936      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[6][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X21Y102     laplacian/SRLC32E_inst/CLK
Low Pulse Width   Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X21Y102     laplacian/SRLC32E_inst/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[0][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[0][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[1][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[1][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[2][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[2][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[3][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[3][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X21Y102     laplacian/SRLC32E_inst/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X21Y102     laplacian/SRLC32E_inst/CLK
High Pulse Width  Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[0][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[0][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[1][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[1][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[2][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[2][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[3][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK    n/a            0.532         2.500       1.968      SLICE_X20Y102     laplacian/pixel_5_shift_reg/shift_reg_reg[3][1]_srl2_laplacian_pixel_7_shift_reg_shift_reg_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_x
  To Clock:  clk_x

Setup :            0  Failing Endpoints,  Worst Slack       38.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[0]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[1])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[1]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<1>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[1]_AD[1])
                                                      0.488     4.539 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[1]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<1>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[1]_AD_DATA[1])
                                                      0.050     4.589 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[1]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<1>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[1]_U[0])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<0>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[0])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[10]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[9])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[9]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<9>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[9]_AD[9])
                                                      0.488     4.539 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[9]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<9>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[9]_AD_DATA[9])
                                                      0.050     4.589 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[9]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<9>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[9]_U[10])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<10>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[10])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[11]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[11])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[11])
                                                      0.488     4.539 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<11>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[11]_AD_DATA[11])
                                                      0.050     4.589 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[11]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<11>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[11]_U[11])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<11>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[11])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[12]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[11])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[11]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<11>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[11]_AD[11])
                                                      0.488     4.539 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<11>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[11]_AD_DATA[11])
                                                      0.050     4.589 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[11]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<11>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[11]_U[12])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<12>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[12])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[13]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[13])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[13]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<13>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[13]_AD[13])
                                                      0.488     4.539 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<13>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[13]_AD_DATA[13])
                                                      0.050     4.589 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[13]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<13>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[13]_U[13])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<13>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[13])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[14]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[13])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[13]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<13>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[13]_AD[13])
                                                      0.488     4.539 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<13>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[13]_AD_DATA[13])
                                                      0.050     4.589 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[13]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<13>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[13]_U[14])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<14>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[14])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[15]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[15])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[15]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<15>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[15]_AD[15])
                                                      0.488     4.539 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<15>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[15]_AD_DATA[15])
                                                      0.050     4.589 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[15]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<15>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[15]_U[15])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<15>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[15])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[16]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[15])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[15]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<15>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[15]_AD[15])
                                                      0.488     4.539 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<15>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[15]_AD_DATA[15])
                                                      0.050     4.589 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[15]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<15>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[15]_U[16])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<16>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[16])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[17]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[17])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[17]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<17>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[17]_AD[17])
                                                      0.488     4.539 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<17>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[17]_AD_DATA[17])
                                                      0.050     4.589 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[17]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<17>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[17]_U[17])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<17>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[17])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    

Slack (MET) :             38.394ns  (required time - arrival time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[18]
                            (rising edge-triggered cell DSP_M_DATA clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_x rise@40.000ns - clk_x rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 1.569ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           3  (DSP_MULTIPLIER=1 DSP_PREADD=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 43.124 - 40.000 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.945ns (routing 1.070ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.972ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.945     3.632    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_PREADD_DATA                              r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_PREADD_AB[17])
                                                      0.419     4.051 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/PREADD_AB[17]
                         net (fo=1, routed)           0.000     4.051    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.PREADD_AB<17>
    DSP48E2_X4Y44        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_PREADD_AB[17]_AD[17])
                                                      0.488     4.539 f  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     4.539    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD.AD<17>
    DSP48E2_X4Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_AD[17]_AD_DATA[17])
                                                      0.050     4.589 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/AD_DATA[17]
                         net (fo=1, routed)           0.000     4.589    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA.AD_DATA<17>
    DSP48E2_X4Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_AD_DATA[17]_U[18])
                                                      0.612     5.201 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     5.201    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_MULTIPLIER.U<18>
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/U[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.701    43.124    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y44        DSP_M_DATA                                   r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST/CLK
                         clock pessimism              0.491    43.615    
                         clock uncertainty           -0.035    43.579    
    DSP48E2_X4Y44        DSP_M_DATA (Setup_DSP_M_DATA_DSP48E2_CLK_U[18])
                                                      0.015    43.594    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_M_DATA_INST
  -------------------------------------------------------------------
                         required time                         43.594    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 38.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 vairiance/data_in_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.549%)  route 0.069ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      1.042ns (routing 0.589ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.657ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.042     2.220    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.260 r  vairiance/data_in_x_reg[7]/Q
                         net (fo=2, routed)           0.069     2.329    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[7]
    SLICE_X21Y110        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.184     2.651    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X21Y110        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.408     2.243    
    SLICE_X21Y110        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.290    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.095%)  route 0.065ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.089ns (routing 0.589ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.657ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.089     2.266    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X29Y112        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.306 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=1, routed)           0.065     2.371    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/D[11]
    SLICE_X29Y111        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.229     2.696    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X29Y111        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.412     2.284    
    SLICE_X29Y111        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.331    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 vairiance/htsum_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/htsum_shifted_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Net Delay (Source):      1.047ns (routing 0.589ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.657ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.047     2.224    vairiance/clk_x
    SLICE_X24Y111        FDCE                                         r  vairiance/htsum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y111        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.263 r  vairiance/htsum_reg[10]/Q
                         net (fo=1, routed)           0.090     2.353    vairiance/htsum_reg_n_0_[10]
    SLICE_X25Y110        FDCE                                         r  vairiance/htsum_shifted_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.179     2.646    vairiance/clk_x
    SLICE_X25Y110        FDCE                                         r  vairiance/htsum_shifted_reg[7]/C
                         clock pessimism             -0.380     2.265    
    SLICE_X25Y110        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.312    vairiance/htsum_shifted_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vairiance/data_in_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.038ns (32.634%)  route 0.078ns (67.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      1.042ns (routing 0.589ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.657ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.042     2.220    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.258 r  vairiance/data_in_x_reg[6]/Q
                         net (fo=2, routed)           0.078     2.336    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[6]
    SLICE_X21Y110        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.184     2.651    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X21Y110        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.408     2.243    
    SLICE_X21Y110        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.289    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vairiance/vsum_shifted_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      1.049ns (routing 0.589ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.657ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.049     2.226    vairiance/clk_x
    SLICE_X27Y112        FDCE                                         r  vairiance/vsum_shifted_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y112        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.265 r  vairiance/vsum_shifted_reg[32]/Q
                         net (fo=1, routed)           0.063     2.328    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[32]
    SLICE_X27Y112        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.182     2.649    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X27Y112        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism             -0.414     2.235    
    SLICE_X27Y112        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.281    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 vairiance/dsp_vsum_mac/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/vsum_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.066ns (39.759%)  route 0.100ns (60.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.065ns (routing 0.589ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.657ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.065     2.243    vairiance/dsp_vsum_mac/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y45        DSP_OUTPUT                                   r  vairiance/dsp_vsum_mac/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[14])
                                                      0.066     2.309 r  vairiance/dsp_vsum_mac/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.100     2.409    vairiance/P[14]
    SLICE_X29Y112        FDCE                                         r  vairiance/vsum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.229     2.696    vairiance/clk_x
    SLICE_X29Y112        FDCE                                         r  vairiance/vsum_reg[14]/C
                         clock pessimism             -0.382     2.314    
    SLICE_X29Y112        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.361    vairiance/vsum_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Net Delay (Source):      1.089ns (routing 0.589ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.657ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.089     2.266    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X29Y112        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.304 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.075     2.379    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/D[10]
    SLICE_X29Y111        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.229     2.696    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X29Y111        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism             -0.412     2.284    
    SLICE_X29Y111        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.330    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vairiance/data_in_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.038ns (32.018%)  route 0.081ns (67.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Net Delay (Source):      1.042ns (routing 0.589ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.657ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.042     2.220    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.258 r  vairiance/data_in_x_reg[4]/Q
                         net (fo=2, routed)           0.081     2.338    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/C[4]
    SLICE_X21Y110        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.184     2.651    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/CLK
    SLICE_X21Y110        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[4]/C
                         clock pessimism             -0.408     2.243    
    SLICE_X21Y110        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.289    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_has_c.i_c3/opt_has_pipe.first_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 vairiance/dsp_vsum_mac/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/vsum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.093ns (55.030%)  route 0.076ns (44.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Net Delay (Source):      1.065ns (routing 0.589ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.657ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.065     2.243    vairiance/dsp_vsum_mac/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X4Y45        DSP_OUTPUT                                   r  vairiance/dsp_vsum_mac/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[29])
                                                      0.093     2.336 r  vairiance/dsp_vsum_mac/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.076     2.412    vairiance/P[29]
    SLICE_X29Y113        FDCE                                         r  vairiance/vsum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.230     2.697    vairiance/clk_x
    SLICE_X29Y113        FDCE                                         r  vairiance/vsum_reg[29]/C
                         clock pessimism             -0.382     2.315    
    SLICE_X29Y113        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.362    vairiance/vsum_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_x rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Net Delay (Source):      1.085ns (routing 0.589ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.657ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.085     2.263    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op3/CLK
    SLICE_X29Y114        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y114        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.301 r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=1, routed)           0.065     2.366    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op4/D[17]
    SLICE_X29Y114        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.226     2.693    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X29Y114        FDRE                                         r  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.424     2.269    
    SLICE_X29Y114        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.316    vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_x
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vairiance/clk_x8_div/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRLC32E/CLK     n/a            1.064         40.000      38.936     SLICE_X25Y109  vairiance/SRLC32E_inst/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         40.000      39.350     DSP48E2_X3Y44  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         40.000      39.350     DSP48E2_X4Y44  vairiance/dsp_var_msub/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.650         40.000      39.350     DSP48E2_X4Y45  vairiance/dsp_vsum_mac/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDCE/C          n/a            0.550         40.000      39.450     SLICE_X24Y112  vairiance/counter_reg[0]/C
Min Period        n/a     FDCE/C          n/a            0.550         40.000      39.450     SLICE_X25Y112  vairiance/counter_reg[1]/C
Min Period        n/a     FDCE/C          n/a            0.550         40.000      39.450     SLICE_X25Y112  vairiance/counter_reg[2]/C
Min Period        n/a     FDCE/C          n/a            0.550         40.000      39.450     SLICE_X24Y112  vairiance/counter_reg[3]/C
Min Period        n/a     FDCE/C          n/a            0.550         40.000      39.450     SLICE_X21Y107  vairiance/data_in_x_reg[0]/C
Min Period        n/a     FDCE/C          n/a            0.550         40.000      39.450     SLICE_X21Y109  vairiance/data_in_x_reg[10]/C
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.532         20.000      19.468     SLICE_X25Y109  vairiance/SRLC32E_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.532         20.000      19.468     SLICE_X25Y109  vairiance/SRLC32E_inst/CLK
Low Pulse Width   Slow    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X24Y112  vairiance/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X24Y112  vairiance/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X25Y112  vairiance/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X25Y112  vairiance/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X25Y112  vairiance/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X25Y112  vairiance/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X24Y112  vairiance/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X24Y112  vairiance/counter_reg[3]/C
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.532         20.000      19.468     SLICE_X25Y109  vairiance/SRLC32E_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.532         20.000      19.468     SLICE_X25Y109  vairiance/SRLC32E_inst/CLK
High Pulse Width  Slow    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X24Y112  vairiance/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X24Y112  vairiance/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X25Y112  vairiance/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X25Y112  vairiance/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X25Y112  vairiance/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X25Y112  vairiance/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X24Y112  vairiance/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C          n/a            0.275         20.000      19.725     SLICE_X24Y112  vairiance/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_x

Setup :            0  Failing Endpoints,  Worst Slack        3.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.813ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.073ns  (logic 0.201ns (18.736%)  route 0.872ns (81.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.972ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125    39.020 r  laplacian/data_in_x[10]_i_1/O
                         net (fo=1, routed)           0.459    39.479    vairiance/D[10]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.671    43.094    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[10]/C
                         clock pessimism              0.209    43.303    
                         clock uncertainty           -0.035    43.267    
    SLICE_X21Y109        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025    43.292    vairiance/data_in_x_reg[10]
  -------------------------------------------------------------------
                         required time                         43.292    
                         arrival time                         -39.479    
  -------------------------------------------------------------------
                         slack                                  3.813    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.056ns  (logic 0.221ns (20.921%)  route 0.835ns (79.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.972ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.769    39.252    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145    39.397 r  laplacian/data_in_x[4]_i_1/O
                         net (fo=1, routed)           0.066    39.463    vairiance/D[4]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.671    43.094    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[4]/C
                         clock pessimism              0.209    43.303    
                         clock uncertainty           -0.035    43.267    
    SLICE_X21Y109        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    43.292    vairiance/data_in_x_reg[4]
  -------------------------------------------------------------------
                         required time                         43.292    
                         arrival time                         -39.463    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.854ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.031ns  (logic 0.235ns (22.785%)  route 0.796ns (77.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.972ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.769    39.252    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.159    39.411 r  laplacian/data_in_x[5]_i_1/O
                         net (fo=1, routed)           0.027    39.438    vairiance/D[5]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.671    43.094    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[5]/C
                         clock pessimism              0.209    43.303    
                         clock uncertainty           -0.035    43.267    
    SLICE_X21Y109        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    43.292    vairiance/data_in_x_reg[5]
  -------------------------------------------------------------------
                         required time                         43.292    
                         arrival time                         -39.438    
  -------------------------------------------------------------------
                         slack                                  3.854    

Slack (MET) :             3.893ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        0.992ns  (logic 0.164ns (16.526%)  route 0.828ns (83.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.972ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.756    39.239    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    39.327 r  laplacian/data_in_x[2]_i_1/O
                         net (fo=1, routed)           0.072    39.399    vairiance/D[2]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.671    43.094    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[2]/C
                         clock pessimism              0.209    43.303    
                         clock uncertainty           -0.035    43.267    
    SLICE_X21Y109        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    43.292    vairiance/data_in_x_reg[2]
  -------------------------------------------------------------------
                         required time                         43.292    
                         arrival time                         -39.399    
  -------------------------------------------------------------------
                         slack                                  3.893    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        0.988ns  (logic 0.164ns (16.601%)  route 0.824ns (83.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 43.096 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.972ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.752    39.234    laplacian/laplacian_valid_x
    SLICE_X21Y107        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    39.322 r  laplacian/data_in_x[0]_i_1/O
                         net (fo=1, routed)           0.072    39.394    vairiance/D[0]
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.674    43.096    vairiance/clk_x
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[0]/C
                         clock pessimism              0.209    43.305    
                         clock uncertainty           -0.035    43.270    
    SLICE_X21Y107        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025    43.295    vairiance/data_in_x_reg[0]
  -------------------------------------------------------------------
                         required time                         43.295    
                         arrival time                         -39.394    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        0.959ns  (logic 0.173ns (18.033%)  route 0.786ns (81.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.972ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.756    39.239    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097    39.336 r  laplacian/data_in_x[3]_i_1/O
                         net (fo=1, routed)           0.030    39.366    vairiance/D[3]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.671    43.094    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[3]/C
                         clock pessimism              0.209    43.303    
                         clock uncertainty           -0.035    43.267    
    SLICE_X21Y109        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    43.292    vairiance/data_in_x_reg[3]
  -------------------------------------------------------------------
                         required time                         43.292    
                         arrival time                         -39.366    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 laplacian/laplacian_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        0.961ns  (logic 0.214ns (22.268%)  route 0.747ns (77.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.096ns = ( 43.096 - 40.000 ) 
    Source Clock Delay      (SCD):    3.406ns = ( 38.406 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.842ns (routing 1.015ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.972ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.842    38.406    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y106        FDCE                                         r  laplacian/laplacian_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y106        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    38.485 r  laplacian/laplacian_o_reg[1]/Q
                         net (fo=1, routed)           0.717    39.202    laplacian/laplacian_o[1]
    SLICE_X21Y107        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135    39.337 r  laplacian/data_in_x[1]_i_1/O
                         net (fo=1, routed)           0.030    39.367    vairiance/D[1]
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.674    43.096    vairiance/clk_x
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[1]/C
                         clock pessimism              0.209    43.305    
                         clock uncertainty           -0.035    43.270    
    SLICE_X21Y107        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    43.295    vairiance/data_in_x_reg[1]
  -------------------------------------------------------------------
                         required time                         43.295    
                         arrival time                         -39.367    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        0.927ns  (logic 0.165ns (17.796%)  route 0.762ns (82.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.972ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.703    39.186    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    39.275 r  laplacian/data_in_x[6]_i_1/O
                         net (fo=1, routed)           0.059    39.334    vairiance/D[6]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.671    43.094    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[6]/C
                         clock pessimism              0.209    43.303    
                         clock uncertainty           -0.035    43.267    
    SLICE_X21Y109        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025    43.292    vairiance/data_in_x_reg[6]
  -------------------------------------------------------------------
                         required time                         43.292    
                         arrival time                         -39.334    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.968ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        0.916ns  (logic 0.175ns (19.106%)  route 0.741ns (80.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.092ns = ( 43.092 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.972ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.692    39.174    laplacian/laplacian_valid_x
    SLICE_X22Y107        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    39.273 r  laplacian/data_in_x[8]_i_1/O
                         net (fo=1, routed)           0.049    39.322    vairiance/D[8]
    SLICE_X22Y107        FDCE                                         r  vairiance/data_in_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.670    43.092    vairiance/clk_x
    SLICE_X22Y107        FDCE                                         r  vairiance/data_in_x_reg[8]/C
                         clock pessimism              0.209    43.301    
                         clock uncertainty           -0.035    43.266    
    SLICE_X22Y107        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    43.291    vairiance/data_in_x_reg[8]
  -------------------------------------------------------------------
                         required time                         43.291    
                         arrival time                         -39.322    
  -------------------------------------------------------------------
                         slack                                  3.968    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 laplacian/laplacian_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        0.927ns  (logic 0.245ns (26.429%)  route 0.682ns (73.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.094ns = ( 43.094 - 40.000 ) 
    Source Clock Delay      (SCD):    3.397ns = ( 38.397 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.833ns (routing 1.015ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.972ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.833    38.397    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y109        FDCE                                         r  laplacian/laplacian_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    38.475 r  laplacian/laplacian_o_reg[7]/Q
                         net (fo=1, routed)           0.656    39.131    laplacian/laplacian_o[7]
    SLICE_X21Y109        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167    39.298 r  laplacian/data_in_x[7]_i_1/O
                         net (fo=1, routed)           0.026    39.324    vairiance/D[7]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.671    43.094    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[7]/C
                         clock pessimism              0.209    43.303    
                         clock uncertainty           -0.035    43.267    
    SLICE_X21Y109        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    43.292    vairiance/data_in_x_reg[7]
  -------------------------------------------------------------------
                         required time                         43.292    
                         arrival time                         -39.324    
  -------------------------------------------------------------------
                         slack                                  3.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 laplacian/laplacian_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.081ns (20.250%)  route 0.319ns (79.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.019ns (routing 0.560ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.019     2.125    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y109        FDCE                                         r  laplacian/laplacian_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.165 r  laplacian/laplacian_o_reg[5]/Q
                         net (fo=1, routed)           0.311     2.476    laplacian/laplacian_o[5]
    SLICE_X21Y109        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.041     2.517 r  laplacian/data_in_x[5]_i_1/O
                         net (fo=1, routed)           0.008     2.525    vairiance/D[5]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[5]/C
                         clock pessimism             -0.241     2.406    
    SLICE_X21Y109        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.453    vairiance/data_in_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 laplacian/laplacian_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.061ns (15.136%)  route 0.342ns (84.864%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y106        FDCE                                         r  laplacian/laplacian_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y106        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.166 r  laplacian/laplacian_o_reg[6]/Q
                         net (fo=1, routed)           0.321     2.487    laplacian/laplacian_o[6]
    SLICE_X21Y109        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     2.509 r  laplacian/data_in_x[6]_i_1/O
                         net (fo=1, routed)           0.021     2.530    vairiance/D[6]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[6]/C
                         clock pessimism             -0.241     2.406    
    SLICE_X21Y109        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.452    vairiance/data_in_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/SRLC32E_inst/D
                            (rising edge-triggered cell SRLC32E clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.038ns (8.497%)  route 0.409ns (91.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.657ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.409     2.574    vairiance/laplacian_valid_x
    SLICE_X25Y109        SRLC32E                                      r  vairiance/SRLC32E_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.206     2.673    vairiance/clk_x
    SLICE_X25Y109        SRLC32E                                      r  vairiance/SRLC32E_inst/CLK
                         clock pessimism             -0.241     2.432    
    SLICE_X25Y109        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     2.494    vairiance/SRLC32E_inst
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 laplacian/laplacian_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.087ns (21.014%)  route 0.327ns (78.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.019ns (routing 0.560ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.019     2.125    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y109        FDCE                                         r  laplacian/laplacian_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y109        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.162 r  laplacian/laplacian_o_reg[4]/Q
                         net (fo=1, routed)           0.303     2.465    laplacian/laplacian_o[4]
    SLICE_X21Y109        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050     2.515 r  laplacian/data_in_x[4]_i_1/O
                         net (fo=1, routed)           0.024     2.539    vairiance/D[4]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[4]/C
                         clock pessimism             -0.241     2.406    
    SLICE_X21Y109        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.452    vairiance/data_in_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 laplacian/laplacian_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.138ns (24.382%)  route 0.428ns (75.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.571ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Net Delay (Source):      1.631ns (routing 0.922ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.884ns (routing 1.070ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.631     2.945    laplacian/clk_i_IBUF_BUFG
    SLICE_X22Y107        FDCE                                         r  laplacian/laplacian_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.005 r  laplacian/laplacian_o_reg[9]/Q
                         net (fo=1, routed)           0.419     3.424    laplacian/laplacian_o[9]
    SLICE_X22Y107        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.078     3.502 r  laplacian/data_in_x[9]_i_1/O
                         net (fo=1, routed)           0.009     3.511    vairiance/D[9]
    SLICE_X22Y107        FDCE                                         r  vairiance/data_in_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.884     3.571    vairiance/clk_x
    SLICE_X22Y107        FDCE                                         r  vairiance/data_in_x_reg[9]/C
                         clock pessimism             -0.209     3.362    
    SLICE_X22Y107        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.424    vairiance/data_in_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.424    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.072ns (16.452%)  route 0.366ns (83.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.358     2.523    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.034     2.557 r  laplacian/data_in_x[7]_i_1/O
                         net (fo=1, routed)           0.008     2.565    vairiance/D[7]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[7]/C
                         clock pessimism             -0.241     2.406    
    SLICE_X21Y109        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.453    vairiance/data_in_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.075ns (16.943%)  route 0.368ns (83.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 r  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.359     2.524    laplacian/laplacian_valid_x
    SLICE_X21Y107        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     2.561 r  laplacian/data_in_x[1]_i_1/O
                         net (fo=1, routed)           0.009     2.570    vairiance/D[1]
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[1]/C
                         clock pessimism             -0.241     2.409    
    SLICE_X21Y107        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.456    vairiance/data_in_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 laplacian/laplacian_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.074ns (16.972%)  route 0.362ns (83.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.023ns (routing 0.560ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.657ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.023     2.128    laplacian/clk_i_IBUF_BUFG
    SLICE_X22Y107        FDCE                                         r  laplacian/laplacian_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.167 r  laplacian/laplacian_o_reg[8]/Q
                         net (fo=1, routed)           0.346     2.513    laplacian/laplacian_o[8]
    SLICE_X22Y107        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     2.548 r  laplacian/data_in_x[8]_i_1/O
                         net (fo=1, routed)           0.016     2.564    vairiance/D[8]
    SLICE_X22Y107        FDCE                                         r  vairiance/data_in_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.178     2.645    vairiance/clk_x
    SLICE_X22Y107        FDCE                                         r  vairiance/data_in_x_reg[8]/C
                         clock pessimism             -0.241     2.404    
    SLICE_X22Y107        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.450    vairiance/data_in_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 laplacian/laplacian_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.098ns (22.172%)  route 0.344ns (77.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y106        FDCE                                         r  laplacian/laplacian_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y106        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.166 r  laplacian/laplacian_o_reg[0]/Q
                         net (fo=1, routed)           0.318     2.484    laplacian/laplacian_o[0]
    SLICE_X21Y107        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.059     2.543 r  laplacian/data_in_x[0]_i_1/O
                         net (fo=1, routed)           0.026     2.569    vairiance/D[0]
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[0]/C
                         clock pessimism             -0.241     2.409    
    SLICE_X21Y107        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.455    vairiance/data_in_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 laplacian/laplacian_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/data_in_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.082ns (18.468%)  route 0.362ns (81.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y106        FDCE                                         r  laplacian/laplacian_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y106        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.167 r  laplacian/laplacian_o_reg[3]/Q
                         net (fo=1, routed)           0.353     2.520    laplacian/laplacian_o[3]
    SLICE_X21Y109        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.042     2.562 r  laplacian/data_in_x[3]_i_1/O
                         net (fo=1, routed)           0.009     2.571    vairiance/D[3]
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[3]/C
                         clock pessimism             -0.241     2.406    
    SLICE_X21Y109        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.453    vairiance/data_in_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_i
  To Clock:  clk_x

Setup :            0  Failing Endpoints,  Worst Slack        3.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_reg[27]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.413ns  (logic 0.211ns (14.931%)  route 1.202ns (85.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 43.105 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.972ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.789    39.820    vairiance/AR[0]
    SLICE_X28Y114        FDCE                                         f  vairiance/vsum_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.683    43.105    vairiance/clk_x
    SLICE_X28Y114        FDCE                                         r  vairiance/vsum_reg[27]/C
                         clock pessimism              0.209    43.314    
                         clock uncertainty           -0.035    43.279    
    SLICE_X28Y114        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    43.213    vairiance/vsum_reg[27]
  -------------------------------------------------------------------
                         required time                         43.213    
                         arrival time                         -39.820    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_reg[28]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.413ns  (logic 0.211ns (14.931%)  route 1.202ns (85.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 43.105 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.972ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.789    39.820    vairiance/AR[0]
    SLICE_X28Y114        FDCE                                         f  vairiance/vsum_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.683    43.105    vairiance/clk_x
    SLICE_X28Y114        FDCE                                         r  vairiance/vsum_reg[28]/C
                         clock pessimism              0.209    43.314    
                         clock uncertainty           -0.035    43.279    
    SLICE_X28Y114        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    43.213    vairiance/vsum_reg[28]
  -------------------------------------------------------------------
                         required time                         43.213    
                         arrival time                         -39.820    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_reg[37]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.413ns  (logic 0.211ns (14.931%)  route 1.202ns (85.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 43.105 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.972ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.789    39.820    vairiance/AR[0]
    SLICE_X28Y114        FDCE                                         f  vairiance/vsum_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.683    43.105    vairiance/clk_x
    SLICE_X28Y114        FDCE                                         r  vairiance/vsum_reg[37]/C
                         clock pessimism              0.209    43.314    
                         clock uncertainty           -0.035    43.279    
    SLICE_X28Y114        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    43.213    vairiance/vsum_reg[37]
  -------------------------------------------------------------------
                         required time                         43.213    
                         arrival time                         -39.820    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_shifted_reg[24]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.413ns  (logic 0.211ns (14.931%)  route 1.202ns (85.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 43.105 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.972ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.789    39.820    vairiance/AR[0]
    SLICE_X28Y114        FDCE                                         f  vairiance/vsum_shifted_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.683    43.105    vairiance/clk_x
    SLICE_X28Y114        FDCE                                         r  vairiance/vsum_shifted_reg[24]/C
                         clock pessimism              0.209    43.314    
                         clock uncertainty           -0.035    43.279    
    SLICE_X28Y114        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    43.213    vairiance/vsum_shifted_reg[24]
  -------------------------------------------------------------------
                         required time                         43.213    
                         arrival time                         -39.820    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_shifted_reg[25]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.413ns  (logic 0.211ns (14.931%)  route 1.202ns (85.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 43.105 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.972ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.789    39.820    vairiance/AR[0]
    SLICE_X28Y114        FDCE                                         f  vairiance/vsum_shifted_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.683    43.105    vairiance/clk_x
    SLICE_X28Y114        FDCE                                         r  vairiance/vsum_shifted_reg[25]/C
                         clock pessimism              0.209    43.314    
                         clock uncertainty           -0.035    43.279    
    SLICE_X28Y114        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    43.213    vairiance/vsum_shifted_reg[25]
  -------------------------------------------------------------------
                         required time                         43.213    
                         arrival time                         -39.820    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_shifted_reg[34]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.413ns  (logic 0.211ns (14.931%)  route 1.202ns (85.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 43.105 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.972ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.789    39.820    vairiance/AR[0]
    SLICE_X28Y114        FDCE                                         f  vairiance/vsum_shifted_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.683    43.105    vairiance/clk_x
    SLICE_X28Y114        FDCE                                         r  vairiance/vsum_shifted_reg[34]/C
                         clock pessimism              0.209    43.314    
                         clock uncertainty           -0.035    43.279    
    SLICE_X28Y114        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    43.213    vairiance/vsum_shifted_reg[34]
  -------------------------------------------------------------------
                         required time                         43.213    
                         arrival time                         -39.820    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_reg[10]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.467ns  (logic 0.211ns (14.381%)  route 1.256ns (85.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 43.167 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.972ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.843    39.874    vairiance/AR[0]
    SLICE_X29Y110        FDCE                                         f  vairiance/vsum_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.745    43.167    vairiance/clk_x
    SLICE_X29Y110        FDCE                                         r  vairiance/vsum_reg[10]/C
                         clock pessimism              0.209    43.376    
                         clock uncertainty           -0.035    43.341    
    SLICE_X29Y110        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    43.275    vairiance/vsum_reg[10]
  -------------------------------------------------------------------
                         required time                         43.275    
                         arrival time                         -39.874    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_reg[44]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.467ns  (logic 0.211ns (14.381%)  route 1.256ns (85.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 43.167 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.972ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.843    39.874    vairiance/AR[0]
    SLICE_X29Y110        FDCE                                         f  vairiance/vsum_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.745    43.167    vairiance/clk_x
    SLICE_X29Y110        FDCE                                         r  vairiance/vsum_reg[44]/C
                         clock pessimism              0.209    43.376    
                         clock uncertainty           -0.035    43.341    
    SLICE_X29Y110        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    43.275    vairiance/vsum_reg[44]
  -------------------------------------------------------------------
                         required time                         43.275    
                         arrival time                         -39.874    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_reg[45]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.467ns  (logic 0.211ns (14.381%)  route 1.256ns (85.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 43.167 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.972ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.843    39.874    vairiance/AR[0]
    SLICE_X29Y110        FDCE                                         f  vairiance/vsum_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.745    43.167    vairiance/clk_x
    SLICE_X29Y110        FDCE                                         r  vairiance/vsum_reg[45]/C
                         clock pessimism              0.209    43.376    
                         clock uncertainty           -0.035    43.341    
    SLICE_X29Y110        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    43.275    vairiance/vsum_reg[45]
  -------------------------------------------------------------------
                         required time                         43.275    
                         arrival time                         -39.874    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/vsum_reg[8]/CLR
                            (recovery check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_x rise@40.000ns - clk_i rise@35.000ns)
  Data Path Delay:        1.467ns  (logic 0.211ns (14.381%)  route 1.256ns (85.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.167ns = ( 43.167 - 40.000 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 38.407 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.972ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)     35.000    35.000 r  
    D19                                               0.000    35.000 r  clk_i (IN)
                         net (fo=0)                   0.000    35.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213    36.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    36.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    36.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323    36.536    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    36.564 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.843    38.407    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    38.483 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.413    38.895    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135    39.030 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.843    39.874    vairiance/AR[0]
    SLICE_X29Y110        FDCE                                         f  vairiance/vsum_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)     40.000    40.000 r  
    D19                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005    41.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    41.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    41.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286    41.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    41.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.745    43.167    vairiance/clk_x
    SLICE_X29Y110        FDCE                                         r  vairiance/vsum_reg[8]/C
                         clock pessimism              0.209    43.376    
                         clock uncertainty           -0.035    43.341    
    SLICE_X29Y110        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    43.275    vairiance/vsum_reg[8]
  -------------------------------------------------------------------
                         required time                         43.275    
                         arrival time                         -39.874    
  -------------------------------------------------------------------
                         slack                                  3.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/htsum_reg[7]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.086ns (16.459%)  route 0.436ns (83.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.657ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.221     2.650    vairiance/AR[0]
    SLICE_X25Y109        FDCE                                         f  vairiance/htsum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.185     2.652    vairiance/clk_x
    SLICE_X25Y109        FDCE                                         r  vairiance/htsum_reg[7]/C
                         clock pessimism             -0.241     2.411    
    SLICE_X25Y109        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.391    vairiance/htsum_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/htsum_shifted_reg[4]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.086ns (16.459%)  route 0.436ns (83.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.657ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.221     2.650    vairiance/AR[0]
    SLICE_X25Y109        FDCE                                         f  vairiance/htsum_shifted_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.185     2.652    vairiance/clk_x
    SLICE_X25Y109        FDCE                                         r  vairiance/htsum_shifted_reg[4]/C
                         clock pessimism             -0.241     2.411    
    SLICE_X25Y109        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.391    vairiance/htsum_shifted_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/htsum_reg[3]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.086ns (16.491%)  route 0.435ns (83.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.220     2.649    vairiance/AR[0]
    SLICE_X25Y109        FDCE                                         f  vairiance/htsum_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X25Y109        FDCE                                         r  vairiance/htsum_reg[3]/C
                         clock pessimism             -0.241     2.409    
    SLICE_X25Y109        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     2.389    vairiance/htsum_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/htsum_reg[4]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.086ns (16.491%)  route 0.435ns (83.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.220     2.649    vairiance/AR[0]
    SLICE_X25Y109        FDCE                                         f  vairiance/htsum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X25Y109        FDCE                                         r  vairiance/htsum_reg[4]/C
                         clock pessimism             -0.241     2.409    
    SLICE_X25Y109        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.389    vairiance/htsum_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/htsum_reg[6]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.086ns (16.491%)  route 0.435ns (83.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.220     2.649    vairiance/AR[0]
    SLICE_X25Y109        FDCE                                         f  vairiance/htsum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X25Y109        FDCE                                         r  vairiance/htsum_reg[6]/C
                         clock pessimism             -0.241     2.409    
    SLICE_X25Y109        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.389    vairiance/htsum_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/htsum_shifted_reg[0]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.086ns (16.491%)  route 0.435ns (83.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.220     2.649    vairiance/AR[0]
    SLICE_X25Y109        FDCE                                         f  vairiance/htsum_shifted_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X25Y109        FDCE                                         r  vairiance/htsum_shifted_reg[0]/C
                         clock pessimism             -0.241     2.409    
    SLICE_X25Y109        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.389    vairiance/htsum_shifted_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/htsum_shifted_reg[1]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.086ns (16.491%)  route 0.435ns (83.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.220     2.649    vairiance/AR[0]
    SLICE_X25Y109        FDCE                                         f  vairiance/htsum_shifted_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X25Y109        FDCE                                         r  vairiance/htsum_shifted_reg[1]/C
                         clock pessimism             -0.241     2.409    
    SLICE_X25Y109        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.389    vairiance/htsum_shifted_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/htsum_shifted_reg[3]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.086ns (16.491%)  route 0.435ns (83.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.220     2.649    vairiance/AR[0]
    SLICE_X25Y109        FDCE                                         f  vairiance/htsum_shifted_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X25Y109        FDCE                                         r  vairiance/htsum_shifted_reg[3]/C
                         clock pessimism             -0.241     2.409    
    SLICE_X25Y109        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.389    vairiance/htsum_shifted_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.086ns (16.593%)  route 0.432ns (83.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.657ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.217     2.645    vairiance/AR[0]
    SLICE_X24Y112        FDCE                                         f  vairiance/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.176     2.643    vairiance/clk_x
    SLICE_X24Y112        FDCE                                         r  vairiance/counter_reg[0]/C
                         clock pessimism             -0.241     2.402    
    SLICE_X24Y112        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.382    vairiance/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 laplacian/valid_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vairiance/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_x rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.086ns (16.593%)  route 0.432ns (83.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.127ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.657ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.106 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.022     2.127    laplacian/clk_i_IBUF_BUFG
    SLICE_X21Y107        FDRE                                         r  laplacian/valid_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.165 f  laplacian/valid_o_reg/Q
                         net (fo=13, routed)          0.215     2.380    laplacian/laplacian_valid_x
    SLICE_X21Y109        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.048     2.428 f  laplacian/counter[3]_i_2/O
                         net (fo=126, routed)         0.217     2.645    vairiance/AR[0]
    SLICE_X24Y112        FDCE                                         f  vairiance/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.176     2.643    vairiance/clk_x
    SLICE_X24Y112        FDCE                                         r  vairiance/counter_reg[3]/C
                         clock pessimism             -0.241     2.402    
    SLICE_X24Y112        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.382    vairiance/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.264    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_x
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vairiance/var_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.379ns  (logic 0.958ns (28.361%)  route 2.421ns (71.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 1.070ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.891     3.578    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.658 r  vairiance/var_o_reg[9]/Q
                         net (fo=1, routed)           2.421     6.079    blur_o_OBUF[9]
    AA24                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.878     6.957 r  blur_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.957    blur_o[9]
    AA24                                                              r  blur_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.357ns  (logic 0.988ns (29.441%)  route 2.369ns (70.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 1.070ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.891     3.578    vairiance/clk_x
    SLICE_X27Y111        FDCE                                         r  vairiance/var_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.658 r  vairiance/var_o_reg[7]/Q
                         net (fo=1, routed)           2.369     6.027    blur_o_OBUF[7]
    E16                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.908     6.935 r  blur_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.935    blur_o[7]
    E16                                                               r  blur_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.290ns  (logic 0.970ns (29.486%)  route 2.320ns (70.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 1.070ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.891     3.578    vairiance/clk_x
    SLICE_X27Y111        FDCE                                         r  vairiance/var_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.657 r  vairiance/var_o_reg[6]/Q
                         net (fo=1, routed)           2.320     5.977    blur_o_OBUF[6]
    E17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.891     6.868 r  blur_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.868    blur_o[6]
    E17                                                               r  blur_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.263ns  (logic 0.946ns (28.985%)  route 2.317ns (71.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.879ns (routing 1.070ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.879     3.566    vairiance/clk_x
    SLICE_X27Y109        FDCE                                         r  vairiance/var_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.645 r  vairiance/var_o_reg[10]/Q
                         net (fo=1, routed)           2.317     5.962    blur_o_OBUF[10]
    AA23                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.867     6.828 r  blur_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.828    blur_o[10]
    AA23                                                              r  blur_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.243ns  (logic 0.990ns (30.520%)  route 2.253ns (69.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 1.070ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.891     3.578    vairiance/clk_x
    SLICE_X27Y111        FDCE                                         r  vairiance/var_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.657 r  vairiance/var_o_reg[0]/Q
                         net (fo=1, routed)           2.253     5.910    blur_o_OBUF[0]
    F17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.911     6.820 r  blur_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.820    blur_o[0]
    F17                                                               r  blur_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.232ns  (logic 0.969ns (29.979%)  route 2.263ns (70.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 1.070ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.891     3.578    vairiance/clk_x
    SLICE_X27Y111        FDCE                                         r  vairiance/var_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.658 r  vairiance/var_o_reg[5]/Q
                         net (fo=1, routed)           2.263     5.921    blur_o_OBUF[5]
    E18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.889     6.809 r  blur_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.809    blur_o[5]
    E18                                                               r  blur_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/valid_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            valid_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.123ns  (logic 2.379ns (76.175%)  route 0.744ns (23.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 1.070ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.969     3.656    vairiance/clk_x
    SLICE_X29Y111        FDCE                                         r  vairiance/valid_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y111        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.733 r  vairiance/valid_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.744     4.477    lopt
    W10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.302     6.778 r  valid_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.778    valid_o
    W10                                                               r  valid_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.085ns  (logic 0.950ns (30.786%)  route 2.135ns (69.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 1.070ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.891     3.578    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.657 r  vairiance/var_o_reg[14]/Q
                         net (fo=1, routed)           2.135     5.792    blur_o_OBUF[14]
    AA22                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.871     6.662 r  blur_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.662    blur_o[14]
    AA22                                                              r  blur_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.080ns  (logic 0.951ns (30.872%)  route 2.129ns (69.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 1.070ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.891     3.578    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.657 r  vairiance/var_o_reg[8]/Q
                         net (fo=1, routed)           2.129     5.786    blur_o_OBUF[8]
    AA25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.872     6.657 r  blur_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.657    blur_o[8]
    AA25                                                              r  blur_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.963ns  (logic 1.042ns (35.167%)  route 1.921ns (64.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.891ns (routing 1.070ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.213     1.213 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.213    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.213 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.322     1.535    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.687 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.891     3.578    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.657 r  vairiance/var_o_reg[2]/Q
                         net (fo=1, routed)           1.921     5.578    blur_o_OBUF[2]
    F8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.963     6.541 r  blur_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.541    blur_o[2]
    F8                                                                r  blur_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vairiance/var_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 0.436ns (38.450%)  route 0.698ns (61.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.046ns (routing 0.589ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.046     2.223    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.264 r  vairiance/var_o_reg[15]/Q
                         net (fo=1, routed)           0.698     2.962    blur_o_OBUF[15]
    AA20                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.395     3.357 r  blur_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.357    blur_o[15]
    AA20                                                              r  blur_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.154ns  (logic 0.433ns (37.504%)  route 0.721ns (62.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.589ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.049     2.226    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.265 r  vairiance/var_o_reg[13]/Q
                         net (fo=1, routed)           0.721     2.986    blur_o_OBUF[13]
    AA19                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.394     3.380 r  blur_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.380    blur_o[13]
    AA19                                                              r  blur_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.447ns (38.356%)  route 0.718ns (61.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.042ns (routing 0.589ns, distribution 0.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.042     2.220    vairiance/clk_x
    SLICE_X27Y109        FDCE                                         r  vairiance/var_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y109        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.261 r  vairiance/var_o_reg[11]/Q
                         net (fo=1, routed)           0.718     2.979    blur_o_OBUF[11]
    AA17                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.406     3.384 r  blur_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.384    blur_o[11]
    AA17                                                              r  blur_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.188ns  (logic 0.451ns (37.977%)  route 0.737ns (62.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.046ns (routing 0.589ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.046     2.223    vairiance/clk_x
    SLICE_X27Y111        FDCE                                         r  vairiance/var_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.264 r  vairiance/var_o_reg[1]/Q
                         net (fo=1, routed)           0.737     3.001    blur_o_OBUF[1]
    F14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.410     3.411 r  blur_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.411    blur_o[1]
    F14                                                               r  blur_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.202ns  (logic 0.432ns (35.940%)  route 0.770ns (64.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.049ns (routing 0.589ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.049     2.226    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.265 r  vairiance/var_o_reg[12]/Q
                         net (fo=1, routed)           0.770     3.035    blur_o_OBUF[12]
    AA18                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.393     3.428 r  blur_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.428    blur_o[12]
    AA18                                                              r  blur_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.342ns  (logic 0.489ns (36.458%)  route 0.853ns (63.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.046ns (routing 0.589ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.046     2.223    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.263 r  vairiance/var_o_reg[3]/Q
                         net (fo=1, routed)           0.853     3.116    blur_o_OBUF[3]
    F9                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.449     3.566 r  blur_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.566    blur_o[3]
    F9                                                                r  blur_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.350ns  (logic 0.428ns (31.687%)  route 0.922ns (68.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.046ns (routing 0.589ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.046     2.223    vairiance/clk_x
    SLICE_X27Y111        FDCE                                         r  vairiance/var_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y111        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.262 r  vairiance/var_o_reg[4]/Q
                         net (fo=1, routed)           0.922     3.184    blur_o_OBUF[4]
    E23                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.389     3.573 r  blur_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.573    blur_o[4]
    E23                                                               r  blur_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.398ns  (logic 0.493ns (35.280%)  route 0.905ns (64.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.046ns (routing 0.589ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.046     2.223    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.262 r  vairiance/var_o_reg[2]/Q
                         net (fo=1, routed)           0.905     3.167    blur_o_OBUF[2]
    F8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.454     3.621 r  blur_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.621    blur_o[2]
    F8                                                                r  blur_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.402ns (28.365%)  route 1.015ns (71.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.046ns (routing 0.589ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.046     2.223    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.262 r  vairiance/var_o_reg[14]/Q
                         net (fo=1, routed)           1.015     3.277    blur_o_OBUF[14]
    AA22                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.363     3.640 r  blur_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.640    blur_o[14]
    AA22                                                              r  blur_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vairiance/var_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blur_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.419ns  (logic 0.403ns (28.402%)  route 1.016ns (71.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.046ns (routing 0.589ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.945     0.945 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.945    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.945 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     1.089    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.178 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.046     2.223    vairiance/clk_x
    SLICE_X27Y110        FDCE                                         r  vairiance/var_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y110        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.262 r  vairiance/var_o_reg[8]/Q
                         net (fo=1, routed)           1.016     3.278    blur_o_OBUF[8]
    AA25                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.364     3.642 r  blur_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.642    blur_o[8]
    AA25                                                              r  blur_o[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_i

Max Delay           302 Endpoints
Min Delay           302 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rgb2gray/blue_ch_shift1_x_reg[1]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 0.515ns (16.763%)  route 2.555ns (83.237%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.922ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.555     3.070    rgb2gray/rst_i_IBUF
    SLICE_X29Y100        FDCE                                         f  rgb2gray/blue_ch_shift1_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.689     3.004    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/blue_ch_shift1_x_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rgb2gray/green_ch_shift1_x_reg[3]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 0.515ns (16.763%)  route 2.555ns (83.237%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.922ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.555     3.070    rgb2gray/rst_i_IBUF
    SLICE_X29Y100        FDCE                                         f  rgb2gray/green_ch_shift1_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.689     3.004    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/green_ch_shift1_x_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rgb2gray/green_ch_shift1_x_reg[4]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 0.515ns (16.763%)  route 2.555ns (83.237%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.922ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.555     3.070    rgb2gray/rst_i_IBUF
    SLICE_X29Y100        FDCE                                         f  rgb2gray/green_ch_shift1_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.689     3.004    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/green_ch_shift1_x_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rgb2gray/green_ch_shift1_x_reg[6]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 0.515ns (16.763%)  route 2.555ns (83.237%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.922ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.555     3.070    rgb2gray/rst_i_IBUF
    SLICE_X29Y100        FDCE                                         f  rgb2gray/green_ch_shift1_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.689     3.004    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/green_ch_shift1_x_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[12]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 0.515ns (16.763%)  route 2.555ns (83.237%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.922ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.555     3.070    rgb2gray/rst_i_IBUF
    SLICE_X29Y100        FDCE                                         f  rgb2gray/pixel_in_reg_x_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.689     3.004    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[13]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 0.515ns (16.763%)  route 2.555ns (83.237%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.922ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.555     3.070    rgb2gray/rst_i_IBUF
    SLICE_X29Y100        FDCE                                         f  rgb2gray/pixel_in_reg_x_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.689     3.004    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[13]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[15]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 0.515ns (16.763%)  route 2.555ns (83.237%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.922ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.555     3.070    rgb2gray/rst_i_IBUF
    SLICE_X29Y100        FDCE                                         f  rgb2gray/pixel_in_reg_x_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.689     3.004    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[15]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[5]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.070ns  (logic 0.515ns (16.763%)  route 2.555ns (83.237%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.689ns (routing 0.922ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.555     3.070    rgb2gray/rst_i_IBUF
    SLICE_X29Y100        FDCE                                         f  rgb2gray/pixel_in_reg_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.689     3.004    rgb2gray/CLK
    SLICE_X29Y100        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            laplacian/pixel_4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 0.625ns (20.347%)  route 2.445ns (79.653%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.624ns (routing 0.922ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.057     2.572    laplacian/rst_i_IBUF
    SLICE_X18Y106        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.682 r  laplacian/pixel_4[7]_i_1/O
                         net (fo=8, routed)           0.388     3.069    laplacian/pixel_4[7]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  laplacian/pixel_4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.624     2.938    laplacian/clk_i_IBUF_BUFG
    SLICE_X17Y104        FDRE                                         r  laplacian/pixel_4_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            laplacian/pixel_4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 0.625ns (20.347%)  route 2.445ns (79.653%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.624ns (routing 0.922ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.057     2.572    laplacian/rst_i_IBUF
    SLICE_X18Y106        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     2.682 r  laplacian/pixel_4[7]_i_1/O
                         net (fo=8, routed)           0.388     3.069    laplacian/pixel_4[7]_i_1_n_0
    SLICE_X17Y104        FDRE                                         r  laplacian/pixel_4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.624     2.938    laplacian/clk_i_IBUF_BUFG
    SLICE_X17Y104        FDRE                                         r  laplacian/pixel_4_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pixel_i[9]
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.364ns (52.289%)  route 0.332ns (47.711%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.194ns (routing 0.625ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  pixel_i[9] (IN)
                         net (fo=0)                   0.000     0.000    pixel_i_IBUF[9]_inst/I
    Y8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.364     0.364 r  pixel_i_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.364    pixel_i_IBUF[9]_inst/OUT
    Y8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.364 r  pixel_i_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.332     0.696    rgb2gray/D[4]
    SLICE_X29Y101        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.194     2.580    rgb2gray/CLK
    SLICE_X29Y101        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[9]/C

Slack:                    inf
  Source:                 valid_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.345ns (46.070%)  route 0.404ns (53.930%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.197ns (routing 0.625ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  valid_i (IN)
                         net (fo=0)                   0.000     0.000    valid_i_IBUF_inst/I
    W11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  valid_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    valid_i_IBUF_inst/OUT
    W11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  valid_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          0.404     0.749    rgb2gray/E[0]
    SLICE_X29Y103        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.197     2.583    rgb2gray/CLK
    SLICE_X29Y103        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[19]/C

Slack:                    inf
  Source:                 valid_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.345ns (46.070%)  route 0.404ns (53.930%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.197ns (routing 0.625ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  valid_i (IN)
                         net (fo=0)                   0.000     0.000    valid_i_IBUF_inst/I
    W11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  valid_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    valid_i_IBUF_inst/OUT
    W11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  valid_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          0.404     0.749    rgb2gray/E[0]
    SLICE_X29Y103        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.197     2.583    rgb2gray/CLK
    SLICE_X29Y103        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[21]/C

Slack:                    inf
  Source:                 valid_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.345ns (46.070%)  route 0.404ns (53.930%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.197ns (routing 0.625ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  valid_i (IN)
                         net (fo=0)                   0.000     0.000    valid_i_IBUF_inst/I
    W11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  valid_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    valid_i_IBUF_inst/OUT
    W11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  valid_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          0.404     0.749    rgb2gray/E[0]
    SLICE_X29Y103        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.197     2.583    rgb2gray/CLK
    SLICE_X29Y103        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[22]/C

Slack:                    inf
  Source:                 valid_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.345ns (46.070%)  route 0.404ns (53.930%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.197ns (routing 0.625ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  valid_i (IN)
                         net (fo=0)                   0.000     0.000    valid_i_IBUF_inst/I
    W11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  valid_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    valid_i_IBUF_inst/OUT
    W11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  valid_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          0.404     0.749    rgb2gray/E[0]
    SLICE_X29Y103        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.197     2.583    rgb2gray/CLK
    SLICE_X29Y103        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[23]/C

Slack:                    inf
  Source:                 pixel_i[10]
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.359ns (47.808%)  route 0.392ns (52.192%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.194ns (routing 0.625ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA9                                               0.000     0.000 r  pixel_i[10] (IN)
                         net (fo=0)                   0.000     0.000    pixel_i_IBUF[10]_inst/I
    AA9                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.359     0.359 r  pixel_i_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    pixel_i_IBUF[10]_inst/OUT
    AA9                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.359 r  pixel_i_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.392     0.751    rgb2gray/D[5]
    SLICE_X29Y101        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.194     2.580    rgb2gray/CLK
    SLICE_X29Y101        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[10]/C

Slack:                    inf
  Source:                 valid_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.345ns (45.872%)  route 0.407ns (54.128%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.197ns (routing 0.625ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  valid_i (IN)
                         net (fo=0)                   0.000     0.000    valid_i_IBUF_inst/I
    W11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  valid_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    valid_i_IBUF_inst/OUT
    W11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  valid_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          0.407     0.752    rgb2gray/E[0]
    SLICE_X29Y102        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.197     2.583    rgb2gray/CLK
    SLICE_X29Y102        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[14]/C

Slack:                    inf
  Source:                 valid_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.345ns (45.872%)  route 0.407ns (54.128%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.197ns (routing 0.625ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  valid_i (IN)
                         net (fo=0)                   0.000     0.000    valid_i_IBUF_inst/I
    W11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  valid_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    valid_i_IBUF_inst/OUT
    W11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  valid_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          0.407     0.752    rgb2gray/E[0]
    SLICE_X29Y102        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.197     2.583    rgb2gray/CLK
    SLICE_X29Y102        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[20]/C

Slack:                    inf
  Source:                 valid_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.345ns (45.872%)  route 0.407ns (54.128%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.197ns (routing 0.625ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  valid_i (IN)
                         net (fo=0)                   0.000     0.000    valid_i_IBUF_inst/I
    W11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  valid_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    valid_i_IBUF_inst/OUT
    W11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  valid_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          0.407     0.752    rgb2gray/E[0]
    SLICE_X29Y102        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.197     2.583    rgb2gray/CLK
    SLICE_X29Y102        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[6]/C

Slack:                    inf
  Source:                 valid_i
                            (input port)
  Destination:            rgb2gray/pixel_in_reg_x_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.345ns (45.872%)  route 0.407ns (54.128%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.583ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.197ns (routing 0.625ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  valid_i (IN)
                         net (fo=0)                   0.000     0.000    valid_i_IBUF_inst/I
    W11                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.345     0.345 r  valid_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    valid_i_IBUF_inst/OUT
    W11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.345 r  valid_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=17, routed)          0.407     0.752    rgb2gray/E[0]
    SLICE_X29Y102        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     1.367    clk_i_IBUF
    BUFGCE_X0Y87         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.386 r  clk_i_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=327, routed)         1.197     2.583    rgb2gray/CLK
    SLICE_X29Y102        FDCE                                         r  rgb2gray/pixel_in_reg_x_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_x

Max Delay           332 Endpoints
Min Delay           332 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.682ns (19.433%)  route 2.826ns (80.567%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.972ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.731     3.507    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.678     3.100    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[32]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.682ns (19.433%)  route 2.826ns (80.567%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.972ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.731     3.507    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.678     3.100    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[33]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.682ns (19.433%)  route 2.826ns (80.567%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.972ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.731     3.507    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.678     3.100    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[34]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.682ns (19.433%)  route 2.826ns (80.567%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.972ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.731     3.507    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.678     3.100    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[35]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.682ns (19.433%)  route 2.826ns (80.567%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.972ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.731     3.507    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.678     3.100    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[36]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.682ns (19.433%)  route 2.826ns (80.567%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.972ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.731     3.507    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.678     3.100    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[37]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.682ns (19.433%)  route 2.826ns (80.567%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.972ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.731     3.507    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.678     3.100    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[38]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 0.682ns (19.433%)  route 2.826ns (80.567%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.678ns (routing 0.972ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.731     3.507    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.678     3.100    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[39]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.504ns  (logic 0.682ns (19.450%)  route 2.823ns (80.550%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.972ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.728     3.504    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.677     3.099    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[24]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.504ns  (logic 0.682ns (19.450%)  route 2.823ns (80.550%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.972ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         2.095     2.609    vairiance/rst_i_IBUF
    SLICE_X25Y112        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     2.776 r  vairiance/dsp_vsum_mac_i_1/O
                         net (fo=92, routed)          0.728     3.504    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/SCLR
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.005     1.005 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.005 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.286     1.291    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.423 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.677     3.099    vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/CLK
    SLICE_X20Y113        FDRE                                         r  vairiance/dsp_hsum_acum/U0/i_synth/i_synth_option.i_synth_model/i_c4/opt_has_pipe.first_q_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[8]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.150ns (14.342%)  route 0.893ns (85.658%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.178ns (routing 0.657ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.893     1.043    vairiance/rst_i_IBUF
    SLICE_X22Y107        FDCE                                         f  vairiance/data_in_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.178     2.645    vairiance/clk_x
    SLICE_X22Y107        FDCE                                         r  vairiance/data_in_x_reg[8]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[9]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.150ns (14.342%)  route 0.893ns (85.658%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.645ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.178ns (routing 0.657ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.893     1.043    vairiance/rst_i_IBUF
    SLICE_X22Y107        FDCE                                         f  vairiance/data_in_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.178     2.645    vairiance/clk_x
    SLICE_X22Y107        FDCE                                         r  vairiance/data_in_x_reg[9]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[0]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.150ns (14.246%)  route 0.900ns (85.754%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.900     1.050    vairiance/rst_i_IBUF
    SLICE_X21Y107        FDCE                                         f  vairiance/data_in_x_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[1]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.050ns  (logic 0.150ns (14.246%)  route 0.900ns (85.754%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.183ns (routing 0.657ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.900     1.050    vairiance/rst_i_IBUF
    SLICE_X21Y107        FDCE                                         f  vairiance/data_in_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.183     2.650    vairiance/clk_x
    SLICE_X21Y107        FDCE                                         r  vairiance/data_in_x_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[10]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.150ns (13.931%)  route 0.924ns (86.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.924     1.074    vairiance/rst_i_IBUF
    SLICE_X21Y109        FDCE                                         f  vairiance/data_in_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[2]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.150ns (13.931%)  route 0.924ns (86.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.924     1.074    vairiance/rst_i_IBUF
    SLICE_X21Y109        FDCE                                         f  vairiance/data_in_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[3]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.150ns (13.931%)  route 0.924ns (86.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.924     1.074    vairiance/rst_i_IBUF
    SLICE_X21Y109        FDCE                                         f  vairiance/data_in_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[4]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.150ns (13.931%)  route 0.924ns (86.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.924     1.074    vairiance/rst_i_IBUF
    SLICE_X21Y109        FDCE                                         f  vairiance/data_in_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[5]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.150ns (13.931%)  route 0.924ns (86.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.924     1.074    vairiance/rst_i_IBUF
    SLICE_X21Y109        FDCE                                         f  vairiance/data_in_x_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            vairiance/data_in_x_reg[6]/CLR
                            (removal check against rising-edge clock clk_x  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.150ns (13.931%)  route 0.924ns (86.069%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.180ns (routing 0.657ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=421, routed)         0.924     1.074    vairiance/rst_i_IBUF
    SLICE_X21Y109        FDCE                                         f  vairiance/data_in_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_x rise edge)      0.000     0.000 r  
    D19                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
    D19                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      1.186     1.186 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.186    clk_i_IBUF_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     1.186 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.180     1.366    vairiance/clk_i_IBUF
    BUFGCE_DIV_X0Y12     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     1.467 r  vairiance/clk_x8_div/O
    X0Y1 (CLOCK_ROOT)    net (fo=351, routed)         1.180     2.647    vairiance/clk_x
    SLICE_X21Y109        FDCE                                         r  vairiance/data_in_x_reg[6]/C





