#Build: Synplify Pro D-2009.12A, Build 040R, Jan 20 2010
#install: C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A
#OS:  6.1
#Hostname: PC-SOLAR2

#Implementation: synthesis

#Thu Aug 18 14:03:11 2011

$ Start of Compile
#Thu Aug 18 14:03:11 2011

Synopsys VHDL Compiler, version comp475rc, Build 060R, built Jan 15 2010
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved

@N: CD720 :"C:\Actel\Libero_v9.0\Synopsys\synplify_D200912A\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":36:7:36:9|Synthesizing work.top.behavioral 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_1.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_1.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_1.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_1.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_1.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_2.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_2.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_2.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_2.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_2.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_3.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_3.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_3.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_3.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_3.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_5.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_5.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_5.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_5.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_5.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_6.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_6.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_6.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_6.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_6.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_7.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_7.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_7.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_7.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_7.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_8.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_8.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_8.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_8.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_8.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_9.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_9.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_9.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_9.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_9.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_10.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_10.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_10.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_10.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_10.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_11.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_11.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_11.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_11.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_11.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_12.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_12.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_12.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_12.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_12.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_13.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_13.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_13.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_13.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_13.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_14.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_14.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_14.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_14.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_14.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_15.pindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_15.pconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_15.pconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_15.pirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":60:7:60:10|Signal apbo_15.prdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_15.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_14.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_13.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_12.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_11.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_10.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_9.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_8.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_7.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_6.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_5.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_4.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_3.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_2.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hcache is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hsplit is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hrdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hresp is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":62:7:62:11|Signal ahbso_0.hready is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_15.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_14.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_13.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_12.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_11.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_10.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_9.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_8.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_7.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_6.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_5.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_4.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_3.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_2.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hindex is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hconfig_0 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hconfig_1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hconfig_2 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hconfig_3 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hconfig_4 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hconfig_5 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hconfig_6 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hconfig_7 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hirq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hwdata is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hprot is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hburst is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hsize is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hwrite is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.haddr is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.htrans is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hlock is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":64:7:64:11|Signal ahbmo_0.hbusreq is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":66:7:66:14|Signal ahbuarti.extclk is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":66:7:66:14|Signal ahbuarti.ctsn is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":68:7:68:14|Signal apbuarti.extclk is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":68:7:68:14|Signal apbuarti.ctsn is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":68:7:68:14|Signal apbuarti.rxd is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Signal apbuarto.rxen is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Signal apbuarto.flow is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Signal apbuarto.txen is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Signal apbuarto.scaler is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Signal apbuarto.txd is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Signal apbuarto.rtsn is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":71:7:71:10|Signal rxd1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":72:7:72:10|Signal txd1 is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":85:7:85:9|Signal cgi.clksel is undriven 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":85:7:85:9|Signal cgi.pllref is undriven 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":36:7:36:14|Synthesizing lpp.apb_uart.ar_apb_uart 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\UART.vhd":32:7:32:10|Synthesizing lpp.uart.ar_uart 
@W: CD326 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\UART.vhd":77:17:77:30|Port q of entity lpp.shift_reg is unconnected
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\Shift_REG.vhd":31:7:31:15|Synthesizing lpp.shift_reg.ar_shift_reg 
Post processing for lpp.shift_reg.ar_shift_reg
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\BaudGen.vhd":30:7:30:13|Synthesizing lpp.baudgen.ar_baudgen 
Post processing for lpp.baudgen.ar_baudgen
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\BaudGen.vhd":58:4:58:5|Feedback mux created for signal RX_reg. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
Post processing for lpp.uart.ar_uart
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\UART.vhd":85:4:85:5|Feedback mux created for signal receive. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\UART.vhd":85:4:85:5|Feedback mux created for signal RDATA[7:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\UART.vhd":85:4:85:5|Feedback mux created for signal NwDat_int_reg. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
Post processing for lpp.apb_uart.ar_apb_uart
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 0 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 1 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 2 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 3 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 4 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 5 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 6 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 7 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 8 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 9 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 10 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 11 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 12 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 13 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 14 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 15 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 16 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 17 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 18 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 19 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 20 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 21 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 22 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 23 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 24 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 25 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 26 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 27 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 28 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 29 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 30 of signal apbo.pirq is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":48:4:48:7|Bit 31 of signal apbo.pirq is floating - a simulation mismatch is possible
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Feedback mux created for signal Rdata[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Feedback mux created for signal Send. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Feedback mux created for signal Rec.UART_Cfg[0:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":94:8:94:9|Feedback mux created for signal ACK. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@A:"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":94:8:94:9|Feedback mux created for signal temp_ND. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":35:7:35:13|Synthesizing grlib.apbctrl.rtl 
Post processing for grlib.apbctrl.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\outpad.vhd":31:7:31:12|Synthesizing techmap.outpad.rtl 
@W: CD638 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\outpad.vhd":38:7:38:10|Signal padx is undriven 
Post processing for techmap.outpad.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\inpad.vhd":31:7:31:11|Synthesizing techmap.inpad.rtl 
Post processing for techmap.inpad.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\ahbuart.vhd":36:7:36:13|Synthesizing gaisler.ahbuart.struct 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":34:7:34:10|Synthesizing gaisler.dcom.struct 
@N: CD231 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":48:21:48:22|Using onehot encoding for type dcom_state_type (idle="100000")
Post processing for gaisler.dcom.struct
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":146:8:146:9|Pruning Register r.hresp(1 downto 0)  
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":38:7:38:15|Synthesizing gaisler.dcom_uart.rtl 
@N: CD233 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":65:15:65:16|Using sequential encoding for type txfsmtype
@N: CD233 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":64:15:64:16|Using sequential encoding for type rxfsmtype
Post processing for gaisler.dcom_uart.rtl
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":48:4:48:5|uo.rxen is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":48:4:48:5|uo.flow is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":48:4:48:5|uo.txen is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Register bit r.tshift(10) is always 1, optimizing ...
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Pruning Register bit 10 of r.tshift(10 downto 0)  
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\ahbmst.vhd":34:7:34:12|Synthesizing gaisler.ahbmst.rtl 
Post processing for gaisler.ahbmst.rtl
Post processing for gaisler.ahbuart.struct
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":36:7:36:13|Synthesizing grlib.ahbctrl.rtl 
Post processing for grlib.ahbctrl.rtl
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register reg0.r.defmst_3  
@W: CL169 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register r.beat(3 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 0 of r.htrans(1 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 15 of r.haddr(15 downto 2)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 14 of r.haddr(15 downto 2)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 13 of r.haddr(15 downto 2)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 12 of r.haddr(15 downto 2)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Pruning Register bit 11 of r.haddr(15 downto 2)  
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\general_purpose\Clk_divider.vhd":26:7:26:17|Synthesizing lpp.clk_divider.ar_clk_divider 
Post processing for lpp.clk_divider.ar_clk_divider
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkgen.vhd":31:7:31:12|Synthesizing techmap.clkgen.struct 
Post processing for techmap.clkgen.struct
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkgen.vhd":57:4:57:9|clk2xu is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkgen.vhd":55:4:55:8|clk4x is not assigned a value (floating) - a simulation mismatch is possible 
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkpad.vhd":31:7:31:12|Synthesizing techmap.clkpad.rtl 
Post processing for techmap.clkpad.rtl
@N: CD630 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\rstgen.vhd":28:7:28:12|Synthesizing gaisler.rstgen.rtl 
Post processing for gaisler.rstgen.rtl
Post processing for work.top.behavioral
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":85:7:85:9|Bit 0 of signal cgi.clksel is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":85:7:85:9|Bit 1 of signal cgi.clksel is floating - a simulation mismatch is possible
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":85:7:85:9|cgi.pllref is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":71:7:71:10|rxd1 is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|apbuarto.rxen is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|apbuarto.flow is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|apbuarto.txen is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 0 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 1 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 2 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 3 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 4 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 5 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 6 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 7 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 8 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 9 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 10 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 11 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 12 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 13 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 14 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 15 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 16 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL252 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|Bit 17 of signal apbuarto.scaler is floating - a simulation mismatch is possible
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|apbuarto.txd is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":69:7:69:14|apbuarto.rtsn is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":68:7:68:14|apbuarti.extclk is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":68:7:68:14|apbuarti.ctsn is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":68:7:68:14|apbuarti.rxd is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":66:7:66:14|ahbuarti.extclk is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL240 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":66:7:66:14|ahbuarti.ctsn is not assigned a value (floating) - a simulation mismatch is possible 
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":129:0:129:4|Bit 1 of input uarti of instance dcom0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":129:0:129:4|Bit 2 of input uarti of instance dcom0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":105:2:105:8|Bit 0 of input cgi of instance clkgen0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":105:2:105:8|Bit 4 of input cgi of instance clkgen0 is floating
@W: CL245 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\leon3mp.vhd":105:2:105:8|Bit 5 of input cgi of instance clkgen0 is floating
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\rstgen.vhd":37:4:37:10|Input testrst is unused
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\rstgen.vhd":38:4:38:9|Input testen is unused
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkpad.vhd":35:49:35:52|Input rstn is unused
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\techmap\maps\clkgen.vhd":53:4:53:6|Input cgi is unused
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":67:4:67:7|Input port bits 5935 to 738 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":67:4:67:7|Input port bits 705 to 482 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":67:4:67:7|Input port bits 370 to 367 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":67:4:67:7|Input port bits 334 to 111 of msto(5935 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":69:4:69:7|Input port bits 5503 to 684 of slvo(5503 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":69:4:69:7|Input port bits 394 to 379 of slvo(5503 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":69:4:69:7|Input port bits 343 to 340 of slvo(5503 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\ahbctrl.vhd":69:4:69:7|Input port bits 50 to 35 of slvo(5503 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\ahbmst.vhd":48:6:48:9|Input port bits 87 to 51 of ahbi(87 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\ahbmst.vhd":48:6:48:9|Input port bit 15 of ahbi(87 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\misc\ahbmst.vhd":48:6:48:9|Input port bits 13 to 0 of ahbi(87 downto 0) are unused 
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Trying to extract state machine for register r.txstate
Extracted state machine for register r.txstate
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Trying to extract state machine for register r.rxstate
Extracted state machine for register r.rxstate
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":47:4:47:5|Input port bits 2 to 1 of ui(2 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 117 to 68 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 48 to 21 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 15 to 12 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom_uart.vhd":49:4:49:7|Input port bits 10 to 0 of apbi(117 downto 0) are unused 
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":146:8:146:9|Trying to extract state machine for register r.state
Extracted state machine for register r.state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":39:6:39:9|Input port bits 14 to 3 of dmao(46 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":39:6:39:9|Input port bit 0 of dmao(46 downto 0) is unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":41:6:41:10|Input port bit 4 of uarto(12 downto 0) is unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":41:6:41:10|Input port bit 1 of uarto(12 downto 0) is unused 
@W: CL159 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\gaisler\uart\dcom.vhd":42:6:42:9|Input ahbi is unused
@N: CL201 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Trying to extract state machine for register r.state
Extracted state machine for register r.state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 103 to 94 of ahbi(139 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 92 to 89 of ahbi(139 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 56 to 51 of ahbi(139 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bit 49 of ahbi(139 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 47 to 36 of ahbi(139 downto 0) are unused 
@W: CL247 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bit 15 of ahbi(139 downto 0) is unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":50:4:50:7|Input port bits 13 to 0 of ahbi(139 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 0 to 3 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 132 to 135 of apbo(0 to 2111) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":53:4:53:7|Input port bits 200 to 2111 of apbo(0 to 2111) are unused 
@W: CL157 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|Output apbi has undriven bits - a simulation mismatch is possible 
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Register bit Rdata(12) is always 0, optimizing ...
@W: CL189 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Register bit Rdata(16) is always 0, optimizing ...
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Pruning Register bit 16 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Pruning Register bit 12 of Rdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":145:20:145:21|Pruning Register bit 16 of apbo.prdata(31 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Pruning Register bit 11 of Rdata(11 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Pruning Register bit 10 of Rdata(11 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Pruning Register bit 19 of Rdata(31 downto 17)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Pruning Register bit 18 of Rdata(31 downto 17)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Pruning Register bit 15 of Rdata(15 downto 13)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":107:12:107:13|Pruning Register bit 14 of Rdata(15 downto 13)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":145:20:145:21|Pruning Register bit 15 of apbo.prdata(15 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":145:20:145:21|Pruning Register bit 14 of apbo.prdata(15 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":145:20:145:21|Pruning Register bit 11 of apbo.prdata(15 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":145:20:145:21|Pruning Register bit 10 of apbo.prdata(15 downto 0)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":145:20:145:21|Pruning Register bit 19 of apbo.prdata(31 downto 17)  
@W: CL260 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":145:20:145:21|Pruning Register bit 18 of apbo.prdata(31 downto 17)  
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":47:4:47:7|Input port bits 117 to 58 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":47:4:47:7|Input port bits 48 to 25 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":47:4:47:7|Input port bits 18 to 17 of apbi(117 downto 0) are unused 
@W: CL246 :"C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\..\..\lib\lpp\.\lpp_uart\APB_UART.vhd":47:4:47:7|Input port bits 14 to 0 of apbi(117 downto 0) are unused 
@END
Process took 0h:00m:09s realtime, 0h:00m:09s cputime
# Thu Aug 18 14:03:20 2011

###########################################################]
Synopsys Actel Technology Mapper, Version map500act, Build 058R, Built Jan 18 2010 09:16:23
Copyright (C) 1994-2010, Synopsys Inc.  All Rights Reserved
Product Version D-2009.12A
@N: MF249 |Running in 32-bit mode.
@N: MF258 |Gated clock conversion disabled 

@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_15 on net apbi_15 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_14 on net apbi_14 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_13 on net apbi_13 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_12 on net apbi_12 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_11 on net apbi_11 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_10 on net apbi_10 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_9 on net apbi_9 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_8 on net apbi_8 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_7 on net apbi_7 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_6 on net apbi_6 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_5 on net apbi_5 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_4 on net apbi_4 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_3 on net apbi_3 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_2 on net apbi_2 has its enable tied to GND (module apbctrl) 
@W: MO111 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:38:207:40|tristate driver apbi_1 on net apbi_1 has its enable tied to GND (module apbctrl) 
Automatic dissolve during optimization of view:work.top(behavioral) of dsutx_pad(outpad)
Automatic dissolve during optimization of view:work.top(behavioral) of dsurx_pad(inpad)
Automatic dissolve during optimization of view:work.top(behavioral) of clkgen0(clkgen)
Automatic dissolve during optimization of view:work.top(behavioral) of clk_pad(clkpad)
@W: MO111 :|tristate driver apbi\.psel_t[15] on net apbi\.psel[15] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[14] on net apbi\.psel[14] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[13] on net apbi\.psel[13] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[12] on net apbi\.psel[12] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[11] on net apbi\.psel[11] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[10] on net apbi\.psel[10] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[9] on net apbi\.psel[9] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[8] on net apbi\.psel[8] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[7] on net apbi\.psel[7] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[6] on net apbi\.psel[6] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[5] on net apbi\.psel[5] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[4] on net apbi\.psel[4] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[3] on net apbi\.psel[3] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[2] on net apbi\.psel[2] has its enable tied to GND (module top) 
@W: MO111 :|tristate driver apbi\.psel_t[1] on net apbi\.psel[1] has its enable tied to GND (module top) 
Automatic dissolve at startup in view:gaisler.ahbuart(struct) of ahbmst0(ahbmst)
Automatic dissolve at startup in view:work.top(behavioral) of uart1(APB_UART)
Automatic dissolve at startup in view:work.top(behavioral) of apb0(apbctrl)
Automatic dissolve at startup in view:work.top(behavioral) of ahb0(ahbctrl)
Automatic dissolve at startup in view:work.top(behavioral) of rst0(rstgen)
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\apb_uart.vhd":107:12:107:13|Removing sequential instance uart1.Rdata[13],  because it is equivalent to instance uart1.Rdata[17]

Available hyper_sources - for debug and ip models
	None Found

Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 62MB)

Encoding state machine work.top(behavioral)-apb0.r\.state[0:2]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\apb_uart.vhd":145:20:145:21|Sequential instance uart1.apbo.prdata[12] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[0] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[1] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[2] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[3] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[4] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[5] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[6] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[7] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[8] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[9] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[10] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[11] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[15] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[16] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[17] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[18] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[19] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[20] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[21] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[22] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[23] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[25] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[26] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[27] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[28] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[29] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[30] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatam[31] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[0] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[3] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[16] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[17] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[18] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[19] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[20] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[21] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[22] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[23] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[25] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[26] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[27] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[28] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[29] has been reduced to a combinational gate by constant propagation
@W: MO129 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Sequential instance ahb0.r.hrdatas[30] has been reduced to a combinational gate by constant propagation
@N: MF238 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\general_purpose\clk_divider.vhd":59:13:59:20|Found 32 bit incrementor, 'un3_cpt1[1:32]'
Encoding state machine gaisler.dcom_uart(rtl)-r\.txstate[0:2]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine gaisler.dcom_uart(rtl)-r\.rxstate[0:3]
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MF179 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\stdlib\stdlib.vhd":316:9:316:30|Found 14 bit by 14 bit '<' comparator, 'uartop\.op_gt\.v\.brate2'
Encoding state machine gaisler.dcom(struct)-r\.state[0:5]
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MF239 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\stdlib\stdlib.vhd":273:28:273:42|Found 6 bit decrementor, 'un6_newlen[5:0]'
@N: MF238 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\stdlib\stdlib.vhd":233:28:233:42|Found 30 bit incrementor, 'un5_newaddr[29:0]'
@N:"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\baudgen.vhd":58:4:58:5|Found counter in view:lpp.BaudGen(ar_baudgen) inst cpt[11:0]
Automatic dissolve during optimization of view:gaisler.dcom(struct) of un1_r\.clen_1(PM_top_ADDC__0_2_M7A3P1000_FBGA144_-2)
Automatic dissolve during optimization of view:work.top(behavioral) of uart1.COM0(UART)
Automatic dissolve during optimization of view:work.top(behavioral) of dcom0(ahbuart)
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatam[14],  because it is equivalent to instance ahb0.r.hrdatam[24]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatam[13],  because it is equivalent to instance ahb0.r.hrdatam[24]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatam[12],  because it is equivalent to instance ahb0.r.hrdatam[24]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[7],  because it is equivalent to instance ahb0.r.hrdatas[1]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[8],  because it is equivalent to instance ahb0.r.hrdatas[1]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[9],  because it is equivalent to instance ahb0.r.hrdatas[1]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[11],  because it is equivalent to instance ahb0.r.hrdatas[1]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[5],  because it is equivalent to instance ahb0.r.hrdatas[4]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[6],  because it is equivalent to instance ahb0.r.hrdatas[4]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[10],  because it is equivalent to instance ahb0.r.hrdatas[4]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[12],  because it is equivalent to instance ahb0.r.hrdatas[4]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[15],  because it is equivalent to instance ahb0.r.hrdatas[4]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[31],  because it is equivalent to instance ahb0.r.hrdatas[4]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\apb_uart.vhd":145:20:145:21|Removing sequential instance uart1.apbo.prdata[17],  because it is equivalent to instance uart1.apbo.prdata[13]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r.prdata[18],  because it is equivalent to instance apb0.r.prdata[19]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r.prdata[17],  because it is equivalent to instance apb0.r.prdata[19]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\ahbctrl.vhd":546:4:546:5|Removing sequential instance ahb0.r.hrdatas[14],  because it is equivalent to instance ahb0.r.hrdatas[13]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r.prdata[10],  because it is equivalent to instance apb0.r.prdata[11]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r.prdata[9],  because it is equivalent to instance apb0.r.prdata[11]
@W: BN132 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r.prdata[14],  because it is equivalent to instance apb0.r.prdata[13]
Finished factoring (Time elapsed 0h:00m:01s; Memory used current: 60MB peak: 62MB)

@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.haddr[1] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.haddr[0] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[31] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[30] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[29] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[28] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[27] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[26] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[25] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[24] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[23] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[22] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[21] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[20] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[19] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[18] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[17] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[16] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[15] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[14] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[13] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[12] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[11] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[10] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[9] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\grlib\amba\apbctrl.vhd":207:8:207:9|Removing sequential instance apb0.r\.pwdata[8] of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[9] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[9] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[8] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[8] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[7] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[7] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[6] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[6] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[5] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[5] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[4] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[4] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[3] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[3] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[2] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[2] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[1] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[1] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.TX_REG.Q[0] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.TX_REG.Q[0] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":88:4:88:5|Removing sequential instance uart1.COM0.RX_REG.REG[0] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":88:4:88:5|Boundary register uart1.COM0.RX_REG.REG[0] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.RX_REG.Q[9] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.RX_REG.Q[9] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Removing sequential instance uart1.COM0.RX_REG.Q[0] of view:PrimLib.dffr(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":67:4:67:5|Boundary register uart1.COM0.RX_REG.Q[0] has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":88:4:88:5|Removing sequential instance uart1.COM0.RX_REG.SOUT of view:PrimLib.dffs(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\lpp\.\lpp_uart\shift_reg.vhd":88:4:88:5|Boundary register uart1.COM0.RX_REG.SOUT has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\gaisler\misc\ahbmst.vhd":164:10:164:11|Removing sequential instance dcom0.ahbmst0.r\.start of view:PrimLib.dff(prim) because there are no references to its outputs 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Removing sequential instance dcom0.dcom_uart0.r\.frame of view:PrimLib.dff(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Boundary register dcom0.dcom_uart0.r\.frame has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Removing sequential instance dcom0.dcom_uart0.r\.ovf of view:PrimLib.dff(prim) because there are no references to its outputs 
@A: BN291 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Boundary register dcom0.dcom_uart0.r\.ovf has been packed into a complex cell. To disable this register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN116 :"c:\opt\grlib\grlib-ft-fpga-1.0.21-b4003\designs\test-leon-m7-lpp\..\..\lib\gaisler\uart\dcom_uart.vhd":321:8:321:9|Removing sequential instance dcom0.dcom_uart0.r\.tsempty of view:PrimLib.dff(prim) because there are no references to its outputs 
Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:01s; Memory used current: 60MB peak: 62MB)

Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:02s; Memory used current: 60MB peak: 62MB)

Starting Early Timing Optimization (Time elapsed 0h:00m:02s; Memory used current: 60MB peak: 62MB)

Finished Early Timing Optimization (Time elapsed 0h:00m:03s; Memory used current: 61MB peak: 62MB)

Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:03s; Memory used current: 60MB peak: 62MB)

Finished preparing to map (Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 65MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                    Fanout, notes                   
------------------------------------------------------------------------------
rst0.rstoutl / Q                              207 : 123 asynchronous set/reset
ahb0.r.hmaster[0] / Q                         32                              
apb0.r.cfgsel / Q                             25                              
dcom0.dcom0.r.state[4] / Q                    38                              
dcom0.dcom0.r.state[3] / Q                    36                              
dcom0.dcom_uart0.uartop.scaler22_0_o2 / Y     59                              
dcom0.dcom0.un1_v.data_0_sqmuxa_0_0 / Y       32                              
ahb0.comb.hready_1_iv / Y                     25                              
dcom0.dcom0.un1_r.state_4_0_0_0 / Y           31                              
dcom0.dcom0.comb.v.addr_1_i_0_a2_3[7] / Y     30                              
dcom0.dcom0.comb.v.addr_1_i_0_a2_2[7] / Y     30                              
==============================================================================

@N: FP130 |Promoting Net clkm_c on CLKBUF  clk50MHz_pad 
@N: FP130 |Promoting Net rstn on CLKINT  I_244 
@N: FP130 |Promoting Net uart1.COM0.Bclk on CLKINT  uart1.COM0.BaudGenerator.Bclk_inferred_clock 
@N: FP130 |Promoting Net dcom0.dcom_uart0.N_89 on CLKINT  I_245 
@N: FP130 |Promoting Net apbi\.penable on CLKINT  apb0.apbi\.penable_inferred_clock 
Replicating Combinational Instance dcom0.dcom0.comb.v.addr_1_i_0_a2_2[7], fanout 30 segments 2
Replicating Combinational Instance dcom0.dcom0.comb.v.addr_1_i_0_a2_3[7], fanout 30 segments 2
Replicating Combinational Instance dcom0.dcom0.un1_r.state_4_0_0_0, fanout 31 segments 2
Replicating Combinational Instance ahb0.comb.hready_1_iv, fanout 25 segments 2
Replicating Combinational Instance dcom0.dcom0.un1_v.data_0_sqmuxa_0_0, fanout 32 segments 2
Replicating Sequential Instance dcom0.dcom0.r.state[3], fanout 36 segments 2
Replicating Sequential Instance dcom0.dcom0.r.state[4], fanout 41 segments 2
Replicating Sequential Instance apb0.r.cfgsel, fanout 25 segments 2
Replicating Sequential Instance ahb0.r.hmaster[0], fanout 32 segments 2
Finished technology mapping (Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 65MB)

Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 65MB)


Added 0 Buffers
Added 9 Cells via replication
	Added 4 Sequential Cells via replication
	Added 5 Combinational Cells via replication
Finished restoring hierarchy (Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 65MB)

Writing Analyst data base C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\synthesis\top.srm
Finished Writing Netlist Databases (Time elapsed 0h:00m:04s; Memory used current: 63MB peak: 65MB)

Writing EDIF Netlist and constraint files
D-2009.12A
Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:04s; Memory used current: 63MB peak: 65MB)

@W: MT420 |Found inferred clock top|clk50MHz with period 10.00ns. A user-defined clock should be declared on object "p:clk50MHz"

@W: MT420 |Found inferred clock BaudGen|Bclk_inferred_clock with period 10.00ns. A user-defined clock should be declared on object "n:uart1.COM0.BaudGenerator.Bclk"

@W: MT420 |Found inferred clock top|apb0.apbi_penable_inferred_clock with period 10.00ns. A user-defined clock should be declared on object "n:apbi.penable"



##### START OF TIMING REPORT #####[
# Timing Report written on Thu Aug 18 14:03:26 2011
#


Top view:               top
Library name:           PA3
Operating conditions:   COMWC-2 ( T = 70.0, V = 1.42, P = 1.30, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report estimates place and route data. Please look at the place and route timing report for final timing..

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock..



Performance Summary 
*******************


Worst slack in design: -7.609

                                Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                  Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------
BaudGen|Bclk_inferred_clock     100.0 MHz     163.9 MHz     10.000        6.103         3.897      inferred     Inferred_clkgroup_2
top|clk50MHz                    100.0 MHz     56.8 MHz      10.000        17.609        -7.609     inferred     Inferred_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                              Ending                                |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|clk50MHz                          top|clk50MHz                          |  10.000      -7.609  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk50MHz                          top|apb0.apbi_penable_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
top|clk50MHz                          BaudGen|Bclk_inferred_clock           |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
top|apb0.apbi_penable_inferred_clock  top|clk50MHz                          |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
BaudGen|Bclk_inferred_clock           top|clk50MHz                          |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
BaudGen|Bclk_inferred_clock           BaudGen|Bclk_inferred_clock           |  10.000      3.897   |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

		No IO constraint found 



====================================
Detailed Report for Clock: BaudGen|Bclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                          Arrival          
Instance                         Reference                       Type       Pin     Net            Time        Slack
                                 Clock                                                                              
--------------------------------------------------------------------------------------------------------------------
uart1.COM0.TX_REG.CptBits[5]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[5]     0.550       3.897
uart1.COM0.TX_REG.CptBits[8]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[8]     0.550       3.971
uart1.COM0.TX_REG.CptBits[4]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[4]     0.550       3.982
uart1.COM0.RX_REG.CptBits[5]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[5]     0.550       4.001
uart1.COM0.TX_REG.CptBits[0]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[0]     0.550       4.045
uart1.COM0.RX_REG.CptBits[8]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[8]     0.550       4.075
uart1.COM0.RX_REG.CptBits[4]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[4]     0.550       4.085
uart1.COM0.TX_REG.CptBits[1]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[1]     0.550       4.104
uart1.COM0.RX_REG.CptBits[0]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[0]     0.550       4.149
uart1.COM0.RX_REG.CptBits[1]     BaudGen|Bclk_inferred_clock     DFN1C0     Q       CptBits[1]     0.550       4.207
====================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                            Required          
Instance                         Reference                       Type       Pin     Net              Time         Slack
                                 Clock                                                                                 
-----------------------------------------------------------------------------------------------------------------------
uart1.COM0.TX_REG.CptBits[0]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[0]     9.598        3.897
uart1.COM0.TX_REG.CptBits[1]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[1]     9.598        3.897
uart1.COM0.TX_REG.CptBits[2]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[2]     9.598        3.897
uart1.COM0.TX_REG.CptBits[3]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[3]     9.598        3.897
uart1.COM0.TX_REG.CptBits[4]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[4]     9.598        3.897
uart1.COM0.TX_REG.CptBits[5]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[5]     9.598        3.897
uart1.COM0.TX_REG.CptBits[6]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[6]     9.598        3.897
uart1.COM0.TX_REG.CptBits[7]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[7]     9.598        3.897
uart1.COM0.TX_REG.CptBits[8]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[8]     9.598        3.897
uart1.COM0.RX_REG.CptBits[0]     BaudGen|Bclk_inferred_clock     DFN1C0     D       CptBits_4[0]     9.598        4.001
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.598

    - Propagation time:                      5.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.897

    Number of logic level(s):                5
    Starting point:                          uart1.COM0.TX_REG.CptBits[5] / Q
    Ending point:                            uart1.COM0.TX_REG.CptBits[0] / D
    The start point is clocked by            BaudGen|Bclk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            BaudGen|Bclk_inferred_clock [rising] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                          Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
uart1.COM0.TX_REG.CptBits[5]                  DFN1C0     Q        Out     0.550     0.550       -         
CptBits[5]                                    Net        -        -       0.288     -           2         
uart1.COM0.TX_REG.CptBits_RNITTHB[4]          NOR2B      B        In      -         0.839       -         
uart1.COM0.TX_REG.CptBits_RNITTHB[4]          NOR2B      Y        Out     0.469     1.307       -         
cptbits_flag_2                                Net        -        -       0.240     -           1         
uart1.COM0.TX_REG.CptBits_RNIMB3N[2]          NOR3C      C        In      -         1.547       -         
uart1.COM0.TX_REG.CptBits_RNIMB3N[2]          NOR3C      Y        Out     0.479     2.026       -         
cptbits_flag_5                                Net        -        -       0.240     -           1         
uart1.COM0.TX_REG.CptBits_RNIE40K1[2]         NOR2B      B        In      -         2.266       -         
uart1.COM0.TX_REG.CptBits_RNIE40K1[2]         NOR2B      Y        Out     0.469     2.735       -         
cptbits_flag                                  Net        -        -       0.602     -           3         
uart1.COM0.TX_REG.Serialized_int_RNIR6QQ1     NOR2       B        In      -         3.337       -         
uart1.COM0.TX_REG.Serialized_int_RNIR6QQ1     NOR2       Y        Out     0.483     3.820       -         
CptBits_1_sqmuxa                              Net        -        -       1.276     -           10        
uart1.COM0.TX_REG.CptBits_RNO[0]              NOR2B      A        In      -         5.096       -         
uart1.COM0.TX_REG.CptBits_RNO[0]              NOR2B      Y        Out     0.365     5.460       -         
CptBits_4[0]                                  Net        -        -       0.240     -           1         
uart1.COM0.TX_REG.CptBits[0]                  DFN1C0     D        In      -         5.700       -         
==========================================================================================================
Total path delay (propagation time + setup) of 6.103 is 3.216(52.7%) logic and 2.887(47.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|clk50MHz
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference        Type       Pin     Net             Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
dcom0.dcom_uart0.r\.tcnt[0]      top|clk50MHz     DFN1       Q       tcnt[0]         0.550       -7.609
dcom0.dcom_uart0.r\.tcnt[1]      top|clk50MHz     DFN1       Q       tcnt[1]         0.550       -7.525
dcom0.dcom_uart0.r\.scaler[1]    top|clk50MHz     DFN1E0     Q       scaler_0[1]     0.550       -5.461
dcom0.dcom_uart0.r\.scaler[2]    top|clk50MHz     DFN1E0     Q       scaler_0[2]     0.550       -5.147
dcom0.dcom_uart0.r\.scaler[3]    top|clk50MHz     DFN1E0     Q       scaler_0[3]     0.550       -5.125
dcom0.dcom_uart0.r\.scaler[4]    top|clk50MHz     DFN1E0     Q       scaler[4]       0.550       -4.891
dcom0.dcom_uart0.r\.scaler[5]    top|clk50MHz     DFN1E0     Q       scaler_0[5]     0.550       -4.891
dcom0.dcom_uart0.r\.scaler[6]    top|clk50MHz     DFN1E0     Q       scaler[6]       0.550       -4.891
dcom0.dcom_uart0.r\.scaler[7]    top|clk50MHz     DFN1E0     Q       scaler_0[7]     0.550       -4.869
dcom0.dcom_uart0.r\.scaler[0]    top|clk50MHz     DFN1E0     Q       scaler[0]       0.550       -4.811
=======================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                  Required           
Instance                          Reference        Type       Pin     Net                   Time         Slack 
                                  Clock                                                                        
---------------------------------------------------------------------------------------------------------------
dcom0.dcom_uart0.r\.scaler[0]     top|clk50MHz     DFN1E0     D       scaler_1_0_iv[0]      9.598        -7.609
dcom0.dcom_uart0.r\.scaler[1]     top|clk50MHz     DFN1E0     D       scaler_1_0_iv[1]      9.598        -7.609
dcom0.dcom_uart0.r\.scaler[3]     top|clk50MHz     DFN1E0     D       scaler_1_0_iv[3]      9.598        -7.609
dcom0.dcom_uart0.r\.scaler[4]     top|clk50MHz     DFN1E0     D       scaler_1_0_iv[4]      9.598        -7.609
dcom0.dcom_uart0.r\.scaler[5]     top|clk50MHz     DFN1E0     D       scaler_1_0_iv[5]      9.598        -7.609
dcom0.dcom_uart0.r\.scaler[6]     top|clk50MHz     DFN1E0     D       scaler_1_0_iv[6]      9.598        -7.609
dcom0.dcom_uart0.r\.scaler[7]     top|clk50MHz     DFN1E0     D       scaler_1_0_iv[7]      9.598        -7.609
dcom0.dcom_uart0.r\.scaler[8]     top|clk50MHz     DFN1E0     D       scaler_1_0_iv[8]      9.598        -7.609
dcom0.dcom_uart0.r\.scaler[9]     top|clk50MHz     DFN1E0     D       scaler_1_0_iv[9]      9.598        -7.609
dcom0.dcom_uart0.r\.scaler[10]    top|clk50MHz     DFN1E0     D       scaler_1_0_iv[10]     9.598        -7.609
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.598

    - Propagation time:                      17.207
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.609

    Number of logic level(s):                14
    Starting point:                          dcom0.dcom_uart0.r\.tcnt[0] / Q
    Ending point:                            dcom0.dcom_uart0.r\.scaler[0] / D
    The start point is clocked by            top|clk50MHz [rising] on pin CLK
    The end   point is clocked by            top|clk50MHz [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
dcom0.dcom_uart0.r\.tcnt[0]                DFN1       Q        Out     0.550     0.550       -         
tcnt[0]                                    Net        -        -       0.884     -           4         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      B        In      -         1.434       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      Y        Out     0.469     1.903       -         
tcnt_RNITQC2[0]                            Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     A        In      -         2.143       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     Y        Out     0.130     2.273       -         
N_89                                       Net        -        -       1.195     -           59        
dcom0.dcom_uart0.scaler.I_26               XOR2       B        In      -         3.468       -         
dcom0.dcom_uart0.scaler.I_26               XOR2       Y        Out     0.700     4.168       -         
DWACT_ADD_CI_0_pog_array_0[0]              Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_75               AO1        A        In      -         4.408       -         
dcom0.dcom_uart0.scaler.I_75               AO1        Y        Out     0.388     4.796       -         
DWACT_ADD_CI_0_g_array_1[0]                Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_96               AO1        B        In      -         5.398       -         
dcom0.dcom_uart0.scaler.I_96               AO1        Y        Out     0.423     5.821       -         
DWACT_ADD_CI_0_g_array_2[0]                Net        -        -       0.884     -           4         
dcom0.dcom_uart0.scaler.I_83               AO1        B        In      -         6.705       -         
dcom0.dcom_uart0.scaler.I_83               AO1        Y        Out     0.423     7.128       -         
DWACT_ADD_CI_0_g_array_3[0]                Net        -        -       0.955     -           5         
dcom0.dcom_uart0.scaler.I_78               AO1        B        In      -         8.084       -         
dcom0.dcom_uart0.scaler.I_78               AO1        Y        Out     0.423     8.507       -         
DWACT_ADD_CI_0_g_array_10[0]               Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_102              AO1        B        In      -         9.109       -         
dcom0.dcom_uart0.scaler.I_102              AO1        Y        Out     0.423     9.532       -         
DWACT_ADD_CI_0_g_array_11_2[0]             Net        -        -       0.288     -           2         
dcom0.dcom_uart0.scaler.I_87               AO1        B        In      -         9.820       -         
dcom0.dcom_uart0.scaler.I_87               AO1        Y        Out     0.423     10.243      -         
DWACT_ADD_CI_0_g_array_12_6[0]             Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_66               XOR2       B        In      -         10.483      -         
dcom0.dcom_uart0.scaler.I_66               XOR2       Y        Out     0.700     11.183      -         
scaler[15]                                 Net        -        -       1.758     -           20        
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       A        In      -         12.941      -         
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       Y        Out     0.401     13.342      -         
tick_2                                     Net        -        -       0.288     -           2         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        B        In      -         13.630      -         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        Y        Out     0.427     14.057      -         
scaler_2_sqmuxa[0]                         Net        -        -       1.656     -           17        
dcom0.dcom_uart0.r\.scaler_RNO_2[0]        NOR3C      B        In      -         15.713      -         
dcom0.dcom_uart0.r\.scaler_RNO_2[0]        NOR3C      Y        Out     0.453     16.166      -         
scaler_i_m[0]                              Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler_RNO[0]          NOR3       C        In      -         16.406      -         
dcom0.dcom_uart0.r\.scaler_RNO[0]          NOR3       Y        Out     0.561     16.967      -         
scaler_1_0_iv[0]                           Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler[0]              DFN1E0     D        In      -         17.207      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.609 is 7.295(41.4%) logic and 10.314(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.598

    - Propagation time:                      17.207
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.609

    Number of logic level(s):                14
    Starting point:                          dcom0.dcom_uart0.r\.tcnt[0] / Q
    Ending point:                            dcom0.dcom_uart0.r\.scaler[4] / D
    The start point is clocked by            top|clk50MHz [rising] on pin CLK
    The end   point is clocked by            top|clk50MHz [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
dcom0.dcom_uart0.r\.tcnt[0]                DFN1       Q        Out     0.550     0.550       -         
tcnt[0]                                    Net        -        -       0.884     -           4         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      B        In      -         1.434       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      Y        Out     0.469     1.903       -         
tcnt_RNITQC2[0]                            Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     A        In      -         2.143       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     Y        Out     0.130     2.273       -         
N_89                                       Net        -        -       1.195     -           59        
dcom0.dcom_uart0.scaler.I_26               XOR2       B        In      -         3.468       -         
dcom0.dcom_uart0.scaler.I_26               XOR2       Y        Out     0.700     4.168       -         
DWACT_ADD_CI_0_pog_array_0[0]              Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_75               AO1        A        In      -         4.408       -         
dcom0.dcom_uart0.scaler.I_75               AO1        Y        Out     0.388     4.796       -         
DWACT_ADD_CI_0_g_array_1[0]                Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_96               AO1        B        In      -         5.398       -         
dcom0.dcom_uart0.scaler.I_96               AO1        Y        Out     0.423     5.821       -         
DWACT_ADD_CI_0_g_array_2[0]                Net        -        -       0.884     -           4         
dcom0.dcom_uart0.scaler.I_83               AO1        B        In      -         6.705       -         
dcom0.dcom_uart0.scaler.I_83               AO1        Y        Out     0.423     7.128       -         
DWACT_ADD_CI_0_g_array_3[0]                Net        -        -       0.955     -           5         
dcom0.dcom_uart0.scaler.I_78               AO1        B        In      -         8.084       -         
dcom0.dcom_uart0.scaler.I_78               AO1        Y        Out     0.423     8.507       -         
DWACT_ADD_CI_0_g_array_10[0]               Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_102              AO1        B        In      -         9.109       -         
dcom0.dcom_uart0.scaler.I_102              AO1        Y        Out     0.423     9.532       -         
DWACT_ADD_CI_0_g_array_11_2[0]             Net        -        -       0.288     -           2         
dcom0.dcom_uart0.scaler.I_87               AO1        B        In      -         9.820       -         
dcom0.dcom_uart0.scaler.I_87               AO1        Y        Out     0.423     10.243      -         
DWACT_ADD_CI_0_g_array_12_6[0]             Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_66               XOR2       B        In      -         10.483      -         
dcom0.dcom_uart0.scaler.I_66               XOR2       Y        Out     0.700     11.183      -         
scaler[15]                                 Net        -        -       1.758     -           20        
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       A        In      -         12.941      -         
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       Y        Out     0.401     13.342      -         
tick_2                                     Net        -        -       0.288     -           2         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        B        In      -         13.630      -         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        Y        Out     0.427     14.057      -         
scaler_2_sqmuxa[0]                         Net        -        -       1.656     -           17        
dcom0.dcom_uart0.r\.scaler_RNO_2[4]        NOR3B      B        In      -         15.713      -         
dcom0.dcom_uart0.r\.scaler_RNO_2[4]        NOR3B      Y        Out     0.453     16.166      -         
scaler_i_m[4]                              Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler_RNO[4]          NOR3       C        In      -         16.406      -         
dcom0.dcom_uart0.r\.scaler_RNO[4]          NOR3       Y        Out     0.561     16.967      -         
scaler_1_0_iv[4]                           Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler[4]              DFN1E0     D        In      -         17.207      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.609 is 7.295(41.4%) logic and 10.314(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.598

    - Propagation time:                      17.207
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.609

    Number of logic level(s):                14
    Starting point:                          dcom0.dcom_uart0.r\.tcnt[0] / Q
    Ending point:                            dcom0.dcom_uart0.r\.scaler[13] / D
    The start point is clocked by            top|clk50MHz [rising] on pin CLK
    The end   point is clocked by            top|clk50MHz [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
dcom0.dcom_uart0.r\.tcnt[0]                DFN1       Q        Out     0.550     0.550       -         
tcnt[0]                                    Net        -        -       0.884     -           4         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      B        In      -         1.434       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      Y        Out     0.469     1.903       -         
tcnt_RNITQC2[0]                            Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     A        In      -         2.143       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     Y        Out     0.130     2.273       -         
N_89                                       Net        -        -       1.195     -           59        
dcom0.dcom_uart0.scaler.I_26               XOR2       B        In      -         3.468       -         
dcom0.dcom_uart0.scaler.I_26               XOR2       Y        Out     0.700     4.168       -         
DWACT_ADD_CI_0_pog_array_0[0]              Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_75               AO1        A        In      -         4.408       -         
dcom0.dcom_uart0.scaler.I_75               AO1        Y        Out     0.388     4.796       -         
DWACT_ADD_CI_0_g_array_1[0]                Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_96               AO1        B        In      -         5.398       -         
dcom0.dcom_uart0.scaler.I_96               AO1        Y        Out     0.423     5.821       -         
DWACT_ADD_CI_0_g_array_2[0]                Net        -        -       0.884     -           4         
dcom0.dcom_uart0.scaler.I_83               AO1        B        In      -         6.705       -         
dcom0.dcom_uart0.scaler.I_83               AO1        Y        Out     0.423     7.128       -         
DWACT_ADD_CI_0_g_array_3[0]                Net        -        -       0.955     -           5         
dcom0.dcom_uart0.scaler.I_78               AO1        B        In      -         8.084       -         
dcom0.dcom_uart0.scaler.I_78               AO1        Y        Out     0.423     8.507       -         
DWACT_ADD_CI_0_g_array_10[0]               Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_102              AO1        B        In      -         9.109       -         
dcom0.dcom_uart0.scaler.I_102              AO1        Y        Out     0.423     9.532       -         
DWACT_ADD_CI_0_g_array_11_2[0]             Net        -        -       0.288     -           2         
dcom0.dcom_uart0.scaler.I_87               AO1        B        In      -         9.820       -         
dcom0.dcom_uart0.scaler.I_87               AO1        Y        Out     0.423     10.243      -         
DWACT_ADD_CI_0_g_array_12_6[0]             Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_66               XOR2       B        In      -         10.483      -         
dcom0.dcom_uart0.scaler.I_66               XOR2       Y        Out     0.700     11.183      -         
scaler[15]                                 Net        -        -       1.758     -           20        
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       A        In      -         12.941      -         
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       Y        Out     0.401     13.342      -         
tick_2                                     Net        -        -       0.288     -           2         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        B        In      -         13.630      -         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        Y        Out     0.427     14.057      -         
scaler_2_sqmuxa[0]                         Net        -        -       1.656     -           17        
dcom0.dcom_uart0.r\.scaler_RNO_2[13]       NOR3B      B        In      -         15.713      -         
dcom0.dcom_uart0.r\.scaler_RNO_2[13]       NOR3B      Y        Out     0.453     16.166      -         
scaler_i_m[13]                             Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler_RNO[13]         NOR3       C        In      -         16.406      -         
dcom0.dcom_uart0.r\.scaler_RNO[13]         NOR3       Y        Out     0.561     16.967      -         
scaler_1_0_iv[13]                          Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler[13]             DFN1E0     D        In      -         17.207      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.609 is 7.295(41.4%) logic and 10.314(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.598

    - Propagation time:                      17.207
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.609

    Number of logic level(s):                14
    Starting point:                          dcom0.dcom_uart0.r\.tcnt[0] / Q
    Ending point:                            dcom0.dcom_uart0.r\.scaler[12] / D
    The start point is clocked by            top|clk50MHz [rising] on pin CLK
    The end   point is clocked by            top|clk50MHz [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
dcom0.dcom_uart0.r\.tcnt[0]                DFN1       Q        Out     0.550     0.550       -         
tcnt[0]                                    Net        -        -       0.884     -           4         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      B        In      -         1.434       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      Y        Out     0.469     1.903       -         
tcnt_RNITQC2[0]                            Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     A        In      -         2.143       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     Y        Out     0.130     2.273       -         
N_89                                       Net        -        -       1.195     -           59        
dcom0.dcom_uart0.scaler.I_26               XOR2       B        In      -         3.468       -         
dcom0.dcom_uart0.scaler.I_26               XOR2       Y        Out     0.700     4.168       -         
DWACT_ADD_CI_0_pog_array_0[0]              Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_75               AO1        A        In      -         4.408       -         
dcom0.dcom_uart0.scaler.I_75               AO1        Y        Out     0.388     4.796       -         
DWACT_ADD_CI_0_g_array_1[0]                Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_96               AO1        B        In      -         5.398       -         
dcom0.dcom_uart0.scaler.I_96               AO1        Y        Out     0.423     5.821       -         
DWACT_ADD_CI_0_g_array_2[0]                Net        -        -       0.884     -           4         
dcom0.dcom_uart0.scaler.I_83               AO1        B        In      -         6.705       -         
dcom0.dcom_uart0.scaler.I_83               AO1        Y        Out     0.423     7.128       -         
DWACT_ADD_CI_0_g_array_3[0]                Net        -        -       0.955     -           5         
dcom0.dcom_uart0.scaler.I_78               AO1        B        In      -         8.084       -         
dcom0.dcom_uart0.scaler.I_78               AO1        Y        Out     0.423     8.507       -         
DWACT_ADD_CI_0_g_array_10[0]               Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_102              AO1        B        In      -         9.109       -         
dcom0.dcom_uart0.scaler.I_102              AO1        Y        Out     0.423     9.532       -         
DWACT_ADD_CI_0_g_array_11_2[0]             Net        -        -       0.288     -           2         
dcom0.dcom_uart0.scaler.I_87               AO1        B        In      -         9.820       -         
dcom0.dcom_uart0.scaler.I_87               AO1        Y        Out     0.423     10.243      -         
DWACT_ADD_CI_0_g_array_12_6[0]             Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_66               XOR2       B        In      -         10.483      -         
dcom0.dcom_uart0.scaler.I_66               XOR2       Y        Out     0.700     11.183      -         
scaler[15]                                 Net        -        -       1.758     -           20        
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       A        In      -         12.941      -         
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       Y        Out     0.401     13.342      -         
tick_2                                     Net        -        -       0.288     -           2         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        B        In      -         13.630      -         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        Y        Out     0.427     14.057      -         
scaler_2_sqmuxa[0]                         Net        -        -       1.656     -           17        
dcom0.dcom_uart0.r\.scaler_RNO_2[12]       NOR3B      B        In      -         15.713      -         
dcom0.dcom_uart0.r\.scaler_RNO_2[12]       NOR3B      Y        Out     0.453     16.166      -         
scaler_i_m[12]                             Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler_RNO[12]         NOR3       C        In      -         16.406      -         
dcom0.dcom_uart0.r\.scaler_RNO[12]         NOR3       Y        Out     0.561     16.967      -         
scaler_1_0_iv[12]                          Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler[12]             DFN1E0     D        In      -         17.207      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.609 is 7.295(41.4%) logic and 10.314(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.402
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.598

    - Propagation time:                      17.207
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -7.609

    Number of logic level(s):                14
    Starting point:                          dcom0.dcom_uart0.r\.tcnt[0] / Q
    Ending point:                            dcom0.dcom_uart0.r\.scaler[11] / D
    The start point is clocked by            top|clk50MHz [rising] on pin CLK
    The end   point is clocked by            top|clk50MHz [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
dcom0.dcom_uart0.r\.tcnt[0]                DFN1       Q        Out     0.550     0.550       -         
tcnt[0]                                    Net        -        -       0.884     -           4         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      B        In      -         1.434       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2[0]        NOR2B      Y        Out     0.469     1.903       -         
tcnt_RNITQC2[0]                            Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     A        In      -         2.143       -         
dcom0.dcom_uart0.r\.tcnt_RNITQC2_0[0]      CLKINT     Y        Out     0.130     2.273       -         
N_89                                       Net        -        -       1.195     -           59        
dcom0.dcom_uart0.scaler.I_26               XOR2       B        In      -         3.468       -         
dcom0.dcom_uart0.scaler.I_26               XOR2       Y        Out     0.700     4.168       -         
DWACT_ADD_CI_0_pog_array_0[0]              Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_75               AO1        A        In      -         4.408       -         
dcom0.dcom_uart0.scaler.I_75               AO1        Y        Out     0.388     4.796       -         
DWACT_ADD_CI_0_g_array_1[0]                Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_96               AO1        B        In      -         5.398       -         
dcom0.dcom_uart0.scaler.I_96               AO1        Y        Out     0.423     5.821       -         
DWACT_ADD_CI_0_g_array_2[0]                Net        -        -       0.884     -           4         
dcom0.dcom_uart0.scaler.I_83               AO1        B        In      -         6.705       -         
dcom0.dcom_uart0.scaler.I_83               AO1        Y        Out     0.423     7.128       -         
DWACT_ADD_CI_0_g_array_3[0]                Net        -        -       0.955     -           5         
dcom0.dcom_uart0.scaler.I_78               AO1        B        In      -         8.084       -         
dcom0.dcom_uart0.scaler.I_78               AO1        Y        Out     0.423     8.507       -         
DWACT_ADD_CI_0_g_array_10[0]               Net        -        -       0.602     -           3         
dcom0.dcom_uart0.scaler.I_102              AO1        B        In      -         9.109       -         
dcom0.dcom_uart0.scaler.I_102              AO1        Y        Out     0.423     9.532       -         
DWACT_ADD_CI_0_g_array_11_2[0]             Net        -        -       0.288     -           2         
dcom0.dcom_uart0.scaler.I_87               AO1        B        In      -         9.820       -         
dcom0.dcom_uart0.scaler.I_87               AO1        Y        Out     0.423     10.243      -         
DWACT_ADD_CI_0_g_array_12_6[0]             Net        -        -       0.240     -           1         
dcom0.dcom_uart0.scaler.I_66               XOR2       B        In      -         10.483      -         
dcom0.dcom_uart0.scaler.I_66               XOR2       Y        Out     0.700     11.183      -         
scaler[15]                                 Net        -        -       1.758     -           20        
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       A        In      -         12.941      -         
dcom0.dcom_uart0.r\.scaler_RNIIGOM3[15]    OR2A       Y        Out     0.401     13.342      -         
tick_2                                     Net        -        -       0.288     -           2         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        B        In      -         13.630      -         
dcom0.dcom_uart0.r\.rxen_RNIBEM79          MX2        Y        Out     0.427     14.057      -         
scaler_2_sqmuxa[0]                         Net        -        -       1.656     -           17        
dcom0.dcom_uart0.r\.scaler_RNO_2[11]       NOR3B      B        In      -         15.713      -         
dcom0.dcom_uart0.r\.scaler_RNO_2[11]       NOR3B      Y        Out     0.453     16.166      -         
scaler_i_m[11]                             Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler_RNO[11]         NOR3       C        In      -         16.406      -         
dcom0.dcom_uart0.r\.scaler_RNO[11]         NOR3       Y        Out     0.561     16.967      -         
scaler_1_0_iv[11]                          Net        -        -       0.240     -           1         
dcom0.dcom_uart0.r\.scaler[11]             DFN1E0     D        In      -         17.207      -         
=======================================================================================================
Total path delay (propagation time + setup) of 17.609 is 7.295(41.4%) logic and 10.314(58.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: M7A3P1000_FBGA144_-2
Report for cell top.behavioral
  Core Cell usage:
              cell count     area count*area
              AND2    53      1.0       53.0
             AND2A     4      1.0        4.0
              AND3    94      1.0       94.0
             AND3A     1      1.0        1.0
               AO1    31      1.0       31.0
              AO1A    22      1.0       22.0
              AO1B    15      1.0       15.0
              AO1C    33      1.0       33.0
              AO1D    18      1.0       18.0
              AOI1     4      1.0        4.0
             AOI1A     5      1.0        5.0
             AOI1B    39      1.0       39.0
              AX1C     1      1.0        1.0
              AX1E     2      1.0        2.0
              AXO2     2      1.0        2.0
             AXOI4     1      1.0        1.0
             AXOI5     1      1.0        1.0
            CLKINT     4      0.0        0.0
               GND    14      0.0        0.0
               INV     2      1.0        2.0
               MX2    63      1.0       63.0
              MX2B     9      1.0        9.0
              MX2C     8      1.0        8.0
              NOR2    54      1.0       54.0
             NOR2A    65      1.0       65.0
             NOR2B   112      1.0      112.0
              NOR3    18      1.0       18.0
             NOR3A    32      1.0       32.0
             NOR3B    78      1.0       78.0
             NOR3C    48      1.0       48.0
               OA1    13      1.0       13.0
              OA1A     8      1.0        8.0
              OA1B    16      1.0       16.0
              OA1C    17      1.0       17.0
              OAI1     6      1.0        6.0
               OR2    31      1.0       31.0
              OR2A    48      1.0       48.0
              OR2B    44      1.0       44.0
               OR3    12      1.0       12.0
              OR3A     3      1.0        3.0
              OR3B    10      1.0       10.0
              OR3C    18      1.0       18.0
               VCC    14      0.0        0.0
              XA1A    13      1.0       13.0
              XA1B     5      1.0        5.0
              XA1C     5      1.0        5.0
             XNOR2    43      1.0       43.0
              XOR2   114      1.0      114.0
              ZOR3     3      1.0        3.0


              DFN1   104      1.0      104.0
            DFN1C0    77      1.0       77.0
            DFN1E0    51      1.0       51.0
          DFN1E0C0    18      1.0       18.0
          DFN1E0P0    12      1.0       12.0
            DFN1E1   152      1.0      152.0
          DFN1E1C0    18      1.0       18.0
          DFN1E1P0     2      1.0        2.0
            DFN1P0     2      1.0        2.0
              DLN1    23      1.0       23.0
                   -----          ----------
             TOTAL  1715              1683.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     3
            OUTBUF     4
                   -----
             TOTAL     8


Core Cells         : 1683 of 24576 (7%)
IO Cells           : 8

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!
Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Thu Aug 18 14:03:26 2011

###########################################################]
