// Seed: 4111560372
module module_0 #(
    parameter id_0 = 32'd50
) (
    output wor  _id_0,
    output wor  id_1,
    output wand id_2 [-1 : id_0]
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd63
) (
    input wand id_0,
    input supply0 id_1[-1 : id_2]
    , id_7,
    output supply1 _id_2,
    input tri0 id_3,
    output wand id_4,
    input uwire id_5
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_4
  );
endmodule
module module_2 (
    input supply1 id_0,
    output uwire id_1#(
        .id_13(-1),
        .id_14(1 * 1),
        .id_15((1)),
        .id_16(1),
        .id_17(-1),
        .id_18(-1),
        .id_19(-1),
        .id_20(1),
        .id_21(1 + 1),
        .id_22(-1),
        .id_23({1{1}}),
        .id_24(1),
        .id_25(-1)
    ),
    input supply1 id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    input supply0 id_7,
    input tri1 id_8,
    input wor id_9,
    input wire id_10,
    input wire id_11
);
  always begin : LABEL_0
    id_25 <= 1;
  end
endmodule
module module_3 (
    output wor   id_0,
    input  tri   id_1,
    input  wand  id_2,
    output logic id_3,
    input  wand  id_4
);
  id_6 :
  assert property (@(1) -1)
    `define pp_7 0
  id_8 :
  assert property (@(posedge -1) 1'b0) id_6 <= -1 + 1;
  always @(posedge id_1 or posedge {1, (id_1)}) id_3 <= -1;
  id_9(
      1'd0
  );
  tri0 id_10 = id_1;
  assign `pp_7 = 1;
  logic id_11, id_12;
  assign id_9 = {1'b0};
  module_2 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_4,
      id_4,
      id_2,
      id_4,
      id_1,
      id_4
  );
  assign modCall_1.id_4 = 0;
  assign id_10 = -1;
  string id_13 = "";
  assign id_3 = 1;
endmodule
