

================================================================
== Vitis HLS Report for 'yuv_scale'
================================================================
* Date:           Mon Nov  1 17:43:34 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40009|  2457609|  0.400 ms|  24.576 ms|  40009|  2457609|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |    40004|  2457604|         6|          1|          1|  40000 ~ 2457600|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 13 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_height_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_height_read" [yuv_filter.c:111]   --->   Operation 15 'read' 'in_height_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_width_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_width_read" [yuv_filter.c:111]   --->   Operation 16 'read' 'in_width_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i16 %in_width_read_1" [yuv_filter.c:111]   --->   Operation 17 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i16 %in_height_read_1" [yuv_filter.c:111]   --->   Operation 18 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln111 = mul i32 %zext_ln111, i32 %zext_ln111_1" [yuv_filter.c:111]   --->   Operation 19 'mul' 'mul_ln111' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln129 = store i32 0, i32 %indvar_flatten" [yuv_filter.c:129]   --->   Operation 20 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln129 = store i16 0, i16 %x" [yuv_filter.c:129]   --->   Operation 21 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln129 = store i16 0, i16 %y" [yuv_filter.c:129]   --->   Operation 22 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 23 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln111 = mul i32 %zext_ln111, i32 %zext_ln111_1" [yuv_filter.c:111]   --->   Operation 23 'mul' 'mul_ln111' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 24 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln111 = mul i32 %zext_ln111, i32 %zext_ln111_1" [yuv_filter.c:111]   --->   Operation 24 'mul' 'mul_ln111' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%V_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %V_scale" [yuv_filter.c:111]   --->   Operation 25 'read' 'V_scale_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%U_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %U_scale" [yuv_filter.c:111]   --->   Operation 26 'read' 'U_scale_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%Y_scale_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %Y_scale" [yuv_filter.c:111]   --->   Operation 27 'read' 'Y_scale_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %Y_scale_read" [yuv_filter.c:137]   --->   Operation 28 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %U_scale_read" [yuv_filter.c:138]   --->   Operation 29 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %V_scale_read" [yuv_filter.c:139]   --->   Operation 30 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln111 = mul i32 %zext_ln111, i32 %zext_ln111_1" [yuv_filter.c:111]   --->   Operation 31 'mul' 'mul_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln129 = br void" [yuv_filter.c:129]   --->   Operation 32 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [yuv_filter.c:129]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.47ns)   --->   "%icmp_ln129 = icmp_eq  i32 %indvar_flatten_load, i32 %mul_ln111" [yuv_filter.c:129]   --->   Operation 34 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (2.55ns)   --->   "%add_ln129 = add i32 %indvar_flatten_load, i32 1" [yuv_filter.c:129]   --->   Operation 35 'add' 'add_ln129' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %._crit_edge.loopexit, void %._crit_edge7.loopexit" [yuv_filter.c:129]   --->   Operation 36 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [yuv_filter.c:132]   --->   Operation 37 'load' 'y_load' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (2.42ns)   --->   "%icmp_ln132 = icmp_eq  i16 %y_load, i16 %in_height_read_1" [yuv_filter.c:132]   --->   Operation 38 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln129)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.80ns)   --->   "%select_ln118 = select i1 %icmp_ln132, i16 0, i16 %y_load" [yuv_filter.c:118]   --->   Operation 39 'select' 'select_ln118' <Predicate = (!icmp_ln129)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (2.07ns)   --->   "%y_1 = add i16 %select_ln118, i16 1" [yuv_filter.c:132]   --->   Operation 40 'add' 'y_1' <Predicate = (!icmp_ln129)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln129 = store i32 %add_ln129, i32 %indvar_flatten" [yuv_filter.c:129]   --->   Operation 41 'store' 'store_ln129' <Predicate = (!icmp_ln129)> <Delay = 1.58>
ST_5 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln132 = store i16 %y_1, i16 %y" [yuv_filter.c:132]   --->   Operation 42 'store' 'store_ln132' <Predicate = (!icmp_ln129)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.96>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [yuv_filter.c:129]   --->   Operation 43 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (2.07ns)   --->   "%x_2 = add i16 %x_load, i16 1" [yuv_filter.c:129]   --->   Operation 44 'add' 'x_2' <Predicate = (icmp_ln132)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.80ns)   --->   "%select_ln118_1 = select i1 %icmp_ln132, i16 %x_2, i16 %x_load" [yuv_filter.c:118]   --->   Operation 45 'select' 'select_ln118_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i16 %select_ln118_1" [yuv_filter.c:134]   --->   Operation 46 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln134, i10 0" [yuv_filter.c:134]   --->   Operation 47 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = trunc i16 %select_ln118_1" [yuv_filter.c:134]   --->   Operation 48 'trunc' 'trunc_ln134_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln134_1, i8 0" [yuv_filter.c:134]   --->   Operation 49 'bitconcatenate' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln134 = add i22 %tmp_cast, i22 %tmp_1_cast" [yuv_filter.c:134]   --->   Operation 50 'add' 'add_ln134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i16 %select_ln118" [yuv_filter.c:134]   --->   Operation 51 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (4.07ns) (root node of TernaryAdder)   --->   "%add_ln134_1 = add i22 %add_ln134, i22 %zext_ln134" [yuv_filter.c:134]   --->   Operation 52 'add' 'add_ln134_1' <Predicate = true> <Delay = 4.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln118 = store i16 %select_ln118_1, i16 %x" [yuv_filter.c:118]   --->   Operation 53 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i22 %add_ln134_1" [yuv_filter.c:134]   --->   Operation 54 'zext' 'zext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln134_1" [yuv_filter.c:134]   --->   Operation 55 'getelementptr' 'in_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln134_1" [yuv_filter.c:135]   --->   Operation 56 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln134_1" [yuv_filter.c:136]   --->   Operation 57 'getelementptr' 'in_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [2/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:134]   --->   Operation 58 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 59 [2/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:135]   --->   Operation 59 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 60 [2/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:136]   --->   Operation 60 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 61 [1/2] (3.25ns)   --->   "%Y = load i22 %in_channels_ch1_addr" [yuv_filter.c:134]   --->   Operation 61 'load' 'Y' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 62 [1/2] (3.25ns)   --->   "%U = load i22 %in_channels_ch2_addr" [yuv_filter.c:135]   --->   Operation 62 'load' 'U' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 63 [1/2] (3.25ns)   --->   "%V = load i22 %in_channels_ch3_addr" [yuv_filter.c:136]   --->   Operation 63 'load' 'V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 9 <SV = 8> <Delay = 4.17>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i8 %Y" [yuv_filter.c:137]   --->   Operation 64 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (4.17ns)   --->   "%mul_ln137 = mul i15 %zext_ln137_1, i15 %zext_ln137" [yuv_filter.c:137]   --->   Operation 65 'mul' 'mul_ln137' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln138_1 = zext i8 %U" [yuv_filter.c:138]   --->   Operation 66 'zext' 'zext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (4.17ns)   --->   "%mul_ln138 = mul i15 %zext_ln138_1, i15 %zext_ln138" [yuv_filter.c:138]   --->   Operation 67 'mul' 'mul_ln138' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i8 %V" [yuv_filter.c:139]   --->   Operation 68 'zext' 'zext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (4.17ns)   --->   "%mul_ln139 = mul i15 %zext_ln139_1, i15 %zext_ln139" [yuv_filter.c:139]   --->   Operation 69 'mul' 'mul_ln139' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln137, i32 7, i32 14" [yuv_filter.c:140]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln138, i32 7, i32 14" [yuv_filter.c:141]   --->   Operation 71 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln139, i32 7, i32 14" [yuv_filter.c:142]   --->   Operation 72 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_str"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln118 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [yuv_filter.c:118]   --->   Operation 75 'specpipeline' 'specpipeline_ln118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [yuv_filter.c:118]   --->   Operation 76 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln134_1" [yuv_filter.c:140]   --->   Operation 77 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln134_1" [yuv_filter.c:141]   --->   Operation 78 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln134_1" [yuv_filter.c:142]   --->   Operation 79 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln140 = store i8 %trunc_ln, i22 %out_channels_ch1_addr" [yuv_filter.c:140]   --->   Operation 80 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 81 [1/1] (3.25ns)   --->   "%store_ln141 = store i8 %trunc_ln1, i22 %out_channels_ch2_addr" [yuv_filter.c:141]   --->   Operation 81 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 82 [1/1] (3.25ns)   --->   "%store_ln142 = store i8 %trunc_ln2, i22 %out_channels_ch3_addr" [yuv_filter.c:142]   --->   Operation 82 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %in_width_read_1" [yuv_filter.c:145]   --->   Operation 84 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %in_height_read_1" [yuv_filter.c:145]   --->   Operation 85 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln145 = ret i32 %mrv_1" [yuv_filter.c:145]   --->   Operation 86 'ret' 'ret_ln145' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	wire read operation ('in.height', yuv_filter.c:111) on port 'in_height_read' (yuv_filter.c:111) [18]  (0 ns)
	'mul' operation of DSP[25] ('mul_ln111', yuv_filter.c:111) [25]  (2.15 ns)

 <State 2>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[25] ('mul_ln111', yuv_filter.c:111) [25]  (2.15 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[25] ('mul_ln111', yuv_filter.c:111) [25]  (2.15 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 6.9ns
The critical path consists of the following:
	'load' operation ('y_load', yuv_filter.c:132) on local variable 'y' [36]  (0 ns)
	'icmp' operation ('icmp_ln132', yuv_filter.c:132) [41]  (2.43 ns)
	'select' operation ('select_ln118', yuv_filter.c:118) [42]  (0.805 ns)
	'add' operation ('y', yuv_filter.c:132) [75]  (2.08 ns)
	'store' operation ('store_ln132', yuv_filter.c:132) of variable 'y', yuv_filter.c:132 on local variable 'y' [78]  (1.59 ns)

 <State 6>: 6.96ns
The critical path consists of the following:
	'load' operation ('x_load', yuv_filter.c:129) on local variable 'x' [37]  (0 ns)
	'add' operation ('x', yuv_filter.c:129) [38]  (2.08 ns)
	'select' operation ('select_ln118_1', yuv_filter.c:118) [43]  (0.805 ns)
	'add' operation ('add_ln134', yuv_filter.c:134) [48]  (0 ns)
	'add' operation ('add_ln134_1', yuv_filter.c:134) [52]  (4.08 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('in_channels_ch1_addr', yuv_filter.c:134) [54]  (0 ns)
	'load' operation ('Y', yuv_filter.c:134) on array 'in_channels_ch1' [60]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('Y', yuv_filter.c:134) on array 'in_channels_ch1' [60]  (3.25 ns)

 <State 9>: 4.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln137', yuv_filter.c:137) [64]  (4.17 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('out_channels_ch1_addr', yuv_filter.c:140) [57]  (0 ns)
	'store' operation ('store_ln140', yuv_filter.c:140) of variable 'trunc_ln', yuv_filter.c:140 on array 'out_channels_ch1' [70]  (3.25 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
