{"kind":"article","variants":[{"paths":["\/documentation\/vhdlparsing\/forloop\/equatable-implementations"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop\/Equatable-Implementations","interfaceLanguage":"swift"},"sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop"]]},"topicSections":[{"generated":true,"title":"Operators","identifiers":["doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop\/!=(_:_:)"]}],"schemaVersion":{"minor":3,"major":0,"patch":0},"metadata":{"modules":[{"name":"VHDLParsing"}],"roleHeading":"API Collection","role":"collectionGroup","title":"Equatable Implementations"},"references":{"doc://VHDLParsing/documentation/VHDLParsing/ForLoop/!=(_:_:)":{"url":"\/documentation\/vhdlparsing\/forloop\/!=(_:_:)","title":"!=(_:_:)","abstract":[],"type":"topic","role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"!=","kind":"identifier"},{"text":" ","kind":"text"},{"text":"(","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"Self","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop\/!=(_:_:)"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/ForLoop":{"kind":"symbol","abstract":[{"type":"text","text":"A structure for definine "},{"inlineContent":[{"text":"synchronous","type":"text"}],"type":"emphasis"},{"type":"text","text":" for loops."}],"role":"symbol","navigatorTitle":[{"text":"ForLoop","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/ForLoop","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"ForLoop","kind":"identifier"}],"type":"topic","title":"ForLoop","url":"\/documentation\/vhdlparsing\/forloop"}}}