============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.13 - v14.10-s027_1
  Generated on:           Oct 05 2019  05:27:36 pm
  Module:                 fsm
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

     Pin           Type      Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
(clock clk)       launch                                  0 R 
state_reg[2]/CK                             0             0 R 
state_reg[2]/Q    DFFHQX1         6  2.0   62  +218     218 F 
g4229/AN                                         +0     218   
g4229/Y           NAND2BX1        4  1.5  116  +139     357 F 
g4177/C                                          +0     357   
g4177/Y           NOR3X1          2  0.6   96  +116     473 R 
g4157/D                                          +0     473   
g4157/Y           NAND4XL         1  0.3  198  +178     651 F 
g4149/B                                          +0     651   
g4149/Y           NOR2X1          2  0.6   72  +142     794 R 
g4131/D                                          +0     794   
g4131/Y           NAND4X1         2  0.8  214  +175     968 F 
g4121/B0                                         +0     968   
g4121/Y           OAI2BB1X1       2  0.6   63  +144    1112 R 
g4118/AN                                         +0    1112   
g4118/Y           NAND3BXL        2  0.6   70   +90    1201 R 
g4109/C                                          +0    1201   
g4109/Y           NAND3BXL        2  0.7  185  +157    1358 F 
g4108/A                                          +0    1358   
g4108/Y           INVX1           1  0.4   47  +118    1476 R 
g4092/B0                                         +0    1476   
g4092/Y           AOI221X1        1  0.2  107   +94    1570 F 
g4089/C                                          +0    1570   
g4089/Y           NAND3BXL        1  0.3   68   +85    1655 R 
state_reg[2]/D    DFFHQX1                        +0    1655   
state_reg[2]/CK   setup                     0  +139    1794 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)       capture                            100000 R 
--------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   98206ps 
Start-point  : state_reg[2]/CK
End-point    : state_reg[2]/D
