#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561f3ecc8f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561f3eca25a0 .scope module, "axis_i2s2" "axis_i2s2" 3 24;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "axis_clk";
    .port_info 1 /INPUT 1 "axis_resetn";
    .port_info 2 /INPUT 32 "tx_axis_c_data";
    .port_info 3 /INPUT 1 "tx_axis_c_valid";
    .port_info 4 /OUTPUT 1 "tx_axis_c_ready";
    .port_info 5 /INPUT 1 "tx_axis_c_last";
    .port_info 6 /OUTPUT 32 "rx_axis_p_data";
    .port_info 7 /OUTPUT 1 "rx_axis_p_valid";
    .port_info 8 /INPUT 1 "rx_axis_p_ready";
    .port_info 9 /OUTPUT 1 "rx_axis_p_last";
    .port_info 10 /OUTPUT 1 "tx_mclk";
    .port_info 11 /OUTPUT 1 "tx_lrck";
    .port_info 12 /OUTPUT 1 "tx_sclk";
    .port_info 13 /OUTPUT 1 "tx_sdout";
    .port_info 14 /OUTPUT 1 "rx_mclk";
    .port_info 15 /OUTPUT 1 "rx_lrck";
    .port_info 16 /OUTPUT 1 "rx_sclk";
    .port_info 17 /INPUT 1 "rx_sdin";
P_0x561f3ebfce30 .param/l "EOF_COUNT" 1 3 48, C4<111000111>;
o0x7fd0c0294078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x561f3ec8e110 .functor BUFZ 1, o0x7fd0c0294078, C4<0>, C4<0>, C4<0>;
L_0x561f3ec8edc0 .functor BUFZ 1, L_0x561f3ecef320, C4<0>, C4<0>, C4<0>;
L_0x561f3ec8f980 .functor BUFZ 1, L_0x561f3ecef420, C4<0>, C4<0>, C4<0>;
L_0x561f3ec90620 .functor BUFZ 1, L_0x561f3ec8e110, C4<0>, C4<0>, C4<0>;
L_0x561f3ec0d290 .functor BUFZ 1, L_0x561f3ecef320, C4<0>, C4<0>, C4<0>;
L_0x561f3ecef6c0 .functor BUFZ 1, L_0x561f3ecef420, C4<0>, C4<0>, C4<0>;
L_0x561f3ecef7a0 .functor BUFZ 1, L_0x561f3ec8e110, C4<0>, C4<0>, C4<0>;
L_0x7fd0c024b018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x561f3ecef940 .functor XNOR 1, v0x561f3ecdd5f0_0, L_0x7fd0c024b018, C4<0>, C4<0>;
v0x561f3ec8cc40_0 .net/2u *"_ivl_20", 0 0, L_0x7fd0c024b018;  1 drivers
v0x561f3ec8e230_0 .net *"_ivl_22", 0 0, L_0x561f3ecef940;  1 drivers
v0x561f3ec8eee0_0 .net "axis_clk", 0 0, o0x7fd0c0294078;  0 drivers
o0x7fd0c02940a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ec8faa0_0 .net "axis_resetn", 0 0, o0x7fd0c02940a8;  0 drivers
v0x561f3ec90780_0 .var "count", 8 0;
v0x561f3ec3fc70_0 .net "din_sync", 0 0, L_0x561f3ecef810;  1 drivers
v0x561f3ecdd2b0_0 .var "din_sync_shift", 2 0;
v0x561f3ecdd390_0 .net "lrck", 0 0, L_0x561f3ecef320;  1 drivers
v0x561f3ecdd450_0 .net "mclk", 0 0, L_0x561f3ec8e110;  1 drivers
v0x561f3ecdd510_0 .net "rx_axis_p_data", 31 0, L_0x561f3ecefab0;  1 drivers
v0x561f3ecdd5f0_0 .var "rx_axis_p_last", 0 0;
o0x7fd0c0294228 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ecdd6b0_0 .net "rx_axis_p_ready", 0 0, o0x7fd0c0294228;  0 drivers
v0x561f3ecdd770_0 .var "rx_axis_p_valid", 0 0;
v0x561f3ecdd830_0 .var "rx_data_l", 31 0;
v0x561f3ecdd910_0 .var "rx_data_l_shift", 23 0;
v0x561f3ecdd9f0_0 .var "rx_data_r", 31 0;
v0x561f3ecddad0_0 .var "rx_data_r_shift", 23 0;
v0x561f3ecddbb0_0 .net "rx_lrck", 0 0, L_0x561f3ec0d290;  1 drivers
v0x561f3ecddc70_0 .net "rx_mclk", 0 0, L_0x561f3ecef7a0;  1 drivers
v0x561f3ecddd30_0 .net "rx_sclk", 0 0, L_0x561f3ecef6c0;  1 drivers
o0x7fd0c02943d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ecdddf0_0 .net "rx_sdin", 0 0, o0x7fd0c02943d8;  0 drivers
v0x561f3ecddeb0_0 .net "sclk", 0 0, L_0x561f3ecef420;  1 drivers
o0x7fd0c0294438 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f3ecddf70_0 .net "tx_axis_c_data", 31 0, o0x7fd0c0294438;  0 drivers
o0x7fd0c0294468 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ecde050_0 .net "tx_axis_c_last", 0 0, o0x7fd0c0294468;  0 drivers
v0x561f3ecde110_0 .var "tx_axis_c_ready", 0 0;
o0x7fd0c02944c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ecde1d0_0 .net "tx_axis_c_valid", 0 0, o0x7fd0c02944c8;  0 drivers
v0x561f3ecde290_0 .var "tx_data_l", 31 0;
v0x561f3ecde370_0 .var "tx_data_l_shift", 23 0;
v0x561f3ecde450_0 .var "tx_data_r", 31 0;
v0x561f3ecde530_0 .var "tx_data_r_shift", 23 0;
v0x561f3ecde610_0 .net "tx_lrck", 0 0, L_0x561f3ec8edc0;  1 drivers
v0x561f3ecde6d0_0 .net "tx_mclk", 0 0, L_0x561f3ec90620;  1 drivers
v0x561f3ecde790_0 .net "tx_sclk", 0 0, L_0x561f3ec8f980;  1 drivers
v0x561f3ecdea60_0 .var "tx_sdout", 0 0;
E_0x561f3ec656a0 .event posedge, v0x561f3ec8eee0_0;
E_0x561f3ec0d1b0 .event edge, v0x561f3ecde530_0, v0x561f3ecde370_0, v0x561f3ec90780_0;
L_0x561f3ecef320 .part v0x561f3ec90780_0, 8, 1;
L_0x561f3ecef420 .part v0x561f3ec90780_0, 2, 1;
L_0x561f3ecef810 .part v0x561f3ecdd2b0_0, 2, 1;
L_0x561f3ecefab0 .functor MUXZ 32, v0x561f3ecdd830_0, v0x561f3ecdd9f0_0, L_0x561f3ecef940, C4<>;
S_0x561f3ec91580 .scope module, "dff" "dff" 4 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "d_i";
    .port_info 3 /OUTPUT 1 "q_o";
P_0x561f3eca37e0 .param/l "reset_val_p" 0 4 5, C4<0>;
L_0x561f3ecefbd0 .functor BUFZ 1, v0x561f3ecdf040_0, C4<0>, C4<0>, C4<0>;
o0x7fd0c02949d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ec8b540_0 .net "clk_i", 0 0, o0x7fd0c02949d8;  0 drivers
o0x7fd0c0294a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ecdeea0_0 .net "d_i", 0 0, o0x7fd0c0294a08;  0 drivers
v0x561f3ecdef80_0 .net "q_o", 0 0, L_0x561f3ecefbd0;  1 drivers
v0x561f3ecdf040_0 .var "q_r", 0 0;
o0x7fd0c0294a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ecdf120_0 .net "reset_i", 0 0, o0x7fd0c0294a98;  0 drivers
E_0x561f3ecc9800 .event posedge, v0x561f3ec8b540_0;
S_0x561f3ec86270 .scope module, "inv" "inv" 5 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /OUTPUT 1 "b_o";
o0x7fd0c0294b88 .functor BUFZ 1, C4<z>; HiZ drive
L_0x561f3ecefca0 .functor NOT 1, o0x7fd0c0294b88, C4<0>, C4<0>, C4<0>;
v0x561f3ecdf280_0 .net "a_i", 0 0, o0x7fd0c0294b88;  0 drivers
v0x561f3ecdf380_0 .net "b_o", 0 0, L_0x561f3ecefca0;  1 drivers
S_0x561f3ec85f80 .scope module, "lfsr" "lfsr" 6 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 5 "data_o";
P_0x561f3ecb4650 .param/l "width_p" 0 6 2, +C4<00000000000000000000000000000101>;
L_0x561f3ecefd70 .functor BUFZ 5, v0x561f3ece01c0_0, C4<00000>, C4<00000>, C4<00000>;
o0x7fd0c0294c48 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ece0000_0 .net "clk_i", 0 0, o0x7fd0c0294c48;  0 drivers
v0x561f3ece00e0_0 .net "data_o", 4 0, L_0x561f3ecefd70;  1 drivers
v0x561f3ece01c0_0 .var "dff_l", 4 0;
o0x7fd0c0294cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ece02b0_0 .net "reset_i", 0 0, o0x7fd0c0294cd8;  0 drivers
S_0x561f3ecdf4c0 .scope generate, "genblk1[1]" "genblk1[1]" 6 26, 6 26 0, S_0x561f3ec85f80;
 .timescale -9 -12;
P_0x561f3ecdf6c0 .param/l "i" 0 6 26, +C4<01>;
E_0x561f3ecc9840 .event posedge, v0x561f3ece0000_0;
S_0x561f3ecdf7c0 .scope generate, "genblk1[2]" "genblk1[2]" 6 26, 6 26 0, S_0x561f3ec85f80;
 .timescale -9 -12;
P_0x561f3ecdf9e0 .param/l "i" 0 6 26, +C4<010>;
S_0x561f3ecdfaa0 .scope generate, "genblk1[3]" "genblk1[3]" 6 26, 6 26 0, S_0x561f3ec85f80;
 .timescale -9 -12;
P_0x561f3ecdfc80 .param/l "i" 0 6 26, +C4<011>;
S_0x561f3ecdfd40 .scope generate, "genblk1[4]" "genblk1[4]" 6 26, 6 26 0, S_0x561f3ec85f80;
 .timescale -9 -12;
P_0x561f3ecdff20 .param/l "i" 0 6 26, +C4<0100>;
S_0x561f3ec95870 .scope module, "shift" "shift" 7 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "data_i";
    .port_info 3 /OUTPUT 5 "data_o";
P_0x561f3ec2f530 .param/l "depth_p" 0 7 2, +C4<00000000000000000000000000000101>;
P_0x561f3ec2f570 .param/l "reset_val_p" 0 7 3, C4<00000>;
L_0x561f3ecefe40 .functor BUFZ 5, v0x561f3ece0530_0, C4<00000>, C4<00000>, C4<00000>;
o0x7fd0c0294d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ece0430_0 .net "clk_i", 0 0, o0x7fd0c0294d98;  0 drivers
v0x561f3ece0530_0 .var "data_c", 4 0;
o0x7fd0c0294df8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ece0610_0 .net "data_i", 0 0, o0x7fd0c0294df8;  0 drivers
v0x561f3ece0700_0 .net "data_o", 4 0, L_0x561f3ecefe40;  1 drivers
o0x7fd0c0294e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f3ece07e0_0 .net "reset_i", 0 0, o0x7fd0c0294e58;  0 drivers
E_0x561f3ecc9c30 .event posedge, v0x561f3ece0430_0;
S_0x561f3ecb13d0 .scope module, "testbench" "testbench" 8 3;
 .timescale -9 -12;
v0x561f3eceeef0_0 .net "clk_i", 0 0, v0x561f3ece0c70_0;  1 drivers
v0x561f3ecef020_0 .net "fstep_o", 31 0, L_0x561f3ed00cd0;  1 drivers
v0x561f3ecef110_0 .net "reset_i", 0 0, L_0x561f3ed00a50;  1 drivers
v0x561f3ecef1e0_0 .net "second", 0 0, L_0x561f3ed00d90;  1 drivers
v0x561f3ecef280_0 .var "startbutton_i", 0 0;
L_0x561f3ed00b40 .cast/2 1, v0x561f3ece0c70_0;
S_0x561f3ece0990 .scope module, "cg" "nonsynth_clock_gen" 8 13, 9 1 0, S_0x561f3ecb13d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk_o";
P_0x561f3ece0b90 .param/l "cycle_time_p" 0 9 2, +C4<00000000000000000000000000101100>;
v0x561f3ece0c70_0 .var/2u "clk_o", 0 0;
S_0x561f3ece0d90 .scope module, "dut" "statemachine" 8 26, 10 1 0, S_0x561f3ecb13d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "startbutton_i";
    .port_info 3 /OUTPUT 32 "fstep_o";
    .port_info 4 /OUTPUT 1 "second";
enum0x561f3ebe9b80 .enum4 (2)
   "init" 2'b00,
   "playnote" 2'b01,
   "pause" 2'b10,
   "done" 2'b11
 ;
L_0x561f3ed00cd0 .functor BUFZ 32, v0x561f3ecec810_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f3ed01490 .functor OR 1, L_0x561f3ed00a50, v0x561f3eced200_0, C4<0>, C4<0>;
L_0x561f3ed01bc0 .functor OR 1, L_0x561f3ed00a50, v0x561f3ececf90_0, C4<0>, C4<0>;
L_0x7fd0c024b180 .functor BUFT 1, C4<10110>, C4<0>, C4<0>, C4<0>;
v0x561f3ecec710_0 .net/2u *"_ivl_0", 4 0, L_0x7fd0c024b180;  1 drivers
v0x561f3ecec810_0 .var "cfstep_l", 31 0;
v0x561f3ecec8f0_0 .net "clk_i", 0 0, v0x561f3ece0c70_0;  alias, 1 drivers
v0x561f3ecec990_0 .var "cstate_l", 1 0;
v0x561f3ececa70_0 .net "endofnotes", 0 0, L_0x561f3ed00be0;  1 drivers
v0x561f3ececb50_0 .net "fstep_o", 31 0, L_0x561f3ed00cd0;  alias, 1 drivers
v0x561f3ececc30_0 .var "ncounter", 4 0;
v0x561f3ececd10_0 .var "nfstep_l", 31 0;
v0x561f3ececdf0 .array "notes_to_play", 22 0, 31 0;
v0x561f3ececeb0_0 .var "nstate_l", 1 0;
v0x561f3ececf90_0 .var "pausecounter_reset", 0 0;
v0x561f3eced070_0 .net "pausecounterout", 24 0, L_0x561f3ed018d0;  1 drivers
v0x561f3eced130_0 .var "pausecounterup", 0 0;
v0x561f3eced200_0 .var "playcounter_reset", 0 0;
v0x561f3eced2c0_0 .net "playcounterout", 24 0, L_0x561f3ed011f0;  1 drivers
v0x561f3eced3b0_0 .var "playcounterup", 0 0;
v0x561f3eced480_0 .net "reset_i", 0 0, L_0x561f3ed00a50;  alias, 1 drivers
v0x561f3eced540_0 .net "second", 0 0, L_0x561f3ed00d90;  alias, 1 drivers
v0x561f3eced620_0 .net "startbutton_i", 0 0, v0x561f3ecef280_0;  1 drivers
L_0x561f3ed00be0 .cmp/eq 5, v0x561f3ececc30_0, L_0x7fd0c024b180;
L_0x561f3ed00d90 .part L_0x561f3ed011f0, 24, 1;
S_0x561f3ece1020 .scope module, "pausecounter_inst" "counter" 10 57, 11 1 0, S_0x561f3ece0d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "up_i";
    .port_info 3 /INPUT 1 "down_i";
    .port_info 4 /OUTPUT 25 "counter_o";
P_0x561f3ece1220 .param/l "width_p" 0 11 2, +C4<00000000000000000000000000011001>;
L_0x561f3ed018d0 .functor BUFZ 25, v0x561f3ece66e0_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x561f3ece63a0_0 .var "addin_l", 24 0;
v0x561f3ece6460_0 .net "clk_i", 0 0, v0x561f3ece0c70_0;  alias, 1 drivers
v0x561f3ece6530_0 .net "counter_o", 24 0, L_0x561f3ed018d0;  alias, 1 drivers
v0x561f3ece6600_0 .net "dffin_l", 24 0, L_0x561f3ed01ad0;  1 drivers
v0x561f3ece66e0_0 .var "dffout_l", 24 0;
L_0x7fd0c024b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f3ece67f0_0 .net "down_i", 0 0, L_0x7fd0c024b330;  1 drivers
v0x561f3ece68b0_0 .net "ofv", 0 0, L_0x561f3ed019e0;  1 drivers
v0x561f3ece6990_0 .net "reset_i", 0 0, L_0x561f3ed01bc0;  1 drivers
v0x561f3ece6a70_0 .net "up_i", 0 0, v0x561f3eced130_0;  1 drivers
E_0x561f3ece13a0 .event edge, v0x561f3ece6a70_0, v0x561f3ece67f0_0;
L_0x561f3ed019e0 .part L_0x561f3ed01830, 25, 1;
L_0x561f3ed01ad0 .part L_0x561f3ed01830, 0, 25;
S_0x561f3ece1420 .scope module, "adder_inst" "adder" 11 33, 11 91 0, S_0x561f3ece1020;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a_i";
    .port_info 1 /INPUT 25 "b_i";
    .port_info 2 /OUTPUT 26 "sum_o";
P_0x561f3ece1620 .param/l "width_p" 0 11 92, +C4<00000000000000000000000000011001>;
v0x561f3ece1760_0 .net *"_ivl_0", 25 0, L_0x561f3ed01620;  1 drivers
L_0x7fd0c024b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f3ece1860_0 .net *"_ivl_3", 0 0, L_0x7fd0c024b2a0;  1 drivers
v0x561f3ece1940_0 .net *"_ivl_4", 25 0, L_0x561f3ed016f0;  1 drivers
L_0x7fd0c024b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f3ece1a30_0 .net *"_ivl_7", 0 0, L_0x7fd0c024b2e8;  1 drivers
v0x561f3ece1b10_0 .net "a_i", 24 0, v0x561f3ece66e0_0;  1 drivers
v0x561f3ece1c40_0 .net "b_i", 24 0, v0x561f3ece63a0_0;  1 drivers
v0x561f3ece1d20_0 .net "sum_o", 25 0, L_0x561f3ed01830;  1 drivers
L_0x561f3ed01620 .concat [ 25 1 0 0], v0x561f3ece66e0_0, L_0x7fd0c024b2a0;
L_0x561f3ed016f0 .concat [ 25 1 0 0], v0x561f3ece63a0_0, L_0x7fd0c024b2e8;
L_0x561f3ed01830 .arith/sum 26, L_0x561f3ed01620, L_0x561f3ed016f0;
S_0x561f3ece1e80 .scope generate, "genblk1[0]" "genblk1[0]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece2080 .param/l "i" 0 11 72, +C4<00>;
E_0x561f3ece2140 .event posedge, v0x561f3ece0c70_0;
S_0x561f3ece21a0 .scope generate, "genblk1[1]" "genblk1[1]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece23a0 .param/l "i" 0 11 72, +C4<01>;
S_0x561f3ece2460 .scope generate, "genblk1[2]" "genblk1[2]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece2640 .param/l "i" 0 11 72, +C4<010>;
S_0x561f3ece2720 .scope generate, "genblk1[3]" "genblk1[3]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece2950 .param/l "i" 0 11 72, +C4<011>;
S_0x561f3ece2a30 .scope generate, "genblk1[4]" "genblk1[4]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece2c10 .param/l "i" 0 11 72, +C4<0100>;
S_0x561f3ece2cf0 .scope generate, "genblk1[5]" "genblk1[5]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece2ed0 .param/l "i" 0 11 72, +C4<0101>;
S_0x561f3ece2fb0 .scope generate, "genblk1[6]" "genblk1[6]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece3190 .param/l "i" 0 11 72, +C4<0110>;
S_0x561f3ece3270 .scope generate, "genblk1[7]" "genblk1[7]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece2900 .param/l "i" 0 11 72, +C4<0111>;
S_0x561f3ece34e0 .scope generate, "genblk1[8]" "genblk1[8]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece36c0 .param/l "i" 0 11 72, +C4<01000>;
S_0x561f3ece37a0 .scope generate, "genblk1[9]" "genblk1[9]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece3980 .param/l "i" 0 11 72, +C4<01001>;
S_0x561f3ece3a60 .scope generate, "genblk1[10]" "genblk1[10]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece3c40 .param/l "i" 0 11 72, +C4<01010>;
S_0x561f3ece3d20 .scope generate, "genblk1[11]" "genblk1[11]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece3f00 .param/l "i" 0 11 72, +C4<01011>;
S_0x561f3ece3fe0 .scope generate, "genblk1[12]" "genblk1[12]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece41c0 .param/l "i" 0 11 72, +C4<01100>;
S_0x561f3ece42a0 .scope generate, "genblk1[13]" "genblk1[13]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece4480 .param/l "i" 0 11 72, +C4<01101>;
S_0x561f3ece4560 .scope generate, "genblk1[14]" "genblk1[14]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece4740 .param/l "i" 0 11 72, +C4<01110>;
S_0x561f3ece4820 .scope generate, "genblk1[15]" "genblk1[15]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece4a00 .param/l "i" 0 11 72, +C4<01111>;
S_0x561f3ece4ae0 .scope generate, "genblk1[16]" "genblk1[16]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece4cc0 .param/l "i" 0 11 72, +C4<010000>;
S_0x561f3ece4da0 .scope generate, "genblk1[17]" "genblk1[17]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece4f80 .param/l "i" 0 11 72, +C4<010001>;
S_0x561f3ece5060 .scope generate, "genblk1[18]" "genblk1[18]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece5240 .param/l "i" 0 11 72, +C4<010010>;
S_0x561f3ece5320 .scope generate, "genblk1[19]" "genblk1[19]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece5500 .param/l "i" 0 11 72, +C4<010011>;
S_0x561f3ece55e0 .scope generate, "genblk1[20]" "genblk1[20]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece57c0 .param/l "i" 0 11 72, +C4<010100>;
S_0x561f3ece58a0 .scope generate, "genblk1[21]" "genblk1[21]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece5a80 .param/l "i" 0 11 72, +C4<010101>;
S_0x561f3ece5b60 .scope generate, "genblk1[22]" "genblk1[22]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece5d40 .param/l "i" 0 11 72, +C4<010110>;
S_0x561f3ece5e20 .scope generate, "genblk1[23]" "genblk1[23]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece6000 .param/l "i" 0 11 72, +C4<010111>;
S_0x561f3ece60e0 .scope generate, "genblk1[24]" "genblk1[24]" 11 72, 11 72 0, S_0x561f3ece1020;
 .timescale -9 -12;
P_0x561f3ece62c0 .param/l "i" 0 11 72, +C4<011000>;
S_0x561f3ece6c20 .scope module, "playcounter_inst" "counter" 10 47, 11 1 0, S_0x561f3ece0d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /INPUT 1 "up_i";
    .port_info 3 /INPUT 1 "down_i";
    .port_info 4 /OUTPUT 25 "counter_o";
P_0x561f3ece6dd0 .param/l "width_p" 0 11 2, +C4<00000000000000000000000000011001>;
L_0x561f3ed011f0 .functor BUFZ 25, v0x561f3ecec1d0_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x561f3ecebe80_0 .var "addin_l", 24 0;
v0x561f3ecebf40_0 .net "clk_i", 0 0, v0x561f3ece0c70_0;  alias, 1 drivers
v0x561f3ecec030_0 .net "counter_o", 24 0, L_0x561f3ed011f0;  alias, 1 drivers
v0x561f3ecec0f0_0 .net "dffin_l", 24 0, L_0x561f3ed013f0;  1 drivers
v0x561f3ecec1d0_0 .var "dffout_l", 24 0;
L_0x7fd0c024b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f3ecec2e0_0 .net "down_i", 0 0, L_0x7fd0c024b258;  1 drivers
v0x561f3ecec3a0_0 .net "ofv", 0 0, L_0x561f3ed01300;  1 drivers
v0x561f3ecec480_0 .net "reset_i", 0 0, L_0x561f3ed01490;  1 drivers
v0x561f3ecec560_0 .net "up_i", 0 0, v0x561f3eced3b0_0;  1 drivers
E_0x561f3ece6f20 .event edge, v0x561f3ecec560_0, v0x561f3ecec2e0_0;
L_0x561f3ed01300 .part L_0x561f3ed01150, 25, 1;
L_0x561f3ed013f0 .part L_0x561f3ed01150, 0, 25;
S_0x561f3ece6f80 .scope module, "adder_inst" "adder" 11 33, 11 91 0, S_0x561f3ece6c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "a_i";
    .port_info 1 /INPUT 25 "b_i";
    .port_info 2 /OUTPUT 26 "sum_o";
P_0x561f3ece7180 .param/l "width_p" 0 11 92, +C4<00000000000000000000000000011001>;
v0x561f3ece72c0_0 .net *"_ivl_0", 25 0, L_0x561f3ed00ed0;  1 drivers
L_0x7fd0c024b1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f3ece73c0_0 .net *"_ivl_3", 0 0, L_0x7fd0c024b1c8;  1 drivers
v0x561f3ece74a0_0 .net *"_ivl_4", 25 0, L_0x561f3ed01010;  1 drivers
L_0x7fd0c024b210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561f3ece7590_0 .net *"_ivl_7", 0 0, L_0x7fd0c024b210;  1 drivers
v0x561f3ece7670_0 .net "a_i", 24 0, v0x561f3ecec1d0_0;  1 drivers
v0x561f3ece77a0_0 .net "b_i", 24 0, v0x561f3ecebe80_0;  1 drivers
v0x561f3ece7880_0 .net "sum_o", 25 0, L_0x561f3ed01150;  1 drivers
L_0x561f3ed00ed0 .concat [ 25 1 0 0], v0x561f3ecec1d0_0, L_0x7fd0c024b1c8;
L_0x561f3ed01010 .concat [ 25 1 0 0], v0x561f3ecebe80_0, L_0x7fd0c024b210;
L_0x561f3ed01150 .arith/sum 26, L_0x561f3ed00ed0, L_0x561f3ed01010;
S_0x561f3ece79e0 .scope generate, "genblk1[0]" "genblk1[0]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece7be0 .param/l "i" 0 11 72, +C4<00>;
S_0x561f3ece7ca0 .scope generate, "genblk1[1]" "genblk1[1]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece7e80 .param/l "i" 0 11 72, +C4<01>;
S_0x561f3ece7f40 .scope generate, "genblk1[2]" "genblk1[2]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece8120 .param/l "i" 0 11 72, +C4<010>;
S_0x561f3ece8200 .scope generate, "genblk1[3]" "genblk1[3]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece8430 .param/l "i" 0 11 72, +C4<011>;
S_0x561f3ece8510 .scope generate, "genblk1[4]" "genblk1[4]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece86f0 .param/l "i" 0 11 72, +C4<0100>;
S_0x561f3ece87d0 .scope generate, "genblk1[5]" "genblk1[5]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece89b0 .param/l "i" 0 11 72, +C4<0101>;
S_0x561f3ece8a90 .scope generate, "genblk1[6]" "genblk1[6]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece8c70 .param/l "i" 0 11 72, +C4<0110>;
S_0x561f3ece8d50 .scope generate, "genblk1[7]" "genblk1[7]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece83e0 .param/l "i" 0 11 72, +C4<0111>;
S_0x561f3ece8fc0 .scope generate, "genblk1[8]" "genblk1[8]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece91a0 .param/l "i" 0 11 72, +C4<01000>;
S_0x561f3ece9280 .scope generate, "genblk1[9]" "genblk1[9]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece9460 .param/l "i" 0 11 72, +C4<01001>;
S_0x561f3ece9540 .scope generate, "genblk1[10]" "genblk1[10]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece9720 .param/l "i" 0 11 72, +C4<01010>;
S_0x561f3ece9800 .scope generate, "genblk1[11]" "genblk1[11]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece99e0 .param/l "i" 0 11 72, +C4<01011>;
S_0x561f3ece9ac0 .scope generate, "genblk1[12]" "genblk1[12]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece9ca0 .param/l "i" 0 11 72, +C4<01100>;
S_0x561f3ece9d80 .scope generate, "genblk1[13]" "genblk1[13]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ece9f60 .param/l "i" 0 11 72, +C4<01101>;
S_0x561f3ecea040 .scope generate, "genblk1[14]" "genblk1[14]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ecea220 .param/l "i" 0 11 72, +C4<01110>;
S_0x561f3ecea300 .scope generate, "genblk1[15]" "genblk1[15]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ecea4e0 .param/l "i" 0 11 72, +C4<01111>;
S_0x561f3ecea5c0 .scope generate, "genblk1[16]" "genblk1[16]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ecea7a0 .param/l "i" 0 11 72, +C4<010000>;
S_0x561f3ecea880 .scope generate, "genblk1[17]" "genblk1[17]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3eceaa60 .param/l "i" 0 11 72, +C4<010001>;
S_0x561f3eceab40 .scope generate, "genblk1[18]" "genblk1[18]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ecead20 .param/l "i" 0 11 72, +C4<010010>;
S_0x561f3eceae00 .scope generate, "genblk1[19]" "genblk1[19]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3eceafe0 .param/l "i" 0 11 72, +C4<010011>;
S_0x561f3eceb0c0 .scope generate, "genblk1[20]" "genblk1[20]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3eceb2a0 .param/l "i" 0 11 72, +C4<010100>;
S_0x561f3eceb380 .scope generate, "genblk1[21]" "genblk1[21]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3eceb560 .param/l "i" 0 11 72, +C4<010101>;
S_0x561f3eceb640 .scope generate, "genblk1[22]" "genblk1[22]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3eceb820 .param/l "i" 0 11 72, +C4<010110>;
S_0x561f3eceb900 .scope generate, "genblk1[23]" "genblk1[23]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ecebae0 .param/l "i" 0 11 72, +C4<010111>;
S_0x561f3ecebbc0 .scope generate, "genblk1[24]" "genblk1[24]" 11 72, 11 72 0, S_0x561f3ece6c20;
 .timescale -9 -12;
P_0x561f3ecebda0 .param/l "i" 0 11 72, +C4<011000>;
S_0x561f3eced7d0 .scope module, "rg" "nonsynth_reset_gen" 8 20, 12 13 0, S_0x561f3ecb13d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "async_reset_o";
P_0x561f3ebea620 .param/l "num_clocks_p" 0 12 14, +C4<00000000000000000000000000000001>;
P_0x561f3ebea660 .param/l "reset_cycles_hi_p" 0 12 16, +C4<00000000000000000000000000000010>;
P_0x561f3ebea6a0 .param/l "reset_cycles_lo_p" 0 12 15, +C4<00000000000000000000000000000010>;
L_0x561f3ed00940 .functor XOR 1, L_0x561f3ed00730, L_0x561f3ed00820, C4<0>, C4<0>;
v0x561f3ecee6e0_0 .net *"_ivl_6", 0 0, L_0x561f3ed00940;  1 drivers
v0x561f3ecee7e0_0 .net/2u "async_reset_o", 0 0, L_0x561f3ed00a50;  alias, 1 drivers
v0x561f3ecee8a0_0 .net/2u "clk_i", 0 0, L_0x561f3ed00b40;  1 drivers
v0x561f3ecee970_0 .var/2u "ctr_hi_r", 1 0;
v0x561f3eceea40_0 .var/2u "ctr_lo_r", 1 0;
v0x561f3eceeb50_0 .net "in_phase_1", 0 0, L_0x561f3ed00730;  1 drivers
v0x561f3eceec10_0 .net "in_phase_2", 0 0, L_0x561f3ed00820;  1 drivers
v0x561f3eceecd0_0 .net/2u "phase_hi_r", 0 0, L_0x561f3ed005c0;  1 drivers
v0x561f3eceedb0_0 .net/2u "phase_lo_r", 0 0, L_0x561f3ed001f0;  1 drivers
E_0x561f3ecedb20 .event posedge, v0x561f3eced480_0;
E_0x561f3ecedba0 .event negedge, v0x561f3eced480_0;
L_0x561f3eceff10 .part v0x561f3eceea40_0, 0, 2;
L_0x561f3ed00360 .part v0x561f3ecee970_0, 0, 2;
L_0x561f3ed00730 .reduce/and L_0x561f3ed001f0;
L_0x561f3ed00820 .reduce/and L_0x561f3ed005c0;
L_0x561f3ed00a50 .cast/2 1, L_0x561f3ed00940;
S_0x561f3ecedc00 .scope generate, "rof[0]" "rof[0]" 12 42, 12 42 0, S_0x561f3eced7d0;
 .timescale -9 -12;
P_0x561f3ecede20 .param/l "i" 0 12 42, +C4<00>;
v0x561f3ecedf60_0 .net/2u *"_ivl_0", 1 0, L_0x561f3eceff10;  1 drivers
v0x561f3ecee060_0 .net/2u *"_ivl_1", 31 0, L_0x561f3ecf0010;  1 drivers
v0x561f3ecee140_0 .net/2u *"_ivl_10", 31 0, L_0x561f3ed00400;  1 drivers
L_0x7fd0c024b0f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f3ecee230_0 .net/2u *"_ivl_13", 29 0, L_0x7fd0c024b0f0;  1 drivers
L_0x7fd0c024b138 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561f3ecee310_0 .net/2u *"_ivl_14", 31 0, L_0x7fd0c024b138;  1 drivers
L_0x7fd0c024b060 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f3ecee440_0 .net/2u *"_ivl_4", 29 0, L_0x7fd0c024b060;  1 drivers
L_0x7fd0c024b0a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x561f3ecee520_0 .net/2u *"_ivl_5", 31 0, L_0x7fd0c024b0a8;  1 drivers
v0x561f3ecee600_0 .net/2u *"_ivl_9", 1 0, L_0x561f3ed00360;  1 drivers
E_0x561f3ecedf00 .event negedge, v0x561f3ecee8a0_0;
L_0x561f3ecf0010 .concat [ 2 30 0 0], L_0x561f3eceff10, L_0x7fd0c024b060;
L_0x561f3ed001f0 .cmp/eq 32, L_0x561f3ecf0010, L_0x7fd0c024b0a8;
L_0x561f3ed00400 .concat [ 2 30 0 0], L_0x561f3ed00360, L_0x7fd0c024b0f0;
L_0x561f3ed005c0 .cmp/eq 32, L_0x561f3ed00400, L_0x7fd0c024b138;
    .scope S_0x561f3eca25a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f3ecde110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f3ecdd770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f3ecdd5f0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x561f3ec90780_0, 0, 9;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f3ecde290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f3ecde450_0, 0, 32;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x561f3ecde370_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x561f3ecde530_0, 0, 24;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561f3ecdd2b0_0, 0, 3;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x561f3ecdd910_0, 0, 24;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x561f3ecddad0_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f3ecdd830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f3ecdd9f0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x561f3eca25a0;
T_1 ;
    %wait E_0x561f3ec656a0;
    %load/vec4 v0x561f3ec90780_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x561f3ec90780_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561f3eca25a0;
T_2 ;
    %wait E_0x561f3ec656a0;
    %load/vec4 v0x561f3ec8faa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecde110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x561f3ecde110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ecde1d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561f3ecde050_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecde110_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x561f3ec90780_0;
    %cmpi/e 0, 0, 9;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecde110_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x561f3ec90780_0;
    %cmpi/e 455, 0, 9;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f3ecde110_0, 0;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561f3eca25a0;
T_3 ;
    %wait E_0x561f3ec656a0;
    %load/vec4 v0x561f3ec8faa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f3ecde450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f3ecde290_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561f3ecde1d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ecde110_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x561f3ecde050_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x561f3ecddf70_0;
    %assign/vec4 v0x561f3ecde450_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x561f3ecddf70_0;
    %assign/vec4 v0x561f3ecde290_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561f3eca25a0;
T_4 ;
    %wait E_0x561f3ec656a0;
    %load/vec4 v0x561f3ec90780_0;
    %cmpi/e 7, 0, 9;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x561f3ecde290_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0x561f3ecde370_0, 0;
    %load/vec4 v0x561f3ecde450_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0x561f3ecde530_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x561f3ecde530_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecde530_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x561f3ecde370_0;
    %parti/s 23, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecde370_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561f3eca25a0;
T_5 ;
    %wait E_0x561f3ec0d1b0;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x561f3ecde530_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x561f3ecdea60_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x561f3ecde370_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x561f3ecdea60_0, 0, 1;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f3ecdea60_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x561f3eca25a0;
T_6 ;
    %wait E_0x561f3ec656a0;
    %load/vec4 v0x561f3ecdd2b0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x561f3ecdddf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561f3ecdd2b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561f3eca25a0;
T_7 ;
    %wait E_0x561f3ec656a0;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 5, 3, 3;
    %cmpi/u 24, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %pushi/vec4 1, 0, 5;
    %load/vec4 v0x561f3ec90780_0;
    %parti/s 5, 3, 3;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x561f3ecdd390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x561f3ecddad0_0;
    %load/vec4 v0x561f3ec3fc70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %assign/vec4 v0x561f3ecddad0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561f3ecdd910_0;
    %load/vec4 v0x561f3ec3fc70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 24;
    %assign/vec4 v0x561f3ecdd910_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561f3eca25a0;
T_8 ;
    %wait E_0x561f3ec656a0;
    %load/vec4 v0x561f3ec8faa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f3ecdd830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f3ecdd9f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561f3ec90780_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ecdd770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x561f3ecdd910_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561f3ecdd830_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x561f3ecddad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561f3ecdd9f0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561f3eca25a0;
T_9 ;
    %wait E_0x561f3ec656a0;
    %load/vec4 v0x561f3ec8faa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecdd770_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561f3ec90780_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ecdd770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f3ecdd770_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x561f3ecdd770_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ecdd6b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x561f3ecdd5f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecdd770_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561f3eca25a0;
T_10 ;
    %wait E_0x561f3ec656a0;
    %load/vec4 v0x561f3ec8faa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecdd5f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x561f3ec90780_0;
    %pushi/vec4 455, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ecdd770_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecdd5f0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x561f3ecdd770_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ecdd6b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x561f3ecdd5f0_0;
    %inv;
    %assign/vec4 v0x561f3ecdd5f0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x561f3ec91580;
T_11 ;
    %wait E_0x561f3ecc9800;
    %load/vec4 v0x561f3ecdf120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ecdf040_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x561f3ecdeea0_0;
    %assign/vec4 v0x561f3ecdf040_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561f3ecdf4c0;
T_12 ;
    %wait E_0x561f3ecc9840;
    %load/vec4 v0x561f3ece02b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561f3ece01c0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x561f3ecdf7c0;
T_13 ;
    %wait E_0x561f3ecc9840;
    %load/vec4 v0x561f3ece02b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x561f3ece01c0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561f3ecdfaa0;
T_14 ;
    %wait E_0x561f3ecc9840;
    %load/vec4 v0x561f3ece02b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x561f3ece01c0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561f3ecdfd40;
T_15 ;
    %wait E_0x561f3ecc9840;
    %load/vec4 v0x561f3ece02b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x561f3ece01c0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561f3ec85f80;
T_16 ;
    %wait E_0x561f3ecc9840;
    %load/vec4 v0x561f3ece02b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x561f3ece01c0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x561f3ece01c0_0;
    %parti/s 1, 4, 4;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece01c0_0, 4, 5;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561f3ec95870;
T_17 ;
    %wait E_0x561f3ecc9c30;
    %load/vec4 v0x561f3ece07e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f3ece0530_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x561f3ece0530_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561f3ece0610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561f3ece0530_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x561f3ece0990;
T_18 ;
    %vpi_call/w 9 6 "$display", "%m with cycle_time_p ", P_0x561f3ece0b90 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x561f3ece0990;
T_19 ;
    %delay 22000, 0;
    %load/vec4 v0x561f3ece0c70_0;
    %inv;
    %store/vec4 v0x561f3ece0c70_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561f3ecedc00;
T_20 ;
    %wait E_0x561f3ecedf00;
    %load/vec4 v0x561f3eceedb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x561f3eceea40_0;
    %parti/s 2, 0, 2;
    %addi 1, 0, 2;
    %cast2;
    %assign/vec4 v0x561f3eceea40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x561f3eceecd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x561f3ecee970_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x561f3eceeb50_0;
    %pad/u 2;
    %add;
    %cast2;
    %assign/vec4 v0x561f3ecee970_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x561f3eced7d0;
T_21 ;
    %wait E_0x561f3ecedba0;
    %vpi_call/w 12 60 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 12 61 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 12 62 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 12 63 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  1->0 time = ", $stime {0 0 0};
    %vpi_call/w 12 64 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 12 65 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_0x561f3eced7d0;
T_22 ;
    %wait E_0x561f3ecedb20;
    %vpi_call/w 12 70 "$display", "__________ ___________  _______________________________" {0 0 0};
    %vpi_call/w 12 71 "$display", "\134______   \134\134_   _____/ /   _____/\134_   _____/\134__    ___/" {0 0 0};
    %vpi_call/w 12 72 "$display", " |       _/ |    __)_  \134_____  \134  |    __)_   |    |   " {0 0 0};
    %vpi_call/w 12 73 "$display", " |    |   \134 |        \134 /        \134 |        \134  |    |  0->1 time = ", $stime {0 0 0};
    %vpi_call/w 12 74 "$display", " |____|_  //_______  //_______  //_______  /  |____|   " {0 0 0};
    %vpi_call/w 12 75 "$display", " ASYNC  \134/         \134/         \134/         \134/            " {0 0 0};
    %jmp T_22;
    .thread T_22;
    .scope S_0x561f3ece79e0;
T_23 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x561f3ece7ca0;
T_24 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x561f3ece7f40;
T_25 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x561f3ece8200;
T_26 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x561f3ece8510;
T_27 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x561f3ece87d0;
T_28 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x561f3ece8a90;
T_29 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x561f3ece8d50;
T_30 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x561f3ece8fc0;
T_31 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x561f3ece9280;
T_32 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x561f3ece9540;
T_33 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x561f3ece9800;
T_34 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x561f3ece9ac0;
T_35 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x561f3ece9d80;
T_36 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x561f3ecea040;
T_37 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x561f3ecea300;
T_38 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x561f3ecea5c0;
T_39 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x561f3ecea880;
T_40 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 17, 6;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x561f3eceab40;
T_41 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 18, 6;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x561f3eceae00;
T_42 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 19, 6;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x561f3eceb0c0;
T_43 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x561f3eceb380;
T_44 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 21, 6;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x561f3eceb640;
T_45 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 22, 6;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x561f3eceb900;
T_46 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 23, 6;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x561f3ecebbc0;
T_47 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x561f3ecec0f0_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ecec1d0_0, 4, 5;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x561f3ece6c20;
T_48 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x561f3ecebe80_0, 0, 25;
    %end;
    .thread T_48, $init;
    .scope S_0x561f3ece6c20;
T_49 ;
Ewait_0 .event/or E_0x561f3ece6f20, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x561f3ecec560_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ecec2e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 25;
    %store/vec4 v0x561f3ecebe80_0, 0, 25;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x561f3ecec560_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ecec2e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 33554431, 0, 25;
    %store/vec4 v0x561f3ecebe80_0, 0, 25;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x561f3ecebe80_0, 0, 25;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x561f3ece1e80;
T_50 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x561f3ece21a0;
T_51 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x561f3ece2460;
T_52 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x561f3ece2720;
T_53 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x561f3ece2a30;
T_54 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x561f3ece2cf0;
T_55 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x561f3ece2fb0;
T_56 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x561f3ece3270;
T_57 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x561f3ece34e0;
T_58 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x561f3ece37a0;
T_59 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x561f3ece3a60;
T_60 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x561f3ece3d20;
T_61 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x561f3ece3fe0;
T_62 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x561f3ece42a0;
T_63 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x561f3ece4560;
T_64 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 14, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x561f3ece4820;
T_65 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x561f3ece4ae0;
T_66 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x561f3ece4da0;
T_67 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 17, 6;
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x561f3ece5060;
T_68 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 18, 6;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x561f3ece5320;
T_69 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 19, 6;
    %ix/load 4, 19, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x561f3ece55e0;
T_70 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x561f3ece58a0;
T_71 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 21, 6;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x561f3ece5b60;
T_72 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 22, 6;
    %ix/load 4, 22, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x561f3ece5e20;
T_73 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 23, 6;
    %ix/load 4, 23, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x561f3ece60e0;
T_74 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ece6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x561f3ece6600_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561f3ece66e0_0, 4, 5;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x561f3ece1020;
T_75 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x561f3ece63a0_0, 0, 25;
    %end;
    .thread T_75, $init;
    .scope S_0x561f3ece1020;
T_76 ;
Ewait_1 .event/or E_0x561f3ece13a0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x561f3ece6a70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ece67f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 1, 0, 25;
    %store/vec4 v0x561f3ece63a0_0, 0, 25;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x561f3ece6a70_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3ece67f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %pushi/vec4 33554431, 0, 25;
    %store/vec4 v0x561f3ece63a0_0, 0, 25;
    %jmp T_76.3;
T_76.2 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x561f3ece63a0_0, 0, 25;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x561f3ece0d90;
T_77 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f3ecec990_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f3ececeb0_0, 0, 2;
    %end;
    .thread T_77, $init;
    .scope S_0x561f3ece0d90;
T_78 ;
    %vpi_call/w 10 30 "$readmemh", "notes.hex", v0x561f3ececdf0 {0 0 0};
    %end;
    .thread T_78;
    .scope S_0x561f3ece0d90;
T_79 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3ecec990_0;
    %store/vec4 v0x561f3ececeb0_0, 0, 2;
    %load/vec4 v0x561f3ecec810_0;
    %store/vec4 v0x561f3ececd10_0, 0, 32;
    %load/vec4 v0x561f3ecec990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %jmp T_79.5;
T_79.0 ;
    %load/vec4 v0x561f3eced620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f3ececeb0_0, 0, 2;
T_79.6 ;
    %jmp T_79.5;
T_79.1 ;
    %load/vec4 v0x561f3ececa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561f3ececeb0_0, 0, 2;
T_79.8 ;
    %load/vec4 v0x561f3ececc30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561f3ececdf0, 4;
    %store/vec4 v0x561f3ececd10_0, 0, 32;
    %load/vec4 v0x561f3eced2c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f3ececeb0_0, 0, 2;
T_79.10 ;
    %jmp T_79.5;
T_79.2 ;
    %load/vec4 v0x561f3ececa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.12, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x561f3ececeb0_0, 0, 2;
T_79.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f3ececd10_0, 0, 32;
    %load/vec4 v0x561f3eced070_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.14, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f3ececeb0_0, 0, 2;
T_79.14 ;
    %jmp T_79.5;
T_79.3 ;
    %jmp T_79.5;
T_79.5 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x561f3ece0d90;
T_80 ;
    %wait E_0x561f3ece2140;
    %load/vec4 v0x561f3eced480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561f3ecec990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3eced200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ececf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3eced3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3eced130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f3ecec810_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3eced200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ececf90_0, 0;
    %load/vec4 v0x561f3ececeb0_0;
    %assign/vec4 v0x561f3ecec990_0, 0;
    %load/vec4 v0x561f3ececd10_0;
    %assign/vec4 v0x561f3ecec810_0, 0;
T_80.1 ;
    %load/vec4 v0x561f3ecec990_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_80.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3eced3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3eced130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561f3ececc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3eced200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3ececf90_0, 0;
    %jmp T_80.3;
T_80.2 ;
    %load/vec4 v0x561f3eced620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f3eced3b0_0, 0;
    %jmp T_80.5;
T_80.4 ;
    %load/vec4 v0x561f3ecec990_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3eced2c0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.6, 8;
    %load/vec4 v0x561f3ececc30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561f3ececc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f3eced200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3eced3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f3eced130_0, 0;
    %jmp T_80.7;
T_80.6 ;
    %load/vec4 v0x561f3ecec990_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561f3eced070_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f3ececf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561f3eced130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561f3eced3b0_0, 0;
T_80.8 ;
T_80.7 ;
T_80.5 ;
T_80.3 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x561f3ecb13d0;
T_81 ;
    %vpi_call/w 8 39 "$dumpfile", "iverilog.vcd" {0 0 0};
    %vpi_call/w 8 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f3ecef280_0, 0, 1;
    %delay 200000, 0;
    %delay 300000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f3ecef280_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f3ecef280_0, 0, 1;
    %delay 300000, 0;
    %delay 300000, 0;
    %delay 300000, 0;
    %delay 60000000, 0;
    %vpi_call/w 8 59 "$finish" {0 0 0};
    %end;
    .thread T_81;
    .scope S_0x561f3ecb13d0;
T_82 ;
    %vpi_call/w 8 63 "$display", "END OF TESTBENCH --------------------------" {0 0 0};
    %end;
    .thread T_82, $final;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "../../provided_modules/axis_i2s2.v";
    "../../provided_modules/dff.sv";
    "../../provided_modules/inv.sv";
    "lfsr.sv";
    "../../provided_modules/shift.sv";
    "testbench.sv";
    "../../provided_modules/nonsynth_clock_gen.sv";
    "statemachine.sv";
    "counter.sv";
    "../../provided_modules/nonsynth_reset_gen.sv";
