-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

-- DATE "05/26/2016 17:03:26"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	lvds_decoder IS
    PORT (
	DATA_CLK : OUT std_logic;
	PLL_ARESET : IN std_logic;
	LVDS_OUTCLK : IN std_logic;
	LVDS_OUTCTR : IN std_logic;
	LVDS_OUT : IN std_logic_vector(15 DOWNTO 0);
	DATA_OUT19 : OUT std_logic;
	DATA_OUT18 : OUT std_logic;
	DATA_OUT17 : OUT std_logic;
	DATA_OUT16 : OUT std_logic;
	DATA_OUT15 : OUT std_logic;
	DATA_OUT14 : OUT std_logic;
	DATA_OUT13 : OUT std_logic;
	DATA_OUT12 : OUT std_logic;
	DATA_OUT11 : OUT std_logic;
	DATA_OUT10 : OUT std_logic;
	DATA_OUT109 : OUT std_logic;
	DATA_OUT108 : OUT std_logic;
	DATA_OUT107 : OUT std_logic;
	DATA_OUT106 : OUT std_logic;
	DATA_OUT105 : OUT std_logic;
	DATA_OUT104 : OUT std_logic;
	DATA_OUT103 : OUT std_logic;
	DATA_OUT102 : OUT std_logic;
	DATA_OUT101 : OUT std_logic;
	DATA_OUT100 : OUT std_logic;
	DATA_OUT119 : OUT std_logic;
	DATA_OUT118 : OUT std_logic;
	DATA_OUT117 : OUT std_logic;
	DATA_OUT116 : OUT std_logic;
	DATA_OUT115 : OUT std_logic;
	DATA_OUT114 : OUT std_logic;
	DATA_OUT113 : OUT std_logic;
	DATA_OUT112 : OUT std_logic;
	DATA_OUT111 : OUT std_logic;
	DATA_OUT110 : OUT std_logic;
	DATA_OUT129 : OUT std_logic;
	DATA_OUT128 : OUT std_logic;
	DATA_OUT127 : OUT std_logic;
	DATA_OUT126 : OUT std_logic;
	DATA_OUT125 : OUT std_logic;
	DATA_OUT124 : OUT std_logic;
	DATA_OUT123 : OUT std_logic;
	DATA_OUT122 : OUT std_logic;
	DATA_OUT121 : OUT std_logic;
	DATA_OUT120 : OUT std_logic;
	DATA_OUT139 : OUT std_logic;
	DATA_OUT138 : OUT std_logic;
	DATA_OUT137 : OUT std_logic;
	DATA_OUT136 : OUT std_logic;
	DATA_OUT135 : OUT std_logic;
	DATA_OUT134 : OUT std_logic;
	DATA_OUT133 : OUT std_logic;
	DATA_OUT132 : OUT std_logic;
	DATA_OUT131 : OUT std_logic;
	DATA_OUT130 : OUT std_logic;
	DATA_OUT149 : OUT std_logic;
	DATA_OUT148 : OUT std_logic;
	DATA_OUT147 : OUT std_logic;
	DATA_OUT146 : OUT std_logic;
	DATA_OUT145 : OUT std_logic;
	DATA_OUT144 : OUT std_logic;
	DATA_OUT143 : OUT std_logic;
	DATA_OUT142 : OUT std_logic;
	DATA_OUT141 : OUT std_logic;
	DATA_OUT140 : OUT std_logic;
	DATA_OUT159 : OUT std_logic;
	DATA_OUT158 : OUT std_logic;
	DATA_OUT157 : OUT std_logic;
	DATA_OUT156 : OUT std_logic;
	DATA_OUT155 : OUT std_logic;
	DATA_OUT154 : OUT std_logic;
	DATA_OUT153 : OUT std_logic;
	DATA_OUT152 : OUT std_logic;
	DATA_OUT151 : OUT std_logic;
	DATA_OUT150 : OUT std_logic;
	DATA_OUT169 : OUT std_logic;
	DATA_OUT168 : OUT std_logic;
	DATA_OUT167 : OUT std_logic;
	DATA_OUT166 : OUT std_logic;
	DATA_OUT165 : OUT std_logic;
	DATA_OUT164 : OUT std_logic;
	DATA_OUT163 : OUT std_logic;
	DATA_OUT162 : OUT std_logic;
	DATA_OUT161 : OUT std_logic;
	DATA_OUT160 : OUT std_logic;
	DATA_OUT2 : OUT std_logic_vector(9 DOWNTO 0);
	DATA_OUT3 : OUT std_logic_vector(9 DOWNTO 0);
	DATA_OUT4 : OUT std_logic_vector(9 DOWNTO 0);
	DATA_OUT5 : OUT std_logic_vector(9 DOWNTO 0);
	DATA_OUT6 : OUT std_logic_vector(9 DOWNTO 0);
	DATA_OUT7 : OUT std_logic_vector(9 DOWNTO 0);
	DATA_OUT8 : OUT std_logic_vector(9 DOWNTO 0);
	DATA_OUT9 : OUT std_logic_vector(9 DOWNTO 0);
	DATA_OUTCTR : OUT std_logic_vector(9 DOWNTO 0)
	);
END lvds_decoder;

-- Design Ports Information
-- LVDS_OUT[1]	=>  Location: PIN_B2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[10]	=>  Location: PIN_C2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[11]	=>  Location: PIN_G5,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[12]	=>  Location: PIN_F3,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[13]	=>  Location: PIN_D2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[14]	=>  Location: PIN_J8,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[15]	=>  Location: PIN_E2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUTCTR	=>  Location: PIN_K6,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[2]	=>  Location: PIN_G4,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[3]	=>  Location: PIN_K8,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[4]	=>  Location: PIN_F2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[5]	=>  Location: PIN_G1,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[6]	=>  Location: PIN_H3,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[7]	=>  Location: PIN_J3,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[8]	=>  Location: PIN_H2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[9]	=>  Location: PIN_J2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[0]	=>  Location: PIN_K4,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[1](n)	=>  Location: PIN_B3,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[10](n)	=>  Location: PIN_C3,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[11](n)	=>  Location: PIN_G6,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[12](n)	=>  Location: PIN_F4,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[13](n)	=>  Location: PIN_D1,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[14](n)	=>  Location: PIN_J7,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[15](n)	=>  Location: PIN_E1,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUTCTR(n)	=>  Location: PIN_K5,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[2](n)	=>  Location: PIN_G3,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[3](n)	=>  Location: PIN_K7,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[4](n)	=>  Location: PIN_F1,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[5](n)	=>  Location: PIN_G2,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[6](n)	=>  Location: PIN_H4,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[7](n)	=>  Location: PIN_J4,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[8](n)	=>  Location: PIN_H1,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[9](n)	=>  Location: PIN_J1,	 I/O Standard: LVDS,	 Current Strength: Default
-- LVDS_OUT[0](n)	=>  Location: PIN_K3,	 I/O Standard: LVDS,	 Current Strength: Default
-- DATA_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT19	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT18	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT17	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT16	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT15	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT14	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT13	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT12	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT11	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT10	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT109	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT108	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT107	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT106	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT105	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT104	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT103	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT102	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT101	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT100	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT119	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT118	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT117	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT116	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT115	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT114	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT113	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT112	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT111	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT110	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT129	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT128	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT127	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT126	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT125	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT124	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT123	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT122	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT121	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT120	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT139	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT138	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT137	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT136	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT135	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT134	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT133	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT132	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT131	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT130	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT149	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT148	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT147	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT146	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT145	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT144	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT143	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT142	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT141	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT140	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT159	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT158	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT157	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT156	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT155	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT154	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT153	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT152	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT151	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT150	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT169	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT168	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT167	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT166	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT165	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT164	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT163	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT162	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT161	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT160	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[9]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[8]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[7]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[6]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[5]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[4]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[3]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[2]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT2[0]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[9]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[8]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[7]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[6]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[5]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[4]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[2]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT3[0]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[9]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[8]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[7]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[6]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[4]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[3]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[1]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT4[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[9]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[8]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[6]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[4]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[2]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[1]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT5[0]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[9]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[8]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[7]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[6]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[5]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[4]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[3]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[2]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT6[0]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[9]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[8]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[7]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[6]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[5]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[4]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[1]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT7[0]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[9]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[8]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[6]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[5]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[4]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[2]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT8[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[9]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[8]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[7]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[6]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[5]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[4]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[3]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[2]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[1]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUT9[0]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[9]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[8]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[7]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[6]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[3]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[1]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DATA_OUTCTR[0]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PLL_ARESET	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LVDS_OUTCLK	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF lvds_decoder IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_DATA_CLK : std_logic;
SIGNAL ww_PLL_ARESET : std_logic;
SIGNAL ww_LVDS_OUTCLK : std_logic;
SIGNAL ww_LVDS_OUTCTR : std_logic;
SIGNAL ww_LVDS_OUT : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_DATA_OUT19 : std_logic;
SIGNAL ww_DATA_OUT18 : std_logic;
SIGNAL ww_DATA_OUT17 : std_logic;
SIGNAL ww_DATA_OUT16 : std_logic;
SIGNAL ww_DATA_OUT15 : std_logic;
SIGNAL ww_DATA_OUT14 : std_logic;
SIGNAL ww_DATA_OUT13 : std_logic;
SIGNAL ww_DATA_OUT12 : std_logic;
SIGNAL ww_DATA_OUT11 : std_logic;
SIGNAL ww_DATA_OUT10 : std_logic;
SIGNAL ww_DATA_OUT109 : std_logic;
SIGNAL ww_DATA_OUT108 : std_logic;
SIGNAL ww_DATA_OUT107 : std_logic;
SIGNAL ww_DATA_OUT106 : std_logic;
SIGNAL ww_DATA_OUT105 : std_logic;
SIGNAL ww_DATA_OUT104 : std_logic;
SIGNAL ww_DATA_OUT103 : std_logic;
SIGNAL ww_DATA_OUT102 : std_logic;
SIGNAL ww_DATA_OUT101 : std_logic;
SIGNAL ww_DATA_OUT100 : std_logic;
SIGNAL ww_DATA_OUT119 : std_logic;
SIGNAL ww_DATA_OUT118 : std_logic;
SIGNAL ww_DATA_OUT117 : std_logic;
SIGNAL ww_DATA_OUT116 : std_logic;
SIGNAL ww_DATA_OUT115 : std_logic;
SIGNAL ww_DATA_OUT114 : std_logic;
SIGNAL ww_DATA_OUT113 : std_logic;
SIGNAL ww_DATA_OUT112 : std_logic;
SIGNAL ww_DATA_OUT111 : std_logic;
SIGNAL ww_DATA_OUT110 : std_logic;
SIGNAL ww_DATA_OUT129 : std_logic;
SIGNAL ww_DATA_OUT128 : std_logic;
SIGNAL ww_DATA_OUT127 : std_logic;
SIGNAL ww_DATA_OUT126 : std_logic;
SIGNAL ww_DATA_OUT125 : std_logic;
SIGNAL ww_DATA_OUT124 : std_logic;
SIGNAL ww_DATA_OUT123 : std_logic;
SIGNAL ww_DATA_OUT122 : std_logic;
SIGNAL ww_DATA_OUT121 : std_logic;
SIGNAL ww_DATA_OUT120 : std_logic;
SIGNAL ww_DATA_OUT139 : std_logic;
SIGNAL ww_DATA_OUT138 : std_logic;
SIGNAL ww_DATA_OUT137 : std_logic;
SIGNAL ww_DATA_OUT136 : std_logic;
SIGNAL ww_DATA_OUT135 : std_logic;
SIGNAL ww_DATA_OUT134 : std_logic;
SIGNAL ww_DATA_OUT133 : std_logic;
SIGNAL ww_DATA_OUT132 : std_logic;
SIGNAL ww_DATA_OUT131 : std_logic;
SIGNAL ww_DATA_OUT130 : std_logic;
SIGNAL ww_DATA_OUT149 : std_logic;
SIGNAL ww_DATA_OUT148 : std_logic;
SIGNAL ww_DATA_OUT147 : std_logic;
SIGNAL ww_DATA_OUT146 : std_logic;
SIGNAL ww_DATA_OUT145 : std_logic;
SIGNAL ww_DATA_OUT144 : std_logic;
SIGNAL ww_DATA_OUT143 : std_logic;
SIGNAL ww_DATA_OUT142 : std_logic;
SIGNAL ww_DATA_OUT141 : std_logic;
SIGNAL ww_DATA_OUT140 : std_logic;
SIGNAL ww_DATA_OUT159 : std_logic;
SIGNAL ww_DATA_OUT158 : std_logic;
SIGNAL ww_DATA_OUT157 : std_logic;
SIGNAL ww_DATA_OUT156 : std_logic;
SIGNAL ww_DATA_OUT155 : std_logic;
SIGNAL ww_DATA_OUT154 : std_logic;
SIGNAL ww_DATA_OUT153 : std_logic;
SIGNAL ww_DATA_OUT152 : std_logic;
SIGNAL ww_DATA_OUT151 : std_logic;
SIGNAL ww_DATA_OUT150 : std_logic;
SIGNAL ww_DATA_OUT169 : std_logic;
SIGNAL ww_DATA_OUT168 : std_logic;
SIGNAL ww_DATA_OUT167 : std_logic;
SIGNAL ww_DATA_OUT166 : std_logic;
SIGNAL ww_DATA_OUT165 : std_logic;
SIGNAL ww_DATA_OUT164 : std_logic;
SIGNAL ww_DATA_OUT163 : std_logic;
SIGNAL ww_DATA_OUT162 : std_logic;
SIGNAL ww_DATA_OUT161 : std_logic;
SIGNAL ww_DATA_OUT160 : std_logic;
SIGNAL ww_DATA_OUT2 : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DATA_OUT3 : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DATA_OUT4 : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DATA_OUT5 : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DATA_OUT6 : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DATA_OUT7 : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DATA_OUT8 : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DATA_OUT9 : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_DATA_OUTCTR : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PLL_ARESET~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_e_DATA_CLK_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~8_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~9_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3]~feeder_combout\ : std_logic;
SIGNAL \PLL_ARESET~combout\ : std_logic;
SIGNAL \PLL_ARESET~clkctrl_outclk\ : std_logic;
SIGNAL \LVDS_OUTCLK~combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_e_DATA_CLK_outclk\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~7_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~10_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder_combout\ : std_logic;
SIGNAL \inst_4~combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~regout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip~combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~4_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~5_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~3_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~2_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~6_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\ : std_logic_vector(169 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\ : std_logic;

BEGIN

DATA_CLK <= ww_DATA_CLK;
ww_PLL_ARESET <= PLL_ARESET;
ww_LVDS_OUTCLK <= LVDS_OUTCLK;
ww_LVDS_OUTCTR <= LVDS_OUTCTR;
ww_LVDS_OUT <= LVDS_OUT;
DATA_OUT19 <= ww_DATA_OUT19;
DATA_OUT18 <= ww_DATA_OUT18;
DATA_OUT17 <= ww_DATA_OUT17;
DATA_OUT16 <= ww_DATA_OUT16;
DATA_OUT15 <= ww_DATA_OUT15;
DATA_OUT14 <= ww_DATA_OUT14;
DATA_OUT13 <= ww_DATA_OUT13;
DATA_OUT12 <= ww_DATA_OUT12;
DATA_OUT11 <= ww_DATA_OUT11;
DATA_OUT10 <= ww_DATA_OUT10;
DATA_OUT109 <= ww_DATA_OUT109;
DATA_OUT108 <= ww_DATA_OUT108;
DATA_OUT107 <= ww_DATA_OUT107;
DATA_OUT106 <= ww_DATA_OUT106;
DATA_OUT105 <= ww_DATA_OUT105;
DATA_OUT104 <= ww_DATA_OUT104;
DATA_OUT103 <= ww_DATA_OUT103;
DATA_OUT102 <= ww_DATA_OUT102;
DATA_OUT101 <= ww_DATA_OUT101;
DATA_OUT100 <= ww_DATA_OUT100;
DATA_OUT119 <= ww_DATA_OUT119;
DATA_OUT118 <= ww_DATA_OUT118;
DATA_OUT117 <= ww_DATA_OUT117;
DATA_OUT116 <= ww_DATA_OUT116;
DATA_OUT115 <= ww_DATA_OUT115;
DATA_OUT114 <= ww_DATA_OUT114;
DATA_OUT113 <= ww_DATA_OUT113;
DATA_OUT112 <= ww_DATA_OUT112;
DATA_OUT111 <= ww_DATA_OUT111;
DATA_OUT110 <= ww_DATA_OUT110;
DATA_OUT129 <= ww_DATA_OUT129;
DATA_OUT128 <= ww_DATA_OUT128;
DATA_OUT127 <= ww_DATA_OUT127;
DATA_OUT126 <= ww_DATA_OUT126;
DATA_OUT125 <= ww_DATA_OUT125;
DATA_OUT124 <= ww_DATA_OUT124;
DATA_OUT123 <= ww_DATA_OUT123;
DATA_OUT122 <= ww_DATA_OUT122;
DATA_OUT121 <= ww_DATA_OUT121;
DATA_OUT120 <= ww_DATA_OUT120;
DATA_OUT139 <= ww_DATA_OUT139;
DATA_OUT138 <= ww_DATA_OUT138;
DATA_OUT137 <= ww_DATA_OUT137;
DATA_OUT136 <= ww_DATA_OUT136;
DATA_OUT135 <= ww_DATA_OUT135;
DATA_OUT134 <= ww_DATA_OUT134;
DATA_OUT133 <= ww_DATA_OUT133;
DATA_OUT132 <= ww_DATA_OUT132;
DATA_OUT131 <= ww_DATA_OUT131;
DATA_OUT130 <= ww_DATA_OUT130;
DATA_OUT149 <= ww_DATA_OUT149;
DATA_OUT148 <= ww_DATA_OUT148;
DATA_OUT147 <= ww_DATA_OUT147;
DATA_OUT146 <= ww_DATA_OUT146;
DATA_OUT145 <= ww_DATA_OUT145;
DATA_OUT144 <= ww_DATA_OUT144;
DATA_OUT143 <= ww_DATA_OUT143;
DATA_OUT142 <= ww_DATA_OUT142;
DATA_OUT141 <= ww_DATA_OUT141;
DATA_OUT140 <= ww_DATA_OUT140;
DATA_OUT159 <= ww_DATA_OUT159;
DATA_OUT158 <= ww_DATA_OUT158;
DATA_OUT157 <= ww_DATA_OUT157;
DATA_OUT156 <= ww_DATA_OUT156;
DATA_OUT155 <= ww_DATA_OUT155;
DATA_OUT154 <= ww_DATA_OUT154;
DATA_OUT153 <= ww_DATA_OUT153;
DATA_OUT152 <= ww_DATA_OUT152;
DATA_OUT151 <= ww_DATA_OUT151;
DATA_OUT150 <= ww_DATA_OUT150;
DATA_OUT169 <= ww_DATA_OUT169;
DATA_OUT168 <= ww_DATA_OUT168;
DATA_OUT167 <= ww_DATA_OUT167;
DATA_OUT166 <= ww_DATA_OUT166;
DATA_OUT165 <= ww_DATA_OUT165;
DATA_OUT164 <= ww_DATA_OUT164;
DATA_OUT163 <= ww_DATA_OUT163;
DATA_OUT162 <= ww_DATA_OUT162;
DATA_OUT161 <= ww_DATA_OUT161;
DATA_OUT160 <= ww_DATA_OUT160;
DATA_OUT2 <= ww_DATA_OUT2;
DATA_OUT3 <= ww_DATA_OUT3;
DATA_OUT4 <= ww_DATA_OUT4;
DATA_OUT5 <= ww_DATA_OUT5;
DATA_OUT6 <= ww_DATA_OUT6;
DATA_OUT7 <= ww_DATA_OUT7;
DATA_OUT8 <= ww_DATA_OUT8;
DATA_OUT9 <= ww_DATA_OUT9;
DATA_OUTCTR <= ww_DATA_OUTCTR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_INCLK_bus\ <= (gnd & \LVDS_OUTCLK~combout\);

\inst_1|ALTLVDS_RX_component|auto_generated|fast_clock\ <= \inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\(0);
\inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk\(1) <= \inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\(1);
\inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk\(2) <= \inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\(2);

\inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock\);

\PLL_ARESET~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \PLL_ARESET~combout\);

\inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk\(1));

\inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_e_DATA_CLK_INCLK_bus\ <= (gnd & gnd & gnd & \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk\(1));
\inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\ <= NOT \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\;

-- Location: LCFF_X12_Y34_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(4));

-- Location: LCCOMB_X12_Y34_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\);

-- Location: LCCOMB_X12_Y34_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~2_combout\);

-- Location: LCCOMB_X12_Y34_N6
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~3_combout\);

-- Location: LCCOMB_X12_Y34_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~4_combout\);

-- Location: LCCOMB_X10_Y33_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(10),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~4_combout\);

-- Location: LCCOMB_X10_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(3))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(0)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(10),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~4_combout\);

-- Location: LCCOMB_X11_Y30_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~3_combout\);

-- Location: LCCOMB_X11_Y30_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~2_combout\);

-- Location: LCCOMB_X8_Y33_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0_combout\);

-- Location: LCCOMB_X8_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~3_combout\);

-- Location: LCCOMB_X8_Y33_N6
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(12),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~3_combout\);

-- Location: LCCOMB_X10_Y29_N6
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(2)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y29_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(3)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~3_combout\);

-- Location: LCCOMB_X10_Y29_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(13),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~3_combout\);

-- Location: LCCOMB_X9_Y33_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(3)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~3_combout\);

-- Location: LCCOMB_X9_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(14),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~3_combout\);

-- Location: LCCOMB_X12_Y33_N8
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~3_combout\);

-- Location: LCCOMB_X12_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(15),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~3_combout\);

-- Location: LCCOMB_X10_Y32_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y32_N10
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~3_combout\);

-- Location: LCCOMB_X10_Y32_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y30_N6
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y30_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~3_combout\);

-- Location: LCCOMB_X10_Y30_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~3_combout\);

-- Location: LCFF_X10_Y31_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(4));

-- Location: LCFF_X10_Y31_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(3));

-- Location: LCCOMB_X10_Y31_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y31_N10
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~4_combout\);

-- Location: LCCOMB_X10_Y31_N6
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(3))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y31_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~4_combout\);

-- Location: LCCOMB_X10_Y34_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~2_combout\);

-- Location: LCCOMB_X10_Y34_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(0)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(4),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~4_combout\);

-- Location: LCCOMB_X10_Y34_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~4_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & 
-- (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~4_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~5_combout\);

-- Location: LCFF_X11_Y34_N25
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(4));

-- Location: LCFF_X11_Y34_N21
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(3));

-- Location: LCCOMB_X11_Y34_N24
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~0_combout\);

-- Location: LCCOMB_X11_Y34_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(5),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~4_combout\);

-- Location: LCCOMB_X11_Y34_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~2_combout\);

-- Location: LCFF_X11_Y32_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(4));

-- Location: LCCOMB_X11_Y32_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(4))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(4),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~0_combout\);

-- Location: LCCOMB_X11_Y32_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~3_combout\);

-- Location: LCCOMB_X11_Y32_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(6),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~3_combout\);

-- Location: LCCOMB_X14_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(1)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~2_combout\);

-- Location: LCCOMB_X14_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(2)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~2_combout\);

-- Location: LCCOMB_X14_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(7),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~4_combout\);

-- Location: LCFF_X16_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(4));

-- Location: LCCOMB_X16_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~0_combout\);

-- Location: LCFF_X15_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(3));

-- Location: LCCOMB_X16_Y33_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(8),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~4_combout\);

-- Location: LCCOMB_X16_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(8),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~4_combout\);

-- Location: LCCOMB_X16_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~4_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~4_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~5_combout\);

-- Location: LCCOMB_X12_Y32_N6
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\);

-- Location: LCFF_X12_Y32_N15
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(4));

-- Location: LCCOMB_X12_Y32_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\);

-- Location: LCCOMB_X12_Y32_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\ 
-- & (((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1_combout\);

-- Location: LCCOMB_X12_Y32_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(9),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~4_combout\);

-- Location: LCCOMB_X12_Y32_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~4_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~4_combout\ & 
-- (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~5_combout\);

-- Location: LCCOMB_X11_Y31_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout\);

-- Location: LCFF_X11_Y31_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(4));

-- Location: LCCOMB_X11_Y31_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\);

-- Location: LCCOMB_X11_Y31_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout\);

-- Location: LCFF_X11_Y31_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3));

-- Location: LCCOMB_X11_Y31_N26
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~8_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~8_combout\);

-- Location: LCCOMB_X11_Y31_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~9_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~8_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~8_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~8_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~9_combout\);

-- Location: LCCOMB_X10_Y31_N26
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[3]~feeder_combout\);

-- Location: LCCOMB_X11_Y34_N20
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[3]~feeder_combout\);

-- Location: LCCOMB_X11_Y32_N26
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[4]~feeder_combout\);

-- Location: LCCOMB_X15_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[3]~feeder_combout\);

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PLL_ARESET~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PLL_ARESET,
	combout => \PLL_ARESET~combout\);

-- Location: CLKCTRL_G0
\PLL_ARESET~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \PLL_ARESET~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \PLL_ARESET~clkctrl_outclk\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\LVDS_OUTCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCLK,
	combout => \LVDS_OUTCLK~combout\);

-- Location: PLL_1
\inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll\ : cycloneii_pll
-- pragma translate_off
GENERIC MAP (
	bandwidth => 0,
	bandwidth_type => "low",
	c0_high => 1,
	c0_initial => 1,
	c0_low => 1,
	c0_mode => "even",
	c0_ph => 0,
	c1_mode => "bypass",
	c1_ph => 0,
	c2_high => 5,
	c2_initial => 1,
	c2_low => 5,
	c2_mode => "even",
	c2_ph => 0,
	charge_pump_current => 80,
	clk0_counter => "c0",
	clk0_divide_by => 1,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 4,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 4,
	clk1_phase_shift => "0",
	clk2_duty_cycle => 50,
	clk2_phase_shift => "0",
	compensate_clock => "clk0",
	gate_lock_counter => 0,
	gate_lock_signal => "no",
	inclk0_input_frequency => 10000,
	inclk1_input_frequency => 10000,
	invalid_lock_multiplier => 5,
	loop_filter_c => 3,
	loop_filter_r => " 1.000000",
	m => 8,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 100000,
	pfd_min => 2484,
	pll_compensation_delay => 5370,
	self_reset_on_gated_loss_lock => "off",
	sim_gate_lock_device_behavior => "off",
	simulation_type => "timing",
	valid_lock_multiplier => 1,
	vco_center => 1333,
	vco_max => 2000,
	vco_min => 1000)
-- pragma translate_on
PORT MAP (
	areset => \PLL_ARESET~clkctrl_outclk\,
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_INCLK_bus\,
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll_CLK_bus\);

-- Location: CLKCTRL_X0_Y1_N1
\inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_e_DATA_CLK\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "external clock output",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_e_DATA_CLK_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_e_DATA_CLK_outclk\);

-- Location: CLKCTRL_G2
\inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\);

-- Location: CLKCTRL_G3
\inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\);

-- Location: PIN_B2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(1),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(1),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(1));

-- Location: LCCOMB_X8_Y34_N12
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]~feeder_combout\);

-- Location: LCFF_X8_Y34_N13
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(1));

-- Location: LCCOMB_X8_Y34_N26
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder_combout\);

-- Location: LCFF_X8_Y34_N27
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(1));

-- Location: LCFF_X12_Y34_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(1));

-- Location: LCCOMB_X12_Y34_N20
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder_combout\);

-- Location: LCFF_X12_Y34_N21
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0));

-- Location: LCFF_X12_Y34_N5
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1));

-- Location: LCFF_X12_Y34_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2));

-- Location: LCFF_X12_Y34_N19
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3));

-- Location: LCCOMB_X11_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout\(0) = \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) $ (VCC)
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0) = CARRY(\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datad => VCC,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout\(0),
	cout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0));

-- Location: LCCOMB_X11_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout\(0) = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0)) # (GND)))
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0) = CARRY((!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0)) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datad => VCC,
	cin => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout\(0),
	cout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0));

-- Location: LCCOMB_X11_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout\(0) = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0) $ (GND))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0) & VCC))
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0) = CARRY((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- !\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datad => VCC,
	cin => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout\(0),
	cout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0));

-- Location: LCCOMB_X11_Y33_N20
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X11_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout\(0) = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0)) # (GND)))
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\(0) = CARRY((!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0)) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datad => VCC,
	cin => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout\(0),
	cout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\(0));

-- Location: LCFF_X11_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout\(0),
	sdata => \~GND~combout\,
	sload => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\,
	ena => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1));

-- Location: PIN_K4,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(0),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(0),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(0));

-- Location: LCCOMB_X7_Y29_N8
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder_combout\);

-- Location: LCFF_X7_Y29_N9
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(0));

-- Location: LCCOMB_X11_Y31_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder_combout\);

-- Location: LCFF_X11_Y31_N15
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(0));

-- Location: LCCOMB_X12_Y31_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder_combout\);

-- Location: LCFF_X12_Y31_N15
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(0));

-- Location: LCFF_X11_Y31_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0));

-- Location: LCFF_X11_Y31_N7
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1));

-- Location: LCFF_X11_Y31_N9
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2));

-- Location: LCCOMB_X11_Y31_N8
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout\);

-- Location: PIN_K3,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(0));

-- Location: LCCOMB_X8_Y30_N10
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]~feeder_combout\);

-- Location: LCFF_X8_Y30_N11
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(0));

-- Location: LCCOMB_X12_Y30_N26
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder_combout\);

-- Location: LCFF_X12_Y30_N27
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(0));

-- Location: LCCOMB_X12_Y30_N0
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder_combout\);

-- Location: LCFF_X12_Y30_N1
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(0));

-- Location: LCCOMB_X12_Y31_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]~feeder_combout\);

-- Location: LCFF_X12_Y31_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0));

-- Location: LCFF_X11_Y31_N5
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0));

-- Location: LCCOMB_X11_Y33_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ = (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & !\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\);

-- Location: LCCOMB_X11_Y31_N24
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout\);

-- Location: LCCOMB_X11_Y31_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout\);

-- Location: LCCOMB_X11_Y31_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout\);

-- Location: LCFF_X11_Y31_N19
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0));

-- Location: LCCOMB_X11_Y31_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout\);

-- Location: LCFF_X11_Y31_N21
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(1));

-- Location: LCFF_X19_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2));

-- Location: LCCOMB_X19_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout\);

-- Location: LCFF_X19_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(3));

-- Location: LCFF_X19_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(4));

-- Location: LCFF_X19_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(9));

-- Location: LCFF_X11_Y31_N25
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1));

-- Location: LCCOMB_X11_Y31_N28
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]~feeder_combout\);

-- Location: LCFF_X11_Y31_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2));

-- Location: LCFF_X11_Y31_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3));

-- Location: LCFF_X11_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout\(0),
	sdata => \~GND~combout\,
	sload => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\,
	ena => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0));

-- Location: LCCOMB_X11_Y31_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout\);

-- Location: LCCOMB_X11_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ = (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\);

-- Location: LCCOMB_X11_Y31_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~7_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~7_combout\);

-- Location: LCCOMB_X11_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ = (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\);

-- Location: LCCOMB_X11_Y31_N6
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~6_combout\);

-- Location: LCCOMB_X11_Y31_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~10_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~9_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~7_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~9_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~7_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~6_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~10_combout\);

-- Location: LCFF_X11_Y31_N23
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~10_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(0));

-- Location: LCCOMB_X19_Y33_N20
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout\);

-- Location: LCFF_X19_Y33_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(1));

-- Location: LCFF_X19_Y33_N31
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2));

-- Location: LCCOMB_X19_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout\);

-- Location: LCFF_X19_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(3));

-- Location: LCFF_X19_Y33_N19
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(4));

-- Location: LCCOMB_X19_Y33_N28
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder_combout\);

-- Location: LCFF_X19_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[8]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(8));

-- Location: LCCOMB_X19_Y33_N26
inst_4 : cycloneii_lcell_comb
-- Equation(s):
-- \inst_4~combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(8)) # (!\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(9),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(8),
	combout => \inst_4~combout\);

-- Location: LCCOMB_X11_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout\ = \inst_4~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_4~combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout\);

-- Location: LCFF_X11_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\);

-- Location: LCFF_X12_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~regout\);

-- Location: LCCOMB_X11_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip~combout\ = (!\inst_1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~regout\ & \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~regout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~regout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip~combout\);

-- Location: LCFF_X11_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout\(0),
	sdata => \~GND~combout\,
	sload => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\,
	ena => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3));

-- Location: LCCOMB_X11_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ = (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & 
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X11_Y33_N18
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\ = !\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\);

-- Location: LCCOMB_X11_Y33_N6
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\) # 
-- ((!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\);

-- Location: LCFF_X11_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit105a_2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout\(0),
	sdata => \~GND~combout\,
	sload => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout\,
	ena => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2));

-- Location: LCCOMB_X11_Y33_N26
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ = (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2) & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\);

-- Location: LCCOMB_X12_Y34_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~3_combout\);

-- Location: PIN_B3,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(1));

-- Location: LCCOMB_X12_Y34_N0
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]~feeder_combout\);

-- Location: LCFF_X12_Y34_N1
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(1));

-- Location: LCCOMB_X14_Y34_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder_combout\);

-- Location: LCFF_X14_Y34_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(1));

-- Location: LCCOMB_X14_Y34_N24
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder_combout\);

-- Location: LCFF_X14_Y34_N25
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(1));

-- Location: LCFF_X12_Y34_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1));

-- Location: LCFF_X12_Y34_N11
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0));

-- Location: LCFF_X12_Y34_N15
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1));

-- Location: LCCOMB_X12_Y34_N2
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]~feeder_combout\);

-- Location: LCFF_X12_Y34_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2));

-- Location: LCCOMB_X12_Y34_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\);

-- Location: LCCOMB_X12_Y34_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1_combout\);

-- Location: LCCOMB_X12_Y34_N10
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~4_combout\);

-- Location: LCCOMB_X12_Y34_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~2_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~2_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~1_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~4_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~5_combout\);

-- Location: LCFF_X12_Y34_N27
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux11a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0));

-- Location: LCCOMB_X15_Y34_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout\);

-- Location: LCFF_X15_Y34_N23
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1));

-- Location: LCCOMB_X15_Y34_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder_combout\);

-- Location: LCFF_X15_Y34_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2));

-- Location: LCCOMB_X15_Y34_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder_combout\);

-- Location: LCFF_X15_Y34_N11
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3));

-- Location: LCCOMB_X15_Y34_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder_combout\);

-- Location: LCFF_X15_Y34_N13
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(4));

-- Location: LCCOMB_X15_Y34_N24
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder_combout\);

-- Location: LCFF_X15_Y34_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[19]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(19));

-- Location: LCCOMB_X12_Y34_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~4_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~4_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~5_combout\);

-- Location: LCCOMB_X12_Y34_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~2_combout\);

-- Location: LCFF_X12_Y34_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3));

-- Location: LCCOMB_X12_Y34_N30
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg10a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg9a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1_combout\);

-- Location: LCCOMB_X12_Y34_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~5_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~2_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~5_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~6_combout\);

-- Location: LCFF_X12_Y34_N29
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux12a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(0));

-- Location: LCCOMB_X19_Y34_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder_combout\);

-- Location: LCFF_X19_Y34_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1));

-- Location: LCCOMB_X20_Y34_N0
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder_combout\);

-- Location: LCFF_X20_Y34_N1
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2));

-- Location: LCCOMB_X20_Y34_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder_combout\);

-- Location: LCFF_X20_Y34_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(3));

-- Location: LCFF_X20_Y34_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(4));

-- Location: LCCOMB_X24_Y34_N24
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder_combout\);

-- Location: LCFF_X24_Y34_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[18]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(18));

-- Location: LCCOMB_X15_Y34_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder_combout\);

-- Location: LCFF_X15_Y34_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[17]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(17));

-- Location: LCCOMB_X21_Y34_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder_combout\);

-- Location: LCFF_X21_Y34_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[16]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(16));

-- Location: LCCOMB_X15_Y34_N20
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder_combout\);

-- Location: LCFF_X15_Y34_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[15]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(15));

-- Location: LCCOMB_X20_Y34_N8
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder_combout\);

-- Location: LCFF_X20_Y34_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[14]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(14));

-- Location: LCCOMB_X15_Y34_N6
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder_combout\);

-- Location: LCFF_X15_Y34_N7
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[13]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(13));

-- Location: LCCOMB_X20_Y34_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder_combout\);

-- Location: LCFF_X20_Y34_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[12]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(12));

-- Location: LCCOMB_X15_Y34_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg7a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder_combout\);

-- Location: LCFF_X15_Y34_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[11]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(11));

-- Location: LCCOMB_X19_Y34_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg8a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10]~feeder_combout\);

-- Location: LCFF_X19_Y34_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[10]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(10));

-- Location: PIN_C2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_10~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(10),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(10),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(10));

-- Location: LCCOMB_X1_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(10),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10]~feeder_combout\);

-- Location: LCFF_X1_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[10]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(10));

-- Location: LCCOMB_X2_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(10),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10]~feeder_combout\);

-- Location: LCFF_X2_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[10]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(10));

-- Location: LCFF_X10_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(10),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(10));

-- Location: LCFF_X10_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(10),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(0));

-- Location: LCFF_X10_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(1));

-- Location: LCFF_X10_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(2));

-- Location: LCCOMB_X10_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~3_combout\);

-- Location: LCCOMB_X10_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~2_combout\);

-- Location: LCFF_X10_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(3));

-- Location: LCFF_X10_Y33_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(4));

-- Location: PIN_C3,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_10~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(10));

-- Location: LCCOMB_X1_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(10),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10]~feeder_combout\);

-- Location: LCFF_X1_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[10]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(10));

-- Location: LCCOMB_X1_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(10),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10]~feeder_combout\);

-- Location: LCFF_X1_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[10]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(10));

-- Location: LCCOMB_X2_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(10),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10]~feeder_combout\);

-- Location: LCFF_X2_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[10]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(10));

-- Location: LCFF_X10_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(10),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(10));

-- Location: LCFF_X10_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(10),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(0));

-- Location: LCCOMB_X10_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1]~feeder_combout\);

-- Location: LCFF_X10_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(1));

-- Location: LCCOMB_X10_Y33_N28
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2]~feeder_combout\);

-- Location: LCFF_X10_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(2));

-- Location: LCCOMB_X10_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3]~feeder_combout\);

-- Location: LCFF_X10_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(3));

-- Location: LCCOMB_X10_Y33_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(4))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y33_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(2)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y33_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ 
-- & (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~4_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~2_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~5_combout\);

-- Location: LCFF_X10_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux65a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(0));

-- Location: LCCOMB_X57_Y35_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1]~feeder_combout\);

-- Location: LCFF_X57_Y35_N15
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(1));

-- Location: LCFF_X57_Y35_N13
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(2));

-- Location: LCCOMB_X57_Y35_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3]~feeder_combout\);

-- Location: LCFF_X57_Y35_N3
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(3));

-- Location: LCCOMB_X57_Y35_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4]~feeder_combout\);

-- Location: LCFF_X57_Y35_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(4));

-- Location: LCCOMB_X58_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109]~feeder_combout\);

-- Location: LCFF_X58_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[109]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(109));

-- Location: LCCOMB_X10_Y33_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg64a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~2_combout\);

-- Location: LCCOMB_X10_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(10),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg63a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~3_combout\);

-- Location: LCCOMB_X11_Y33_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~4_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~4_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~5_combout\);

-- Location: LCCOMB_X10_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~1_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~3_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~1_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~3_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~5_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~6_combout\);

-- Location: LCFF_X10_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux66a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(0));

-- Location: LCCOMB_X2_Y3_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1]~feeder_combout\);

-- Location: LCFF_X2_Y3_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(1));

-- Location: LCCOMB_X2_Y3_N24
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2]~feeder_combout\);

-- Location: LCFF_X2_Y3_N25
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(2));

-- Location: LCFF_X2_Y3_N19
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(3));

-- Location: LCCOMB_X2_Y3_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4]~feeder_combout\);

-- Location: LCFF_X2_Y3_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(4));

-- Location: LCCOMB_X3_Y3_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108]~feeder_combout\);

-- Location: LCFF_X3_Y3_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[108]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(108));

-- Location: LCCOMB_X57_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107]~feeder_combout\);

-- Location: LCFF_X57_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[107]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(107));

-- Location: LCCOMB_X2_Y3_N8
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106]~feeder_combout\);

-- Location: LCFF_X2_Y3_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[106]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(106));

-- Location: LCCOMB_X57_Y35_N18
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105]~feeder_combout\);

-- Location: LCFF_X57_Y35_N19
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[105]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(105));

-- Location: LCCOMB_X1_Y3_N20
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104]~feeder_combout\);

-- Location: LCFF_X1_Y3_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[104]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(104));

-- Location: LCCOMB_X58_Y35_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103]~feeder_combout\);

-- Location: LCFF_X58_Y35_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[103]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(103));

-- Location: LCCOMB_X2_Y3_N6
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102]~feeder_combout\);

-- Location: LCFF_X2_Y3_N7
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[102]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(102));

-- Location: LCFF_X10_Y33_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[101]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg61a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(101));

-- Location: LCFF_X10_Y33_N31
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[100]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg62a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(100));

-- Location: PIN_G5,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_11~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(11),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(11),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(11));

-- Location: LCCOMB_X1_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(11),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11]~feeder_combout\);

-- Location: LCFF_X1_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[11]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(11));

-- Location: LCFF_X9_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(11),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(11));

-- Location: LCCOMB_X12_Y30_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(11),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11]~feeder_combout\);

-- Location: LCFF_X12_Y30_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[11]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(11));

-- Location: LCFF_X11_Y30_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(11),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(0));

-- Location: LCFF_X11_Y30_N11
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(1));

-- Location: LCFF_X11_Y30_N5
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(2));

-- Location: LCFF_X11_Y30_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(3));

-- Location: LCFF_X11_Y30_N9
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(4));

-- Location: LCCOMB_X11_Y30_N8
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~0_combout\);

-- Location: LCCOMB_X11_Y30_N0
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0_combout\ 
-- & (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~1_combout\);

-- Location: PIN_G6,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_11~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(11));

-- Location: LCCOMB_X8_Y30_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(11),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11]~feeder_combout\);

-- Location: LCFF_X8_Y30_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[11]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(11));

-- Location: LCCOMB_X8_Y30_N24
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(11),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11]~feeder_combout\);

-- Location: LCFF_X8_Y30_N25
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[11]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(11));

-- Location: LCFF_X8_Y30_N1
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(11),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(11));

-- Location: LCFF_X11_Y30_N19
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(11),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(11));

-- Location: LCFF_X11_Y30_N15
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(11),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(0));

-- Location: LCCOMB_X11_Y30_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(11),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~4_combout\);

-- Location: LCCOMB_X11_Y30_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~2_combout\);

-- Location: LCCOMB_X11_Y30_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~1_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~4_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~1_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~5_combout\);

-- Location: LCFF_X11_Y30_N7
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux71a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(0));

-- Location: LCFF_X4_Y10_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(1));

-- Location: LCCOMB_X1_Y10_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2]~feeder_combout\);

-- Location: LCFF_X1_Y10_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(2));

-- Location: LCFF_X1_Y10_N29
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(3));

-- Location: LCCOMB_X1_Y10_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4]~feeder_combout\);

-- Location: LCFF_X1_Y10_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(4));

-- Location: LCFF_X1_Y10_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[119]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(119));

-- Location: LCCOMB_X11_Y30_N24
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1]~feeder_combout\);

-- Location: LCFF_X11_Y30_N25
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(1));

-- Location: LCFF_X11_Y30_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(2));

-- Location: LCFF_X11_Y30_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(3));

-- Location: LCCOMB_X11_Y30_N26
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~1_combout\);

-- Location: LCCOMB_X11_Y30_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(0)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(11),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg70a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~4_combout\);

-- Location: LCCOMB_X11_Y30_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(2)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0_combout\);

-- Location: LCCOMB_X11_Y30_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~4_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & 
-- (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~4_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~5_combout\);

-- Location: LCCOMB_X11_Y30_N18
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg69a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(11),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~3_combout\);

-- Location: LCCOMB_X11_Y30_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~2_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~1_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~5_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~2_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~1_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~5_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~6_combout\);

-- Location: LCFF_X11_Y30_N29
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux72a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(0));

-- Location: LCCOMB_X2_Y10_N24
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1]~feeder_combout\);

-- Location: LCFF_X2_Y10_N25
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(1));

-- Location: LCCOMB_X1_Y10_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2]~feeder_combout\);

-- Location: LCFF_X1_Y10_N19
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(2));

-- Location: LCCOMB_X1_Y10_N10
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3]~feeder_combout\);

-- Location: LCFF_X1_Y10_N11
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(3));

-- Location: LCCOMB_X1_Y10_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4]~feeder_combout\);

-- Location: LCFF_X1_Y10_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(4));

-- Location: LCCOMB_X1_Y10_N30
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118]~feeder_combout\);

-- Location: LCFF_X1_Y10_N31
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[118]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(118));

-- Location: LCCOMB_X1_Y10_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117]~feeder_combout\);

-- Location: LCFF_X1_Y10_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[117]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(117));

-- Location: LCCOMB_X1_Y10_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116]~feeder_combout\);

-- Location: LCFF_X1_Y10_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[116]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(116));

-- Location: LCFF_X1_Y10_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[115]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(115));

-- Location: LCCOMB_X1_Y10_N26
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114]~feeder_combout\);

-- Location: LCFF_X1_Y10_N27
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[114]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(114));

-- Location: LCCOMB_X1_Y10_N20
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113]~feeder_combout\);

-- Location: LCFF_X1_Y10_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[113]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(113));

-- Location: LCCOMB_X1_Y10_N14
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112]~feeder_combout\);

-- Location: LCFF_X1_Y10_N15
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[112]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(112));

-- Location: LCFF_X11_Y30_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[111]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg67a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(111));

-- Location: LCCOMB_X11_Y30_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg68a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110]~feeder_combout\);

-- Location: LCFF_X11_Y30_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[110]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(110));

-- Location: PIN_F3,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_12~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(12),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(12),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(12));

-- Location: LCCOMB_X1_Y33_N28
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(12),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12]~feeder_combout\);

-- Location: LCFF_X1_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[12]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(12));

-- Location: LCCOMB_X1_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(12),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12]~feeder_combout\);

-- Location: LCFF_X1_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[12]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(12));

-- Location: LCFF_X8_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(12),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(12));

-- Location: LCFF_X8_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(12),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(0));

-- Location: LCCOMB_X8_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~2_combout\);

-- Location: PIN_F4,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_12~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(12));

-- Location: LCCOMB_X4_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(12),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12]~feeder_combout\);

-- Location: LCFF_X4_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[12]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(12));

-- Location: LCCOMB_X4_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(12),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12]~feeder_combout\);

-- Location: LCFF_X4_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[12]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(12));

-- Location: LCCOMB_X4_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(12),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12]~feeder_combout\);

-- Location: LCFF_X4_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[12]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(12));

-- Location: LCFF_X8_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(12),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(12));

-- Location: LCFF_X8_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(12),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(0));

-- Location: LCCOMB_X8_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(12),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~4_combout\);

-- Location: LCFF_X8_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(1));

-- Location: LCCOMB_X8_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2]~feeder_combout\);

-- Location: LCFF_X8_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(2));

-- Location: LCCOMB_X8_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3]~feeder_combout\);

-- Location: LCFF_X8_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(3));

-- Location: LCFF_X8_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(1));

-- Location: LCFF_X8_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(2));

-- Location: LCFF_X8_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(3));

-- Location: LCFF_X8_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(4));

-- Location: LCCOMB_X8_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~0_combout\);

-- Location: LCCOMB_X8_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0_combout\ 
-- & (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~1_combout\);

-- Location: LCCOMB_X8_Y33_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~4_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~5_combout\);

-- Location: LCFF_X8_Y33_N27
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux77a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(0));

-- Location: LCCOMB_X1_Y3_N26
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1]~feeder_combout\);

-- Location: LCFF_X1_Y3_N27
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(1));

-- Location: LCCOMB_X1_Y3_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2]~feeder_combout\);

-- Location: LCFF_X1_Y3_N11
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(2));

-- Location: LCCOMB_X1_Y3_N6
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3]~feeder_combout\);

-- Location: LCFF_X1_Y3_N7
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(3));

-- Location: LCCOMB_X1_Y3_N18
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4]~feeder_combout\);

-- Location: LCFF_X1_Y3_N19
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(4));

-- Location: LCCOMB_X1_Y3_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129]~feeder_combout\);

-- Location: LCFF_X1_Y3_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[129]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(129));

-- Location: LCCOMB_X8_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(12),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~4_combout\);

-- Location: LCCOMB_X8_Y33_N18
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0_combout\ & 
-- (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~5_combout\);

-- Location: LCCOMB_X8_Y33_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~2_combout\);

-- Location: LCCOMB_X8_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(3))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg75a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg76a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~1_combout\);

-- Location: LCCOMB_X8_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~5_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~2_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~5_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~6_combout\);

-- Location: LCFF_X8_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux78a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(0));

-- Location: LCCOMB_X2_Y3_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1]~feeder_combout\);

-- Location: LCFF_X2_Y3_N5
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(1));

-- Location: LCCOMB_X1_Y3_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2]~feeder_combout\);

-- Location: LCFF_X1_Y3_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(2));

-- Location: LCFF_X1_Y3_N9
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(3));

-- Location: LCFF_X1_Y3_N5
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(4));

-- Location: LCFF_X1_Y3_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[128]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(128));

-- Location: LCCOMB_X1_Y3_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127]~feeder_combout\);

-- Location: LCFF_X1_Y3_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[127]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(127));

-- Location: LCFF_X1_Y3_N29
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[126]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(126));

-- Location: LCCOMB_X1_Y3_N14
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125]~feeder_combout\);

-- Location: LCFF_X1_Y3_N15
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[125]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(125));

-- Location: LCFF_X1_Y3_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[124]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(124));

-- Location: LCCOMB_X1_Y3_N30
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123]~feeder_combout\);

-- Location: LCFF_X1_Y3_N31
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[123]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(123));

-- Location: LCCOMB_X1_Y3_N12
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122]~feeder_combout\);

-- Location: LCFF_X1_Y3_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[122]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(122));

-- Location: LCFF_X8_Y33_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[121]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg73a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(121));

-- Location: LCCOMB_X3_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg74a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120]~feeder_combout\);

-- Location: LCFF_X3_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[120]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(120));

-- Location: PIN_D2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_13~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(13),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(13),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(13));

-- Location: PIN_D1,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_13~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(13));

-- Location: LCFF_X7_Y29_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(13),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(13));

-- Location: LCCOMB_X7_Y29_N16
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(13),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13]~feeder_combout\);

-- Location: LCFF_X7_Y29_N17
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[13]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(13));

-- Location: LCFF_X10_Y29_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(13),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(13));

-- Location: LCFF_X10_Y29_N27
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(13),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(13));

-- Location: LCCOMB_X10_Y29_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(13),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~4_combout\);

-- Location: LCCOMB_X1_Y32_N22
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(13),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13]~feeder_combout\);

-- Location: LCFF_X1_Y32_N23
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[13]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(13));

-- Location: LCCOMB_X5_Y32_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(13),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13]~feeder_combout\);

-- Location: LCFF_X5_Y32_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[13]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(13));

-- Location: LCCOMB_X9_Y29_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(13),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13]~feeder_combout\);

-- Location: LCFF_X9_Y29_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[13]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(13));

-- Location: LCCOMB_X10_Y29_N2
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(13),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0]~feeder_combout\);

-- Location: LCFF_X10_Y29_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(0));

-- Location: LCCOMB_X10_Y29_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~2_combout\);

-- Location: LCFF_X10_Y29_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(1));

-- Location: LCFF_X10_Y29_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(2));

-- Location: LCFF_X10_Y29_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(3));

-- Location: LCFF_X10_Y29_N21
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(4));

-- Location: LCCOMB_X10_Y29_N20
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y29_N28
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0_combout\ 
-- & (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y29_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~4_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~2_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~4_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~5_combout\);

-- Location: LCFF_X10_Y29_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux83a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(0));

-- Location: LCCOMB_X5_Y10_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1]~feeder_combout\);

-- Location: LCFF_X5_Y10_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(1));

-- Location: LCCOMB_X1_Y6_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2]~feeder_combout\);

-- Location: LCFF_X1_Y6_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(2));

-- Location: LCCOMB_X1_Y6_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3]~feeder_combout\);

-- Location: LCFF_X1_Y6_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(3));

-- Location: LCFF_X1_Y6_N13
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(4));

-- Location: LCCOMB_X1_Y6_N8
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139]~feeder_combout\);

-- Location: LCFF_X1_Y6_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[139]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(139));

-- Location: LCFF_X10_Y29_N9
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(13),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(0));

-- Location: LCCOMB_X10_Y29_N10
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1]~feeder_combout\);

-- Location: LCFF_X10_Y29_N11
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(1));

-- Location: LCCOMB_X10_Y29_N18
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2]~feeder_combout\);

-- Location: LCFF_X10_Y29_N19
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(2));

-- Location: LCFF_X10_Y29_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(3));

-- Location: LCCOMB_X10_Y29_N30
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg81a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y29_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(0)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(13),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~4_combout\);

-- Location: LCCOMB_X10_Y29_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~4_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~4_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~5_combout\);

-- Location: LCCOMB_X10_Y29_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg82a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~2_combout\);

-- Location: LCCOMB_X10_Y29_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~1_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~5_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~1_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~5_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~6_combout\);

-- Location: LCFF_X10_Y29_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux84a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(0));

-- Location: LCCOMB_X5_Y10_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1]~feeder_combout\);

-- Location: LCFF_X5_Y10_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(1));

-- Location: LCCOMB_X1_Y6_N10
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2]~feeder_combout\);

-- Location: LCFF_X1_Y6_N11
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(2));

-- Location: LCCOMB_X1_Y6_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3]~feeder_combout\);

-- Location: LCFF_X1_Y6_N19
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(3));

-- Location: LCCOMB_X1_Y6_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4]~feeder_combout\);

-- Location: LCFF_X1_Y6_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(4));

-- Location: LCCOMB_X1_Y6_N26
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138]~feeder_combout\);

-- Location: LCFF_X1_Y6_N27
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[138]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(138));

-- Location: LCFF_X1_Y6_N29
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[137]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(137));

-- Location: LCCOMB_X1_Y6_N14
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136]~feeder_combout\);

-- Location: LCFF_X1_Y6_N15
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[136]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(136));

-- Location: LCCOMB_X1_Y6_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135]~feeder_combout\);

-- Location: LCFF_X1_Y6_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[135]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(135));

-- Location: LCCOMB_X1_Y6_N30
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134]~feeder_combout\);

-- Location: LCFF_X1_Y6_N31
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[134]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(134));

-- Location: LCCOMB_X1_Y6_N20
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133]~feeder_combout\);

-- Location: LCFF_X1_Y6_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[133]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(133));

-- Location: LCCOMB_X1_Y6_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132]~feeder_combout\);

-- Location: LCFF_X1_Y6_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[132]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(132));

-- Location: LCCOMB_X7_Y25_N12
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg79a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131]~feeder_combout\);

-- Location: LCFF_X7_Y25_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[131]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(131));

-- Location: LCCOMB_X7_Y28_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg80a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130]~feeder_combout\);

-- Location: LCFF_X7_Y28_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[130]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(130));

-- Location: PIN_J8,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_14~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(14),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(14),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(14));

-- Location: PIN_J7,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_14~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(14));

-- Location: LCCOMB_X4_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(14),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14]~feeder_combout\);

-- Location: LCFF_X4_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[14]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(14));

-- Location: LCCOMB_X5_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(14),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14]~feeder_combout\);

-- Location: LCFF_X5_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[14]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(14));

-- Location: LCFF_X5_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(14),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(14));

-- Location: LCFF_X9_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(14),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(14));

-- Location: LCFF_X9_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(14),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(0));

-- Location: LCCOMB_X9_Y33_N28
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(14),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~4_combout\);

-- Location: LCFF_X9_Y33_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(1));

-- Location: LCCOMB_X9_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0_combout\);

-- Location: LCCOMB_X1_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(14),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14]~feeder_combout\);

-- Location: LCFF_X1_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[14]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(14));

-- Location: LCCOMB_X5_Y33_N18
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(14),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14]~feeder_combout\);

-- Location: LCFF_X5_Y33_N19
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[14]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(14));

-- Location: LCFF_X9_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(14),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(14));

-- Location: LCCOMB_X9_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(14),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0]~feeder_combout\);

-- Location: LCFF_X9_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(0));

-- Location: LCFF_X9_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(1));

-- Location: LCFF_X9_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(2));

-- Location: LCFF_X9_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(3));

-- Location: LCFF_X9_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(4));

-- Location: LCCOMB_X9_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2]~feeder_combout\);

-- Location: LCFF_X9_Y33_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(2));

-- Location: LCFF_X9_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(3));

-- Location: LCCOMB_X9_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(4))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~0_combout\);

-- Location: LCCOMB_X9_Y33_N20
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ 
-- & (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~1_combout\);

-- Location: LCCOMB_X9_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(1)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~2_combout\);

-- Location: LCCOMB_X9_Y33_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~4_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~1_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~4_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~1_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~5_combout\);

-- Location: LCFF_X9_Y33_N19
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux89a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(0));

-- Location: LCCOMB_X6_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1]~feeder_combout\);

-- Location: LCFF_X6_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(1));

-- Location: LCCOMB_X5_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2]~feeder_combout\);

-- Location: LCFF_X5_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(2));

-- Location: LCCOMB_X5_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3]~feeder_combout\);

-- Location: LCFF_X5_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(3));

-- Location: LCCOMB_X5_Y33_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4]~feeder_combout\);

-- Location: LCFF_X5_Y33_N21
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(4));

-- Location: LCFF_X5_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[149]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(149));

-- Location: LCCOMB_X9_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~2_combout\);

-- Location: LCCOMB_X9_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg87a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~1_combout\);

-- Location: LCCOMB_X9_Y33_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg88a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(14),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~4_combout\);

-- Location: LCCOMB_X9_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & 
-- (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~5_combout\);

-- Location: LCCOMB_X9_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~1_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~1_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~5_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~6_combout\);

-- Location: LCFF_X9_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux90a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(0));

-- Location: LCCOMB_X6_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1]~feeder_combout\);

-- Location: LCFF_X6_Y33_N31
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(1));

-- Location: LCCOMB_X5_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2]~feeder_combout\);

-- Location: LCFF_X5_Y33_N31
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(2));

-- Location: LCCOMB_X5_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3]~feeder_combout\);

-- Location: LCFF_X5_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(3));

-- Location: LCFF_X5_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(4));

-- Location: LCCOMB_X5_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148]~feeder_combout\);

-- Location: LCFF_X5_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[148]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(148));

-- Location: LCCOMB_X5_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147]~feeder_combout\);

-- Location: LCFF_X5_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[147]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(147));

-- Location: LCCOMB_X6_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146]~feeder_combout\);

-- Location: LCFF_X6_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[146]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(146));

-- Location: LCCOMB_X5_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145]~feeder_combout\);

-- Location: LCFF_X5_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[145]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(145));

-- Location: LCCOMB_X5_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144]~feeder_combout\);

-- Location: LCFF_X5_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[144]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(144));

-- Location: LCCOMB_X5_Y33_N6
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143]~feeder_combout\);

-- Location: LCFF_X5_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[143]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(143));

-- Location: LCCOMB_X6_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142]~feeder_combout\);

-- Location: LCFF_X6_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[142]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(142));

-- Location: LCCOMB_X6_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg85a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141]~feeder_combout\);

-- Location: LCFF_X6_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[141]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(141));

-- Location: LCCOMB_X6_Y33_N26
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg86a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140]~feeder_combout\);

-- Location: LCFF_X6_Y33_N27
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[140]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(140));

-- Location: PIN_E2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_15~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(15),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(15),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(15));

-- Location: LCCOMB_X8_Y30_N22
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(15),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15]~feeder_combout\);

-- Location: LCFF_X8_Y30_N23
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[15]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(15));

-- Location: LCCOMB_X12_Y30_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(15),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15]~feeder_combout\);

-- Location: LCFF_X12_Y30_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[15]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(15));

-- Location: LCFF_X12_Y30_N11
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(15),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(15));

-- Location: LCFF_X12_Y33_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(15),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(0));

-- Location: LCCOMB_X12_Y33_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~2_combout\);

-- Location: PIN_E1,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_15~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(15));

-- Location: LCCOMB_X12_Y30_N24
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(15),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15]~feeder_combout\);

-- Location: LCFF_X12_Y30_N25
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[15]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(15));

-- Location: LCCOMB_X14_Y30_N12
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(15),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15]~feeder_combout\);

-- Location: LCFF_X14_Y30_N13
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[15]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(15));

-- Location: LCCOMB_X14_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(15),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15]~feeder_combout\);

-- Location: LCFF_X14_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[15]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(15));

-- Location: LCFF_X12_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(15),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(15));

-- Location: LCFF_X12_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(15),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(0));

-- Location: LCCOMB_X12_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(15),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~4_combout\);

-- Location: LCFF_X12_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(1));

-- Location: LCFF_X12_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(2));

-- Location: LCFF_X12_Y33_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(3));

-- Location: LCFF_X12_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(4));

-- Location: LCFF_X12_Y33_N19
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(1));

-- Location: LCCOMB_X12_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2]~feeder_combout\);

-- Location: LCFF_X12_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(2));

-- Location: LCCOMB_X12_Y33_N6
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3]~feeder_combout\);

-- Location: LCFF_X12_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(3));

-- Location: LCCOMB_X12_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(4))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~0_combout\);

-- Location: LCCOMB_X12_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0_combout\);

-- Location: LCCOMB_X12_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ 
-- & (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~1_combout\);

-- Location: LCCOMB_X12_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~4_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~5_combout\);

-- Location: LCFF_X12_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux95a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(0));

-- Location: LCCOMB_X45_Y35_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1]~feeder_combout\);

-- Location: LCFF_X45_Y35_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(1));

-- Location: LCFF_X45_Y35_N29
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(2));

-- Location: LCCOMB_X45_Y35_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3]~feeder_combout\);

-- Location: LCFF_X45_Y35_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(3));

-- Location: LCFF_X45_Y35_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(4));

-- Location: LCCOMB_X44_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159]~feeder_combout\);

-- Location: LCFF_X44_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[159]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(159));

-- Location: LCCOMB_X12_Y33_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~2_combout\);

-- Location: LCCOMB_X12_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(15),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~4_combout\);

-- Location: LCCOMB_X12_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0_combout\ & 
-- (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~5_combout\);

-- Location: LCCOMB_X12_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(3))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg93a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg94a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~1_combout\);

-- Location: LCCOMB_X12_Y33_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~5_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~5_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~6_combout\);

-- Location: LCFF_X12_Y33_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux96a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(0));

-- Location: LCCOMB_X45_Y35_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1]~feeder_combout\);

-- Location: LCFF_X45_Y35_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(1));

-- Location: LCCOMB_X45_Y35_N10
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2]~feeder_combout\);

-- Location: LCFF_X45_Y35_N11
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(2));

-- Location: LCCOMB_X45_Y35_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3]~feeder_combout\);

-- Location: LCFF_X45_Y35_N31
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(3));

-- Location: LCCOMB_X45_Y35_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4]~feeder_combout\);

-- Location: LCFF_X45_Y35_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(4));

-- Location: LCCOMB_X46_Y35_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158]~feeder_combout\);

-- Location: LCFF_X46_Y35_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[158]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(158));

-- Location: LCCOMB_X44_Y35_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157]~feeder_combout\);

-- Location: LCFF_X44_Y35_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[157]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(157));

-- Location: LCCOMB_X44_Y35_N4
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156]~feeder_combout\);

-- Location: LCFF_X44_Y35_N5
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[156]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(156));

-- Location: LCCOMB_X45_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155]~feeder_combout\);

-- Location: LCFF_X45_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[155]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(155));

-- Location: LCCOMB_X45_Y35_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154]~feeder_combout\);

-- Location: LCFF_X45_Y35_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[154]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(154));

-- Location: LCCOMB_X46_Y35_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153]~feeder_combout\);

-- Location: LCFF_X46_Y35_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[153]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(153));

-- Location: LCFF_X46_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[152]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(152));

-- Location: LCCOMB_X20_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg91a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151]~feeder_combout\);

-- Location: LCFF_X20_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[151]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(151));

-- Location: LCFF_X12_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[150]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg92a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(150));

-- Location: PIN_K6,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_16~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUTCTR,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(16),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(16));

-- Location: LCCOMB_X1_Y30_N0
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(16),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16]~feeder_combout\);

-- Location: LCFF_X1_Y30_N1
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[16]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(16));

-- Location: LCCOMB_X1_Y30_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(16),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16]~feeder_combout\);

-- Location: LCFF_X1_Y30_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[16]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(16));

-- Location: LCCOMB_X9_Y32_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(16),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16]~feeder_combout\);

-- Location: LCFF_X9_Y32_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[16]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(16));

-- Location: LCFF_X10_Y32_N19
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(16),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(0));

-- Location: LCFF_X10_Y32_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(1));

-- Location: LCCOMB_X10_Y32_N28
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(1)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~2_combout\);

-- Location: PIN_K5,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_16~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(16));

-- Location: LCCOMB_X1_Y30_N12
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(16),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16]~feeder_combout\);

-- Location: LCFF_X1_Y30_N13
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[16]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(16));

-- Location: LCCOMB_X1_Y30_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(16),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16]~feeder_combout\);

-- Location: LCFF_X1_Y30_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[16]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(16));

-- Location: LCCOMB_X9_Y32_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(16),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16]~feeder_combout\);

-- Location: LCFF_X9_Y32_N31
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[16]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(16));

-- Location: LCFF_X10_Y32_N5
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(16),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(16));

-- Location: LCCOMB_X10_Y32_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(16),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~4_combout\);

-- Location: LCFF_X10_Y32_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(16),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(0));

-- Location: LCFF_X10_Y32_N21
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(1));

-- Location: LCCOMB_X10_Y32_N6
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2]~feeder_combout\);

-- Location: LCFF_X10_Y32_N7
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(2));

-- Location: LCFF_X10_Y32_N17
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(3));

-- Location: LCFF_X10_Y32_N11
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(2));

-- Location: LCFF_X10_Y32_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(3));

-- Location: LCFF_X10_Y32_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(4));

-- Location: LCCOMB_X10_Y32_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y32_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y32_N24
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~4_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~5_combout\);

-- Location: LCFF_X10_Y32_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux101a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(0));

-- Location: LCCOMB_X35_Y35_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1]~feeder_combout\);

-- Location: LCFF_X35_Y35_N15
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(1));

-- Location: LCFF_X35_Y35_N11
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(2));

-- Location: LCCOMB_X35_Y35_N26
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3]~feeder_combout\);

-- Location: LCFF_X35_Y35_N27
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(3));

-- Location: LCCOMB_X35_Y35_N6
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4]~feeder_combout\);

-- Location: LCFF_X35_Y35_N7
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(4));

-- Location: LCCOMB_X35_Y35_N12
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169]~feeder_combout\);

-- Location: LCFF_X35_Y35_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[169]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(169));

-- Location: LCCOMB_X10_Y32_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(16),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg99a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~3_combout\);

-- Location: LCCOMB_X10_Y32_N18
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(0)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(16),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~4_combout\);

-- Location: LCCOMB_X10_Y32_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~4_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~4_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~5_combout\);

-- Location: LCCOMB_X10_Y32_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(2)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg100a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~2_combout\);

-- Location: LCCOMB_X10_Y32_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~1_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~5_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~1_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~5_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~6_combout\);

-- Location: LCFF_X10_Y32_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux102a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(0));

-- Location: LCCOMB_X35_Y35_N28
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1]~feeder_combout\);

-- Location: LCFF_X35_Y35_N29
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(1));

-- Location: LCCOMB_X35_Y35_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2]~feeder_combout\);

-- Location: LCFF_X35_Y35_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(2));

-- Location: LCFF_X35_Y35_N25
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(3));

-- Location: LCFF_X35_Y35_N9
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(4));

-- Location: LCFF_X35_Y35_N19
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[168]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(168));

-- Location: LCCOMB_X35_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167]~feeder_combout\);

-- Location: LCFF_X35_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[167]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(167));

-- Location: LCFF_X35_Y35_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[166]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(166));

-- Location: LCCOMB_X35_Y35_N4
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165]~feeder_combout\);

-- Location: LCFF_X35_Y35_N5
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[165]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(165));

-- Location: LCCOMB_X36_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164]~feeder_combout\);

-- Location: LCFF_X36_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[164]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(164));

-- Location: LCCOMB_X36_Y35_N10
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163]~feeder_combout\);

-- Location: LCFF_X36_Y35_N11
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[163]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(163));

-- Location: LCCOMB_X36_Y35_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162]~feeder_combout\);

-- Location: LCFF_X36_Y35_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[162]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(162));

-- Location: LCCOMB_X9_Y34_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg97a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161]~feeder_combout\);

-- Location: LCFF_X9_Y34_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[161]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(161));

-- Location: LCCOMB_X9_Y34_N10
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg98a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160]~feeder_combout\);

-- Location: LCFF_X9_Y34_N11
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[160]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(160));

-- Location: PIN_G4,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(2),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(2),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(2));

-- Location: LCCOMB_X1_Y30_N18
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2]~feeder_combout\);

-- Location: LCFF_X1_Y30_N19
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(2));

-- Location: LCCOMB_X9_Y30_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2]~feeder_combout\);

-- Location: LCFF_X9_Y30_N15
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(2));

-- Location: LCCOMB_X10_Y30_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2]~feeder_combout\);

-- Location: LCFF_X10_Y30_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(2));

-- Location: LCFF_X10_Y30_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(0));

-- Location: LCCOMB_X10_Y30_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~2_combout\);

-- Location: PIN_G3,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(2));

-- Location: LCCOMB_X4_Y30_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2]~feeder_combout\);

-- Location: LCFF_X4_Y30_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(2));

-- Location: LCCOMB_X4_Y30_N18
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2]~feeder_combout\);

-- Location: LCFF_X4_Y30_N19
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(2));

-- Location: LCCOMB_X8_Y30_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2]~feeder_combout\);

-- Location: LCFF_X8_Y30_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(2));

-- Location: LCCOMB_X9_Y30_N20
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2]~feeder_combout\);

-- Location: LCFF_X9_Y30_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(2));

-- Location: LCFF_X10_Y30_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(0));

-- Location: LCCOMB_X10_Y30_N28
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~4_combout\);

-- Location: LCFF_X10_Y30_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(1));

-- Location: LCCOMB_X10_Y30_N10
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2]~feeder_combout\);

-- Location: LCFF_X10_Y30_N11
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(2));

-- Location: LCCOMB_X10_Y30_N22
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3]~feeder_combout\);

-- Location: LCFF_X10_Y30_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(3));

-- Location: LCFF_X10_Y30_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(1));

-- Location: LCFF_X10_Y30_N17
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(2));

-- Location: LCFF_X10_Y30_N5
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(3));

-- Location: LCFF_X10_Y30_N15
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(4));

-- Location: LCCOMB_X10_Y30_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y30_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0_combout\ 
-- & (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y30_N8
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~4_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~5_combout\);

-- Location: LCFF_X10_Y30_N9
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux17a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(0));

-- Location: LCFF_X64_Y30_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(1));

-- Location: LCFF_X64_Y30_N9
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(2));

-- Location: LCFF_X64_Y30_N29
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(3));

-- Location: LCCOMB_X64_Y30_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4]~feeder_combout\);

-- Location: LCFF_X64_Y30_N13
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(4));

-- Location: LCCOMB_X64_Y30_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29]~feeder_combout\);

-- Location: LCFF_X64_Y30_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[29]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(29));

-- Location: LCCOMB_X10_Y30_N30
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~2_combout\);

-- Location: LCCOMB_X10_Y30_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(3))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg15a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y30_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg16a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~4_combout\);

-- Location: LCCOMB_X10_Y30_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0_combout\ & 
-- (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~5_combout\);

-- Location: LCCOMB_X10_Y30_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~1_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~1_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~5_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~6_combout\);

-- Location: LCFF_X10_Y30_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux18a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(0));

-- Location: LCCOMB_X56_Y30_N20
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1]~feeder_combout\);

-- Location: LCFF_X56_Y30_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(1));

-- Location: LCCOMB_X64_Y30_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2]~feeder_combout\);

-- Location: LCFF_X64_Y30_N23
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(2));

-- Location: LCCOMB_X64_Y30_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3]~feeder_combout\);

-- Location: LCFF_X64_Y30_N27
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(3));

-- Location: LCCOMB_X64_Y30_N10
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4]~feeder_combout\);

-- Location: LCFF_X64_Y30_N11
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(4));

-- Location: LCCOMB_X64_Y30_N30
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28]~feeder_combout\);

-- Location: LCFF_X64_Y30_N31
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[28]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(28));

-- Location: LCCOMB_X64_Y30_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27]~feeder_combout\);

-- Location: LCFF_X64_Y30_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[27]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(27));

-- Location: LCCOMB_X64_Y30_N14
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26]~feeder_combout\);

-- Location: LCFF_X64_Y30_N15
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[26]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(26));

-- Location: LCFF_X64_Y30_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(25));

-- Location: LCCOMB_X64_Y30_N6
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24]~feeder_combout\);

-- Location: LCFF_X64_Y30_N7
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[24]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(24));

-- Location: LCFF_X64_Y30_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(23));

-- Location: LCCOMB_X64_Y30_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22]~feeder_combout\);

-- Location: LCFF_X64_Y30_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[22]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(22));

-- Location: LCFF_X10_Y30_N7
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg13a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(21));

-- Location: LCFF_X10_Y30_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg14a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(20));

-- Location: PIN_K8,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(3),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(3),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(3));

-- Location: LCCOMB_X1_Y29_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3]~feeder_combout\);

-- Location: LCFF_X1_Y29_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(3));

-- Location: LCCOMB_X1_Y29_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3]~feeder_combout\);

-- Location: LCFF_X1_Y29_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(3));

-- Location: LCCOMB_X9_Y31_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3]~feeder_combout\);

-- Location: LCFF_X9_Y31_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(3));

-- Location: LCFF_X10_Y31_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(0));

-- Location: LCCOMB_X10_Y31_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~2_combout\);

-- Location: LCFF_X10_Y31_N15
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(1));

-- Location: LCFF_X10_Y31_N9
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(2));

-- Location: LCFF_X10_Y31_N7
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(3));

-- Location: LCCOMB_X10_Y31_N8
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~3_combout\);

-- Location: PIN_K7,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(3));

-- Location: LCCOMB_X8_Y29_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3]~feeder_combout\);

-- Location: LCFF_X8_Y29_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(3));

-- Location: LCCOMB_X8_Y29_N14
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3]~feeder_combout\);

-- Location: LCFF_X8_Y29_N15
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(3));

-- Location: LCCOMB_X9_Y29_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3]~feeder_combout\);

-- Location: LCFF_X9_Y29_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(3));

-- Location: LCFF_X10_Y31_N11
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(3));

-- Location: LCFF_X10_Y31_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(0));

-- Location: LCFF_X10_Y31_N19
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(1));

-- Location: LCCOMB_X10_Y31_N2
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2]~feeder_combout\);

-- Location: LCFF_X10_Y31_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(2));

-- Location: LCCOMB_X10_Y31_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(2)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y31_N28
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~0_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y31_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~4_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~3_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~3_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~5_combout\);

-- Location: LCFF_X10_Y31_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux23a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(0));

-- Location: LCCOMB_X2_Y8_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1]~feeder_combout\);

-- Location: LCFF_X2_Y8_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(1));

-- Location: LCCOMB_X1_Y8_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2]~feeder_combout\);

-- Location: LCFF_X1_Y8_N29
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(2));

-- Location: LCCOMB_X1_Y8_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3]~feeder_combout\);

-- Location: LCFF_X1_Y8_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(3));

-- Location: LCFF_X1_Y8_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(4));

-- Location: LCFF_X1_Y8_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[39]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(39));

-- Location: LCCOMB_X10_Y31_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg21a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~3_combout\);

-- Location: LCCOMB_X10_Y31_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg22a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~2_combout\);

-- Location: LCCOMB_X10_Y31_N30
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~4_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~4_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~5_combout\);

-- Location: LCCOMB_X10_Y31_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~1_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~2_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~1_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~5_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~6_combout\);

-- Location: LCFF_X10_Y31_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux24a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(0));

-- Location: LCCOMB_X9_Y8_N20
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1]~feeder_combout\);

-- Location: LCFF_X9_Y8_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(1));

-- Location: LCCOMB_X1_Y8_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2]~feeder_combout\);

-- Location: LCFF_X1_Y8_N23
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(2));

-- Location: LCCOMB_X1_Y8_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3]~feeder_combout\);

-- Location: LCFF_X1_Y8_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(3));

-- Location: LCCOMB_X1_Y8_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4]~feeder_combout\);

-- Location: LCFF_X1_Y8_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(4));

-- Location: LCCOMB_X1_Y8_N18
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38]~feeder_combout\);

-- Location: LCFF_X1_Y8_N19
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[38]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(38));

-- Location: LCFF_X1_Y8_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(37));

-- Location: LCCOMB_X1_Y8_N26
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36]~feeder_combout\);

-- Location: LCFF_X1_Y8_N27
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[36]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(36));

-- Location: LCCOMB_X1_Y8_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35]~feeder_combout\);

-- Location: LCFF_X1_Y8_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[35]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(35));

-- Location: LCCOMB_X1_Y8_N14
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34]~feeder_combout\);

-- Location: LCFF_X1_Y8_N15
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[34]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(34));

-- Location: LCCOMB_X1_Y8_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33]~feeder_combout\);

-- Location: LCFF_X1_Y8_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[33]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(33));

-- Location: LCCOMB_X1_Y8_N10
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32]~feeder_combout\);

-- Location: LCFF_X1_Y8_N11
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[32]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(32));

-- Location: LCFF_X10_Y31_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg19a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(31));

-- Location: LCFF_X10_Y31_N5
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg20a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(30));

-- Location: PIN_F2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_4~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(4),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(4),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(4));

-- Location: LCCOMB_X8_Y34_N18
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4]~feeder_combout\);

-- Location: LCFF_X8_Y34_N19
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(4));

-- Location: LCCOMB_X8_Y34_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4]~feeder_combout\);

-- Location: LCFF_X8_Y34_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(4));

-- Location: LCCOMB_X9_Y34_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4]~feeder_combout\);

-- Location: LCFF_X9_Y34_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(4));

-- Location: LCFF_X10_Y34_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(0));

-- Location: LCFF_X10_Y34_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(1));

-- Location: LCFF_X10_Y34_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(2));

-- Location: LCFF_X10_Y34_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(3));

-- Location: LCCOMB_X10_Y34_N28
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~3_combout\);

-- Location: PIN_F1,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_4~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(4));

-- Location: LCCOMB_X4_Y32_N16
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4]~feeder_combout\);

-- Location: LCFF_X4_Y32_N17
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(4));

-- Location: LCCOMB_X5_Y32_N18
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4]~feeder_combout\);

-- Location: LCFF_X5_Y32_N19
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(4));

-- Location: LCCOMB_X9_Y34_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4]~feeder_combout\);

-- Location: LCFF_X9_Y34_N31
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(4));

-- Location: LCFF_X10_Y34_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(4));

-- Location: LCFF_X10_Y34_N15
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(0));

-- Location: LCCOMB_X10_Y34_N26
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1]~feeder_combout\);

-- Location: LCFF_X10_Y34_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(1));

-- Location: LCCOMB_X10_Y34_N18
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2]~feeder_combout\);

-- Location: LCFF_X10_Y34_N19
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(2));

-- Location: LCCOMB_X10_Y34_N22
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3]~feeder_combout\);

-- Location: LCFF_X10_Y34_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(3));

-- Location: LCFF_X10_Y34_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(4));

-- Location: LCCOMB_X10_Y34_N0
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y34_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0_combout\);

-- Location: LCCOMB_X10_Y34_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ 
-- & (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y34_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~4_combout\);

-- Location: LCCOMB_X10_Y34_N20
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~2_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~1_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~2_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~1_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~4_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~5_combout\);

-- Location: LCFF_X10_Y34_N21
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux29a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(0));

-- Location: LCFF_X47_Y35_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(1));

-- Location: LCCOMB_X48_Y35_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2]~feeder_combout\);

-- Location: LCFF_X48_Y35_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(2));

-- Location: LCFF_X48_Y35_N29
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(3));

-- Location: LCCOMB_X48_Y35_N30
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4]~feeder_combout\);

-- Location: LCFF_X48_Y35_N31
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(4));

-- Location: LCCOMB_X47_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49]~feeder_combout\);

-- Location: LCFF_X47_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[49]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(49));

-- Location: LCCOMB_X10_Y34_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~1_combout\);

-- Location: LCCOMB_X10_Y34_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(4),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg27a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~3_combout\);

-- Location: LCCOMB_X10_Y34_N30
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg28a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~2_combout\);

-- Location: LCCOMB_X10_Y34_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~5_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~1_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~3_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~5_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~1_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~3_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~6_combout\);

-- Location: LCFF_X10_Y34_N25
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux30a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(0));

-- Location: LCCOMB_X48_Y35_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1]~feeder_combout\);

-- Location: LCFF_X48_Y35_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(1));

-- Location: LCFF_X48_Y35_N27
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(2));

-- Location: LCCOMB_X48_Y35_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3]~feeder_combout\);

-- Location: LCFF_X48_Y35_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(3));

-- Location: LCCOMB_X49_Y35_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4]~feeder_combout\);

-- Location: LCFF_X49_Y35_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(4));

-- Location: LCCOMB_X49_Y35_N20
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48]~feeder_combout\);

-- Location: LCFF_X49_Y35_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[48]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(48));

-- Location: LCCOMB_X49_Y35_N10
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47]~feeder_combout\);

-- Location: LCFF_X49_Y35_N11
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[47]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(47));

-- Location: LCCOMB_X49_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46]~feeder_combout\);

-- Location: LCFF_X49_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[46]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(46));

-- Location: LCCOMB_X47_Y35_N26
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45]~feeder_combout\);

-- Location: LCFF_X47_Y35_N27
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[45]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(45));

-- Location: LCCOMB_X48_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44]~feeder_combout\);

-- Location: LCFF_X48_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[44]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(44));

-- Location: LCCOMB_X48_Y35_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43]~feeder_combout\);

-- Location: LCFF_X48_Y35_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[43]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(43));

-- Location: LCFF_X48_Y35_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[42]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(42));

-- Location: LCFF_X10_Y34_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[41]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg25a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(41));

-- Location: LCFF_X10_Y34_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[40]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg26a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(40));

-- Location: PIN_G1,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_5~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(5),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(5),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(5));

-- Location: LCCOMB_X4_Y30_N0
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(5),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5]~feeder_combout\);

-- Location: LCFF_X4_Y30_N1
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[5]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(5));

-- Location: LCCOMB_X4_Y30_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(5),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5]~feeder_combout\);

-- Location: LCFF_X4_Y30_N9
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[5]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(5));

-- Location: LCCOMB_X8_Y34_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(5),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5]~feeder_combout\);

-- Location: LCFF_X8_Y34_N29
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[5]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(5));

-- Location: LCFF_X11_Y34_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(5),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(0));

-- Location: LCFF_X11_Y34_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(1));

-- Location: LCCOMB_X11_Y34_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~2_combout\);

-- Location: LCFF_X11_Y34_N5
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(2));

-- Location: LCCOMB_X11_Y34_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~3_combout\);

-- Location: PIN_G2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_5~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(5));

-- Location: LCCOMB_X8_Y34_N22
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(5),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5]~feeder_combout\);

-- Location: LCFF_X8_Y34_N23
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[5]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(5));

-- Location: LCCOMB_X8_Y34_N0
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(5),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5]~feeder_combout\);

-- Location: LCFF_X8_Y34_N1
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[5]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(5));

-- Location: LCCOMB_X8_Y34_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(5),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5]~feeder_combout\);

-- Location: LCFF_X8_Y34_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[5]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(5));

-- Location: LCFF_X11_Y34_N27
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(5),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(5));

-- Location: LCFF_X11_Y34_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(5),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(0));

-- Location: LCFF_X11_Y34_N7
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(1));

-- Location: LCCOMB_X11_Y34_N2
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2]~feeder_combout\);

-- Location: LCFF_X11_Y34_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(2));

-- Location: LCCOMB_X11_Y34_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(2)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0_combout\);

-- Location: LCCOMB_X11_Y34_N0
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~0_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~1_combout\);

-- Location: LCCOMB_X11_Y34_N10
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~4_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~3_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~3_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~5_combout\);

-- Location: LCFF_X11_Y34_N11
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux35a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(0));

-- Location: LCCOMB_X3_Y34_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1]~feeder_combout\);

-- Location: LCFF_X3_Y34_N23
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(1));

-- Location: LCCOMB_X2_Y32_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2]~feeder_combout\);

-- Location: LCFF_X2_Y32_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(2));

-- Location: LCCOMB_X1_Y32_N18
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3]~feeder_combout\);

-- Location: LCFF_X1_Y32_N19
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(3));

-- Location: LCCOMB_X1_Y32_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4]~feeder_combout\);

-- Location: LCFF_X1_Y32_N11
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(4));

-- Location: LCCOMB_X1_Y32_N24
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59]~feeder_combout\);

-- Location: LCFF_X1_Y32_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[59]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(59));

-- Location: LCCOMB_X11_Y34_N26
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(5),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~3_combout\);

-- Location: LCCOMB_X11_Y34_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(5),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~4_combout\);

-- Location: LCCOMB_X11_Y34_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~4_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~4_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~5_combout\);

-- Location: LCFF_X11_Y34_N19
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(3));

-- Location: LCCOMB_X11_Y34_N18
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(3))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg33a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg34a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~1_combout\);

-- Location: LCCOMB_X11_Y34_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~2_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~5_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~2_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~5_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~6_combout\);

-- Location: LCFF_X11_Y34_N9
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux36a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(0));

-- Location: LCCOMB_X3_Y34_N4
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1]~feeder_combout\);

-- Location: LCFF_X3_Y34_N5
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(1));

-- Location: LCCOMB_X1_Y32_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2]~feeder_combout\);

-- Location: LCFF_X1_Y32_N31
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(2));

-- Location: LCCOMB_X1_Y32_N28
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3]~feeder_combout\);

-- Location: LCFF_X1_Y32_N29
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(3));

-- Location: LCCOMB_X1_Y32_N20
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4]~feeder_combout\);

-- Location: LCFF_X1_Y32_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(4));

-- Location: LCFF_X1_Y32_N27
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[58]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(4),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(58));

-- Location: LCCOMB_X1_Y32_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57]~feeder_combout\);

-- Location: LCFF_X1_Y32_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[57]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(57));

-- Location: LCCOMB_X1_Y32_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56]~feeder_combout\);

-- Location: LCFF_X1_Y32_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[56]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(56));

-- Location: LCFF_X2_Y32_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(55));

-- Location: LCCOMB_X1_Y32_N8
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54]~feeder_combout\);

-- Location: LCFF_X1_Y32_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[54]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(54));

-- Location: LCCOMB_X3_Y34_N8
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53]~feeder_combout\);

-- Location: LCFF_X3_Y34_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[53]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(53));

-- Location: LCCOMB_X1_Y32_N6
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52]~feeder_combout\);

-- Location: LCFF_X1_Y32_N7
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[52]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(52));

-- Location: LCCOMB_X15_Y34_N18
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg31a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51]~feeder_combout\);

-- Location: LCFF_X15_Y34_N19
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[51]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(51));

-- Location: LCFF_X11_Y34_N29
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[50]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg32a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(50));

-- Location: PIN_H3,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_6~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(6),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(6),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(6));

-- Location: LCCOMB_X7_Y28_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(6),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6]~feeder_combout\);

-- Location: LCFF_X7_Y28_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[6]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(6));

-- Location: LCFF_X10_Y32_N13
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(6),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(6));

-- Location: LCFF_X10_Y32_N9
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(6),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(6));

-- Location: LCFF_X11_Y32_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(6),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(0));

-- Location: LCCOMB_X11_Y32_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~2_combout\);

-- Location: PIN_H4,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_6~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(6));

-- Location: LCCOMB_X7_Y32_N0
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(6),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6]~feeder_combout\);

-- Location: LCFF_X7_Y32_N1
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[6]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(6));

-- Location: LCCOMB_X7_Y32_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(6),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6]~feeder_combout\);

-- Location: LCFF_X7_Y32_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[6]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(6));

-- Location: LCCOMB_X7_Y32_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(6),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6]~feeder_combout\);

-- Location: LCFF_X7_Y32_N13
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[6]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(6));

-- Location: LCFF_X11_Y32_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(6),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(6));

-- Location: LCFF_X11_Y32_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(6),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(0));

-- Location: LCCOMB_X11_Y32_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(6),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~4_combout\);

-- Location: LCFF_X11_Y32_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(1));

-- Location: LCCOMB_X11_Y32_N30
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(2))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0_combout\);

-- Location: LCCOMB_X11_Y32_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~0_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~1_combout\);

-- Location: LCCOMB_X11_Y32_N8
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~2_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~4_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~2_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~5_combout\);

-- Location: LCFF_X11_Y32_N9
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux41a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(0));

-- Location: LCCOMB_X9_Y28_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1]~feeder_combout\);

-- Location: LCFF_X9_Y28_N21
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(1));

-- Location: LCCOMB_X1_Y28_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2]~feeder_combout\);

-- Location: LCFF_X1_Y28_N13
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(2));

-- Location: LCCOMB_X1_Y28_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3]~feeder_combout\);

-- Location: LCFF_X1_Y28_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(3));

-- Location: LCCOMB_X1_Y28_N26
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4]~feeder_combout\);

-- Location: LCFF_X1_Y28_N27
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(4));

-- Location: LCCOMB_X1_Y28_N8
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69]~feeder_combout\);

-- Location: LCFF_X1_Y28_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[69]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(69));

-- Location: LCFF_X11_Y32_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(1));

-- Location: LCFF_X11_Y32_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(2));

-- Location: LCFF_X11_Y32_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(3));

-- Location: LCFF_X11_Y32_N25
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(2));

-- Location: LCFF_X11_Y32_N7
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(3));

-- Location: LCCOMB_X11_Y32_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg39a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~1_combout\);

-- Location: LCCOMB_X11_Y32_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(0))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(6),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~4_combout\);

-- Location: LCCOMB_X11_Y32_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & 
-- (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~4_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~4_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~5_combout\);

-- Location: LCCOMB_X11_Y32_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(2),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg40a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~2_combout\);

-- Location: LCCOMB_X11_Y32_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~3_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~1_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~5_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~3_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~1_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~5_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~6_combout\);

-- Location: LCFF_X11_Y32_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux42a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(0));

-- Location: LCCOMB_X2_Y32_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1]~feeder_combout\);

-- Location: LCFF_X2_Y32_N19
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(1));

-- Location: LCCOMB_X1_Y28_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2]~feeder_combout\);

-- Location: LCFF_X1_Y28_N19
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(2));

-- Location: LCCOMB_X1_Y28_N6
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3]~feeder_combout\);

-- Location: LCFF_X1_Y28_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(3));

-- Location: LCCOMB_X1_Y32_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4]~feeder_combout\);

-- Location: LCFF_X1_Y32_N13
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(4));

-- Location: LCCOMB_X1_Y32_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68]~feeder_combout\);

-- Location: LCFF_X1_Y32_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[68]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(68));

-- Location: LCCOMB_X1_Y28_N10
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67]~feeder_combout\);

-- Location: LCFF_X1_Y28_N11
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[67]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(67));

-- Location: LCCOMB_X1_Y28_N16
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66]~feeder_combout\);

-- Location: LCFF_X1_Y28_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[66]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(66));

-- Location: LCCOMB_X1_Y28_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65]~feeder_combout\);

-- Location: LCFF_X1_Y28_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[65]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(65));

-- Location: LCCOMB_X1_Y28_N28
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64]~feeder_combout\);

-- Location: LCFF_X1_Y28_N29
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[64]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(64));

-- Location: LCCOMB_X1_Y28_N2
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63]~feeder_combout\);

-- Location: LCFF_X1_Y28_N3
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[63]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(63));

-- Location: LCCOMB_X1_Y28_N24
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62]~feeder_combout\);

-- Location: LCFF_X1_Y28_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[62]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(62));

-- Location: LCFF_X11_Y32_N15
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg37a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(61));

-- Location: LCCOMB_X2_Y32_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg38a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60]~feeder_combout\);

-- Location: LCFF_X2_Y32_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[60]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(60));

-- Location: PIN_J3,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_7~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(7),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(7),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(7));

-- Location: PIN_J4,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_7~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(7));

-- Location: LCCOMB_X8_Y30_N12
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(7),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7]~feeder_combout\);

-- Location: LCFF_X8_Y30_N13
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[7]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(7));

-- Location: LCCOMB_X8_Y30_N20
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(7),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7]~feeder_combout\);

-- Location: LCFF_X8_Y30_N21
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[7]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(7));

-- Location: LCCOMB_X12_Y30_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(7),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7]~feeder_combout\);

-- Location: LCFF_X12_Y30_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[7]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(7));

-- Location: LCFF_X14_Y33_N21
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(7),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(7));

-- Location: LCFF_X15_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(7),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(0));

-- Location: LCCOMB_X15_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(7),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~4_combout\);

-- Location: LCCOMB_X7_Y29_N22
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(7),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7]~feeder_combout\);

-- Location: LCFF_X7_Y29_N23
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[7]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(7));

-- Location: LCCOMB_X14_Y29_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(7),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7]~feeder_combout\);

-- Location: LCFF_X14_Y29_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[7]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(7));

-- Location: LCCOMB_X14_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(7),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7]~feeder_combout\);

-- Location: LCFF_X14_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[7]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(7));

-- Location: LCFF_X14_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(7),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(0));

-- Location: LCFF_X14_Y33_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(1));

-- Location: LCFF_X14_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(2));

-- Location: LCFF_X15_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(3));

-- Location: LCCOMB_X15_Y33_N20
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(3)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~3_combout\);

-- Location: LCCOMB_X14_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1]~feeder_combout\);

-- Location: LCFF_X14_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(1));

-- Location: LCCOMB_X14_Y33_N28
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2]~feeder_combout\);

-- Location: LCFF_X14_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(2));

-- Location: LCCOMB_X15_Y33_N26
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3]~feeder_combout\);

-- Location: LCFF_X15_Y33_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(3));

-- Location: LCFF_X15_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(4));

-- Location: LCCOMB_X15_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(4)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(4),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~0_combout\);

-- Location: LCCOMB_X15_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0_combout\ 
-- & (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~1_combout\);

-- Location: LCCOMB_X15_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~2_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~4_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~3_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~2_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~4_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~3_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~5_combout\);

-- Location: LCFF_X15_Y33_N31
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux47a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(0));

-- Location: LCCOMB_X15_Y33_N18
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1]~feeder_combout\);

-- Location: LCFF_X15_Y33_N19
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(1));

-- Location: LCCOMB_X15_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2]~feeder_combout\);

-- Location: LCFF_X15_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(2));

-- Location: LCFF_X15_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(3));

-- Location: LCFF_X15_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(4));

-- Location: LCCOMB_X15_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79]~feeder_combout\);

-- Location: LCFF_X15_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[79]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(79));

-- Location: LCCOMB_X15_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(3))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg46a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~1_combout\);

-- Location: LCCOMB_X14_Y33_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(7),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~3_combout\);

-- Location: LCCOMB_X14_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(2)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg45a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0_combout\);

-- Location: LCCOMB_X14_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~4_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~4_combout\ & 
-- (((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~5_combout\);

-- Location: LCCOMB_X14_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~2_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~1_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~3_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~2_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~1_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~3_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~5_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~6_combout\);

-- Location: LCFF_X14_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux48a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(0));

-- Location: LCCOMB_X14_Y33_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1]~feeder_combout\);

-- Location: LCFF_X14_Y33_N19
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(1));

-- Location: LCCOMB_X14_Y33_N8
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2]~feeder_combout\);

-- Location: LCFF_X14_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(2));

-- Location: LCFF_X14_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(3));

-- Location: LCFF_X14_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(4));

-- Location: LCCOMB_X15_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78]~feeder_combout\);

-- Location: LCFF_X15_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[78]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(78));

-- Location: LCFF_X15_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[77]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(77));

-- Location: LCFF_X14_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[76]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(76));

-- Location: LCCOMB_X17_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75]~feeder_combout\);

-- Location: LCFF_X17_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[75]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(75));

-- Location: LCFF_X14_Y33_N27
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(74));

-- Location: LCCOMB_X17_Y33_N6
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73]~feeder_combout\);

-- Location: LCFF_X17_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[73]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(73));

-- Location: LCCOMB_X15_Y33_N8
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72]~feeder_combout\);

-- Location: LCFF_X15_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[72]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(72));

-- Location: LCFF_X16_Y33_N15
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[71]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg43a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(71));

-- Location: LCCOMB_X17_Y33_N8
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg44a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70]~feeder_combout\);

-- Location: LCFF_X17_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[70]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(70));

-- Location: PIN_H2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_8~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(8),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(8),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(8));

-- Location: LCCOMB_X20_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(8),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8]~feeder_combout\);

-- Location: LCFF_X20_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[8]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(8));

-- Location: LCCOMB_X20_Y33_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(8),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8]~feeder_combout\);

-- Location: LCFF_X20_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[8]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(8));

-- Location: LCFF_X16_Y33_N19
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(8),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(8));

-- Location: LCFF_X16_Y33_N9
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(8),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(0));

-- Location: LCFF_X16_Y33_N5
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(1));

-- Location: LCFF_X16_Y33_N31
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(2));

-- Location: LCCOMB_X16_Y33_N30
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~3_combout\);

-- Location: LCCOMB_X16_Y33_N8
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(1))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~2_combout\);

-- Location: PIN_H1,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_8~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(8));

-- Location: LCFF_X8_Y29_N13
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(8),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(8));

-- Location: LCCOMB_X8_Y29_N0
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(8),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8]~feeder_combout\);

-- Location: LCFF_X8_Y29_N1
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[8]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(8));

-- Location: LCCOMB_X8_Y29_N8
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(8),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8]~feeder_combout\);

-- Location: LCFF_X8_Y29_N9
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[8]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(8));

-- Location: LCFF_X16_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(8),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(8));

-- Location: LCFF_X16_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(8),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(0));

-- Location: LCFF_X16_Y33_N21
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(1));

-- Location: LCFF_X16_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(2));

-- Location: LCCOMB_X16_Y33_N14
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(2)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0_combout\);

-- Location: LCCOMB_X16_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0_combout\)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~0_combout\ & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~0_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~0_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~1_combout\);

-- Location: LCCOMB_X16_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~4_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~2_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~4_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~5_combout\);

-- Location: LCFF_X16_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux53a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(0));

-- Location: LCCOMB_X18_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1]~feeder_combout\);

-- Location: LCFF_X18_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(1));

-- Location: LCCOMB_X18_Y33_N20
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2]~feeder_combout\);

-- Location: LCFF_X18_Y33_N21
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(2));

-- Location: LCFF_X18_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(3));

-- Location: LCCOMB_X18_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4]~feeder_combout\);

-- Location: LCFF_X18_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(4));

-- Location: LCCOMB_X18_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89]~feeder_combout\);

-- Location: LCFF_X18_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[89]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(89));

-- Location: LCFF_X16_Y33_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(3));

-- Location: LCCOMB_X16_Y33_N26
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~1_combout\);

-- Location: LCCOMB_X16_Y33_N4
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(2))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(2),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg52a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~2_combout\);

-- Location: LCCOMB_X16_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(8),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg51a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~3_combout\);

-- Location: LCCOMB_X16_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~5_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~1_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~2_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~5_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~1_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~6_combout\);

-- Location: LCFF_X16_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux54a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(0));

-- Location: LCCOMB_X17_Y33_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1]~feeder_combout\);

-- Location: LCFF_X17_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(1));

-- Location: LCFF_X17_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(2));

-- Location: LCCOMB_X17_Y33_N28
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3]~feeder_combout\);

-- Location: LCFF_X17_Y33_N29
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(3));

-- Location: LCCOMB_X17_Y33_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4]~feeder_combout\);

-- Location: LCFF_X17_Y33_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(4));

-- Location: LCCOMB_X17_Y33_N26
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88]~feeder_combout\);

-- Location: LCFF_X17_Y33_N27
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[88]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(88));

-- Location: LCFF_X19_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[87]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(87));

-- Location: LCCOMB_X17_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86]~feeder_combout\);

-- Location: LCFF_X17_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[86]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(86));

-- Location: LCCOMB_X21_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85]~feeder_combout\);

-- Location: LCFF_X21_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[85]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(85));

-- Location: LCCOMB_X17_Y33_N10
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84]~feeder_combout\);

-- Location: LCFF_X17_Y33_N11
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[84]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(84));

-- Location: LCCOMB_X18_Y33_N18
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83]~feeder_combout\);

-- Location: LCFF_X18_Y33_N19
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[83]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(83));

-- Location: LCFF_X16_Y33_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[82]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(82));

-- Location: LCCOMB_X20_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg49a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81]~feeder_combout\);

-- Location: LCFF_X20_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[81]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(81));

-- Location: LCCOMB_X17_Y33_N12
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg50a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80]~feeder_combout\);

-- Location: LCFF_X17_Y33_N13
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[80]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(80));

-- Location: PIN_J2,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_posa_9~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_LVDS_OUT(9),
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(9),
	differentialout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(9));

-- Location: LCCOMB_X9_Y30_N12
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_posa_regout\(9),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]~feeder_combout\);

-- Location: LCFF_X9_Y30_N13
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg[9]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(9));

-- Location: LCCOMB_X9_Y32_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_h_reg\(9),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder_combout\);

-- Location: LCFF_X9_Y32_N29
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a[9]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(9));

-- Location: LCCOMB_X11_Y32_N10
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe103a\(9),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder_combout\);

-- Location: LCFF_X11_Y32_N11
\inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a[9]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(9));

-- Location: LCCOMB_X12_Y32_N4
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe104a\(9),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]~feeder_combout\);

-- Location: LCFF_X12_Y32_N5
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0));

-- Location: LCFF_X12_Y32_N3
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1));

-- Location: LCFF_X12_Y32_N27
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2));

-- Location: LCFF_X12_Y32_N9
\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3));

-- Location: LCCOMB_X12_Y32_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~3_combout\);

-- Location: LCCOMB_X12_Y32_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~2_combout\);

-- Location: PIN_J1,	 I/O Standard: LVDS,	 Current Strength: Default
\inst_1|ALTLVDS_RX_component|auto_generated|ddio_in_nega_9~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "clear",
	input_power_up => "low",
	input_register_mode => "register",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none",
	use_differential_input => "true")
-- pragma translate_on
PORT MAP (
	inclk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	areset => \PLL_ARESET~clkctrl_outclk\,
	differentialin => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_differentialin\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(9));

-- Location: LCCOMB_X12_Y31_N24
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|wire_ddio_in_nega_regout\(9),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder_combout\);

-- Location: LCFF_X12_Y31_N25
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|ALT_INV_fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch[9]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(9));

-- Location: LCFF_X12_Y31_N31
\inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_latch\(9),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(9));

-- Location: LCCOMB_X12_Y31_N12
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|dataout_l_reg\(9),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder_combout\);

-- Location: LCFF_X12_Y31_N13
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a[9]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(9));

-- Location: LCFF_X12_Y32_N19
\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe103a\(9),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9));

-- Location: LCFF_X12_Y32_N23
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0));

-- Location: LCCOMB_X12_Y32_N18
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~4_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- (\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & ((\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~4_combout\);

-- Location: LCCOMB_X12_Y32_N16
\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~5_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~2_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~1_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~4_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~5_combout\);

-- Location: LCFF_X12_Y32_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_mux59a|result[0]~5_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(0));

-- Location: LCCOMB_X53_Y35_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder_combout\);

-- Location: LCFF_X53_Y35_N25
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(1));

-- Location: LCFF_X53_Y35_N9
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(2));

-- Location: LCFF_X53_Y35_N17
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(3));

-- Location: LCFF_X53_Y35_N13
\inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(3),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(4));

-- Location: LCCOMB_X53_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder_combout\);

-- Location: LCFF_X53_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[99]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(99));

-- Location: LCCOMB_X12_Y32_N22
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~3_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe104a\(9),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~3_combout\);

-- Location: LCCOMB_X12_Y32_N8
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~2_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\ & ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2)))) # (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(1),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(1),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(2),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~2_combout\);

-- Location: LCCOMB_X12_Y32_N0
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]~feeder_combout\);

-- Location: LCFF_X12_Y32_N1
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1));

-- Location: LCCOMB_X12_Y32_N12
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]~feeder_combout\);

-- Location: LCFF_X12_Y32_N13
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2));

-- Location: LCFF_X12_Y32_N29
\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(2),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3));

-- Location: LCCOMB_X12_Y32_N28
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\ & 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & ((\inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3)))) # 
-- (!\inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0) & (\inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg58a\(3),
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_reg_bit105a_regout\(0),
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg57a\(3),
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr106|aneb_result_wire[0]~0_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1_combout\);

-- Location: LCCOMB_X12_Y32_N24
\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~6_combout\ = (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~5_combout\) # ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~3_combout\) # 
-- ((\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~2_combout\) # (\inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~5_combout\,
	datab => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~3_combout\,
	datac => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~2_combout\,
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~1_combout\,
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~6_combout\);

-- Location: LCFF_X12_Y32_N25
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|l_mux60a|result[0]~6_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(0));

-- Location: LCCOMB_X46_Y35_N26
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder_combout\);

-- Location: LCFF_X46_Y35_N27
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1));

-- Location: LCCOMB_X53_Y35_N22
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder_combout\);

-- Location: LCFF_X53_Y35_N23
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[2]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2));

-- Location: LCCOMB_X53_Y35_N2
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder_combout\);

-- Location: LCFF_X53_Y35_N3
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[3]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3));

-- Location: LCCOMB_X53_Y35_N14
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder_combout\);

-- Location: LCFF_X53_Y35_N15
\inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(4));

-- Location: LCCOMB_X54_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(4),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder_combout\);

-- Location: LCFF_X54_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[98]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(98));

-- Location: LCCOMB_X54_Y35_N18
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder_combout\);

-- Location: LCFF_X54_Y35_N19
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[97]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(97));

-- Location: LCCOMB_X53_Y35_N18
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder_combout\);

-- Location: LCFF_X53_Y35_N19
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[96]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(96));

-- Location: LCCOMB_X54_Y35_N4
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder_combout\);

-- Location: LCFF_X54_Y35_N5
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[95]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(95));

-- Location: LCCOMB_X53_Y35_N28
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder_combout\);

-- Location: LCFF_X53_Y35_N29
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[94]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(94));

-- Location: LCFF_X53_Y35_N11
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[93]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(93));

-- Location: LCCOMB_X51_Y35_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(1),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder_combout\);

-- Location: LCFF_X51_Y35_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[92]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(92));

-- Location: LCFF_X12_Y32_N21
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[91]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg55a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(91));

-- Location: LCFF_X12_Y32_N7
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[90]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg56a\(0),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(90));

-- Location: LCCOMB_X20_Y33_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout\);

-- Location: LCFF_X20_Y33_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[7]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(7));

-- Location: LCCOMB_X20_Y33_N18
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(3),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout\);

-- Location: LCFF_X20_Y33_N19
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[6]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(6));

-- Location: LCCOMB_X19_Y33_N22
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout\);

-- Location: LCFF_X19_Y33_N23
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[5]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(5));

-- Location: LCCOMB_X19_Y33_N24
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(2),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout\);

-- Location: LCFF_X19_Y33_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[4]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(4));

-- Location: LCFF_X11_Y31_N17
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(3));

-- Location: LCFF_X19_Y33_N7
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	sdata => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(1),
	aclr => \PLL_ARESET~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(2));

-- Location: LCCOMB_X8_Y31_N24
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout\);

-- Location: LCFF_X8_Y31_N25
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[1]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(1));

-- Location: LCCOMB_X15_Y31_N0
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder_combout\ = \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst_1|ALTLVDS_RX_component|auto_generated|h_shiftreg2a\(0),
	combout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder_combout\);

-- Location: LCFF_X15_Y31_N1
\inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_outclk\,
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg[0]~feeder_combout\,
	aclr => \PLL_ARESET~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(0));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl_e_DATA_CLK_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_CLK);

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT19~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT19);

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT18~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT18);

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT17~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT17);

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT16~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT16);

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT15~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT15);

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT14~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT14);

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT13~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT13);

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT12~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT12);

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT11~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT11);

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT10~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT10);

-- Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT109~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(109),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT109);

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT108~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(108),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT108);

-- Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT107~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(107),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT107);

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT106~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(106),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT106);

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT105~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(105),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT105);

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT104~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(104),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT104);

-- Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT103~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(103),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT103);

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT102~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(102),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT102);

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT101~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(101),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT101);

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT100~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(100),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT100);

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT119~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(119),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT119);

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT118~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(118),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT118);

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT117~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(117),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT117);

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT116~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(116),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT116);

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT115~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(115),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT115);

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT114~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(114),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT114);

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT113~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(113),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT113);

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT112~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(112),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT112);

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT111~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(111),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT111);

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT110~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(110),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT110);

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT129~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(129),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT129);

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT128~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(128),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT128);

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT127~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(127),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT127);

-- Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT126~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(126),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT126);

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT125~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(125),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT125);

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT124~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(124),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT124);

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT123~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(123),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT123);

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT122~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(122),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT122);

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT121~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(121),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT121);

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT120~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(120),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT120);

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT139~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(139),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT139);

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT138~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(138),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT138);

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT137~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(137),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT137);

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT136~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(136),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT136);

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT135~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(135),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT135);

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT134~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(134),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT134);

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT133~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(133),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT133);

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT132~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(132),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT132);

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT131~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(131),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT131);

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT130~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(130),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT130);

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT149~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(149),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT149);

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT148~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(148),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT148);

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT147~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(147),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT147);

-- Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT146~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(146),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT146);

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT145~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(145),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT145);

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT144~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(144),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT144);

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT143~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(143),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT143);

-- Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT142~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(142),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT142);

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT141~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(141),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT141);

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT140~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(140),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT140);

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT159~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(159),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT159);

-- Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT158~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(158),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT158);

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT157~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(157),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT157);

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT156~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(156),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT156);

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT155~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(155),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT155);

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT154~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(154),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT154);

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT153~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(153),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT153);

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT152~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(152),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT152);

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT151~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(151),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT151);

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT150~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(150),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT150);

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT169~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(169),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT169);

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT168~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(168),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT168);

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT167~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(167),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT167);

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT166~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(166),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT166);

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT165~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(165),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT165);

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT164~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(164),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT164);

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT163~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(163),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT163);

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT162~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(162),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT162);

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT161~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(161),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT161);

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT160~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(160),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT160);

-- Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(9));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(8));

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(7));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(6));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(5));

-- Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(4));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(3));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(2));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(1));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT2(0));

-- Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(9));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(8));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(37),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(7));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(36),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(6));

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(5));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(4));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(3));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(2));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(1));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT3(0));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(49),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(9));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(48),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(8));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(47),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(7));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(6));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(5));

-- Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(4));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(3));

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(2));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(1));

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT4(0));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(59),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(9));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(58),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(8));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(57),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(7));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(56),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(6));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(55),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(5));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(54),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(4));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(53),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(3));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(52),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(2));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(51),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(1));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(50),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT5(0));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(69),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(9));

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(68),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(8));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(67),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(7));

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(66),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(6));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(65),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(5));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(64),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(4));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(63),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(3));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(62),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(2));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(61),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(1));

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(60),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT6(0));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(79),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(9));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(78),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(8));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(77),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(7));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(76),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(6));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(75),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(5));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(74),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(4));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(73),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(3));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(72),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(2));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(71),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(1));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(70),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT7(0));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(89),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(9));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(88),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(8));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(87),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(7));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(86),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(6));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(85),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(5));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(84),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(4));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(83),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(3));

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(82),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(2));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(81),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(1));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT8[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(80),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT8(0));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(99),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(9));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(98),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(8));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(97),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(7));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(96),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(6));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(95),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(5));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(94),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(4));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(93),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(3));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(92),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(2));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(91),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(1));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUT9[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(90),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUT9(0));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(9));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(8));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(7));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(6));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(5));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(4));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(3));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(2));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(1));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DATA_OUTCTR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \inst_1|ALTLVDS_RX_component|auto_generated|rx_reg\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DATA_OUTCTR(0));
END structure;


