INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 04:59:47 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 tehb8/gen_OEHB[0].OEHB_inst/data_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            b/startBuff/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.575ns (15.061%)  route 3.243ns (84.939%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 7.101 - 6.000 ) 
    Source Clock Delay      (SCD):    1.224ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=868, unset)          1.224     1.224    tehb8/gen_OEHB[0].OEHB_inst/clk
    SLICE_X62Y112        FDCE                                         r  tehb8/gen_OEHB[0].OEHB_inst/data_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDCE (Prop_fdce_C_Q)         0.259     1.483 r  tehb8/gen_OEHB[0].OEHB_inst/data_reg_reg[8]/Q
                         net (fo=3, routed)           0.572     2.055    tehb8/gen_OEHB[0].OEHB_inst/Q[8]
    SLICE_X60Y112        LUT4 (Prop_lut4_I2_O)        0.051     2.106 f  tehb8/gen_OEHB[0].OEHB_inst/data_reg[0]_i_3__0/O
                         net (fo=3, routed)           0.447     2.553    tehb8/gen_OEHB[0].OEHB_inst/data_reg[0]_i_3__0_n_0
    SLICE_X60Y114        LUT6 (Prop_lut6_I0_O)        0.136     2.689 f  tehb8/gen_OEHB[0].OEHB_inst/end_valid_INST_0_i_7/O
                         net (fo=5, routed)           0.375     3.064    fork9/generateBlocks[4].regblock/reg_value_reg_2
    SLICE_X60Y116        LUT6 (Prop_lut6_I2_O)        0.043     3.107 r  fork9/generateBlocks[4].regblock/end_valid_INST_0_i_3/O
                         net (fo=26, routed)          0.629     3.737    control_merge2/fork_C1/generateBlocks[1].regblock/reg_value_reg_6
    SLICE_X54Y115        LUT6 (Prop_lut6_I2_O)        0.043     3.780 r  control_merge2/fork_C1/generateBlocks[1].regblock/full_reg_i_2__2/O
                         net (fo=4, routed)           0.684     4.463    b/startBuff/tehb1/data_reg_reg[0]_0
    SLICE_X41Y116        LUT3 (Prop_lut3_I2_O)        0.043     4.506 r  b/startBuff/tehb1/data_reg[31]_i_1__8/O
                         net (fo=32, routed)          0.536     5.042    b/startBuff/tehb1/reg_en
    SLICE_X44Y109        FDCE                                         r  b/startBuff/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=868, unset)          1.101     7.101    b/startBuff/tehb1/clk
    SLICE_X44Y109        FDCE                                         r  b/startBuff/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.013     7.114    
                         clock uncertainty           -0.035     7.079    
    SLICE_X44Y109        FDCE (Setup_fdce_C_CE)      -0.178     6.901    b/startBuff/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                          -5.042    
  -------------------------------------------------------------------
                         slack                                  1.859    




