
*** Running vivado
    with args -log lab3_2_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_2_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab3_2_1.tcl -notrace
Command: synth_design -top lab3_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 325.555 ; gain = 80.031
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab3_2_1' [C:/Users/fpga/DSED_G1/P3/lab3_2_1/lab3_2_1.srcs/sources_1/new/lab3_2_1.vhd:42]
ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Users/fpga/DSED_G1/P3/lab3_2_1/lab3_2_1.srcs/sources_1/new/lab3_2_1.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'lab3_2_1' [C:/Users/fpga/DSED_G1/P3/lab3_2_1/lab3_2_1.srcs/sources_1/new/lab3_2_1.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 364.129 ; gain = 118.605
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct 18 12:28:41 2017...
