
*** Running vivado
    with args -log Reg_Bank.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Reg_Bank.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Reg_Bank.tcl -notrace
Command: synth_design -top Reg_Bank -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11528 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 436.758 ; gain = 96.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'Reg0_FF' of component 'D_FF' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:66]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (1#1) [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'Reg1_FF' of component 'D_FF' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:73]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'Reg2_FF' of component 'D_FF' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:80]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'Reg3_FF' of component 'D_FF' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:87]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'Reg4_FF' of component 'D_FF' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:94]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'Reg5_FF' of component 'D_FF' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:101]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'Reg6_FF' of component 'D_FF' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:108]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'Reg7_FF' of component 'D_FF' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_TO_8' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (3#1) [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:142]
ERROR: [Synth 8-690] width mismatch in assignment; target has 8 bits, source has 4 bits [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:142]
ERROR: [Synth 8-285] failed synthesizing module 'Reg_Bank' [C:/Users/janak/Lab10/Register Bank/Register Bank.srcs/sources_1/new/Reg_Bank.vhd:42]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 491.359 ; gain = 150.617
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Jun  7 10:49:34 2023...
