// Seed: 908435123
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  assign module_1.id_3 = 0;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  tri   id_2,
    input  tri0  id_3
);
  always @(posedge id_3 or negedge -1'd0) begin : LABEL_0
    id_1 <= #1 id_3;
  end
  logic id_5;
  ;
  logic id_6;
  generate
    assign id_1 = -1;
  endgenerate
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5
  );
endmodule
