# **RSA_IP with counter on HAPS in Verilog**
Modules include
- top
- RSA_IP
- counter
![image](https://user-images.githubusercontent.com/118537645/233031032-4be49101-4ede-4953-9066-f3044dc0471a.png)
]
