Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 18 22:57:08 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.252        0.000                      0                 2403        0.084        0.000                      0                 2403        3.750        0.000                       0                   862  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.252        0.000                      0                 2403        0.084        0.000                      0                 2403        3.750        0.000                       0                   862  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 3.413ns (35.170%)  route 6.291ns (64.830%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.631     5.233    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y148        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDRE (Prop_fdre_C_Q)         0.478     5.711 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[64]/Q
                         net (fo=6, routed)           0.859     6.570    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[64]
    SLICE_X13Y146        LUT6 (Prop_lut6_I2_O)        0.295     6.865 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_90/O
                         net (fo=3, routed)           1.176     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_90_n_1
    SLICE_X11Y148        LUT6 (Prop_lut6_I0_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64/O
                         net (fo=3, routed)           0.869     9.034    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64_n_1
    SLICE_X11Y150        LUT3 (Prop_lut3_I1_O)        0.150     9.184 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36/O
                         net (fo=2, routed)           0.448     9.631    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36_n_1
    SLICE_X11Y150        LUT3 (Prop_lut3_I1_O)        0.326     9.957 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12/O
                         net (fo=2, routed)           0.610    10.567    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12_n_1
    SLICE_X11Y149        LUT5 (Prop_lut5_I4_O)        0.124    10.691 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.756    11.447    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X10Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.843 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.844    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_1
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.063 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[0]
                         net (fo=2, routed)           0.593    12.655    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_8
    SLICE_X9Y150         LUT4 (Prop_lut4_I0_O)        0.295    12.950 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.950    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.530 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.553    14.083    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X11Y151        LUT6 (Prop_lut6_I3_O)        0.302    14.385 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.429    14.814    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X11Y149        LUT5 (Prop_lut5_I3_O)        0.124    14.938 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.938    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X11Y149        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.512    14.934    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y149        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X11Y149        FDRE (Setup_fdre_C_D)        0.032    15.190    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 3.413ns (35.180%)  route 6.289ns (64.820%))
  Logic Levels:           11  (CARRY4=3 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.631     5.233    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y148        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDRE (Prop_fdre_C_Q)         0.478     5.711 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[64]/Q
                         net (fo=6, routed)           0.859     6.570    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[64]
    SLICE_X13Y146        LUT6 (Prop_lut6_I2_O)        0.295     6.865 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_90/O
                         net (fo=3, routed)           1.176     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_90_n_1
    SLICE_X11Y148        LUT6 (Prop_lut6_I0_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64/O
                         net (fo=3, routed)           0.869     9.034    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64_n_1
    SLICE_X11Y150        LUT3 (Prop_lut3_I1_O)        0.150     9.184 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36/O
                         net (fo=2, routed)           0.448     9.631    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36_n_1
    SLICE_X11Y150        LUT3 (Prop_lut3_I1_O)        0.326     9.957 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12/O
                         net (fo=2, routed)           0.610    10.567    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12_n_1
    SLICE_X11Y149        LUT5 (Prop_lut5_I4_O)        0.124    10.691 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.756    11.447    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X10Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.843 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.844    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_1
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.063 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[0]
                         net (fo=2, routed)           0.593    12.655    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_8
    SLICE_X9Y150         LUT4 (Prop_lut4_I0_O)        0.295    12.950 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.950    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.530 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.553    14.083    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X11Y151        LUT6 (Prop_lut6_I3_O)        0.302    14.385 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.426    14.811    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X11Y152        LUT3 (Prop_lut3_I1_O)        0.124    14.935 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.935    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X11Y152        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.687    15.109    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y152        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.188    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X11Y152        FDRE (Setup_fdre_C_D)        0.032    15.294    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -14.935    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 3.413ns (35.691%)  route 6.150ns (64.309%))
  Logic Levels:           11  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.631     5.233    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y148        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y148        FDRE (Prop_fdre_C_Q)         0.478     5.711 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[64]/Q
                         net (fo=6, routed)           0.859     6.570    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[64]
    SLICE_X13Y146        LUT6 (Prop_lut6_I2_O)        0.295     6.865 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_90/O
                         net (fo=3, routed)           1.176     8.041    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_90_n_1
    SLICE_X11Y148        LUT6 (Prop_lut6_I0_O)        0.124     8.165 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64/O
                         net (fo=3, routed)           0.869     9.034    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_64_n_1
    SLICE_X11Y150        LUT3 (Prop_lut3_I1_O)        0.150     9.184 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36/O
                         net (fo=2, routed)           0.448     9.631    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_36_n_1
    SLICE_X11Y150        LUT3 (Prop_lut3_I1_O)        0.326     9.957 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12/O
                         net (fo=2, routed)           0.610    10.567    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_12_n_1
    SLICE_X11Y149        LUT5 (Prop_lut5_I4_O)        0.124    10.691 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1/O
                         net (fo=2, routed)           0.756    11.447    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_1_n_1
    SLICE_X10Y149        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.843 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry/CO[3]
                         net (fo=1, routed)           0.001    11.844    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_n_1
    SLICE_X10Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.063 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[0]
                         net (fo=2, routed)           0.593    12.655    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_8
    SLICE_X9Y150         LUT4 (Prop_lut4_I0_O)        0.295    12.950 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.950    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X9Y150         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.530 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.553    14.083    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X11Y151        LUT6 (Prop_lut6_I3_O)        0.302    14.385 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.287    14.672    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X11Y151        LUT5 (Prop_lut5_I3_O)        0.124    14.796 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    14.796    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X11Y151        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.687    15.109    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y151        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.188    15.297    
                         clock uncertainty           -0.035    15.262    
    SLICE_X11Y151        FDRE (Setup_fdre_C_D)        0.031    15.293    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.328ns (20.242%)  route 5.233ns (79.758%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.708     5.310    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y145         FDSE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[7]/Q
                         net (fo=6, routed)           1.224     6.991    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_1_[7]
    SLICE_X8Y145         LUT6 (Prop_lut6_I1_O)        0.124     7.115 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_18/O
                         net (fo=2, routed)           1.246     8.361    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_18_n_1
    SLICE_X6Y146         LUT5 (Prop_lut5_I0_O)        0.152     8.513 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_4/O
                         net (fo=1, routed)           0.815     9.328    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_4_n_1
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.348     9.676 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_2/O
                         net (fo=6, routed)           0.693    10.370    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[1]_0
    SLICE_X8Y143         LUT4 (Prop_lut4_I3_O)        0.124    10.494 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/state[1]_i_4__0/O
                         net (fo=8, routed)           0.625    11.118    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X12Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.629    11.871    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X12Y144        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.508    14.930    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y144        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X12Y144        FDRE (Setup_fdre_C_R)       -0.524    14.630    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.561ns  (logic 1.328ns (20.242%)  route 5.233ns (79.758%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.708     5.310    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y145         FDSE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y145         FDSE (Prop_fdse_C_Q)         0.456     5.766 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[7]/Q
                         net (fo=6, routed)           1.224     6.991    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_1_[7]
    SLICE_X8Y145         LUT6 (Prop_lut6_I1_O)        0.124     7.115 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_18/O
                         net (fo=2, routed)           1.246     8.361    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/state[1]_i_18_n_1
    SLICE_X6Y146         LUT5 (Prop_lut5_I0_O)        0.152     8.513 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_4/O
                         net (fo=1, routed)           0.815     9.328    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_4_n_1
    SLICE_X6Y145         LUT6 (Prop_lut6_I0_O)        0.348     9.676 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_LOW/eof_i_2/O
                         net (fo=6, routed)           0.693    10.370    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/shreg_reg[1]_0
    SLICE_X8Y143         LUT4 (Prop_lut4_I3_O)        0.124    10.494 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ABN_HIGH/state[1]_i_4__0/O
                         net (fo=8, routed)           0.625    11.118    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X12Y144        LUT6 (Prop_lut6_I0_O)        0.124    11.242 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.629    11.871    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X12Y144        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.508    14.930    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y144        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X12Y144        FDRE (Setup_fdre_C_R)       -0.524    14.630    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 U_LEFT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.610ns (9.321%)  route 5.934ns (90.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.691     5.293    U_LEFT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  U_LEFT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_LEFT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.890     6.639    U_RIGHT_DEBOUNCE/debounced_left
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.154     6.793 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=370, routed)         5.044    11.837    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/debounced_reset
    SLICE_X9Y155         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[56]/C
                         clock pessimism              0.188    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X9Y155         FDRE (Setup_fdre_C_R)       -0.632    14.628    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[56]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 U_LEFT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.610ns (9.321%)  route 5.934ns (90.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.691     5.293    U_LEFT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  U_LEFT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_LEFT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.890     6.639    U_RIGHT_DEBOUNCE/debounced_left
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.154     6.793 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=370, routed)         5.044    11.837    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/debounced_reset
    SLICE_X9Y155         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[57]/C
                         clock pessimism              0.188    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X9Y155         FDRE (Setup_fdre_C_R)       -0.632    14.628    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[57]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 U_LEFT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.610ns (9.321%)  route 5.934ns (90.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.691     5.293    U_LEFT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  U_LEFT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_LEFT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.890     6.639    U_RIGHT_DEBOUNCE/debounced_left
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.154     6.793 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=370, routed)         5.044    11.837    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/debounced_reset
    SLICE_X9Y155         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[58]/C
                         clock pessimism              0.188    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X9Y155         FDRE (Setup_fdre_C_R)       -0.632    14.628    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[58]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.791ns  (required time - arrival time)
  Source:                 U_LEFT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.610ns (9.321%)  route 5.934ns (90.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.691     5.293    U_LEFT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  U_LEFT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_LEFT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.890     6.639    U_RIGHT_DEBOUNCE/debounced_left
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.154     6.793 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=370, routed)         5.044    11.837    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/debounced_reset
    SLICE_X9Y155         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[59]/C
                         clock pessimism              0.188    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X9Y155         FDRE (Setup_fdre_C_R)       -0.632    14.628    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[59]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                  2.791    

Slack (MET) :             2.843ns  (required time - arrival time)
  Source:                 U_LEFT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.397ns  (logic 0.610ns (9.536%)  route 5.787ns (90.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.691     5.293    U_LEFT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  U_LEFT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  U_LEFT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           0.890     6.639    U_RIGHT_DEBOUNCE/debounced_left
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.154     6.793 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=370, routed)         4.897    11.690    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/debounced_reset
    SLICE_X8Y156         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         1.685    15.107    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y156         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[51]/C
                         clock pessimism              0.188    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X8Y156         FDRE (Setup_fdre_C_R)       -0.727    14.533    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[51]
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                  2.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.112%)  route 0.158ns (52.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.564     1.483    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/Q
                         net (fo=70, routed)          0.158     1.783    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/ADDRD4
    SLICE_X14Y115        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.834     1.999    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/WCLK
    SLICE_X14Y115        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.498    
    SLICE_X14Y115        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.698    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.112%)  route 0.158ns (52.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.564     1.483    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/Q
                         net (fo=70, routed)          0.158     1.783    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/ADDRD4
    SLICE_X14Y115        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.834     1.999    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/WCLK
    SLICE_X14Y115        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMB/CLK
                         clock pessimism             -0.500     1.498    
    SLICE_X14Y115        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.698    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.112%)  route 0.158ns (52.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.564     1.483    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/Q
                         net (fo=70, routed)          0.158     1.783    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/ADDRD4
    SLICE_X14Y115        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.834     1.999    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/WCLK
    SLICE_X14Y115        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.500     1.498    
    SLICE_X14Y115        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.698    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.112%)  route 0.158ns (52.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.564     1.483    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y116        FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[4]/Q
                         net (fo=70, routed)          0.158     1.783    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/ADDRD4
    SLICE_X14Y115        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.834     1.999    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/WCLK
    SLICE_X14Y115        RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMD/CLK
                         clock pessimism             -0.500     1.498    
    SLICE_X14Y115        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.698    U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.947%)  route 0.193ns (54.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.652     1.572    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y151        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDRE (Prop_fdre_C_Q)         0.164     1.736 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[91]/Q
                         net (fo=4, routed)           0.193     1.929    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[91]
    SLICE_X13Y149        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.841     2.006    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y149        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[92]/C
                         clock pessimism             -0.250     1.755    
    SLICE_X13Y149        FDRE (Hold_fdre_C_D)         0.070     1.825    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_FCS_FORMATION/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.567     1.486    U_TXD_MOD/U_FCS_FORMATION/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_TXD_MOD/U_FCS_FORMATION/x_reg[1]/Q
                         net (fo=2, routed)           0.065     1.692    U_TXD_MOD/U_TRANSMIT_FSM/x_reg[8][0]
    SLICE_X8Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data[7]_i_2/O
                         net (fo=1, routed)           0.000     1.737    U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data[7]_i_2_n_1
    SLICE_X8Y110         FDSE                                         r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.838     2.003    U_TXD_MOD/U_TRANSMIT_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y110         FDSE                                         r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[7]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X8Y110         FDSE (Hold_fdse_C_D)         0.121     1.620    U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_TXD_MOD/U_FCS_FORMATION/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.567     1.486    U_TXD_MOD/U_FCS_FORMATION/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y110         FDRE                                         r  U_TXD_MOD/U_FCS_FORMATION/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  U_TXD_MOD/U_FCS_FORMATION/x_reg[3]/Q
                         net (fo=2, routed)           0.066     1.694    U_TXD_MOD/U_TRANSMIT_FSM/x_reg[8][2]
    SLICE_X8Y110         LUT6 (Prop_lut6_I5_O)        0.045     1.739 r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.739    U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data[5]_i_1_n_1
    SLICE_X8Y110         FDSE                                         r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.838     2.003    U_TXD_MOD/U_TRANSMIT_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y110         FDSE                                         r  U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[5]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X8Y110         FDSE (Hold_fdse_C_D)         0.121     1.620    U_TXD_MOD/U_TRANSMIT_FSM/man_txd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/eof_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.246ns (43.470%)  route 0.320ns (56.530%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.569     1.488    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y144         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/eof_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.148     1.636 f  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/eof_reg/Q
                         net (fo=5, routed)           0.320     1.956    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/eof
    SLICE_X11Y151        LUT5 (Prop_lut5_I1_O)        0.098     2.054 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.054    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X11Y151        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.927     2.092    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y151        FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X11Y151        FDRE (Hold_fdre_C_D)         0.092     1.934    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_D0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_D1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.594     1.513    U_D0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  U_D0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_D0/q_reg[5]/Q
                         net (fo=2, routed)           0.056     1.710    U_D1/D[5]
    SLICE_X3Y115         FDRE                                         r  U_D1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.865     2.030    U_D1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  U_D1/q_reg[5]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y115         FDRE (Hold_fdre_C_D)         0.076     1.589    U_D1/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_DOWN_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DOWN_PULSER/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.586     1.505    U_DOWN_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  U_DOWN_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  U_DOWN_DEBOUNCE/button_state_reg/Q
                         net (fo=3, routed)           0.056     1.702    U_DOWN_PULSER/button_state_reg
    SLICE_X3Y126         FDRE                                         r  U_DOWN_PULSER/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=861, routed)         0.855     2.021    U_DOWN_PULSER/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y126         FDRE                                         r  U_DOWN_PULSER/dq1_reg/C
                         clock pessimism             -0.515     1.505    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.075     1.580    U_DOWN_PULSER/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y117    U_ASYNCH_TX/U_BAUD_PULSE/dq1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y117    U_ASYNCH_TX/U_BAUD_PULSE/dq2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y117    U_ASYNCH_TX/U_BAUD_RATE/enb_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y142    U_LEFT_DEBOUNCE/count_reg_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y142    U_LEFT_DEBOUNCE/count_reg_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y142    U_LEFT_DEBOUNCE/count_reg_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y142    U_LEFT_DEBOUNCE/count_reg_reg[24]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y116   U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y116   U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y117   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y117   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y117   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X12Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_192_255_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y115   U_RXD_MOD/U_RXD_FIFO/mem_reg_64_127_0_2/RAMC/CLK



