// Seed: 4090723847
module module_0 (
    output wor id_0,
    output wor id_1
);
  initial id_0 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output uwire id_2,
    output wire id_3,
    input tri1 id_4,
    output wand id_5,
    output tri id_6,
    input wand id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wire id_10,
    input tri1 id_11,
    output wire id_12,
    output wand id_13,
    output tri1 id_14,
    output wor id_15,
    input tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    output uwire id_19,
    input uwire id_20,
    input uwire id_21,
    input wire id_22,
    input uwire id_23,
    input uwire id_24,
    input tri id_25,
    input wire id_26,
    output wand id_27,
    input wand id_28,
    output uwire id_29,
    output wand id_30,
    output tri0 id_31,
    output supply1 id_32,
    output wor id_33,
    input tri0 id_34,
    output wand id_35
);
  assign id_6 = 1;
  module_0(
      id_14, id_5
  );
  assign id_6 = 1;
endmodule
