
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002256  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00002256  000022ea  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800070  00800070  000022fa  2**0
                  ALLOC
  3 .stab         000025ec  00000000  00000000  000022fc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000138f  00000000  00000000  000048e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005c77  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005db7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005f27  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007b70  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008a5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009808  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009968  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009bf5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a3c3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 15 0f 	jmp	0x1e2a	; 0x1e2a <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e5       	ldi	r30, 0x56	; 86
      68:	f2 e2       	ldi	r31, 0x22	; 34
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 37       	cpi	r26, 0x70	; 112
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e7       	ldi	r26, 0x70	; 112
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 37       	cpi	r26, 0x73	; 115
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 2b 09 	call	0x1256	; 0x1256 <main>
      8a:	0c 94 29 11 	jmp	0x2252	; 0x2252 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 f2 10 	jmp	0x21e4	; 0x21e4 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 0e 11 	jmp	0x221c	; 0x221c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 fe 10 	jmp	0x21fc	; 0x21fc <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 fe 10 	jmp	0x21fc	; 0x21fc <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 f2 10 	jmp	0x21e4	; 0x21e4 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 0e 11 	jmp	0x221c	; 0x221c <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 fe 10 	jmp	0x21fc	; 0x21fc <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 fe 10 	jmp	0x21fc	; 0x21fc <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 fe 10 	jmp	0x21fc	; 0x21fc <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 1a 11 	jmp	0x2234	; 0x2234 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 02 11 	jmp	0x2204	; 0x2204 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 1e 11 	jmp	0x223c	; 0x223c <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Buzzer_init>:
 * 		Turn off the buzzer through the GPIO.
 * Inputs: None
 * Return: None
 */
void Buzzer_init()
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	/* Setup the direction for the buzzer pin as output pin through the GPIO driver */
	GPIO_setupPinDirection(PORTD_ID, PIN7_ID, PIN_OUTPUT);
     b4e:	83 e0       	ldi	r24, 0x03	; 3
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	41 e0       	ldi	r20, 0x01	; 1
     b54:	0e 94 01 0b 	call	0x1602	; 0x1602 <GPIO_setupPinDirection>

	/* Turn off the buzzer through the GPIO */
	GPIO_writePin(PORTD_ID, PIN7_ID, LOGIC_LOW);
     b58:	83 e0       	ldi	r24, 0x03	; 3
     b5a:	67 e0       	ldi	r22, 0x07	; 7
     b5c:	40 e0       	ldi	r20, 0x00	; 0
     b5e:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
}
     b62:	cf 91       	pop	r28
     b64:	df 91       	pop	r29
     b66:	08 95       	ret

00000b68 <Buzzer_on>:
 * Description: Function to enable the Buzzer through the GPIO.
 * Inputs: None
 * Return: None
*/
void Buzzer_on(void)
{
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
	/* Turn ON the buzzer through the GPIO */
	GPIO_writePin(PORTD_ID, PIN7_ID, LOGIC_HIGH);
     b70:	83 e0       	ldi	r24, 0x03	; 3
     b72:	67 e0       	ldi	r22, 0x07	; 7
     b74:	41 e0       	ldi	r20, 0x01	; 1
     b76:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
}
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	08 95       	ret

00000b80 <Buzzer_off>:
 * Description: Function to disable the Buzzer through the GPIO.
 * Inputs: None
 * Return: None
*/
void Buzzer_off(void)
{
     b80:	df 93       	push	r29
     b82:	cf 93       	push	r28
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62
	/* Turn OFF the buzzer through the GPIO */
	GPIO_writePin(PORTD_ID, PIN7_ID, LOGIC_LOW);
     b88:	83 e0       	ldi	r24, 0x03	; 3
     b8a:	67 e0       	ldi	r22, 0x07	; 7
     b8c:	40 e0       	ldi	r20, 0x00	; 0
     b8e:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
}
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <TIMER1_Ticks>:
 *                      Functions Definitions                                  *
 *******************************************************************************/
/* Description:
 * This function counts the ticks of the timer ( callback function)
 */
void TIMER1_Ticks(void) {
     b98:	df 93       	push	r29
     b9a:	cf 93       	push	r28
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
	g_ticks++;
     ba0:	80 91 70 00 	lds	r24, 0x0070
     ba4:	8f 5f       	subi	r24, 0xFF	; 255
     ba6:	80 93 70 00 	sts	0x0070, r24
}
     baa:	cf 91       	pop	r28
     bac:	df 91       	pop	r29
     bae:	08 95       	ret

00000bb0 <savePass>:
/* Description:
 * This function is responsible for:
 * Receiving password from HMI_ECU
 * saving password in EEPROM
 */
void savePass(void) {
     bb0:	df 93       	push	r29
     bb2:	cf 93       	push	r28
     bb4:	cd b7       	in	r28, 0x3d	; 61
     bb6:	de b7       	in	r29, 0x3e	; 62
     bb8:	ed 97       	sbiw	r28, 0x3d	; 61
     bba:	0f b6       	in	r0, 0x3f	; 63
     bbc:	f8 94       	cli
     bbe:	de bf       	out	0x3e, r29	; 62
     bc0:	0f be       	out	0x3f, r0	; 63
     bc2:	cd bf       	out	0x3d, r28	; 61
	uint8 byte_user, i, check1, check2, matched = 0;
     bc4:	19 ae       	std	Y+57, r1	; 0x39
	for (i = 0; i < 5; i++) {
     bc6:	1a ae       	std	Y+58, r1	; 0x3a
     bc8:	7f c0       	rjmp	.+254    	; 0xcc8 <savePass+0x118>
		/* Receive password for first from HMI_ECU */
		byte_user = UART_recieveByte();
     bca:	0e 94 55 10 	call	0x20aa	; 0x20aa <UART_recieveByte>
     bce:	8b af       	std	Y+59, r24	; 0x3b
		EEPROM_writeByte((0x01) + i, byte_user);
     bd0:	8a ad       	ldd	r24, Y+58	; 0x3a
     bd2:	88 2f       	mov	r24, r24
     bd4:	90 e0       	ldi	r25, 0x00	; 0
     bd6:	01 96       	adiw	r24, 0x01	; 1
     bd8:	6b ad       	ldd	r22, Y+59	; 0x3b
     bda:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <EEPROM_writeByte>
     bde:	80 e0       	ldi	r24, 0x00	; 0
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	aa ef       	ldi	r26, 0xFA	; 250
     be4:	b3 e4       	ldi	r27, 0x43	; 67
     be6:	8d ab       	std	Y+53, r24	; 0x35
     be8:	9e ab       	std	Y+54, r25	; 0x36
     bea:	af ab       	std	Y+55, r26	; 0x37
     bec:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     bee:	6d a9       	ldd	r22, Y+53	; 0x35
     bf0:	7e a9       	ldd	r23, Y+54	; 0x36
     bf2:	8f a9       	ldd	r24, Y+55	; 0x37
     bf4:	98 ad       	ldd	r25, Y+56	; 0x38
     bf6:	20 e0       	ldi	r18, 0x00	; 0
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	4a ef       	ldi	r20, 0xFA	; 250
     bfc:	54 e4       	ldi	r21, 0x44	; 68
     bfe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c02:	dc 01       	movw	r26, r24
     c04:	cb 01       	movw	r24, r22
     c06:	89 ab       	std	Y+49, r24	; 0x31
     c08:	9a ab       	std	Y+50, r25	; 0x32
     c0a:	ab ab       	std	Y+51, r26	; 0x33
     c0c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
     c0e:	69 a9       	ldd	r22, Y+49	; 0x31
     c10:	7a a9       	ldd	r23, Y+50	; 0x32
     c12:	8b a9       	ldd	r24, Y+51	; 0x33
     c14:	9c a9       	ldd	r25, Y+52	; 0x34
     c16:	20 e0       	ldi	r18, 0x00	; 0
     c18:	30 e0       	ldi	r19, 0x00	; 0
     c1a:	40 e8       	ldi	r20, 0x80	; 128
     c1c:	5f e3       	ldi	r21, 0x3F	; 63
     c1e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     c22:	88 23       	and	r24, r24
     c24:	2c f4       	brge	.+10     	; 0xc30 <savePass+0x80>
		__ticks = 1;
     c26:	81 e0       	ldi	r24, 0x01	; 1
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	98 ab       	std	Y+48, r25	; 0x30
     c2c:	8f a7       	std	Y+47, r24	; 0x2f
     c2e:	3f c0       	rjmp	.+126    	; 0xcae <savePass+0xfe>
	else if (__tmp > 65535)
     c30:	69 a9       	ldd	r22, Y+49	; 0x31
     c32:	7a a9       	ldd	r23, Y+50	; 0x32
     c34:	8b a9       	ldd	r24, Y+51	; 0x33
     c36:	9c a9       	ldd	r25, Y+52	; 0x34
     c38:	20 e0       	ldi	r18, 0x00	; 0
     c3a:	3f ef       	ldi	r19, 0xFF	; 255
     c3c:	4f e7       	ldi	r20, 0x7F	; 127
     c3e:	57 e4       	ldi	r21, 0x47	; 71
     c40:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     c44:	18 16       	cp	r1, r24
     c46:	4c f5       	brge	.+82     	; 0xc9a <savePass+0xea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c48:	6d a9       	ldd	r22, Y+53	; 0x35
     c4a:	7e a9       	ldd	r23, Y+54	; 0x36
     c4c:	8f a9       	ldd	r24, Y+55	; 0x37
     c4e:	98 ad       	ldd	r25, Y+56	; 0x38
     c50:	20 e0       	ldi	r18, 0x00	; 0
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	40 e2       	ldi	r20, 0x20	; 32
     c56:	51 e4       	ldi	r21, 0x41	; 65
     c58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c5c:	dc 01       	movw	r26, r24
     c5e:	cb 01       	movw	r24, r22
     c60:	bc 01       	movw	r22, r24
     c62:	cd 01       	movw	r24, r26
     c64:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c68:	dc 01       	movw	r26, r24
     c6a:	cb 01       	movw	r24, r22
     c6c:	98 ab       	std	Y+48, r25	; 0x30
     c6e:	8f a7       	std	Y+47, r24	; 0x2f
     c70:	0f c0       	rjmp	.+30     	; 0xc90 <savePass+0xe0>
     c72:	88 ec       	ldi	r24, 0xC8	; 200
     c74:	90 e0       	ldi	r25, 0x00	; 0
     c76:	9e a7       	std	Y+46, r25	; 0x2e
     c78:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c7a:	8d a5       	ldd	r24, Y+45	; 0x2d
     c7c:	9e a5       	ldd	r25, Y+46	; 0x2e
     c7e:	01 97       	sbiw	r24, 0x01	; 1
     c80:	f1 f7       	brne	.-4      	; 0xc7e <savePass+0xce>
     c82:	9e a7       	std	Y+46, r25	; 0x2e
     c84:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c86:	8f a5       	ldd	r24, Y+47	; 0x2f
     c88:	98 a9       	ldd	r25, Y+48	; 0x30
     c8a:	01 97       	sbiw	r24, 0x01	; 1
     c8c:	98 ab       	std	Y+48, r25	; 0x30
     c8e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c90:	8f a5       	ldd	r24, Y+47	; 0x2f
     c92:	98 a9       	ldd	r25, Y+48	; 0x30
     c94:	00 97       	sbiw	r24, 0x00	; 0
     c96:	69 f7       	brne	.-38     	; 0xc72 <savePass+0xc2>
     c98:	14 c0       	rjmp	.+40     	; 0xcc2 <savePass+0x112>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c9a:	69 a9       	ldd	r22, Y+49	; 0x31
     c9c:	7a a9       	ldd	r23, Y+50	; 0x32
     c9e:	8b a9       	ldd	r24, Y+51	; 0x33
     ca0:	9c a9       	ldd	r25, Y+52	; 0x34
     ca2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ca6:	dc 01       	movw	r26, r24
     ca8:	cb 01       	movw	r24, r22
     caa:	98 ab       	std	Y+48, r25	; 0x30
     cac:	8f a7       	std	Y+47, r24	; 0x2f
     cae:	8f a5       	ldd	r24, Y+47	; 0x2f
     cb0:	98 a9       	ldd	r25, Y+48	; 0x30
     cb2:	9c a7       	std	Y+44, r25	; 0x2c
     cb4:	8b a7       	std	Y+43, r24	; 0x2b
     cb6:	8b a5       	ldd	r24, Y+43	; 0x2b
     cb8:	9c a5       	ldd	r25, Y+44	; 0x2c
     cba:	01 97       	sbiw	r24, 0x01	; 1
     cbc:	f1 f7       	brne	.-4      	; 0xcba <savePass+0x10a>
     cbe:	9c a7       	std	Y+44, r25	; 0x2c
     cc0:	8b a7       	std	Y+43, r24	; 0x2b
 * Receiving password from HMI_ECU
 * saving password in EEPROM
 */
void savePass(void) {
	uint8 byte_user, i, check1, check2, matched = 0;
	for (i = 0; i < 5; i++) {
     cc2:	8a ad       	ldd	r24, Y+58	; 0x3a
     cc4:	8f 5f       	subi	r24, 0xFF	; 255
     cc6:	8a af       	std	Y+58, r24	; 0x3a
     cc8:	8a ad       	ldd	r24, Y+58	; 0x3a
     cca:	85 30       	cpi	r24, 0x05	; 5
     ccc:	08 f4       	brcc	.+2      	; 0xcd0 <savePass+0x120>
     cce:	7d cf       	rjmp	.-262    	; 0xbca <savePass+0x1a>
		byte_user = UART_recieveByte();
		EEPROM_writeByte((0x01) + i, byte_user);
		_delay_ms(500);

	}
	for (i = 6; i < 11; i++) {
     cd0:	86 e0       	ldi	r24, 0x06	; 6
     cd2:	8a af       	std	Y+58, r24	; 0x3a
     cd4:	7f c0       	rjmp	.+254    	; 0xdd4 <savePass+0x224>
		/* Receive password for second time from HMI_ECU */
		byte_user = UART_recieveByte();
     cd6:	0e 94 55 10 	call	0x20aa	; 0x20aa <UART_recieveByte>
     cda:	8b af       	std	Y+59, r24	; 0x3b
		EEPROM_writeByte((0x01) + i, byte_user);
     cdc:	8a ad       	ldd	r24, Y+58	; 0x3a
     cde:	88 2f       	mov	r24, r24
     ce0:	90 e0       	ldi	r25, 0x00	; 0
     ce2:	01 96       	adiw	r24, 0x01	; 1
     ce4:	6b ad       	ldd	r22, Y+59	; 0x3b
     ce6:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <EEPROM_writeByte>
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	aa ef       	ldi	r26, 0xFA	; 250
     cf0:	b3 e4       	ldi	r27, 0x43	; 67
     cf2:	8f a3       	std	Y+39, r24	; 0x27
     cf4:	98 a7       	std	Y+40, r25	; 0x28
     cf6:	a9 a7       	std	Y+41, r26	; 0x29
     cf8:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     cfa:	6f a1       	ldd	r22, Y+39	; 0x27
     cfc:	78 a5       	ldd	r23, Y+40	; 0x28
     cfe:	89 a5       	ldd	r24, Y+41	; 0x29
     d00:	9a a5       	ldd	r25, Y+42	; 0x2a
     d02:	20 e0       	ldi	r18, 0x00	; 0
     d04:	30 e0       	ldi	r19, 0x00	; 0
     d06:	4a ef       	ldi	r20, 0xFA	; 250
     d08:	54 e4       	ldi	r21, 0x44	; 68
     d0a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d0e:	dc 01       	movw	r26, r24
     d10:	cb 01       	movw	r24, r22
     d12:	8b a3       	std	Y+35, r24	; 0x23
     d14:	9c a3       	std	Y+36, r25	; 0x24
     d16:	ad a3       	std	Y+37, r26	; 0x25
     d18:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     d1a:	6b a1       	ldd	r22, Y+35	; 0x23
     d1c:	7c a1       	ldd	r23, Y+36	; 0x24
     d1e:	8d a1       	ldd	r24, Y+37	; 0x25
     d20:	9e a1       	ldd	r25, Y+38	; 0x26
     d22:	20 e0       	ldi	r18, 0x00	; 0
     d24:	30 e0       	ldi	r19, 0x00	; 0
     d26:	40 e8       	ldi	r20, 0x80	; 128
     d28:	5f e3       	ldi	r21, 0x3F	; 63
     d2a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     d2e:	88 23       	and	r24, r24
     d30:	2c f4       	brge	.+10     	; 0xd3c <savePass+0x18c>
		__ticks = 1;
     d32:	81 e0       	ldi	r24, 0x01	; 1
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	9a a3       	std	Y+34, r25	; 0x22
     d38:	89 a3       	std	Y+33, r24	; 0x21
     d3a:	3f c0       	rjmp	.+126    	; 0xdba <savePass+0x20a>
	else if (__tmp > 65535)
     d3c:	6b a1       	ldd	r22, Y+35	; 0x23
     d3e:	7c a1       	ldd	r23, Y+36	; 0x24
     d40:	8d a1       	ldd	r24, Y+37	; 0x25
     d42:	9e a1       	ldd	r25, Y+38	; 0x26
     d44:	20 e0       	ldi	r18, 0x00	; 0
     d46:	3f ef       	ldi	r19, 0xFF	; 255
     d48:	4f e7       	ldi	r20, 0x7F	; 127
     d4a:	57 e4       	ldi	r21, 0x47	; 71
     d4c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d50:	18 16       	cp	r1, r24
     d52:	4c f5       	brge	.+82     	; 0xda6 <savePass+0x1f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d54:	6f a1       	ldd	r22, Y+39	; 0x27
     d56:	78 a5       	ldd	r23, Y+40	; 0x28
     d58:	89 a5       	ldd	r24, Y+41	; 0x29
     d5a:	9a a5       	ldd	r25, Y+42	; 0x2a
     d5c:	20 e0       	ldi	r18, 0x00	; 0
     d5e:	30 e0       	ldi	r19, 0x00	; 0
     d60:	40 e2       	ldi	r20, 0x20	; 32
     d62:	51 e4       	ldi	r21, 0x41	; 65
     d64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d68:	dc 01       	movw	r26, r24
     d6a:	cb 01       	movw	r24, r22
     d6c:	bc 01       	movw	r22, r24
     d6e:	cd 01       	movw	r24, r26
     d70:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d74:	dc 01       	movw	r26, r24
     d76:	cb 01       	movw	r24, r22
     d78:	9a a3       	std	Y+34, r25	; 0x22
     d7a:	89 a3       	std	Y+33, r24	; 0x21
     d7c:	0f c0       	rjmp	.+30     	; 0xd9c <savePass+0x1ec>
     d7e:	88 ec       	ldi	r24, 0xC8	; 200
     d80:	90 e0       	ldi	r25, 0x00	; 0
     d82:	98 a3       	std	Y+32, r25	; 0x20
     d84:	8f 8f       	std	Y+31, r24	; 0x1f
     d86:	8f 8d       	ldd	r24, Y+31	; 0x1f
     d88:	98 a1       	ldd	r25, Y+32	; 0x20
     d8a:	01 97       	sbiw	r24, 0x01	; 1
     d8c:	f1 f7       	brne	.-4      	; 0xd8a <savePass+0x1da>
     d8e:	98 a3       	std	Y+32, r25	; 0x20
     d90:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d92:	89 a1       	ldd	r24, Y+33	; 0x21
     d94:	9a a1       	ldd	r25, Y+34	; 0x22
     d96:	01 97       	sbiw	r24, 0x01	; 1
     d98:	9a a3       	std	Y+34, r25	; 0x22
     d9a:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d9c:	89 a1       	ldd	r24, Y+33	; 0x21
     d9e:	9a a1       	ldd	r25, Y+34	; 0x22
     da0:	00 97       	sbiw	r24, 0x00	; 0
     da2:	69 f7       	brne	.-38     	; 0xd7e <savePass+0x1ce>
     da4:	14 c0       	rjmp	.+40     	; 0xdce <savePass+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     da6:	6b a1       	ldd	r22, Y+35	; 0x23
     da8:	7c a1       	ldd	r23, Y+36	; 0x24
     daa:	8d a1       	ldd	r24, Y+37	; 0x25
     dac:	9e a1       	ldd	r25, Y+38	; 0x26
     dae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     db2:	dc 01       	movw	r26, r24
     db4:	cb 01       	movw	r24, r22
     db6:	9a a3       	std	Y+34, r25	; 0x22
     db8:	89 a3       	std	Y+33, r24	; 0x21
     dba:	89 a1       	ldd	r24, Y+33	; 0x21
     dbc:	9a a1       	ldd	r25, Y+34	; 0x22
     dbe:	9e 8f       	std	Y+30, r25	; 0x1e
     dc0:	8d 8f       	std	Y+29, r24	; 0x1d
     dc2:	8d 8d       	ldd	r24, Y+29	; 0x1d
     dc4:	9e 8d       	ldd	r25, Y+30	; 0x1e
     dc6:	01 97       	sbiw	r24, 0x01	; 1
     dc8:	f1 f7       	brne	.-4      	; 0xdc6 <savePass+0x216>
     dca:	9e 8f       	std	Y+30, r25	; 0x1e
     dcc:	8d 8f       	std	Y+29, r24	; 0x1d
		byte_user = UART_recieveByte();
		EEPROM_writeByte((0x01) + i, byte_user);
		_delay_ms(500);

	}
	for (i = 6; i < 11; i++) {
     dce:	8a ad       	ldd	r24, Y+58	; 0x3a
     dd0:	8f 5f       	subi	r24, 0xFF	; 255
     dd2:	8a af       	std	Y+58, r24	; 0x3a
     dd4:	8a ad       	ldd	r24, Y+58	; 0x3a
     dd6:	8b 30       	cpi	r24, 0x0B	; 11
     dd8:	08 f4       	brcc	.+2      	; 0xddc <savePass+0x22c>
     dda:	7d cf       	rjmp	.-262    	; 0xcd6 <savePass+0x126>
		EEPROM_writeByte((0x01) + i, byte_user);
		_delay_ms(500);

	}
	/* Verify that two password matched*/
	for (i = 0; i < 5; i++) {
     ddc:	1a ae       	std	Y+58, r1	; 0x3a
     dde:	02 c1       	rjmp	.+516    	; 0xfe4 <savePass+0x434>
		EEPROM_readByte((0x01) + i, &check1);
     de0:	8a ad       	ldd	r24, Y+58	; 0x3a
     de2:	88 2f       	mov	r24, r24
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	01 96       	adiw	r24, 0x01	; 1
     de8:	9e 01       	movw	r18, r28
     dea:	24 5c       	subi	r18, 0xC4	; 196
     dec:	3f 4f       	sbci	r19, 0xFF	; 255
     dee:	b9 01       	movw	r22, r18
     df0:	0e 94 a1 0a 	call	0x1542	; 0x1542 <EEPROM_readByte>
     df4:	80 e0       	ldi	r24, 0x00	; 0
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	a0 e2       	ldi	r26, 0x20	; 32
     dfa:	b1 e4       	ldi	r27, 0x41	; 65
     dfc:	89 8f       	std	Y+25, r24	; 0x19
     dfe:	9a 8f       	std	Y+26, r25	; 0x1a
     e00:	ab 8f       	std	Y+27, r26	; 0x1b
     e02:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e04:	69 8d       	ldd	r22, Y+25	; 0x19
     e06:	7a 8d       	ldd	r23, Y+26	; 0x1a
     e08:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e0a:	9c 8d       	ldd	r25, Y+28	; 0x1c
     e0c:	20 e0       	ldi	r18, 0x00	; 0
     e0e:	30 e0       	ldi	r19, 0x00	; 0
     e10:	4a ef       	ldi	r20, 0xFA	; 250
     e12:	54 e4       	ldi	r21, 0x44	; 68
     e14:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e18:	dc 01       	movw	r26, r24
     e1a:	cb 01       	movw	r24, r22
     e1c:	8d 8b       	std	Y+21, r24	; 0x15
     e1e:	9e 8b       	std	Y+22, r25	; 0x16
     e20:	af 8b       	std	Y+23, r26	; 0x17
     e22:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     e24:	6d 89       	ldd	r22, Y+21	; 0x15
     e26:	7e 89       	ldd	r23, Y+22	; 0x16
     e28:	8f 89       	ldd	r24, Y+23	; 0x17
     e2a:	98 8d       	ldd	r25, Y+24	; 0x18
     e2c:	20 e0       	ldi	r18, 0x00	; 0
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	40 e8       	ldi	r20, 0x80	; 128
     e32:	5f e3       	ldi	r21, 0x3F	; 63
     e34:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e38:	88 23       	and	r24, r24
     e3a:	2c f4       	brge	.+10     	; 0xe46 <savePass+0x296>
		__ticks = 1;
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	90 e0       	ldi	r25, 0x00	; 0
     e40:	9c 8b       	std	Y+20, r25	; 0x14
     e42:	8b 8b       	std	Y+19, r24	; 0x13
     e44:	3f c0       	rjmp	.+126    	; 0xec4 <savePass+0x314>
	else if (__tmp > 65535)
     e46:	6d 89       	ldd	r22, Y+21	; 0x15
     e48:	7e 89       	ldd	r23, Y+22	; 0x16
     e4a:	8f 89       	ldd	r24, Y+23	; 0x17
     e4c:	98 8d       	ldd	r25, Y+24	; 0x18
     e4e:	20 e0       	ldi	r18, 0x00	; 0
     e50:	3f ef       	ldi	r19, 0xFF	; 255
     e52:	4f e7       	ldi	r20, 0x7F	; 127
     e54:	57 e4       	ldi	r21, 0x47	; 71
     e56:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e5a:	18 16       	cp	r1, r24
     e5c:	4c f5       	brge	.+82     	; 0xeb0 <savePass+0x300>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e5e:	69 8d       	ldd	r22, Y+25	; 0x19
     e60:	7a 8d       	ldd	r23, Y+26	; 0x1a
     e62:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e64:	9c 8d       	ldd	r25, Y+28	; 0x1c
     e66:	20 e0       	ldi	r18, 0x00	; 0
     e68:	30 e0       	ldi	r19, 0x00	; 0
     e6a:	40 e2       	ldi	r20, 0x20	; 32
     e6c:	51 e4       	ldi	r21, 0x41	; 65
     e6e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e72:	dc 01       	movw	r26, r24
     e74:	cb 01       	movw	r24, r22
     e76:	bc 01       	movw	r22, r24
     e78:	cd 01       	movw	r24, r26
     e7a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     e7e:	dc 01       	movw	r26, r24
     e80:	cb 01       	movw	r24, r22
     e82:	9c 8b       	std	Y+20, r25	; 0x14
     e84:	8b 8b       	std	Y+19, r24	; 0x13
     e86:	0f c0       	rjmp	.+30     	; 0xea6 <savePass+0x2f6>
     e88:	88 ec       	ldi	r24, 0xC8	; 200
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	9a 8b       	std	Y+18, r25	; 0x12
     e8e:	89 8b       	std	Y+17, r24	; 0x11
     e90:	89 89       	ldd	r24, Y+17	; 0x11
     e92:	9a 89       	ldd	r25, Y+18	; 0x12
     e94:	01 97       	sbiw	r24, 0x01	; 1
     e96:	f1 f7       	brne	.-4      	; 0xe94 <savePass+0x2e4>
     e98:	9a 8b       	std	Y+18, r25	; 0x12
     e9a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e9c:	8b 89       	ldd	r24, Y+19	; 0x13
     e9e:	9c 89       	ldd	r25, Y+20	; 0x14
     ea0:	01 97       	sbiw	r24, 0x01	; 1
     ea2:	9c 8b       	std	Y+20, r25	; 0x14
     ea4:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ea6:	8b 89       	ldd	r24, Y+19	; 0x13
     ea8:	9c 89       	ldd	r25, Y+20	; 0x14
     eaa:	00 97       	sbiw	r24, 0x00	; 0
     eac:	69 f7       	brne	.-38     	; 0xe88 <savePass+0x2d8>
     eae:	14 c0       	rjmp	.+40     	; 0xed8 <savePass+0x328>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     eb0:	6d 89       	ldd	r22, Y+21	; 0x15
     eb2:	7e 89       	ldd	r23, Y+22	; 0x16
     eb4:	8f 89       	ldd	r24, Y+23	; 0x17
     eb6:	98 8d       	ldd	r25, Y+24	; 0x18
     eb8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ebc:	dc 01       	movw	r26, r24
     ebe:	cb 01       	movw	r24, r22
     ec0:	9c 8b       	std	Y+20, r25	; 0x14
     ec2:	8b 8b       	std	Y+19, r24	; 0x13
     ec4:	8b 89       	ldd	r24, Y+19	; 0x13
     ec6:	9c 89       	ldd	r25, Y+20	; 0x14
     ec8:	98 8b       	std	Y+16, r25	; 0x10
     eca:	8f 87       	std	Y+15, r24	; 0x0f
     ecc:	8f 85       	ldd	r24, Y+15	; 0x0f
     ece:	98 89       	ldd	r25, Y+16	; 0x10
     ed0:	01 97       	sbiw	r24, 0x01	; 1
     ed2:	f1 f7       	brne	.-4      	; 0xed0 <savePass+0x320>
     ed4:	98 8b       	std	Y+16, r25	; 0x10
     ed6:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(10);
		EEPROM_readByte((0x07) + i, &check2);
     ed8:	8a ad       	ldd	r24, Y+58	; 0x3a
     eda:	88 2f       	mov	r24, r24
     edc:	90 e0       	ldi	r25, 0x00	; 0
     ede:	07 96       	adiw	r24, 0x07	; 7
     ee0:	9e 01       	movw	r18, r28
     ee2:	23 5c       	subi	r18, 0xC3	; 195
     ee4:	3f 4f       	sbci	r19, 0xFF	; 255
     ee6:	b9 01       	movw	r22, r18
     ee8:	0e 94 a1 0a 	call	0x1542	; 0x1542 <EEPROM_readByte>
     eec:	80 e0       	ldi	r24, 0x00	; 0
     eee:	90 e0       	ldi	r25, 0x00	; 0
     ef0:	a0 e2       	ldi	r26, 0x20	; 32
     ef2:	b1 e4       	ldi	r27, 0x41	; 65
     ef4:	8b 87       	std	Y+11, r24	; 0x0b
     ef6:	9c 87       	std	Y+12, r25	; 0x0c
     ef8:	ad 87       	std	Y+13, r26	; 0x0d
     efa:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     efc:	6b 85       	ldd	r22, Y+11	; 0x0b
     efe:	7c 85       	ldd	r23, Y+12	; 0x0c
     f00:	8d 85       	ldd	r24, Y+13	; 0x0d
     f02:	9e 85       	ldd	r25, Y+14	; 0x0e
     f04:	20 e0       	ldi	r18, 0x00	; 0
     f06:	30 e0       	ldi	r19, 0x00	; 0
     f08:	4a ef       	ldi	r20, 0xFA	; 250
     f0a:	54 e4       	ldi	r21, 0x44	; 68
     f0c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f10:	dc 01       	movw	r26, r24
     f12:	cb 01       	movw	r24, r22
     f14:	8f 83       	std	Y+7, r24	; 0x07
     f16:	98 87       	std	Y+8, r25	; 0x08
     f18:	a9 87       	std	Y+9, r26	; 0x09
     f1a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     f1c:	6f 81       	ldd	r22, Y+7	; 0x07
     f1e:	78 85       	ldd	r23, Y+8	; 0x08
     f20:	89 85       	ldd	r24, Y+9	; 0x09
     f22:	9a 85       	ldd	r25, Y+10	; 0x0a
     f24:	20 e0       	ldi	r18, 0x00	; 0
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	40 e8       	ldi	r20, 0x80	; 128
     f2a:	5f e3       	ldi	r21, 0x3F	; 63
     f2c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f30:	88 23       	and	r24, r24
     f32:	2c f4       	brge	.+10     	; 0xf3e <savePass+0x38e>
		__ticks = 1;
     f34:	81 e0       	ldi	r24, 0x01	; 1
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	9e 83       	std	Y+6, r25	; 0x06
     f3a:	8d 83       	std	Y+5, r24	; 0x05
     f3c:	3f c0       	rjmp	.+126    	; 0xfbc <savePass+0x40c>
	else if (__tmp > 65535)
     f3e:	6f 81       	ldd	r22, Y+7	; 0x07
     f40:	78 85       	ldd	r23, Y+8	; 0x08
     f42:	89 85       	ldd	r24, Y+9	; 0x09
     f44:	9a 85       	ldd	r25, Y+10	; 0x0a
     f46:	20 e0       	ldi	r18, 0x00	; 0
     f48:	3f ef       	ldi	r19, 0xFF	; 255
     f4a:	4f e7       	ldi	r20, 0x7F	; 127
     f4c:	57 e4       	ldi	r21, 0x47	; 71
     f4e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f52:	18 16       	cp	r1, r24
     f54:	4c f5       	brge	.+82     	; 0xfa8 <savePass+0x3f8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f56:	6b 85       	ldd	r22, Y+11	; 0x0b
     f58:	7c 85       	ldd	r23, Y+12	; 0x0c
     f5a:	8d 85       	ldd	r24, Y+13	; 0x0d
     f5c:	9e 85       	ldd	r25, Y+14	; 0x0e
     f5e:	20 e0       	ldi	r18, 0x00	; 0
     f60:	30 e0       	ldi	r19, 0x00	; 0
     f62:	40 e2       	ldi	r20, 0x20	; 32
     f64:	51 e4       	ldi	r21, 0x41	; 65
     f66:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f6a:	dc 01       	movw	r26, r24
     f6c:	cb 01       	movw	r24, r22
     f6e:	bc 01       	movw	r22, r24
     f70:	cd 01       	movw	r24, r26
     f72:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f76:	dc 01       	movw	r26, r24
     f78:	cb 01       	movw	r24, r22
     f7a:	9e 83       	std	Y+6, r25	; 0x06
     f7c:	8d 83       	std	Y+5, r24	; 0x05
     f7e:	0f c0       	rjmp	.+30     	; 0xf9e <savePass+0x3ee>
     f80:	88 ec       	ldi	r24, 0xC8	; 200
     f82:	90 e0       	ldi	r25, 0x00	; 0
     f84:	9c 83       	std	Y+4, r25	; 0x04
     f86:	8b 83       	std	Y+3, r24	; 0x03
     f88:	8b 81       	ldd	r24, Y+3	; 0x03
     f8a:	9c 81       	ldd	r25, Y+4	; 0x04
     f8c:	01 97       	sbiw	r24, 0x01	; 1
     f8e:	f1 f7       	brne	.-4      	; 0xf8c <savePass+0x3dc>
     f90:	9c 83       	std	Y+4, r25	; 0x04
     f92:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f94:	8d 81       	ldd	r24, Y+5	; 0x05
     f96:	9e 81       	ldd	r25, Y+6	; 0x06
     f98:	01 97       	sbiw	r24, 0x01	; 1
     f9a:	9e 83       	std	Y+6, r25	; 0x06
     f9c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f9e:	8d 81       	ldd	r24, Y+5	; 0x05
     fa0:	9e 81       	ldd	r25, Y+6	; 0x06
     fa2:	00 97       	sbiw	r24, 0x00	; 0
     fa4:	69 f7       	brne	.-38     	; 0xf80 <savePass+0x3d0>
     fa6:	14 c0       	rjmp	.+40     	; 0xfd0 <savePass+0x420>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fa8:	6f 81       	ldd	r22, Y+7	; 0x07
     faa:	78 85       	ldd	r23, Y+8	; 0x08
     fac:	89 85       	ldd	r24, Y+9	; 0x09
     fae:	9a 85       	ldd	r25, Y+10	; 0x0a
     fb0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fb4:	dc 01       	movw	r26, r24
     fb6:	cb 01       	movw	r24, r22
     fb8:	9e 83       	std	Y+6, r25	; 0x06
     fba:	8d 83       	std	Y+5, r24	; 0x05
     fbc:	8d 81       	ldd	r24, Y+5	; 0x05
     fbe:	9e 81       	ldd	r25, Y+6	; 0x06
     fc0:	9a 83       	std	Y+2, r25	; 0x02
     fc2:	89 83       	std	Y+1, r24	; 0x01
     fc4:	89 81       	ldd	r24, Y+1	; 0x01
     fc6:	9a 81       	ldd	r25, Y+2	; 0x02
     fc8:	01 97       	sbiw	r24, 0x01	; 1
     fca:	f1 f7       	brne	.-4      	; 0xfc8 <savePass+0x418>
     fcc:	9a 83       	std	Y+2, r25	; 0x02
     fce:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
		if (check1 == check2) {
     fd0:	9c ad       	ldd	r25, Y+60	; 0x3c
     fd2:	8d ad       	ldd	r24, Y+61	; 0x3d
     fd4:	98 17       	cp	r25, r24
     fd6:	19 f4       	brne	.+6      	; 0xfde <savePass+0x42e>
			matched++;
     fd8:	89 ad       	ldd	r24, Y+57	; 0x39
     fda:	8f 5f       	subi	r24, 0xFF	; 255
     fdc:	89 af       	std	Y+57, r24	; 0x39
		EEPROM_writeByte((0x01) + i, byte_user);
		_delay_ms(500);

	}
	/* Verify that two password matched*/
	for (i = 0; i < 5; i++) {
     fde:	8a ad       	ldd	r24, Y+58	; 0x3a
     fe0:	8f 5f       	subi	r24, 0xFF	; 255
     fe2:	8a af       	std	Y+58, r24	; 0x3a
     fe4:	8a ad       	ldd	r24, Y+58	; 0x3a
     fe6:	85 30       	cpi	r24, 0x05	; 5
     fe8:	08 f4       	brcc	.+2      	; 0xfec <savePass+0x43c>
     fea:	fa ce       	rjmp	.-524    	; 0xde0 <savePass+0x230>
		_delay_ms(10);
		if (check1 == check2) {
			matched++;
		}
	}
	if (matched == 5) {
     fec:	89 ad       	ldd	r24, Y+57	; 0x39
     fee:	85 30       	cpi	r24, 0x05	; 5
     ff0:	21 f4       	brne	.+8      	; 0xffa <savePass+0x44a>
		/* Send 1 to HMI_ECU to indicate the password verified*/
		UART_sendByte(1);
     ff2:	81 e0       	ldi	r24, 0x01	; 1
     ff4:	0e 94 3e 10 	call	0x207c	; 0x207c <UART_sendByte>
     ff8:	03 c0       	rjmp	.+6      	; 0x1000 <savePass+0x450>
	} else {
		UART_sendByte(0);
     ffa:	80 e0       	ldi	r24, 0x00	; 0
     ffc:	0e 94 3e 10 	call	0x207c	; 0x207c <UART_sendByte>
	}
	matched = 0;
    1000:	19 ae       	std	Y+57, r1	; 0x39
}
    1002:	ed 96       	adiw	r28, 0x3d	; 61
    1004:	0f b6       	in	r0, 0x3f	; 63
    1006:	f8 94       	cli
    1008:	de bf       	out	0x3e, r29	; 62
    100a:	0f be       	out	0x3f, r0	; 63
    100c:	cd bf       	out	0x3d, r28	; 61
    100e:	cf 91       	pop	r28
    1010:	df 91       	pop	r29
    1012:	08 95       	ret

00001014 <passVerify>:
 * Receiving password from HMI_ECU
 * Verify password
 * 1: Password matched
 * 0: Password is incorrect
 */
void passVerify(void) {
    1014:	df 93       	push	r29
    1016:	cf 93       	push	r28
    1018:	cd b7       	in	r28, 0x3d	; 61
    101a:	de b7       	in	r29, 0x3e	; 62
    101c:	a0 97       	sbiw	r28, 0x20	; 32
    101e:	0f b6       	in	r0, 0x3f	; 63
    1020:	f8 94       	cli
    1022:	de bf       	out	0x3e, r29	; 62
    1024:	0f be       	out	0x3f, r0	; 63
    1026:	cd bf       	out	0x3d, r28	; 61
	uint8 byte_user, byte_memory, i, matched = 0;
    1028:	1d 8e       	std	Y+29, r1	; 0x1d
	for (i = 6; i < 11; i++) {
    102a:	86 e0       	ldi	r24, 0x06	; 6
    102c:	8e 8f       	std	Y+30, r24	; 0x1e
    102e:	fb c0       	rjmp	.+502    	; 0x1226 <passVerify+0x212>
		byte_user = UART_recieveByte(); /* Receive one byte from HMI_ECU */
    1030:	0e 94 55 10 	call	0x20aa	; 0x20aa <UART_recieveByte>
    1034:	8f 8f       	std	Y+31, r24	; 0x1f
    1036:	80 e0       	ldi	r24, 0x00	; 0
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	aa ef       	ldi	r26, 0xFA	; 250
    103c:	b3 e4       	ldi	r27, 0x43	; 67
    103e:	89 8f       	std	Y+25, r24	; 0x19
    1040:	9a 8f       	std	Y+26, r25	; 0x1a
    1042:	ab 8f       	std	Y+27, r26	; 0x1b
    1044:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1046:	69 8d       	ldd	r22, Y+25	; 0x19
    1048:	7a 8d       	ldd	r23, Y+26	; 0x1a
    104a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    104c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    104e:	20 e0       	ldi	r18, 0x00	; 0
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	4a ef       	ldi	r20, 0xFA	; 250
    1054:	54 e4       	ldi	r21, 0x44	; 68
    1056:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    105a:	dc 01       	movw	r26, r24
    105c:	cb 01       	movw	r24, r22
    105e:	8d 8b       	std	Y+21, r24	; 0x15
    1060:	9e 8b       	std	Y+22, r25	; 0x16
    1062:	af 8b       	std	Y+23, r26	; 0x17
    1064:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1066:	6d 89       	ldd	r22, Y+21	; 0x15
    1068:	7e 89       	ldd	r23, Y+22	; 0x16
    106a:	8f 89       	ldd	r24, Y+23	; 0x17
    106c:	98 8d       	ldd	r25, Y+24	; 0x18
    106e:	20 e0       	ldi	r18, 0x00	; 0
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	40 e8       	ldi	r20, 0x80	; 128
    1074:	5f e3       	ldi	r21, 0x3F	; 63
    1076:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    107a:	88 23       	and	r24, r24
    107c:	2c f4       	brge	.+10     	; 0x1088 <passVerify+0x74>
		__ticks = 1;
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	90 e0       	ldi	r25, 0x00	; 0
    1082:	9c 8b       	std	Y+20, r25	; 0x14
    1084:	8b 8b       	std	Y+19, r24	; 0x13
    1086:	3f c0       	rjmp	.+126    	; 0x1106 <passVerify+0xf2>
	else if (__tmp > 65535)
    1088:	6d 89       	ldd	r22, Y+21	; 0x15
    108a:	7e 89       	ldd	r23, Y+22	; 0x16
    108c:	8f 89       	ldd	r24, Y+23	; 0x17
    108e:	98 8d       	ldd	r25, Y+24	; 0x18
    1090:	20 e0       	ldi	r18, 0x00	; 0
    1092:	3f ef       	ldi	r19, 0xFF	; 255
    1094:	4f e7       	ldi	r20, 0x7F	; 127
    1096:	57 e4       	ldi	r21, 0x47	; 71
    1098:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    109c:	18 16       	cp	r1, r24
    109e:	4c f5       	brge	.+82     	; 0x10f2 <passVerify+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10a0:	69 8d       	ldd	r22, Y+25	; 0x19
    10a2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    10a4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    10a6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    10a8:	20 e0       	ldi	r18, 0x00	; 0
    10aa:	30 e0       	ldi	r19, 0x00	; 0
    10ac:	40 e2       	ldi	r20, 0x20	; 32
    10ae:	51 e4       	ldi	r21, 0x41	; 65
    10b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10b4:	dc 01       	movw	r26, r24
    10b6:	cb 01       	movw	r24, r22
    10b8:	bc 01       	movw	r22, r24
    10ba:	cd 01       	movw	r24, r26
    10bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10c0:	dc 01       	movw	r26, r24
    10c2:	cb 01       	movw	r24, r22
    10c4:	9c 8b       	std	Y+20, r25	; 0x14
    10c6:	8b 8b       	std	Y+19, r24	; 0x13
    10c8:	0f c0       	rjmp	.+30     	; 0x10e8 <passVerify+0xd4>
    10ca:	88 ec       	ldi	r24, 0xC8	; 200
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	9a 8b       	std	Y+18, r25	; 0x12
    10d0:	89 8b       	std	Y+17, r24	; 0x11
    10d2:	89 89       	ldd	r24, Y+17	; 0x11
    10d4:	9a 89       	ldd	r25, Y+18	; 0x12
    10d6:	01 97       	sbiw	r24, 0x01	; 1
    10d8:	f1 f7       	brne	.-4      	; 0x10d6 <passVerify+0xc2>
    10da:	9a 8b       	std	Y+18, r25	; 0x12
    10dc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    10de:	8b 89       	ldd	r24, Y+19	; 0x13
    10e0:	9c 89       	ldd	r25, Y+20	; 0x14
    10e2:	01 97       	sbiw	r24, 0x01	; 1
    10e4:	9c 8b       	std	Y+20, r25	; 0x14
    10e6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10e8:	8b 89       	ldd	r24, Y+19	; 0x13
    10ea:	9c 89       	ldd	r25, Y+20	; 0x14
    10ec:	00 97       	sbiw	r24, 0x00	; 0
    10ee:	69 f7       	brne	.-38     	; 0x10ca <passVerify+0xb6>
    10f0:	14 c0       	rjmp	.+40     	; 0x111a <passVerify+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10f2:	6d 89       	ldd	r22, Y+21	; 0x15
    10f4:	7e 89       	ldd	r23, Y+22	; 0x16
    10f6:	8f 89       	ldd	r24, Y+23	; 0x17
    10f8:	98 8d       	ldd	r25, Y+24	; 0x18
    10fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10fe:	dc 01       	movw	r26, r24
    1100:	cb 01       	movw	r24, r22
    1102:	9c 8b       	std	Y+20, r25	; 0x14
    1104:	8b 8b       	std	Y+19, r24	; 0x13
    1106:	8b 89       	ldd	r24, Y+19	; 0x13
    1108:	9c 89       	ldd	r25, Y+20	; 0x14
    110a:	98 8b       	std	Y+16, r25	; 0x10
    110c:	8f 87       	std	Y+15, r24	; 0x0f
    110e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1110:	98 89       	ldd	r25, Y+16	; 0x10
    1112:	01 97       	sbiw	r24, 0x01	; 1
    1114:	f1 f7       	brne	.-4      	; 0x1112 <passVerify+0xfe>
    1116:	98 8b       	std	Y+16, r25	; 0x10
    1118:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(500);
		EEPROM_readByte((0x01) + i, &byte_memory); /* Read one byte from EEPROM starting from 0x07*/
    111a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    111c:	88 2f       	mov	r24, r24
    111e:	90 e0       	ldi	r25, 0x00	; 0
    1120:	01 96       	adiw	r24, 0x01	; 1
    1122:	9e 01       	movw	r18, r28
    1124:	20 5e       	subi	r18, 0xE0	; 224
    1126:	3f 4f       	sbci	r19, 0xFF	; 255
    1128:	b9 01       	movw	r22, r18
    112a:	0e 94 a1 0a 	call	0x1542	; 0x1542 <EEPROM_readByte>
    112e:	80 e0       	ldi	r24, 0x00	; 0
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	a0 e2       	ldi	r26, 0x20	; 32
    1134:	b1 e4       	ldi	r27, 0x41	; 65
    1136:	8b 87       	std	Y+11, r24	; 0x0b
    1138:	9c 87       	std	Y+12, r25	; 0x0c
    113a:	ad 87       	std	Y+13, r26	; 0x0d
    113c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    113e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1140:	7c 85       	ldd	r23, Y+12	; 0x0c
    1142:	8d 85       	ldd	r24, Y+13	; 0x0d
    1144:	9e 85       	ldd	r25, Y+14	; 0x0e
    1146:	20 e0       	ldi	r18, 0x00	; 0
    1148:	30 e0       	ldi	r19, 0x00	; 0
    114a:	4a ef       	ldi	r20, 0xFA	; 250
    114c:	54 e4       	ldi	r21, 0x44	; 68
    114e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1152:	dc 01       	movw	r26, r24
    1154:	cb 01       	movw	r24, r22
    1156:	8f 83       	std	Y+7, r24	; 0x07
    1158:	98 87       	std	Y+8, r25	; 0x08
    115a:	a9 87       	std	Y+9, r26	; 0x09
    115c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    115e:	6f 81       	ldd	r22, Y+7	; 0x07
    1160:	78 85       	ldd	r23, Y+8	; 0x08
    1162:	89 85       	ldd	r24, Y+9	; 0x09
    1164:	9a 85       	ldd	r25, Y+10	; 0x0a
    1166:	20 e0       	ldi	r18, 0x00	; 0
    1168:	30 e0       	ldi	r19, 0x00	; 0
    116a:	40 e8       	ldi	r20, 0x80	; 128
    116c:	5f e3       	ldi	r21, 0x3F	; 63
    116e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1172:	88 23       	and	r24, r24
    1174:	2c f4       	brge	.+10     	; 0x1180 <passVerify+0x16c>
		__ticks = 1;
    1176:	81 e0       	ldi	r24, 0x01	; 1
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	9e 83       	std	Y+6, r25	; 0x06
    117c:	8d 83       	std	Y+5, r24	; 0x05
    117e:	3f c0       	rjmp	.+126    	; 0x11fe <passVerify+0x1ea>
	else if (__tmp > 65535)
    1180:	6f 81       	ldd	r22, Y+7	; 0x07
    1182:	78 85       	ldd	r23, Y+8	; 0x08
    1184:	89 85       	ldd	r24, Y+9	; 0x09
    1186:	9a 85       	ldd	r25, Y+10	; 0x0a
    1188:	20 e0       	ldi	r18, 0x00	; 0
    118a:	3f ef       	ldi	r19, 0xFF	; 255
    118c:	4f e7       	ldi	r20, 0x7F	; 127
    118e:	57 e4       	ldi	r21, 0x47	; 71
    1190:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1194:	18 16       	cp	r1, r24
    1196:	4c f5       	brge	.+82     	; 0x11ea <passVerify+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1198:	6b 85       	ldd	r22, Y+11	; 0x0b
    119a:	7c 85       	ldd	r23, Y+12	; 0x0c
    119c:	8d 85       	ldd	r24, Y+13	; 0x0d
    119e:	9e 85       	ldd	r25, Y+14	; 0x0e
    11a0:	20 e0       	ldi	r18, 0x00	; 0
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	40 e2       	ldi	r20, 0x20	; 32
    11a6:	51 e4       	ldi	r21, 0x41	; 65
    11a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11ac:	dc 01       	movw	r26, r24
    11ae:	cb 01       	movw	r24, r22
    11b0:	bc 01       	movw	r22, r24
    11b2:	cd 01       	movw	r24, r26
    11b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11b8:	dc 01       	movw	r26, r24
    11ba:	cb 01       	movw	r24, r22
    11bc:	9e 83       	std	Y+6, r25	; 0x06
    11be:	8d 83       	std	Y+5, r24	; 0x05
    11c0:	0f c0       	rjmp	.+30     	; 0x11e0 <passVerify+0x1cc>
    11c2:	88 ec       	ldi	r24, 0xC8	; 200
    11c4:	90 e0       	ldi	r25, 0x00	; 0
    11c6:	9c 83       	std	Y+4, r25	; 0x04
    11c8:	8b 83       	std	Y+3, r24	; 0x03
    11ca:	8b 81       	ldd	r24, Y+3	; 0x03
    11cc:	9c 81       	ldd	r25, Y+4	; 0x04
    11ce:	01 97       	sbiw	r24, 0x01	; 1
    11d0:	f1 f7       	brne	.-4      	; 0x11ce <passVerify+0x1ba>
    11d2:	9c 83       	std	Y+4, r25	; 0x04
    11d4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    11d6:	8d 81       	ldd	r24, Y+5	; 0x05
    11d8:	9e 81       	ldd	r25, Y+6	; 0x06
    11da:	01 97       	sbiw	r24, 0x01	; 1
    11dc:	9e 83       	std	Y+6, r25	; 0x06
    11de:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11e0:	8d 81       	ldd	r24, Y+5	; 0x05
    11e2:	9e 81       	ldd	r25, Y+6	; 0x06
    11e4:	00 97       	sbiw	r24, 0x00	; 0
    11e6:	69 f7       	brne	.-38     	; 0x11c2 <passVerify+0x1ae>
    11e8:	14 c0       	rjmp	.+40     	; 0x1212 <passVerify+0x1fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11ea:	6f 81       	ldd	r22, Y+7	; 0x07
    11ec:	78 85       	ldd	r23, Y+8	; 0x08
    11ee:	89 85       	ldd	r24, Y+9	; 0x09
    11f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    11f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11f6:	dc 01       	movw	r26, r24
    11f8:	cb 01       	movw	r24, r22
    11fa:	9e 83       	std	Y+6, r25	; 0x06
    11fc:	8d 83       	std	Y+5, r24	; 0x05
    11fe:	8d 81       	ldd	r24, Y+5	; 0x05
    1200:	9e 81       	ldd	r25, Y+6	; 0x06
    1202:	9a 83       	std	Y+2, r25	; 0x02
    1204:	89 83       	std	Y+1, r24	; 0x01
    1206:	89 81       	ldd	r24, Y+1	; 0x01
    1208:	9a 81       	ldd	r25, Y+2	; 0x02
    120a:	01 97       	sbiw	r24, 0x01	; 1
    120c:	f1 f7       	brne	.-4      	; 0x120a <passVerify+0x1f6>
    120e:	9a 83       	std	Y+2, r25	; 0x02
    1210:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
		if (byte_memory == byte_user) {
    1212:	98 a1       	ldd	r25, Y+32	; 0x20
    1214:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1216:	98 17       	cp	r25, r24
    1218:	19 f4       	brne	.+6      	; 0x1220 <passVerify+0x20c>
			matched++; /* If both bytes matched so password is verified */
    121a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    121c:	8f 5f       	subi	r24, 0xFF	; 255
    121e:	8d 8f       	std	Y+29, r24	; 0x1d
 * 1: Password matched
 * 0: Password is incorrect
 */
void passVerify(void) {
	uint8 byte_user, byte_memory, i, matched = 0;
	for (i = 6; i < 11; i++) {
    1220:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1222:	8f 5f       	subi	r24, 0xFF	; 255
    1224:	8e 8f       	std	Y+30, r24	; 0x1e
    1226:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1228:	8b 30       	cpi	r24, 0x0B	; 11
    122a:	08 f4       	brcc	.+2      	; 0x122e <passVerify+0x21a>
    122c:	01 cf       	rjmp	.-510    	; 0x1030 <passVerify+0x1c>
		_delay_ms(10);
		if (byte_memory == byte_user) {
			matched++; /* If both bytes matched so password is verified */
		}
	}
	if (matched == 5) {
    122e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1230:	85 30       	cpi	r24, 0x05	; 5
    1232:	21 f4       	brne	.+8      	; 0x123c <passVerify+0x228>
		/* The password entered by the user matched the
		 saved password in EEPROM only if matched = 5 */
		/* Send 1 to HMI_ECU to indicate the password verified*/
		UART_sendByte(1);
    1234:	81 e0       	ldi	r24, 0x01	; 1
    1236:	0e 94 3e 10 	call	0x207c	; 0x207c <UART_sendByte>
    123a:	03 c0       	rjmp	.+6      	; 0x1242 <passVerify+0x22e>
	} else {
		/* Send 0 to HMI_ECU to indicate the password is not correct*/
		UART_sendByte(0);
    123c:	80 e0       	ldi	r24, 0x00	; 0
    123e:	0e 94 3e 10 	call	0x207c	; 0x207c <UART_sendByte>

	}
	/* Reset flag */
	matched = 0;
    1242:	1d 8e       	std	Y+29, r1	; 0x1d
}
    1244:	a0 96       	adiw	r28, 0x20	; 32
    1246:	0f b6       	in	r0, 0x3f	; 63
    1248:	f8 94       	cli
    124a:	de bf       	out	0x3e, r29	; 62
    124c:	0f be       	out	0x3f, r0	; 63
    124e:	cd bf       	out	0x3d, r28	; 61
    1250:	cf 91       	pop	r28
    1252:	df 91       	pop	r29
    1254:	08 95       	ret

00001256 <main>:

int main(void) {
    1256:	df 93       	push	r29
    1258:	cf 93       	push	r28
    125a:	cd b7       	in	r28, 0x3d	; 61
    125c:	de b7       	in	r29, 0x3e	; 62
    125e:	63 97       	sbiw	r28, 0x13	; 19
    1260:	0f b6       	in	r0, 0x3f	; 63
    1262:	f8 94       	cli
    1264:	de bf       	out	0x3e, r29	; 62
    1266:	0f be       	out	0x3f, r0	; 63
    1268:	cd bf       	out	0x3d, r28	; 61
	 * 8-bit data
	 * Parity bit is disabled
	 * ONE stop bit
	 * Baud-rate: 9600
	 */
	UART_ConfigType uart_config = { EIGHT, DISABLED, ONE_BIT, BAUDRATE_9600 };
    126a:	83 e0       	ldi	r24, 0x03	; 3
    126c:	8a 83       	std	Y+2, r24	; 0x02
    126e:	1b 82       	std	Y+3, r1	; 0x03
    1270:	1c 82       	std	Y+4, r1	; 0x04
    1272:	86 e0       	ldi	r24, 0x06	; 6
    1274:	8d 83       	std	Y+5, r24	; 0x05
	UART_init(&uart_config); /* Initialize UART with the required configuration */
    1276:	ce 01       	movw	r24, r28
    1278:	02 96       	adiw	r24, 0x02	; 2
    127a:	0e 94 dd 0f 	call	0x1fba	; 0x1fba <UART_init>
	 * Compare value : 1000
	 * Pre-scalar: 256
	 * Mode: Compare
	 * Callback Function: TIMER1_Ticks()
	 */
	Timer1_ConfigType timer1_config = { 0, 999, F_CPU_256, COMPARE };
    127e:	9e 01       	movw	r18, r28
    1280:	2a 5f       	subi	r18, 0xFA	; 250
    1282:	3f 4f       	sbci	r19, 0xFF	; 255
    1284:	38 8b       	std	Y+16, r19	; 0x10
    1286:	2f 87       	std	Y+15, r18	; 0x0f
    1288:	88 e6       	ldi	r24, 0x68	; 104
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	9a 8b       	std	Y+18, r25	; 0x12
    128e:	89 8b       	std	Y+17, r24	; 0x11
    1290:	97 e0       	ldi	r25, 0x07	; 7
    1292:	9b 8b       	std	Y+19, r25	; 0x13
    1294:	e9 89       	ldd	r30, Y+17	; 0x11
    1296:	fa 89       	ldd	r31, Y+18	; 0x12
    1298:	00 80       	ld	r0, Z
    129a:	29 89       	ldd	r18, Y+17	; 0x11
    129c:	3a 89       	ldd	r19, Y+18	; 0x12
    129e:	2f 5f       	subi	r18, 0xFF	; 255
    12a0:	3f 4f       	sbci	r19, 0xFF	; 255
    12a2:	3a 8b       	std	Y+18, r19	; 0x12
    12a4:	29 8b       	std	Y+17, r18	; 0x11
    12a6:	ef 85       	ldd	r30, Y+15	; 0x0f
    12a8:	f8 89       	ldd	r31, Y+16	; 0x10
    12aa:	00 82       	st	Z, r0
    12ac:	2f 85       	ldd	r18, Y+15	; 0x0f
    12ae:	38 89       	ldd	r19, Y+16	; 0x10
    12b0:	2f 5f       	subi	r18, 0xFF	; 255
    12b2:	3f 4f       	sbci	r19, 0xFF	; 255
    12b4:	38 8b       	std	Y+16, r19	; 0x10
    12b6:	2f 87       	std	Y+15, r18	; 0x0f
    12b8:	3b 89       	ldd	r19, Y+19	; 0x13
    12ba:	31 50       	subi	r19, 0x01	; 1
    12bc:	3b 8b       	std	Y+19, r19	; 0x13
    12be:	8b 89       	ldd	r24, Y+19	; 0x13
    12c0:	88 23       	and	r24, r24
    12c2:	41 f7       	brne	.-48     	; 0x1294 <main+0x3e>
	Timer1_init(&timer1_config);
    12c4:	ce 01       	movw	r24, r28
    12c6:	06 96       	adiw	r24, 0x06	; 6
    12c8:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <Timer1_init>
	Timer1_setCallBack(TIMER1_Ticks);
    12cc:	8c ec       	ldi	r24, 0xCC	; 204
    12ce:	95 e0       	ldi	r25, 0x05	; 5
    12d0:	0e 94 cb 0f 	call	0x1f96	; 0x1f96 <Timer1_setCallBack>

	/********* Global interrupts enable I-bit*******************/
	SREG |= (1 << 7);
    12d4:	af e5       	ldi	r26, 0x5F	; 95
    12d6:	b0 e0       	ldi	r27, 0x00	; 0
    12d8:	ef e5       	ldi	r30, 0x5F	; 95
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	80 81       	ld	r24, Z
    12de:	80 68       	ori	r24, 0x80	; 128
    12e0:	8c 93       	st	X, r24

	/*Initialize External drivers
	 * DC motors
	 * Buzzer
	 */
	DcMotor_Init();
    12e2:	0e 94 c8 09 	call	0x1390	; 0x1390 <DcMotor_Init>
	Buzzer_init();
    12e6:	0e 94 a3 05 	call	0xb46	; 0xb46 <Buzzer_init>
	while (1) {
		command = UART_recieveByte();
    12ea:	0e 94 55 10 	call	0x20aa	; 0x20aa <UART_recieveByte>
    12ee:	89 83       	std	Y+1, r24	; 0x01
		switch (command) {
    12f0:	89 81       	ldd	r24, Y+1	; 0x01
    12f2:	e8 2f       	mov	r30, r24
    12f4:	f0 e0       	ldi	r31, 0x00	; 0
    12f6:	fe 87       	std	Y+14, r31	; 0x0e
    12f8:	ed 87       	std	Y+13, r30	; 0x0d
    12fa:	2d 85       	ldd	r18, Y+13	; 0x0d
    12fc:	3e 85       	ldd	r19, Y+14	; 0x0e
    12fe:	25 32       	cpi	r18, 0x25	; 37
    1300:	31 05       	cpc	r19, r1
    1302:	21 f1       	breq	.+72     	; 0x134c <main+0xf6>
    1304:	8d 85       	ldd	r24, Y+13	; 0x0d
    1306:	9e 85       	ldd	r25, Y+14	; 0x0e
    1308:	86 32       	cpi	r24, 0x26	; 38
    130a:	91 05       	cpc	r25, r1
    130c:	34 f4       	brge	.+12     	; 0x131a <main+0xc4>
    130e:	ed 85       	ldd	r30, Y+13	; 0x0d
    1310:	fe 85       	ldd	r31, Y+14	; 0x0e
    1312:	e3 32       	cpi	r30, 0x23	; 35
    1314:	f1 05       	cpc	r31, r1
    1316:	c9 f1       	breq	.+114    	; 0x138a <main+0x134>
    1318:	e8 cf       	rjmp	.-48     	; 0x12ea <main+0x94>
    131a:	2d 85       	ldd	r18, Y+13	; 0x0d
    131c:	3e 85       	ldd	r19, Y+14	; 0x0e
    131e:	2b 32       	cpi	r18, 0x2B	; 43
    1320:	31 05       	cpc	r19, r1
    1322:	31 f0       	breq	.+12     	; 0x1330 <main+0xda>
    1324:	8d 85       	ldd	r24, Y+13	; 0x0d
    1326:	9e 85       	ldd	r25, Y+14	; 0x0e
    1328:	80 34       	cpi	r24, 0x40	; 64
    132a:	91 05       	cpc	r25, r1
    132c:	21 f0       	breq	.+8      	; 0x1336 <main+0xe0>
    132e:	dd cf       	rjmp	.-70     	; 0x12ea <main+0x94>
		case '+':
			/* Create/Change password */
			savePass();
    1330:	0e 94 d8 05 	call	0xbb0	; 0xbb0 <savePass>
    1334:	da cf       	rjmp	.-76     	; 0x12ea <main+0x94>
			break;

		case '@':
			/* Turn ON buzzer */
			/*Activate Buzzer for 60 seconds*/
			Buzzer_on();
    1336:	0e 94 b4 05 	call	0xb68	; 0xb68 <Buzzer_on>
			g_ticks = 0;
    133a:	10 92 70 00 	sts	0x0070, r1
			while (g_ticks <61) {/* wait for 60 seconds */}
    133e:	80 91 70 00 	lds	r24, 0x0070
    1342:	8d 33       	cpi	r24, 0x3D	; 61
    1344:	e0 f3       	brcs	.-8      	; 0x133e <main+0xe8>
			Buzzer_off();
    1346:	0e 94 c0 05 	call	0xb80	; 0xb80 <Buzzer_off>
    134a:	cf cf       	rjmp	.-98     	; 0x12ea <main+0x94>
			break;

		case '%':
			/* Open the door */
			DcMotor_Rotate(CW, 100);
    134c:	81 e0       	ldi	r24, 0x01	; 1
    134e:	64 e6       	ldi	r22, 0x64	; 100
    1350:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <DcMotor_Rotate>
			g_ticks = 0;
    1354:	10 92 70 00 	sts	0x0070, r1
			while (g_ticks <16) {/* wait for 15 seconds */}
    1358:	80 91 70 00 	lds	r24, 0x0070
    135c:	80 31       	cpi	r24, 0x10	; 16
    135e:	e0 f3       	brcs	.-8      	; 0x1358 <main+0x102>
			DcMotor_Rotate(STOP, 0);
    1360:	80 e0       	ldi	r24, 0x00	; 0
    1362:	60 e0       	ldi	r22, 0x00	; 0
    1364:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <DcMotor_Rotate>
			while (g_ticks <19) {/* Hold the door for 3 seconds */}
    1368:	80 91 70 00 	lds	r24, 0x0070
    136c:	83 31       	cpi	r24, 0x13	; 19
    136e:	e0 f3       	brcs	.-8      	; 0x1368 <main+0x112>
			DcMotor_Rotate(CCW, 100);
    1370:	82 e0       	ldi	r24, 0x02	; 2
    1372:	64 e6       	ldi	r22, 0x64	; 100
    1374:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <DcMotor_Rotate>
			while (g_ticks <34) {/* wait for 15 seconds */}
    1378:	80 91 70 00 	lds	r24, 0x0070
    137c:	82 32       	cpi	r24, 0x22	; 34
    137e:	e0 f3       	brcs	.-8      	; 0x1378 <main+0x122>
			DcMotor_Rotate(STOP, 0);
    1380:	80 e0       	ldi	r24, 0x00	; 0
    1382:	60 e0       	ldi	r22, 0x00	; 0
    1384:	0e 94 e3 09 	call	0x13c6	; 0x13c6 <DcMotor_Rotate>
    1388:	b0 cf       	rjmp	.-160    	; 0x12ea <main+0x94>
			break;

		case '#':
			/* Verify password */
			passVerify();
    138a:	0e 94 0a 08 	call	0x1014	; 0x1014 <passVerify>
    138e:	ad cf       	rjmp	.-166    	; 0x12ea <main+0x94>

00001390 <DcMotor_Init>:
 * Initialize the DC Motor:
 * 1. Setup the direction for the two motor pins through the GPIO driver.
 * 2. Stop at the DC-Motor at the beginning through the GPIO driver.
 *
 */
void DcMotor_Init(void) {
    1390:	df 93       	push	r29
    1392:	cf 93       	push	r28
    1394:	cd b7       	in	r28, 0x3d	; 61
    1396:	de b7       	in	r29, 0x3e	; 62
	/* configure pin PB0 and PB1 as output pins */
	GPIO_setupPinDirection(PORTA_ID, PIN0_ID, PIN_OUTPUT);
    1398:	80 e0       	ldi	r24, 0x00	; 0
    139a:	60 e0       	ldi	r22, 0x00	; 0
    139c:	41 e0       	ldi	r20, 0x01	; 1
    139e:	0e 94 01 0b 	call	0x1602	; 0x1602 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORTA_ID, PIN1_ID, PIN_OUTPUT);
    13a2:	80 e0       	ldi	r24, 0x00	; 0
    13a4:	61 e0       	ldi	r22, 0x01	; 1
    13a6:	41 e0       	ldi	r20, 0x01	; 1
    13a8:	0e 94 01 0b 	call	0x1602	; 0x1602 <GPIO_setupPinDirection>

	/*Stop the two DC Motors at the beginning*/
	GPIO_writePin(PORTA_ID, PIN0_ID, LOGIC_LOW);
    13ac:	80 e0       	ldi	r24, 0x00	; 0
    13ae:	60 e0       	ldi	r22, 0x00	; 0
    13b0:	40 e0       	ldi	r20, 0x00	; 0
    13b2:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
	GPIO_writePin(PORTA_ID, PIN1_ID, LOGIC_LOW);
    13b6:	80 e0       	ldi	r24, 0x00	; 0
    13b8:	61 e0       	ldi	r22, 0x01	; 1
    13ba:	40 e0       	ldi	r20, 0x00	; 0
    13bc:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>

}
    13c0:	cf 91       	pop	r28
    13c2:	df 91       	pop	r29
    13c4:	08 95       	ret

000013c6 <DcMotor_Rotate>:
 * Description :
 * The function responsible for rotate the DC Motor CW/ or A-CW or stop the motor based on the state input state value.
 * Send the required duty cycle to the PWM driver based on the required speed value.
 *
 */
void DcMotor_Rotate(DcMotor_State state, uint8 speed) {
    13c6:	df 93       	push	r29
    13c8:	cf 93       	push	r28
    13ca:	cd b7       	in	r28, 0x3d	; 61
    13cc:	de b7       	in	r29, 0x3e	; 62
    13ce:	27 97       	sbiw	r28, 0x07	; 7
    13d0:	0f b6       	in	r0, 0x3f	; 63
    13d2:	f8 94       	cli
    13d4:	de bf       	out	0x3e, r29	; 62
    13d6:	0f be       	out	0x3f, r0	; 63
    13d8:	cd bf       	out	0x3d, r28	; 61
    13da:	8a 83       	std	Y+2, r24	; 0x02
    13dc:	6b 83       	std	Y+3, r22	; 0x03

	volatile uint8 duty_cycle = 0;
    13de:	19 82       	std	Y+1, r1	; 0x01

	/* Choose rotation state : CW or CCW or Stop */
	switch (state) {
    13e0:	8a 81       	ldd	r24, Y+2	; 0x02
    13e2:	28 2f       	mov	r18, r24
    13e4:	30 e0       	ldi	r19, 0x00	; 0
    13e6:	3f 83       	std	Y+7, r19	; 0x07
    13e8:	2e 83       	std	Y+6, r18	; 0x06
    13ea:	8e 81       	ldd	r24, Y+6	; 0x06
    13ec:	9f 81       	ldd	r25, Y+7	; 0x07
    13ee:	81 30       	cpi	r24, 0x01	; 1
    13f0:	91 05       	cpc	r25, r1
    13f2:	a1 f0       	breq	.+40     	; 0x141c <DcMotor_Rotate+0x56>
    13f4:	2e 81       	ldd	r18, Y+6	; 0x06
    13f6:	3f 81       	ldd	r19, Y+7	; 0x07
    13f8:	22 30       	cpi	r18, 0x02	; 2
    13fa:	31 05       	cpc	r19, r1
    13fc:	d1 f0       	breq	.+52     	; 0x1432 <DcMotor_Rotate+0x6c>
    13fe:	8e 81       	ldd	r24, Y+6	; 0x06
    1400:	9f 81       	ldd	r25, Y+7	; 0x07
    1402:	00 97       	sbiw	r24, 0x00	; 0
    1404:	01 f5       	brne	.+64     	; 0x1446 <DcMotor_Rotate+0x80>
	case STOP:
		GPIO_writePin(PORTA_ID, PIN0_ID, LOGIC_LOW);
    1406:	80 e0       	ldi	r24, 0x00	; 0
    1408:	60 e0       	ldi	r22, 0x00	; 0
    140a:	40 e0       	ldi	r20, 0x00	; 0
    140c:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
		GPIO_writePin(PORTA_ID, PIN1_ID, LOGIC_LOW);
    1410:	80 e0       	ldi	r24, 0x00	; 0
    1412:	61 e0       	ldi	r22, 0x01	; 1
    1414:	40 e0       	ldi	r20, 0x00	; 0
    1416:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
    141a:	15 c0       	rjmp	.+42     	; 0x1446 <DcMotor_Rotate+0x80>
		break;
	case CW:
		GPIO_writePin(PORTA_ID, PIN0_ID, LOGIC_HIGH);
    141c:	80 e0       	ldi	r24, 0x00	; 0
    141e:	60 e0       	ldi	r22, 0x00	; 0
    1420:	41 e0       	ldi	r20, 0x01	; 1
    1422:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
		GPIO_writePin(PORTA_ID, PIN1_ID, LOGIC_LOW);
    1426:	80 e0       	ldi	r24, 0x00	; 0
    1428:	61 e0       	ldi	r22, 0x01	; 1
    142a:	40 e0       	ldi	r20, 0x00	; 0
    142c:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
    1430:	0a c0       	rjmp	.+20     	; 0x1446 <DcMotor_Rotate+0x80>
		break;
	case CCW:
		GPIO_writePin(PORTA_ID, PIN0_ID, LOGIC_LOW);
    1432:	80 e0       	ldi	r24, 0x00	; 0
    1434:	60 e0       	ldi	r22, 0x00	; 0
    1436:	40 e0       	ldi	r20, 0x00	; 0
    1438:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
		GPIO_writePin(PORTA_ID, PIN1_ID, LOGIC_HIGH);
    143c:	80 e0       	ldi	r24, 0x00	; 0
    143e:	61 e0       	ldi	r22, 0x01	; 1
    1440:	41 e0       	ldi	r20, 0x01	; 1
    1442:	0e 94 ec 0b 	call	0x17d8	; 0x17d8 <GPIO_writePin>
		break;
	}

	/* Speed mapping using duty cycle */
	switch (speed) {
    1446:	8b 81       	ldd	r24, Y+3	; 0x03
    1448:	28 2f       	mov	r18, r24
    144a:	30 e0       	ldi	r19, 0x00	; 0
    144c:	3d 83       	std	Y+5, r19	; 0x05
    144e:	2c 83       	std	Y+4, r18	; 0x04
    1450:	8c 81       	ldd	r24, Y+4	; 0x04
    1452:	9d 81       	ldd	r25, Y+5	; 0x05
    1454:	82 33       	cpi	r24, 0x32	; 50
    1456:	91 05       	cpc	r25, r1
    1458:	f9 f0       	breq	.+62     	; 0x1498 <DcMotor_Rotate+0xd2>
    145a:	2c 81       	ldd	r18, Y+4	; 0x04
    145c:	3d 81       	ldd	r19, Y+5	; 0x05
    145e:	23 33       	cpi	r18, 0x33	; 51
    1460:	31 05       	cpc	r19, r1
    1462:	54 f4       	brge	.+20     	; 0x1478 <DcMotor_Rotate+0xb2>
    1464:	8c 81       	ldd	r24, Y+4	; 0x04
    1466:	9d 81       	ldd	r25, Y+5	; 0x05
    1468:	00 97       	sbiw	r24, 0x00	; 0
    146a:	89 f0       	breq	.+34     	; 0x148e <DcMotor_Rotate+0xc8>
    146c:	2c 81       	ldd	r18, Y+4	; 0x04
    146e:	3d 81       	ldd	r19, Y+5	; 0x05
    1470:	29 31       	cpi	r18, 0x19	; 25
    1472:	31 05       	cpc	r19, r1
    1474:	71 f0       	breq	.+28     	; 0x1492 <DcMotor_Rotate+0xcc>
    1476:	18 c0       	rjmp	.+48     	; 0x14a8 <DcMotor_Rotate+0xe2>
    1478:	8c 81       	ldd	r24, Y+4	; 0x04
    147a:	9d 81       	ldd	r25, Y+5	; 0x05
    147c:	8b 34       	cpi	r24, 0x4B	; 75
    147e:	91 05       	cpc	r25, r1
    1480:	71 f0       	breq	.+28     	; 0x149e <DcMotor_Rotate+0xd8>
    1482:	2c 81       	ldd	r18, Y+4	; 0x04
    1484:	3d 81       	ldd	r19, Y+5	; 0x05
    1486:	24 36       	cpi	r18, 0x64	; 100
    1488:	31 05       	cpc	r19, r1
    148a:	61 f0       	breq	.+24     	; 0x14a4 <DcMotor_Rotate+0xde>
    148c:	0d c0       	rjmp	.+26     	; 0x14a8 <DcMotor_Rotate+0xe2>
	case 0:
		duty_cycle = 0;
    148e:	19 82       	std	Y+1, r1	; 0x01
    1490:	0b c0       	rjmp	.+22     	; 0x14a8 <DcMotor_Rotate+0xe2>
		break;
	case 25:
		duty_cycle = 64;
    1492:	80 e4       	ldi	r24, 0x40	; 64
    1494:	89 83       	std	Y+1, r24	; 0x01
    1496:	08 c0       	rjmp	.+16     	; 0x14a8 <DcMotor_Rotate+0xe2>
		break;
	case 50:
		duty_cycle = 128;
    1498:	80 e8       	ldi	r24, 0x80	; 128
    149a:	89 83       	std	Y+1, r24	; 0x01
    149c:	05 c0       	rjmp	.+10     	; 0x14a8 <DcMotor_Rotate+0xe2>
		break;
	case 75:
		duty_cycle = 192;
    149e:	80 ec       	ldi	r24, 0xC0	; 192
    14a0:	89 83       	std	Y+1, r24	; 0x01
    14a2:	02 c0       	rjmp	.+4      	; 0x14a8 <DcMotor_Rotate+0xe2>
		break;
	case 100:
		duty_cycle = 255;
    14a4:	8f ef       	ldi	r24, 0xFF	; 255
    14a6:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	/*Send the required duty cycle to the PWM driver*/
	PWM_Timer0_Start(duty_cycle);
    14a8:	89 81       	ldd	r24, Y+1	; 0x01
    14aa:	0e 94 c1 0e 	call	0x1d82	; 0x1d82 <PWM_Timer0_Start>
}
    14ae:	27 96       	adiw	r28, 0x07	; 7
    14b0:	0f b6       	in	r0, 0x3f	; 63
    14b2:	f8 94       	cli
    14b4:	de bf       	out	0x3e, r29	; 62
    14b6:	0f be       	out	0x3f, r0	; 63
    14b8:	cd bf       	out	0x3d, r28	; 61
    14ba:	cf 91       	pop	r28
    14bc:	df 91       	pop	r29
    14be:	08 95       	ret

000014c0 <EEPROM_writeByte>:
//	/* just initialize the I2C(TWI) module inside the MC */
//	TWI_init();
//}

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    14c0:	df 93       	push	r29
    14c2:	cf 93       	push	r28
    14c4:	00 d0       	rcall	.+0      	; 0x14c6 <EEPROM_writeByte+0x6>
    14c6:	00 d0       	rcall	.+0      	; 0x14c8 <EEPROM_writeByte+0x8>
    14c8:	cd b7       	in	r28, 0x3d	; 61
    14ca:	de b7       	in	r29, 0x3e	; 62
    14cc:	9a 83       	std	Y+2, r25	; 0x02
    14ce:	89 83       	std	Y+1, r24	; 0x01
    14d0:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    14d2:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <TWI_start>
    if (TWI_getStatus() != TW_START)
    14d6:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    14da:	88 30       	cpi	r24, 0x08	; 8
    14dc:	11 f0       	breq	.+4      	; 0x14e2 <EEPROM_writeByte+0x22>
        return ERROR;
    14de:	1c 82       	std	Y+4, r1	; 0x04
    14e0:	28 c0       	rjmp	.+80     	; 0x1532 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_write((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    14e2:	89 81       	ldd	r24, Y+1	; 0x01
    14e4:	9a 81       	ldd	r25, Y+2	; 0x02
    14e6:	80 70       	andi	r24, 0x00	; 0
    14e8:	97 70       	andi	r25, 0x07	; 7
    14ea:	88 0f       	add	r24, r24
    14ec:	89 2f       	mov	r24, r25
    14ee:	88 1f       	adc	r24, r24
    14f0:	99 0b       	sbc	r25, r25
    14f2:	91 95       	neg	r25
    14f4:	80 6a       	ori	r24, 0xA0	; 160
    14f6:	0e 94 75 0e 	call	0x1cea	; 0x1cea <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_W_ACK)
    14fa:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    14fe:	88 31       	cpi	r24, 0x18	; 24
    1500:	11 f0       	breq	.+4      	; 0x1506 <EEPROM_writeByte+0x46>
        return ERROR; 
    1502:	1c 82       	std	Y+4, r1	; 0x04
    1504:	16 c0       	rjmp	.+44     	; 0x1532 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_write((uint8)(u16addr));
    1506:	89 81       	ldd	r24, Y+1	; 0x01
    1508:	0e 94 75 0e 	call	0x1cea	; 0x1cea <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
    150c:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    1510:	88 32       	cpi	r24, 0x28	; 40
    1512:	11 f0       	breq	.+4      	; 0x1518 <EEPROM_writeByte+0x58>
        return ERROR;
    1514:	1c 82       	std	Y+4, r1	; 0x04
    1516:	0d c0       	rjmp	.+26     	; 0x1532 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_write(u8data);
    1518:	8b 81       	ldd	r24, Y+3	; 0x03
    151a:	0e 94 75 0e 	call	0x1cea	; 0x1cea <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
    151e:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    1522:	88 32       	cpi	r24, 0x28	; 40
    1524:	11 f0       	breq	.+4      	; 0x152a <EEPROM_writeByte+0x6a>
        return ERROR;
    1526:	1c 82       	std	Y+4, r1	; 0x04
    1528:	04 c0       	rjmp	.+8      	; 0x1532 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    152a:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <TWI_stop>
	
    return SUCCESS;
    152e:	81 e0       	ldi	r24, 0x01	; 1
    1530:	8c 83       	std	Y+4, r24	; 0x04
    1532:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1534:	0f 90       	pop	r0
    1536:	0f 90       	pop	r0
    1538:	0f 90       	pop	r0
    153a:	0f 90       	pop	r0
    153c:	cf 91       	pop	r28
    153e:	df 91       	pop	r29
    1540:	08 95       	ret

00001542 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    1542:	df 93       	push	r29
    1544:	cf 93       	push	r28
    1546:	00 d0       	rcall	.+0      	; 0x1548 <EEPROM_readByte+0x6>
    1548:	00 d0       	rcall	.+0      	; 0x154a <EEPROM_readByte+0x8>
    154a:	0f 92       	push	r0
    154c:	cd b7       	in	r28, 0x3d	; 61
    154e:	de b7       	in	r29, 0x3e	; 62
    1550:	9a 83       	std	Y+2, r25	; 0x02
    1552:	89 83       	std	Y+1, r24	; 0x01
    1554:	7c 83       	std	Y+4, r23	; 0x04
    1556:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1558:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <TWI_start>
    if (TWI_getStatus() != TW_START)
    155c:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    1560:	88 30       	cpi	r24, 0x08	; 8
    1562:	11 f0       	breq	.+4      	; 0x1568 <EEPROM_readByte+0x26>
        return ERROR;
    1564:	1d 82       	std	Y+5, r1	; 0x05
    1566:	44 c0       	rjmp	.+136    	; 0x15f0 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_write((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1568:	89 81       	ldd	r24, Y+1	; 0x01
    156a:	9a 81       	ldd	r25, Y+2	; 0x02
    156c:	80 70       	andi	r24, 0x00	; 0
    156e:	97 70       	andi	r25, 0x07	; 7
    1570:	88 0f       	add	r24, r24
    1572:	89 2f       	mov	r24, r25
    1574:	88 1f       	adc	r24, r24
    1576:	99 0b       	sbc	r25, r25
    1578:	91 95       	neg	r25
    157a:	80 6a       	ori	r24, 0xA0	; 160
    157c:	0e 94 75 0e 	call	0x1cea	; 0x1cea <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_W_ACK)
    1580:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    1584:	88 31       	cpi	r24, 0x18	; 24
    1586:	11 f0       	breq	.+4      	; 0x158c <EEPROM_readByte+0x4a>
        return ERROR;
    1588:	1d 82       	std	Y+5, r1	; 0x05
    158a:	32 c0       	rjmp	.+100    	; 0x15f0 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_write((uint8)(u16addr));
    158c:	89 81       	ldd	r24, Y+1	; 0x01
    158e:	0e 94 75 0e 	call	0x1cea	; 0x1cea <TWI_write>
    if (TWI_getStatus() != TW_MT_DATA_ACK)
    1592:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    1596:	88 32       	cpi	r24, 0x28	; 40
    1598:	11 f0       	breq	.+4      	; 0x159e <EEPROM_readByte+0x5c>
        return ERROR;
    159a:	1d 82       	std	Y+5, r1	; 0x05
    159c:	29 c0       	rjmp	.+82     	; 0x15f0 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    159e:	0e 94 5a 0e 	call	0x1cb4	; 0x1cb4 <TWI_start>
    if (TWI_getStatus() != TW_REP_START)
    15a2:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    15a6:	80 31       	cpi	r24, 0x10	; 16
    15a8:	11 f0       	breq	.+4      	; 0x15ae <EEPROM_readByte+0x6c>
        return ERROR;
    15aa:	1d 82       	std	Y+5, r1	; 0x05
    15ac:	21 c0       	rjmp	.+66     	; 0x15f0 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_write((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    15ae:	89 81       	ldd	r24, Y+1	; 0x01
    15b0:	9a 81       	ldd	r25, Y+2	; 0x02
    15b2:	80 70       	andi	r24, 0x00	; 0
    15b4:	97 70       	andi	r25, 0x07	; 7
    15b6:	88 0f       	add	r24, r24
    15b8:	89 2f       	mov	r24, r25
    15ba:	88 1f       	adc	r24, r24
    15bc:	99 0b       	sbc	r25, r25
    15be:	91 95       	neg	r25
    15c0:	81 6a       	ori	r24, 0xA1	; 161
    15c2:	0e 94 75 0e 	call	0x1cea	; 0x1cea <TWI_write>
    if (TWI_getStatus() != TW_MT_SLA_R_ACK)
    15c6:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    15ca:	80 34       	cpi	r24, 0x40	; 64
    15cc:	11 f0       	breq	.+4      	; 0x15d2 <EEPROM_readByte+0x90>
        return ERROR;
    15ce:	1d 82       	std	Y+5, r1	; 0x05
    15d0:	0f c0       	rjmp	.+30     	; 0x15f0 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readWithNACK();
    15d2:	0e 94 9f 0e 	call	0x1d3e	; 0x1d3e <TWI_readWithNACK>
    15d6:	eb 81       	ldd	r30, Y+3	; 0x03
    15d8:	fc 81       	ldd	r31, Y+4	; 0x04
    15da:	80 83       	st	Z, r24
    if (TWI_getStatus() != TW_MR_DATA_NACK)
    15dc:	0e 94 b2 0e 	call	0x1d64	; 0x1d64 <TWI_getStatus>
    15e0:	88 35       	cpi	r24, 0x58	; 88
    15e2:	11 f0       	breq	.+4      	; 0x15e8 <EEPROM_readByte+0xa6>
        return ERROR;
    15e4:	1d 82       	std	Y+5, r1	; 0x05
    15e6:	04 c0       	rjmp	.+8      	; 0x15f0 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    15e8:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <TWI_stop>
    return SUCCESS;
    15ec:	81 e0       	ldi	r24, 0x01	; 1
    15ee:	8d 83       	std	Y+5, r24	; 0x05
    15f0:	8d 81       	ldd	r24, Y+5	; 0x05
}
    15f2:	0f 90       	pop	r0
    15f4:	0f 90       	pop	r0
    15f6:	0f 90       	pop	r0
    15f8:	0f 90       	pop	r0
    15fa:	0f 90       	pop	r0
    15fc:	cf 91       	pop	r28
    15fe:	df 91       	pop	r29
    1600:	08 95       	ret

00001602 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1602:	df 93       	push	r29
    1604:	cf 93       	push	r28
    1606:	00 d0       	rcall	.+0      	; 0x1608 <GPIO_setupPinDirection+0x6>
    1608:	00 d0       	rcall	.+0      	; 0x160a <GPIO_setupPinDirection+0x8>
    160a:	0f 92       	push	r0
    160c:	cd b7       	in	r28, 0x3d	; 61
    160e:	de b7       	in	r29, 0x3e	; 62
    1610:	89 83       	std	Y+1, r24	; 0x01
    1612:	6a 83       	std	Y+2, r22	; 0x02
    1614:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1616:	8a 81       	ldd	r24, Y+2	; 0x02
    1618:	88 30       	cpi	r24, 0x08	; 8
    161a:	08 f0       	brcs	.+2      	; 0x161e <GPIO_setupPinDirection+0x1c>
    161c:	d5 c0       	rjmp	.+426    	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
    161e:	89 81       	ldd	r24, Y+1	; 0x01
    1620:	84 30       	cpi	r24, 0x04	; 4
    1622:	08 f0       	brcs	.+2      	; 0x1626 <GPIO_setupPinDirection+0x24>
    1624:	d1 c0       	rjmp	.+418    	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    1626:	89 81       	ldd	r24, Y+1	; 0x01
    1628:	28 2f       	mov	r18, r24
    162a:	30 e0       	ldi	r19, 0x00	; 0
    162c:	3d 83       	std	Y+5, r19	; 0x05
    162e:	2c 83       	std	Y+4, r18	; 0x04
    1630:	8c 81       	ldd	r24, Y+4	; 0x04
    1632:	9d 81       	ldd	r25, Y+5	; 0x05
    1634:	81 30       	cpi	r24, 0x01	; 1
    1636:	91 05       	cpc	r25, r1
    1638:	09 f4       	brne	.+2      	; 0x163c <GPIO_setupPinDirection+0x3a>
    163a:	43 c0       	rjmp	.+134    	; 0x16c2 <GPIO_setupPinDirection+0xc0>
    163c:	2c 81       	ldd	r18, Y+4	; 0x04
    163e:	3d 81       	ldd	r19, Y+5	; 0x05
    1640:	22 30       	cpi	r18, 0x02	; 2
    1642:	31 05       	cpc	r19, r1
    1644:	2c f4       	brge	.+10     	; 0x1650 <GPIO_setupPinDirection+0x4e>
    1646:	8c 81       	ldd	r24, Y+4	; 0x04
    1648:	9d 81       	ldd	r25, Y+5	; 0x05
    164a:	00 97       	sbiw	r24, 0x00	; 0
    164c:	71 f0       	breq	.+28     	; 0x166a <GPIO_setupPinDirection+0x68>
    164e:	bc c0       	rjmp	.+376    	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
    1650:	2c 81       	ldd	r18, Y+4	; 0x04
    1652:	3d 81       	ldd	r19, Y+5	; 0x05
    1654:	22 30       	cpi	r18, 0x02	; 2
    1656:	31 05       	cpc	r19, r1
    1658:	09 f4       	brne	.+2      	; 0x165c <GPIO_setupPinDirection+0x5a>
    165a:	5f c0       	rjmp	.+190    	; 0x171a <GPIO_setupPinDirection+0x118>
    165c:	8c 81       	ldd	r24, Y+4	; 0x04
    165e:	9d 81       	ldd	r25, Y+5	; 0x05
    1660:	83 30       	cpi	r24, 0x03	; 3
    1662:	91 05       	cpc	r25, r1
    1664:	09 f4       	brne	.+2      	; 0x1668 <GPIO_setupPinDirection+0x66>
    1666:	85 c0       	rjmp	.+266    	; 0x1772 <GPIO_setupPinDirection+0x170>
    1668:	af c0       	rjmp	.+350    	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	81 30       	cpi	r24, 0x01	; 1
    166e:	a1 f4       	brne	.+40     	; 0x1698 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1670:	aa e3       	ldi	r26, 0x3A	; 58
    1672:	b0 e0       	ldi	r27, 0x00	; 0
    1674:	ea e3       	ldi	r30, 0x3A	; 58
    1676:	f0 e0       	ldi	r31, 0x00	; 0
    1678:	80 81       	ld	r24, Z
    167a:	48 2f       	mov	r20, r24
    167c:	8a 81       	ldd	r24, Y+2	; 0x02
    167e:	28 2f       	mov	r18, r24
    1680:	30 e0       	ldi	r19, 0x00	; 0
    1682:	81 e0       	ldi	r24, 0x01	; 1
    1684:	90 e0       	ldi	r25, 0x00	; 0
    1686:	02 2e       	mov	r0, r18
    1688:	02 c0       	rjmp	.+4      	; 0x168e <GPIO_setupPinDirection+0x8c>
    168a:	88 0f       	add	r24, r24
    168c:	99 1f       	adc	r25, r25
    168e:	0a 94       	dec	r0
    1690:	e2 f7       	brpl	.-8      	; 0x168a <GPIO_setupPinDirection+0x88>
    1692:	84 2b       	or	r24, r20
    1694:	8c 93       	st	X, r24
    1696:	98 c0       	rjmp	.+304    	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1698:	aa e3       	ldi	r26, 0x3A	; 58
    169a:	b0 e0       	ldi	r27, 0x00	; 0
    169c:	ea e3       	ldi	r30, 0x3A	; 58
    169e:	f0 e0       	ldi	r31, 0x00	; 0
    16a0:	80 81       	ld	r24, Z
    16a2:	48 2f       	mov	r20, r24
    16a4:	8a 81       	ldd	r24, Y+2	; 0x02
    16a6:	28 2f       	mov	r18, r24
    16a8:	30 e0       	ldi	r19, 0x00	; 0
    16aa:	81 e0       	ldi	r24, 0x01	; 1
    16ac:	90 e0       	ldi	r25, 0x00	; 0
    16ae:	02 2e       	mov	r0, r18
    16b0:	02 c0       	rjmp	.+4      	; 0x16b6 <GPIO_setupPinDirection+0xb4>
    16b2:	88 0f       	add	r24, r24
    16b4:	99 1f       	adc	r25, r25
    16b6:	0a 94       	dec	r0
    16b8:	e2 f7       	brpl	.-8      	; 0x16b2 <GPIO_setupPinDirection+0xb0>
    16ba:	80 95       	com	r24
    16bc:	84 23       	and	r24, r20
    16be:	8c 93       	st	X, r24
    16c0:	83 c0       	rjmp	.+262    	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    16c2:	8b 81       	ldd	r24, Y+3	; 0x03
    16c4:	81 30       	cpi	r24, 0x01	; 1
    16c6:	a1 f4       	brne	.+40     	; 0x16f0 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    16c8:	a7 e3       	ldi	r26, 0x37	; 55
    16ca:	b0 e0       	ldi	r27, 0x00	; 0
    16cc:	e7 e3       	ldi	r30, 0x37	; 55
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	80 81       	ld	r24, Z
    16d2:	48 2f       	mov	r20, r24
    16d4:	8a 81       	ldd	r24, Y+2	; 0x02
    16d6:	28 2f       	mov	r18, r24
    16d8:	30 e0       	ldi	r19, 0x00	; 0
    16da:	81 e0       	ldi	r24, 0x01	; 1
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	02 2e       	mov	r0, r18
    16e0:	02 c0       	rjmp	.+4      	; 0x16e6 <GPIO_setupPinDirection+0xe4>
    16e2:	88 0f       	add	r24, r24
    16e4:	99 1f       	adc	r25, r25
    16e6:	0a 94       	dec	r0
    16e8:	e2 f7       	brpl	.-8      	; 0x16e2 <GPIO_setupPinDirection+0xe0>
    16ea:	84 2b       	or	r24, r20
    16ec:	8c 93       	st	X, r24
    16ee:	6c c0       	rjmp	.+216    	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    16f0:	a7 e3       	ldi	r26, 0x37	; 55
    16f2:	b0 e0       	ldi	r27, 0x00	; 0
    16f4:	e7 e3       	ldi	r30, 0x37	; 55
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	48 2f       	mov	r20, r24
    16fc:	8a 81       	ldd	r24, Y+2	; 0x02
    16fe:	28 2f       	mov	r18, r24
    1700:	30 e0       	ldi	r19, 0x00	; 0
    1702:	81 e0       	ldi	r24, 0x01	; 1
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	02 2e       	mov	r0, r18
    1708:	02 c0       	rjmp	.+4      	; 0x170e <GPIO_setupPinDirection+0x10c>
    170a:	88 0f       	add	r24, r24
    170c:	99 1f       	adc	r25, r25
    170e:	0a 94       	dec	r0
    1710:	e2 f7       	brpl	.-8      	; 0x170a <GPIO_setupPinDirection+0x108>
    1712:	80 95       	com	r24
    1714:	84 23       	and	r24, r20
    1716:	8c 93       	st	X, r24
    1718:	57 c0       	rjmp	.+174    	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    171a:	8b 81       	ldd	r24, Y+3	; 0x03
    171c:	81 30       	cpi	r24, 0x01	; 1
    171e:	a1 f4       	brne	.+40     	; 0x1748 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1720:	a4 e3       	ldi	r26, 0x34	; 52
    1722:	b0 e0       	ldi	r27, 0x00	; 0
    1724:	e4 e3       	ldi	r30, 0x34	; 52
    1726:	f0 e0       	ldi	r31, 0x00	; 0
    1728:	80 81       	ld	r24, Z
    172a:	48 2f       	mov	r20, r24
    172c:	8a 81       	ldd	r24, Y+2	; 0x02
    172e:	28 2f       	mov	r18, r24
    1730:	30 e0       	ldi	r19, 0x00	; 0
    1732:	81 e0       	ldi	r24, 0x01	; 1
    1734:	90 e0       	ldi	r25, 0x00	; 0
    1736:	02 2e       	mov	r0, r18
    1738:	02 c0       	rjmp	.+4      	; 0x173e <GPIO_setupPinDirection+0x13c>
    173a:	88 0f       	add	r24, r24
    173c:	99 1f       	adc	r25, r25
    173e:	0a 94       	dec	r0
    1740:	e2 f7       	brpl	.-8      	; 0x173a <GPIO_setupPinDirection+0x138>
    1742:	84 2b       	or	r24, r20
    1744:	8c 93       	st	X, r24
    1746:	40 c0       	rjmp	.+128    	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1748:	a4 e3       	ldi	r26, 0x34	; 52
    174a:	b0 e0       	ldi	r27, 0x00	; 0
    174c:	e4 e3       	ldi	r30, 0x34	; 52
    174e:	f0 e0       	ldi	r31, 0x00	; 0
    1750:	80 81       	ld	r24, Z
    1752:	48 2f       	mov	r20, r24
    1754:	8a 81       	ldd	r24, Y+2	; 0x02
    1756:	28 2f       	mov	r18, r24
    1758:	30 e0       	ldi	r19, 0x00	; 0
    175a:	81 e0       	ldi	r24, 0x01	; 1
    175c:	90 e0       	ldi	r25, 0x00	; 0
    175e:	02 2e       	mov	r0, r18
    1760:	02 c0       	rjmp	.+4      	; 0x1766 <GPIO_setupPinDirection+0x164>
    1762:	88 0f       	add	r24, r24
    1764:	99 1f       	adc	r25, r25
    1766:	0a 94       	dec	r0
    1768:	e2 f7       	brpl	.-8      	; 0x1762 <GPIO_setupPinDirection+0x160>
    176a:	80 95       	com	r24
    176c:	84 23       	and	r24, r20
    176e:	8c 93       	st	X, r24
    1770:	2b c0       	rjmp	.+86     	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    1772:	8b 81       	ldd	r24, Y+3	; 0x03
    1774:	81 30       	cpi	r24, 0x01	; 1
    1776:	a1 f4       	brne	.+40     	; 0x17a0 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1778:	a1 e3       	ldi	r26, 0x31	; 49
    177a:	b0 e0       	ldi	r27, 0x00	; 0
    177c:	e1 e3       	ldi	r30, 0x31	; 49
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	80 81       	ld	r24, Z
    1782:	48 2f       	mov	r20, r24
    1784:	8a 81       	ldd	r24, Y+2	; 0x02
    1786:	28 2f       	mov	r18, r24
    1788:	30 e0       	ldi	r19, 0x00	; 0
    178a:	81 e0       	ldi	r24, 0x01	; 1
    178c:	90 e0       	ldi	r25, 0x00	; 0
    178e:	02 2e       	mov	r0, r18
    1790:	02 c0       	rjmp	.+4      	; 0x1796 <GPIO_setupPinDirection+0x194>
    1792:	88 0f       	add	r24, r24
    1794:	99 1f       	adc	r25, r25
    1796:	0a 94       	dec	r0
    1798:	e2 f7       	brpl	.-8      	; 0x1792 <GPIO_setupPinDirection+0x190>
    179a:	84 2b       	or	r24, r20
    179c:	8c 93       	st	X, r24
    179e:	14 c0       	rjmp	.+40     	; 0x17c8 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    17a0:	a1 e3       	ldi	r26, 0x31	; 49
    17a2:	b0 e0       	ldi	r27, 0x00	; 0
    17a4:	e1 e3       	ldi	r30, 0x31	; 49
    17a6:	f0 e0       	ldi	r31, 0x00	; 0
    17a8:	80 81       	ld	r24, Z
    17aa:	48 2f       	mov	r20, r24
    17ac:	8a 81       	ldd	r24, Y+2	; 0x02
    17ae:	28 2f       	mov	r18, r24
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	81 e0       	ldi	r24, 0x01	; 1
    17b4:	90 e0       	ldi	r25, 0x00	; 0
    17b6:	02 2e       	mov	r0, r18
    17b8:	02 c0       	rjmp	.+4      	; 0x17be <GPIO_setupPinDirection+0x1bc>
    17ba:	88 0f       	add	r24, r24
    17bc:	99 1f       	adc	r25, r25
    17be:	0a 94       	dec	r0
    17c0:	e2 f7       	brpl	.-8      	; 0x17ba <GPIO_setupPinDirection+0x1b8>
    17c2:	80 95       	com	r24
    17c4:	84 23       	and	r24, r20
    17c6:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    17c8:	0f 90       	pop	r0
    17ca:	0f 90       	pop	r0
    17cc:	0f 90       	pop	r0
    17ce:	0f 90       	pop	r0
    17d0:	0f 90       	pop	r0
    17d2:	cf 91       	pop	r28
    17d4:	df 91       	pop	r29
    17d6:	08 95       	ret

000017d8 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    17d8:	df 93       	push	r29
    17da:	cf 93       	push	r28
    17dc:	00 d0       	rcall	.+0      	; 0x17de <GPIO_writePin+0x6>
    17de:	00 d0       	rcall	.+0      	; 0x17e0 <GPIO_writePin+0x8>
    17e0:	0f 92       	push	r0
    17e2:	cd b7       	in	r28, 0x3d	; 61
    17e4:	de b7       	in	r29, 0x3e	; 62
    17e6:	89 83       	std	Y+1, r24	; 0x01
    17e8:	6a 83       	std	Y+2, r22	; 0x02
    17ea:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    17ec:	8a 81       	ldd	r24, Y+2	; 0x02
    17ee:	88 30       	cpi	r24, 0x08	; 8
    17f0:	08 f0       	brcs	.+2      	; 0x17f4 <GPIO_writePin+0x1c>
    17f2:	d5 c0       	rjmp	.+426    	; 0x199e <GPIO_writePin+0x1c6>
    17f4:	89 81       	ldd	r24, Y+1	; 0x01
    17f6:	84 30       	cpi	r24, 0x04	; 4
    17f8:	08 f0       	brcs	.+2      	; 0x17fc <GPIO_writePin+0x24>
    17fa:	d1 c0       	rjmp	.+418    	; 0x199e <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    17fc:	89 81       	ldd	r24, Y+1	; 0x01
    17fe:	28 2f       	mov	r18, r24
    1800:	30 e0       	ldi	r19, 0x00	; 0
    1802:	3d 83       	std	Y+5, r19	; 0x05
    1804:	2c 83       	std	Y+4, r18	; 0x04
    1806:	8c 81       	ldd	r24, Y+4	; 0x04
    1808:	9d 81       	ldd	r25, Y+5	; 0x05
    180a:	81 30       	cpi	r24, 0x01	; 1
    180c:	91 05       	cpc	r25, r1
    180e:	09 f4       	brne	.+2      	; 0x1812 <GPIO_writePin+0x3a>
    1810:	43 c0       	rjmp	.+134    	; 0x1898 <GPIO_writePin+0xc0>
    1812:	2c 81       	ldd	r18, Y+4	; 0x04
    1814:	3d 81       	ldd	r19, Y+5	; 0x05
    1816:	22 30       	cpi	r18, 0x02	; 2
    1818:	31 05       	cpc	r19, r1
    181a:	2c f4       	brge	.+10     	; 0x1826 <GPIO_writePin+0x4e>
    181c:	8c 81       	ldd	r24, Y+4	; 0x04
    181e:	9d 81       	ldd	r25, Y+5	; 0x05
    1820:	00 97       	sbiw	r24, 0x00	; 0
    1822:	71 f0       	breq	.+28     	; 0x1840 <GPIO_writePin+0x68>
    1824:	bc c0       	rjmp	.+376    	; 0x199e <GPIO_writePin+0x1c6>
    1826:	2c 81       	ldd	r18, Y+4	; 0x04
    1828:	3d 81       	ldd	r19, Y+5	; 0x05
    182a:	22 30       	cpi	r18, 0x02	; 2
    182c:	31 05       	cpc	r19, r1
    182e:	09 f4       	brne	.+2      	; 0x1832 <GPIO_writePin+0x5a>
    1830:	5f c0       	rjmp	.+190    	; 0x18f0 <GPIO_writePin+0x118>
    1832:	8c 81       	ldd	r24, Y+4	; 0x04
    1834:	9d 81       	ldd	r25, Y+5	; 0x05
    1836:	83 30       	cpi	r24, 0x03	; 3
    1838:	91 05       	cpc	r25, r1
    183a:	09 f4       	brne	.+2      	; 0x183e <GPIO_writePin+0x66>
    183c:	85 c0       	rjmp	.+266    	; 0x1948 <GPIO_writePin+0x170>
    183e:	af c0       	rjmp	.+350    	; 0x199e <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1840:	8b 81       	ldd	r24, Y+3	; 0x03
    1842:	81 30       	cpi	r24, 0x01	; 1
    1844:	a1 f4       	brne	.+40     	; 0x186e <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1846:	ab e3       	ldi	r26, 0x3B	; 59
    1848:	b0 e0       	ldi	r27, 0x00	; 0
    184a:	eb e3       	ldi	r30, 0x3B	; 59
    184c:	f0 e0       	ldi	r31, 0x00	; 0
    184e:	80 81       	ld	r24, Z
    1850:	48 2f       	mov	r20, r24
    1852:	8a 81       	ldd	r24, Y+2	; 0x02
    1854:	28 2f       	mov	r18, r24
    1856:	30 e0       	ldi	r19, 0x00	; 0
    1858:	81 e0       	ldi	r24, 0x01	; 1
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	02 2e       	mov	r0, r18
    185e:	02 c0       	rjmp	.+4      	; 0x1864 <GPIO_writePin+0x8c>
    1860:	88 0f       	add	r24, r24
    1862:	99 1f       	adc	r25, r25
    1864:	0a 94       	dec	r0
    1866:	e2 f7       	brpl	.-8      	; 0x1860 <GPIO_writePin+0x88>
    1868:	84 2b       	or	r24, r20
    186a:	8c 93       	st	X, r24
    186c:	98 c0       	rjmp	.+304    	; 0x199e <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    186e:	ab e3       	ldi	r26, 0x3B	; 59
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	eb e3       	ldi	r30, 0x3B	; 59
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	48 2f       	mov	r20, r24
    187a:	8a 81       	ldd	r24, Y+2	; 0x02
    187c:	28 2f       	mov	r18, r24
    187e:	30 e0       	ldi	r19, 0x00	; 0
    1880:	81 e0       	ldi	r24, 0x01	; 1
    1882:	90 e0       	ldi	r25, 0x00	; 0
    1884:	02 2e       	mov	r0, r18
    1886:	02 c0       	rjmp	.+4      	; 0x188c <GPIO_writePin+0xb4>
    1888:	88 0f       	add	r24, r24
    188a:	99 1f       	adc	r25, r25
    188c:	0a 94       	dec	r0
    188e:	e2 f7       	brpl	.-8      	; 0x1888 <GPIO_writePin+0xb0>
    1890:	80 95       	com	r24
    1892:	84 23       	and	r24, r20
    1894:	8c 93       	st	X, r24
    1896:	83 c0       	rjmp	.+262    	; 0x199e <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1898:	8b 81       	ldd	r24, Y+3	; 0x03
    189a:	81 30       	cpi	r24, 0x01	; 1
    189c:	a1 f4       	brne	.+40     	; 0x18c6 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    189e:	a8 e3       	ldi	r26, 0x38	; 56
    18a0:	b0 e0       	ldi	r27, 0x00	; 0
    18a2:	e8 e3       	ldi	r30, 0x38	; 56
    18a4:	f0 e0       	ldi	r31, 0x00	; 0
    18a6:	80 81       	ld	r24, Z
    18a8:	48 2f       	mov	r20, r24
    18aa:	8a 81       	ldd	r24, Y+2	; 0x02
    18ac:	28 2f       	mov	r18, r24
    18ae:	30 e0       	ldi	r19, 0x00	; 0
    18b0:	81 e0       	ldi	r24, 0x01	; 1
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	02 2e       	mov	r0, r18
    18b6:	02 c0       	rjmp	.+4      	; 0x18bc <GPIO_writePin+0xe4>
    18b8:	88 0f       	add	r24, r24
    18ba:	99 1f       	adc	r25, r25
    18bc:	0a 94       	dec	r0
    18be:	e2 f7       	brpl	.-8      	; 0x18b8 <GPIO_writePin+0xe0>
    18c0:	84 2b       	or	r24, r20
    18c2:	8c 93       	st	X, r24
    18c4:	6c c0       	rjmp	.+216    	; 0x199e <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    18c6:	a8 e3       	ldi	r26, 0x38	; 56
    18c8:	b0 e0       	ldi	r27, 0x00	; 0
    18ca:	e8 e3       	ldi	r30, 0x38	; 56
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	80 81       	ld	r24, Z
    18d0:	48 2f       	mov	r20, r24
    18d2:	8a 81       	ldd	r24, Y+2	; 0x02
    18d4:	28 2f       	mov	r18, r24
    18d6:	30 e0       	ldi	r19, 0x00	; 0
    18d8:	81 e0       	ldi	r24, 0x01	; 1
    18da:	90 e0       	ldi	r25, 0x00	; 0
    18dc:	02 2e       	mov	r0, r18
    18de:	02 c0       	rjmp	.+4      	; 0x18e4 <GPIO_writePin+0x10c>
    18e0:	88 0f       	add	r24, r24
    18e2:	99 1f       	adc	r25, r25
    18e4:	0a 94       	dec	r0
    18e6:	e2 f7       	brpl	.-8      	; 0x18e0 <GPIO_writePin+0x108>
    18e8:	80 95       	com	r24
    18ea:	84 23       	and	r24, r20
    18ec:	8c 93       	st	X, r24
    18ee:	57 c0       	rjmp	.+174    	; 0x199e <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    18f0:	8b 81       	ldd	r24, Y+3	; 0x03
    18f2:	81 30       	cpi	r24, 0x01	; 1
    18f4:	a1 f4       	brne	.+40     	; 0x191e <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    18f6:	a5 e3       	ldi	r26, 0x35	; 53
    18f8:	b0 e0       	ldi	r27, 0x00	; 0
    18fa:	e5 e3       	ldi	r30, 0x35	; 53
    18fc:	f0 e0       	ldi	r31, 0x00	; 0
    18fe:	80 81       	ld	r24, Z
    1900:	48 2f       	mov	r20, r24
    1902:	8a 81       	ldd	r24, Y+2	; 0x02
    1904:	28 2f       	mov	r18, r24
    1906:	30 e0       	ldi	r19, 0x00	; 0
    1908:	81 e0       	ldi	r24, 0x01	; 1
    190a:	90 e0       	ldi	r25, 0x00	; 0
    190c:	02 2e       	mov	r0, r18
    190e:	02 c0       	rjmp	.+4      	; 0x1914 <GPIO_writePin+0x13c>
    1910:	88 0f       	add	r24, r24
    1912:	99 1f       	adc	r25, r25
    1914:	0a 94       	dec	r0
    1916:	e2 f7       	brpl	.-8      	; 0x1910 <GPIO_writePin+0x138>
    1918:	84 2b       	or	r24, r20
    191a:	8c 93       	st	X, r24
    191c:	40 c0       	rjmp	.+128    	; 0x199e <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    191e:	a5 e3       	ldi	r26, 0x35	; 53
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	e5 e3       	ldi	r30, 0x35	; 53
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	48 2f       	mov	r20, r24
    192a:	8a 81       	ldd	r24, Y+2	; 0x02
    192c:	28 2f       	mov	r18, r24
    192e:	30 e0       	ldi	r19, 0x00	; 0
    1930:	81 e0       	ldi	r24, 0x01	; 1
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	02 2e       	mov	r0, r18
    1936:	02 c0       	rjmp	.+4      	; 0x193c <GPIO_writePin+0x164>
    1938:	88 0f       	add	r24, r24
    193a:	99 1f       	adc	r25, r25
    193c:	0a 94       	dec	r0
    193e:	e2 f7       	brpl	.-8      	; 0x1938 <GPIO_writePin+0x160>
    1940:	80 95       	com	r24
    1942:	84 23       	and	r24, r20
    1944:	8c 93       	st	X, r24
    1946:	2b c0       	rjmp	.+86     	; 0x199e <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1948:	8b 81       	ldd	r24, Y+3	; 0x03
    194a:	81 30       	cpi	r24, 0x01	; 1
    194c:	a1 f4       	brne	.+40     	; 0x1976 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    194e:	a2 e3       	ldi	r26, 0x32	; 50
    1950:	b0 e0       	ldi	r27, 0x00	; 0
    1952:	e2 e3       	ldi	r30, 0x32	; 50
    1954:	f0 e0       	ldi	r31, 0x00	; 0
    1956:	80 81       	ld	r24, Z
    1958:	48 2f       	mov	r20, r24
    195a:	8a 81       	ldd	r24, Y+2	; 0x02
    195c:	28 2f       	mov	r18, r24
    195e:	30 e0       	ldi	r19, 0x00	; 0
    1960:	81 e0       	ldi	r24, 0x01	; 1
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	02 2e       	mov	r0, r18
    1966:	02 c0       	rjmp	.+4      	; 0x196c <GPIO_writePin+0x194>
    1968:	88 0f       	add	r24, r24
    196a:	99 1f       	adc	r25, r25
    196c:	0a 94       	dec	r0
    196e:	e2 f7       	brpl	.-8      	; 0x1968 <GPIO_writePin+0x190>
    1970:	84 2b       	or	r24, r20
    1972:	8c 93       	st	X, r24
    1974:	14 c0       	rjmp	.+40     	; 0x199e <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1976:	a2 e3       	ldi	r26, 0x32	; 50
    1978:	b0 e0       	ldi	r27, 0x00	; 0
    197a:	e2 e3       	ldi	r30, 0x32	; 50
    197c:	f0 e0       	ldi	r31, 0x00	; 0
    197e:	80 81       	ld	r24, Z
    1980:	48 2f       	mov	r20, r24
    1982:	8a 81       	ldd	r24, Y+2	; 0x02
    1984:	28 2f       	mov	r18, r24
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	81 e0       	ldi	r24, 0x01	; 1
    198a:	90 e0       	ldi	r25, 0x00	; 0
    198c:	02 2e       	mov	r0, r18
    198e:	02 c0       	rjmp	.+4      	; 0x1994 <GPIO_writePin+0x1bc>
    1990:	88 0f       	add	r24, r24
    1992:	99 1f       	adc	r25, r25
    1994:	0a 94       	dec	r0
    1996:	e2 f7       	brpl	.-8      	; 0x1990 <GPIO_writePin+0x1b8>
    1998:	80 95       	com	r24
    199a:	84 23       	and	r24, r20
    199c:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    199e:	0f 90       	pop	r0
    19a0:	0f 90       	pop	r0
    19a2:	0f 90       	pop	r0
    19a4:	0f 90       	pop	r0
    19a6:	0f 90       	pop	r0
    19a8:	cf 91       	pop	r28
    19aa:	df 91       	pop	r29
    19ac:	08 95       	ret

000019ae <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    19ae:	df 93       	push	r29
    19b0:	cf 93       	push	r28
    19b2:	00 d0       	rcall	.+0      	; 0x19b4 <GPIO_readPin+0x6>
    19b4:	00 d0       	rcall	.+0      	; 0x19b6 <GPIO_readPin+0x8>
    19b6:	0f 92       	push	r0
    19b8:	cd b7       	in	r28, 0x3d	; 61
    19ba:	de b7       	in	r29, 0x3e	; 62
    19bc:	8a 83       	std	Y+2, r24	; 0x02
    19be:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    19c0:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    19c2:	8b 81       	ldd	r24, Y+3	; 0x03
    19c4:	88 30       	cpi	r24, 0x08	; 8
    19c6:	08 f0       	brcs	.+2      	; 0x19ca <GPIO_readPin+0x1c>
    19c8:	84 c0       	rjmp	.+264    	; 0x1ad2 <GPIO_readPin+0x124>
    19ca:	8a 81       	ldd	r24, Y+2	; 0x02
    19cc:	84 30       	cpi	r24, 0x04	; 4
    19ce:	08 f0       	brcs	.+2      	; 0x19d2 <GPIO_readPin+0x24>
    19d0:	80 c0       	rjmp	.+256    	; 0x1ad2 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    19d2:	8a 81       	ldd	r24, Y+2	; 0x02
    19d4:	28 2f       	mov	r18, r24
    19d6:	30 e0       	ldi	r19, 0x00	; 0
    19d8:	3d 83       	std	Y+5, r19	; 0x05
    19da:	2c 83       	std	Y+4, r18	; 0x04
    19dc:	4c 81       	ldd	r20, Y+4	; 0x04
    19de:	5d 81       	ldd	r21, Y+5	; 0x05
    19e0:	41 30       	cpi	r20, 0x01	; 1
    19e2:	51 05       	cpc	r21, r1
    19e4:	79 f1       	breq	.+94     	; 0x1a44 <GPIO_readPin+0x96>
    19e6:	8c 81       	ldd	r24, Y+4	; 0x04
    19e8:	9d 81       	ldd	r25, Y+5	; 0x05
    19ea:	82 30       	cpi	r24, 0x02	; 2
    19ec:	91 05       	cpc	r25, r1
    19ee:	34 f4       	brge	.+12     	; 0x19fc <GPIO_readPin+0x4e>
    19f0:	2c 81       	ldd	r18, Y+4	; 0x04
    19f2:	3d 81       	ldd	r19, Y+5	; 0x05
    19f4:	21 15       	cp	r18, r1
    19f6:	31 05       	cpc	r19, r1
    19f8:	69 f0       	breq	.+26     	; 0x1a14 <GPIO_readPin+0x66>
    19fa:	6b c0       	rjmp	.+214    	; 0x1ad2 <GPIO_readPin+0x124>
    19fc:	4c 81       	ldd	r20, Y+4	; 0x04
    19fe:	5d 81       	ldd	r21, Y+5	; 0x05
    1a00:	42 30       	cpi	r20, 0x02	; 2
    1a02:	51 05       	cpc	r21, r1
    1a04:	b9 f1       	breq	.+110    	; 0x1a74 <GPIO_readPin+0xc6>
    1a06:	8c 81       	ldd	r24, Y+4	; 0x04
    1a08:	9d 81       	ldd	r25, Y+5	; 0x05
    1a0a:	83 30       	cpi	r24, 0x03	; 3
    1a0c:	91 05       	cpc	r25, r1
    1a0e:	09 f4       	brne	.+2      	; 0x1a12 <GPIO_readPin+0x64>
    1a10:	49 c0       	rjmp	.+146    	; 0x1aa4 <GPIO_readPin+0xf6>
    1a12:	5f c0       	rjmp	.+190    	; 0x1ad2 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1a14:	e9 e3       	ldi	r30, 0x39	; 57
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	80 81       	ld	r24, Z
    1a1a:	28 2f       	mov	r18, r24
    1a1c:	30 e0       	ldi	r19, 0x00	; 0
    1a1e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a20:	88 2f       	mov	r24, r24
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	a9 01       	movw	r20, r18
    1a26:	02 c0       	rjmp	.+4      	; 0x1a2c <GPIO_readPin+0x7e>
    1a28:	55 95       	asr	r21
    1a2a:	47 95       	ror	r20
    1a2c:	8a 95       	dec	r24
    1a2e:	e2 f7       	brpl	.-8      	; 0x1a28 <GPIO_readPin+0x7a>
    1a30:	ca 01       	movw	r24, r20
    1a32:	81 70       	andi	r24, 0x01	; 1
    1a34:	90 70       	andi	r25, 0x00	; 0
    1a36:	88 23       	and	r24, r24
    1a38:	19 f0       	breq	.+6      	; 0x1a40 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    1a3a:	81 e0       	ldi	r24, 0x01	; 1
    1a3c:	89 83       	std	Y+1, r24	; 0x01
    1a3e:	49 c0       	rjmp	.+146    	; 0x1ad2 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1a40:	19 82       	std	Y+1, r1	; 0x01
    1a42:	47 c0       	rjmp	.+142    	; 0x1ad2 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1a44:	e6 e3       	ldi	r30, 0x36	; 54
    1a46:	f0 e0       	ldi	r31, 0x00	; 0
    1a48:	80 81       	ld	r24, Z
    1a4a:	28 2f       	mov	r18, r24
    1a4c:	30 e0       	ldi	r19, 0x00	; 0
    1a4e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a50:	88 2f       	mov	r24, r24
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	a9 01       	movw	r20, r18
    1a56:	02 c0       	rjmp	.+4      	; 0x1a5c <GPIO_readPin+0xae>
    1a58:	55 95       	asr	r21
    1a5a:	47 95       	ror	r20
    1a5c:	8a 95       	dec	r24
    1a5e:	e2 f7       	brpl	.-8      	; 0x1a58 <GPIO_readPin+0xaa>
    1a60:	ca 01       	movw	r24, r20
    1a62:	81 70       	andi	r24, 0x01	; 1
    1a64:	90 70       	andi	r25, 0x00	; 0
    1a66:	88 23       	and	r24, r24
    1a68:	19 f0       	breq	.+6      	; 0x1a70 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1a6a:	81 e0       	ldi	r24, 0x01	; 1
    1a6c:	89 83       	std	Y+1, r24	; 0x01
    1a6e:	31 c0       	rjmp	.+98     	; 0x1ad2 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1a70:	19 82       	std	Y+1, r1	; 0x01
    1a72:	2f c0       	rjmp	.+94     	; 0x1ad2 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1a74:	e3 e3       	ldi	r30, 0x33	; 51
    1a76:	f0 e0       	ldi	r31, 0x00	; 0
    1a78:	80 81       	ld	r24, Z
    1a7a:	28 2f       	mov	r18, r24
    1a7c:	30 e0       	ldi	r19, 0x00	; 0
    1a7e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a80:	88 2f       	mov	r24, r24
    1a82:	90 e0       	ldi	r25, 0x00	; 0
    1a84:	a9 01       	movw	r20, r18
    1a86:	02 c0       	rjmp	.+4      	; 0x1a8c <GPIO_readPin+0xde>
    1a88:	55 95       	asr	r21
    1a8a:	47 95       	ror	r20
    1a8c:	8a 95       	dec	r24
    1a8e:	e2 f7       	brpl	.-8      	; 0x1a88 <GPIO_readPin+0xda>
    1a90:	ca 01       	movw	r24, r20
    1a92:	81 70       	andi	r24, 0x01	; 1
    1a94:	90 70       	andi	r25, 0x00	; 0
    1a96:	88 23       	and	r24, r24
    1a98:	19 f0       	breq	.+6      	; 0x1aa0 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1a9a:	81 e0       	ldi	r24, 0x01	; 1
    1a9c:	89 83       	std	Y+1, r24	; 0x01
    1a9e:	19 c0       	rjmp	.+50     	; 0x1ad2 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1aa0:	19 82       	std	Y+1, r1	; 0x01
    1aa2:	17 c0       	rjmp	.+46     	; 0x1ad2 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1aa4:	e0 e3       	ldi	r30, 0x30	; 48
    1aa6:	f0 e0       	ldi	r31, 0x00	; 0
    1aa8:	80 81       	ld	r24, Z
    1aaa:	28 2f       	mov	r18, r24
    1aac:	30 e0       	ldi	r19, 0x00	; 0
    1aae:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab0:	88 2f       	mov	r24, r24
    1ab2:	90 e0       	ldi	r25, 0x00	; 0
    1ab4:	a9 01       	movw	r20, r18
    1ab6:	02 c0       	rjmp	.+4      	; 0x1abc <GPIO_readPin+0x10e>
    1ab8:	55 95       	asr	r21
    1aba:	47 95       	ror	r20
    1abc:	8a 95       	dec	r24
    1abe:	e2 f7       	brpl	.-8      	; 0x1ab8 <GPIO_readPin+0x10a>
    1ac0:	ca 01       	movw	r24, r20
    1ac2:	81 70       	andi	r24, 0x01	; 1
    1ac4:	90 70       	andi	r25, 0x00	; 0
    1ac6:	88 23       	and	r24, r24
    1ac8:	19 f0       	breq	.+6      	; 0x1ad0 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1aca:	81 e0       	ldi	r24, 0x01	; 1
    1acc:	89 83       	std	Y+1, r24	; 0x01
    1ace:	01 c0       	rjmp	.+2      	; 0x1ad2 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1ad0:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1ad2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ad4:	0f 90       	pop	r0
    1ad6:	0f 90       	pop	r0
    1ad8:	0f 90       	pop	r0
    1ada:	0f 90       	pop	r0
    1adc:	0f 90       	pop	r0
    1ade:	cf 91       	pop	r28
    1ae0:	df 91       	pop	r29
    1ae2:	08 95       	ret

00001ae4 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1ae4:	df 93       	push	r29
    1ae6:	cf 93       	push	r28
    1ae8:	00 d0       	rcall	.+0      	; 0x1aea <GPIO_setupPortDirection+0x6>
    1aea:	00 d0       	rcall	.+0      	; 0x1aec <GPIO_setupPortDirection+0x8>
    1aec:	cd b7       	in	r28, 0x3d	; 61
    1aee:	de b7       	in	r29, 0x3e	; 62
    1af0:	89 83       	std	Y+1, r24	; 0x01
    1af2:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1af4:	89 81       	ldd	r24, Y+1	; 0x01
    1af6:	84 30       	cpi	r24, 0x04	; 4
    1af8:	90 f5       	brcc	.+100    	; 0x1b5e <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1afa:	89 81       	ldd	r24, Y+1	; 0x01
    1afc:	28 2f       	mov	r18, r24
    1afe:	30 e0       	ldi	r19, 0x00	; 0
    1b00:	3c 83       	std	Y+4, r19	; 0x04
    1b02:	2b 83       	std	Y+3, r18	; 0x03
    1b04:	8b 81       	ldd	r24, Y+3	; 0x03
    1b06:	9c 81       	ldd	r25, Y+4	; 0x04
    1b08:	81 30       	cpi	r24, 0x01	; 1
    1b0a:	91 05       	cpc	r25, r1
    1b0c:	d1 f0       	breq	.+52     	; 0x1b42 <GPIO_setupPortDirection+0x5e>
    1b0e:	2b 81       	ldd	r18, Y+3	; 0x03
    1b10:	3c 81       	ldd	r19, Y+4	; 0x04
    1b12:	22 30       	cpi	r18, 0x02	; 2
    1b14:	31 05       	cpc	r19, r1
    1b16:	2c f4       	brge	.+10     	; 0x1b22 <GPIO_setupPortDirection+0x3e>
    1b18:	8b 81       	ldd	r24, Y+3	; 0x03
    1b1a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b1c:	00 97       	sbiw	r24, 0x00	; 0
    1b1e:	61 f0       	breq	.+24     	; 0x1b38 <GPIO_setupPortDirection+0x54>
    1b20:	1e c0       	rjmp	.+60     	; 0x1b5e <GPIO_setupPortDirection+0x7a>
    1b22:	2b 81       	ldd	r18, Y+3	; 0x03
    1b24:	3c 81       	ldd	r19, Y+4	; 0x04
    1b26:	22 30       	cpi	r18, 0x02	; 2
    1b28:	31 05       	cpc	r19, r1
    1b2a:	81 f0       	breq	.+32     	; 0x1b4c <GPIO_setupPortDirection+0x68>
    1b2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b30:	83 30       	cpi	r24, 0x03	; 3
    1b32:	91 05       	cpc	r25, r1
    1b34:	81 f0       	breq	.+32     	; 0x1b56 <GPIO_setupPortDirection+0x72>
    1b36:	13 c0       	rjmp	.+38     	; 0x1b5e <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1b38:	ea e3       	ldi	r30, 0x3A	; 58
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b3e:	80 83       	st	Z, r24
    1b40:	0e c0       	rjmp	.+28     	; 0x1b5e <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1b42:	e7 e3       	ldi	r30, 0x37	; 55
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	8a 81       	ldd	r24, Y+2	; 0x02
    1b48:	80 83       	st	Z, r24
    1b4a:	09 c0       	rjmp	.+18     	; 0x1b5e <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1b4c:	e4 e3       	ldi	r30, 0x34	; 52
    1b4e:	f0 e0       	ldi	r31, 0x00	; 0
    1b50:	8a 81       	ldd	r24, Y+2	; 0x02
    1b52:	80 83       	st	Z, r24
    1b54:	04 c0       	rjmp	.+8      	; 0x1b5e <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1b56:	e1 e3       	ldi	r30, 0x31	; 49
    1b58:	f0 e0       	ldi	r31, 0x00	; 0
    1b5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b5c:	80 83       	st	Z, r24
			break;
		}
	}
}
    1b5e:	0f 90       	pop	r0
    1b60:	0f 90       	pop	r0
    1b62:	0f 90       	pop	r0
    1b64:	0f 90       	pop	r0
    1b66:	cf 91       	pop	r28
    1b68:	df 91       	pop	r29
    1b6a:	08 95       	ret

00001b6c <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1b6c:	df 93       	push	r29
    1b6e:	cf 93       	push	r28
    1b70:	00 d0       	rcall	.+0      	; 0x1b72 <GPIO_writePort+0x6>
    1b72:	00 d0       	rcall	.+0      	; 0x1b74 <GPIO_writePort+0x8>
    1b74:	cd b7       	in	r28, 0x3d	; 61
    1b76:	de b7       	in	r29, 0x3e	; 62
    1b78:	89 83       	std	Y+1, r24	; 0x01
    1b7a:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1b7c:	89 81       	ldd	r24, Y+1	; 0x01
    1b7e:	84 30       	cpi	r24, 0x04	; 4
    1b80:	90 f5       	brcc	.+100    	; 0x1be6 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1b82:	89 81       	ldd	r24, Y+1	; 0x01
    1b84:	28 2f       	mov	r18, r24
    1b86:	30 e0       	ldi	r19, 0x00	; 0
    1b88:	3c 83       	std	Y+4, r19	; 0x04
    1b8a:	2b 83       	std	Y+3, r18	; 0x03
    1b8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b8e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b90:	81 30       	cpi	r24, 0x01	; 1
    1b92:	91 05       	cpc	r25, r1
    1b94:	d1 f0       	breq	.+52     	; 0x1bca <GPIO_writePort+0x5e>
    1b96:	2b 81       	ldd	r18, Y+3	; 0x03
    1b98:	3c 81       	ldd	r19, Y+4	; 0x04
    1b9a:	22 30       	cpi	r18, 0x02	; 2
    1b9c:	31 05       	cpc	r19, r1
    1b9e:	2c f4       	brge	.+10     	; 0x1baa <GPIO_writePort+0x3e>
    1ba0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba4:	00 97       	sbiw	r24, 0x00	; 0
    1ba6:	61 f0       	breq	.+24     	; 0x1bc0 <GPIO_writePort+0x54>
    1ba8:	1e c0       	rjmp	.+60     	; 0x1be6 <GPIO_writePort+0x7a>
    1baa:	2b 81       	ldd	r18, Y+3	; 0x03
    1bac:	3c 81       	ldd	r19, Y+4	; 0x04
    1bae:	22 30       	cpi	r18, 0x02	; 2
    1bb0:	31 05       	cpc	r19, r1
    1bb2:	81 f0       	breq	.+32     	; 0x1bd4 <GPIO_writePort+0x68>
    1bb4:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb6:	9c 81       	ldd	r25, Y+4	; 0x04
    1bb8:	83 30       	cpi	r24, 0x03	; 3
    1bba:	91 05       	cpc	r25, r1
    1bbc:	81 f0       	breq	.+32     	; 0x1bde <GPIO_writePort+0x72>
    1bbe:	13 c0       	rjmp	.+38     	; 0x1be6 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1bc0:	eb e3       	ldi	r30, 0x3B	; 59
    1bc2:	f0 e0       	ldi	r31, 0x00	; 0
    1bc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc6:	80 83       	st	Z, r24
    1bc8:	0e c0       	rjmp	.+28     	; 0x1be6 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1bca:	e8 e3       	ldi	r30, 0x38	; 56
    1bcc:	f0 e0       	ldi	r31, 0x00	; 0
    1bce:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd0:	80 83       	st	Z, r24
    1bd2:	09 c0       	rjmp	.+18     	; 0x1be6 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1bd4:	e5 e3       	ldi	r30, 0x35	; 53
    1bd6:	f0 e0       	ldi	r31, 0x00	; 0
    1bd8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bda:	80 83       	st	Z, r24
    1bdc:	04 c0       	rjmp	.+8      	; 0x1be6 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1bde:	e2 e3       	ldi	r30, 0x32	; 50
    1be0:	f0 e0       	ldi	r31, 0x00	; 0
    1be2:	8a 81       	ldd	r24, Y+2	; 0x02
    1be4:	80 83       	st	Z, r24
			break;
		}
	}
}
    1be6:	0f 90       	pop	r0
    1be8:	0f 90       	pop	r0
    1bea:	0f 90       	pop	r0
    1bec:	0f 90       	pop	r0
    1bee:	cf 91       	pop	r28
    1bf0:	df 91       	pop	r29
    1bf2:	08 95       	ret

00001bf4 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1bf4:	df 93       	push	r29
    1bf6:	cf 93       	push	r28
    1bf8:	00 d0       	rcall	.+0      	; 0x1bfa <GPIO_readPort+0x6>
    1bfa:	00 d0       	rcall	.+0      	; 0x1bfc <GPIO_readPort+0x8>
    1bfc:	cd b7       	in	r28, 0x3d	; 61
    1bfe:	de b7       	in	r29, 0x3e	; 62
    1c00:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1c02:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1c04:	8a 81       	ldd	r24, Y+2	; 0x02
    1c06:	84 30       	cpi	r24, 0x04	; 4
    1c08:	90 f5       	brcc	.+100    	; 0x1c6e <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1c0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c0c:	28 2f       	mov	r18, r24
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	3c 83       	std	Y+4, r19	; 0x04
    1c12:	2b 83       	std	Y+3, r18	; 0x03
    1c14:	8b 81       	ldd	r24, Y+3	; 0x03
    1c16:	9c 81       	ldd	r25, Y+4	; 0x04
    1c18:	81 30       	cpi	r24, 0x01	; 1
    1c1a:	91 05       	cpc	r25, r1
    1c1c:	d1 f0       	breq	.+52     	; 0x1c52 <GPIO_readPort+0x5e>
    1c1e:	2b 81       	ldd	r18, Y+3	; 0x03
    1c20:	3c 81       	ldd	r19, Y+4	; 0x04
    1c22:	22 30       	cpi	r18, 0x02	; 2
    1c24:	31 05       	cpc	r19, r1
    1c26:	2c f4       	brge	.+10     	; 0x1c32 <GPIO_readPort+0x3e>
    1c28:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2a:	9c 81       	ldd	r25, Y+4	; 0x04
    1c2c:	00 97       	sbiw	r24, 0x00	; 0
    1c2e:	61 f0       	breq	.+24     	; 0x1c48 <GPIO_readPort+0x54>
    1c30:	1e c0       	rjmp	.+60     	; 0x1c6e <GPIO_readPort+0x7a>
    1c32:	2b 81       	ldd	r18, Y+3	; 0x03
    1c34:	3c 81       	ldd	r19, Y+4	; 0x04
    1c36:	22 30       	cpi	r18, 0x02	; 2
    1c38:	31 05       	cpc	r19, r1
    1c3a:	81 f0       	breq	.+32     	; 0x1c5c <GPIO_readPort+0x68>
    1c3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c3e:	9c 81       	ldd	r25, Y+4	; 0x04
    1c40:	83 30       	cpi	r24, 0x03	; 3
    1c42:	91 05       	cpc	r25, r1
    1c44:	81 f0       	breq	.+32     	; 0x1c66 <GPIO_readPort+0x72>
    1c46:	13 c0       	rjmp	.+38     	; 0x1c6e <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1c48:	e9 e3       	ldi	r30, 0x39	; 57
    1c4a:	f0 e0       	ldi	r31, 0x00	; 0
    1c4c:	80 81       	ld	r24, Z
    1c4e:	89 83       	std	Y+1, r24	; 0x01
    1c50:	0e c0       	rjmp	.+28     	; 0x1c6e <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1c52:	e6 e3       	ldi	r30, 0x36	; 54
    1c54:	f0 e0       	ldi	r31, 0x00	; 0
    1c56:	80 81       	ld	r24, Z
    1c58:	89 83       	std	Y+1, r24	; 0x01
    1c5a:	09 c0       	rjmp	.+18     	; 0x1c6e <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1c5c:	e3 e3       	ldi	r30, 0x33	; 51
    1c5e:	f0 e0       	ldi	r31, 0x00	; 0
    1c60:	80 81       	ld	r24, Z
    1c62:	89 83       	std	Y+1, r24	; 0x01
    1c64:	04 c0       	rjmp	.+8      	; 0x1c6e <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1c66:	e0 e3       	ldi	r30, 0x30	; 48
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	80 81       	ld	r24, Z
    1c6c:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1c6e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c70:	0f 90       	pop	r0
    1c72:	0f 90       	pop	r0
    1c74:	0f 90       	pop	r0
    1c76:	0f 90       	pop	r0
    1c78:	cf 91       	pop	r28
    1c7a:	df 91       	pop	r29
    1c7c:	08 95       	ret

00001c7e <TWI_init>:
 *******************************************************************************/
 
#include "i2c.h"
#include "avr/io.h"
void TWI_init(const TWI_ConfigType *Config_Ptr)
{
    1c7e:	df 93       	push	r29
    1c80:	cf 93       	push	r28
    1c82:	00 d0       	rcall	.+0      	; 0x1c84 <TWI_init+0x6>
    1c84:	cd b7       	in	r28, 0x3d	; 61
    1c86:	de b7       	in	r29, 0x3e	; 62
    1c88:	9a 83       	std	Y+2, r25	; 0x02
    1c8a:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = 0x02;
    1c8c:	e0 e2       	ldi	r30, 0x20	; 32
    1c8e:	f0 e0       	ldi	r31, 0x00	; 0
    1c90:	82 e0       	ldi	r24, 0x02	; 2
    1c92:	80 83       	st	Z, r24
	TWSR = 0x00;
    1c94:	e1 e2       	ldi	r30, 0x21	; 33
    1c96:	f0 e0       	ldi	r31, 0x00	; 0
    1c98:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = 0b00000010; // my address = 0x01 :) 
    1c9a:	e2 e2       	ldi	r30, 0x22	; 34
    1c9c:	f0 e0       	ldi	r31, 0x00	; 0
    1c9e:	82 e0       	ldi	r24, 0x02	; 2
    1ca0:	80 83       	st	Z, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1ca2:	e6 e5       	ldi	r30, 0x56	; 86
    1ca4:	f0 e0       	ldi	r31, 0x00	; 0
    1ca6:	84 e0       	ldi	r24, 0x04	; 4
    1ca8:	80 83       	st	Z, r24
}
    1caa:	0f 90       	pop	r0
    1cac:	0f 90       	pop	r0
    1cae:	cf 91       	pop	r28
    1cb0:	df 91       	pop	r29
    1cb2:	08 95       	ret

00001cb4 <TWI_start>:

void TWI_start(void)
{
    1cb4:	df 93       	push	r29
    1cb6:	cf 93       	push	r28
    1cb8:	cd b7       	in	r28, 0x3d	; 61
    1cba:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1cbc:	e6 e5       	ldi	r30, 0x56	; 86
    1cbe:	f0 e0       	ldi	r31, 0x00	; 0
    1cc0:	84 ea       	ldi	r24, 0xA4	; 164
    1cc2:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1cc4:	e6 e5       	ldi	r30, 0x56	; 86
    1cc6:	f0 e0       	ldi	r31, 0x00	; 0
    1cc8:	80 81       	ld	r24, Z
    1cca:	88 23       	and	r24, r24
    1ccc:	dc f7       	brge	.-10     	; 0x1cc4 <TWI_start+0x10>
}
    1cce:	cf 91       	pop	r28
    1cd0:	df 91       	pop	r29
    1cd2:	08 95       	ret

00001cd4 <TWI_stop>:

void TWI_stop(void)
{
    1cd4:	df 93       	push	r29
    1cd6:	cf 93       	push	r28
    1cd8:	cd b7       	in	r28, 0x3d	; 61
    1cda:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1cdc:	e6 e5       	ldi	r30, 0x56	; 86
    1cde:	f0 e0       	ldi	r31, 0x00	; 0
    1ce0:	84 e9       	ldi	r24, 0x94	; 148
    1ce2:	80 83       	st	Z, r24
}
    1ce4:	cf 91       	pop	r28
    1ce6:	df 91       	pop	r29
    1ce8:	08 95       	ret

00001cea <TWI_write>:

void TWI_write(uint8 data)
{
    1cea:	df 93       	push	r29
    1cec:	cf 93       	push	r28
    1cee:	0f 92       	push	r0
    1cf0:	cd b7       	in	r28, 0x3d	; 61
    1cf2:	de b7       	in	r29, 0x3e	; 62
    1cf4:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1cf6:	e3 e2       	ldi	r30, 0x23	; 35
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	89 81       	ldd	r24, Y+1	; 0x01
    1cfc:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1cfe:	e6 e5       	ldi	r30, 0x56	; 86
    1d00:	f0 e0       	ldi	r31, 0x00	; 0
    1d02:	84 e8       	ldi	r24, 0x84	; 132
    1d04:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1d06:	e6 e5       	ldi	r30, 0x56	; 86
    1d08:	f0 e0       	ldi	r31, 0x00	; 0
    1d0a:	80 81       	ld	r24, Z
    1d0c:	88 23       	and	r24, r24
    1d0e:	dc f7       	brge	.-10     	; 0x1d06 <TWI_write+0x1c>
}
    1d10:	0f 90       	pop	r0
    1d12:	cf 91       	pop	r28
    1d14:	df 91       	pop	r29
    1d16:	08 95       	ret

00001d18 <TWI_readWithACK>:

uint8 TWI_readWithACK(void)
{
    1d18:	df 93       	push	r29
    1d1a:	cf 93       	push	r28
    1d1c:	cd b7       	in	r28, 0x3d	; 61
    1d1e:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1d20:	e6 e5       	ldi	r30, 0x56	; 86
    1d22:	f0 e0       	ldi	r31, 0x00	; 0
    1d24:	84 ec       	ldi	r24, 0xC4	; 196
    1d26:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1d28:	e6 e5       	ldi	r30, 0x56	; 86
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	88 23       	and	r24, r24
    1d30:	dc f7       	brge	.-10     	; 0x1d28 <TWI_readWithACK+0x10>
    /* Read Data */
    return TWDR;
    1d32:	e3 e2       	ldi	r30, 0x23	; 35
    1d34:	f0 e0       	ldi	r31, 0x00	; 0
    1d36:	80 81       	ld	r24, Z
}
    1d38:	cf 91       	pop	r28
    1d3a:	df 91       	pop	r29
    1d3c:	08 95       	ret

00001d3e <TWI_readWithNACK>:

uint8 TWI_readWithNACK(void)
{
    1d3e:	df 93       	push	r29
    1d40:	cf 93       	push	r28
    1d42:	cd b7       	in	r28, 0x3d	; 61
    1d44:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1d46:	e6 e5       	ldi	r30, 0x56	; 86
    1d48:	f0 e0       	ldi	r31, 0x00	; 0
    1d4a:	84 e8       	ldi	r24, 0x84	; 132
    1d4c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1d4e:	e6 e5       	ldi	r30, 0x56	; 86
    1d50:	f0 e0       	ldi	r31, 0x00	; 0
    1d52:	80 81       	ld	r24, Z
    1d54:	88 23       	and	r24, r24
    1d56:	dc f7       	brge	.-10     	; 0x1d4e <TWI_readWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1d58:	e3 e2       	ldi	r30, 0x23	; 35
    1d5a:	f0 e0       	ldi	r31, 0x00	; 0
    1d5c:	80 81       	ld	r24, Z
}
    1d5e:	cf 91       	pop	r28
    1d60:	df 91       	pop	r29
    1d62:	08 95       	ret

00001d64 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    1d64:	df 93       	push	r29
    1d66:	cf 93       	push	r28
    1d68:	0f 92       	push	r0
    1d6a:	cd b7       	in	r28, 0x3d	; 61
    1d6c:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    1d6e:	e1 e2       	ldi	r30, 0x21	; 33
    1d70:	f0 e0       	ldi	r31, 0x00	; 0
    1d72:	80 81       	ld	r24, Z
    1d74:	88 7f       	andi	r24, 0xF8	; 248
    1d76:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1d78:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d7a:	0f 90       	pop	r0
    1d7c:	cf 91       	pop	r28
    1d7e:	df 91       	pop	r29
    1d80:	08 95       	ret

00001d82 <PWM_Timer0_Start>:

/*
 * Description :
 * Initialize the PWM
 */
void PWM_Timer0_Start(uint8 duty_cycle){
    1d82:	df 93       	push	r29
    1d84:	cf 93       	push	r28
    1d86:	00 d0       	rcall	.+0      	; 0x1d88 <PWM_Timer0_Start+0x6>
    1d88:	0f 92       	push	r0
    1d8a:	cd b7       	in	r28, 0x3d	; 61
    1d8c:	de b7       	in	r29, 0x3e	; 62
    1d8e:	89 83       	std	Y+1, r24	; 0x01

	TCNT0 = 0; //Set Timer Initial value
    1d90:	e2 e5       	ldi	r30, 0x52	; 82
    1d92:	f0 e0       	ldi	r31, 0x00	; 0
    1d94:	10 82       	st	Z, r1

	// Set Compare Value
		switch (duty_cycle)
    1d96:	89 81       	ldd	r24, Y+1	; 0x01
    1d98:	28 2f       	mov	r18, r24
    1d9a:	30 e0       	ldi	r19, 0x00	; 0
    1d9c:	3b 83       	std	Y+3, r19	; 0x03
    1d9e:	2a 83       	std	Y+2, r18	; 0x02
    1da0:	8a 81       	ldd	r24, Y+2	; 0x02
    1da2:	9b 81       	ldd	r25, Y+3	; 0x03
    1da4:	82 33       	cpi	r24, 0x32	; 50
    1da6:	91 05       	cpc	r25, r1
    1da8:	19 f1       	breq	.+70     	; 0x1df0 <PWM_Timer0_Start+0x6e>
    1daa:	2a 81       	ldd	r18, Y+2	; 0x02
    1dac:	3b 81       	ldd	r19, Y+3	; 0x03
    1dae:	23 33       	cpi	r18, 0x33	; 51
    1db0:	31 05       	cpc	r19, r1
    1db2:	54 f4       	brge	.+20     	; 0x1dc8 <PWM_Timer0_Start+0x46>
    1db4:	8a 81       	ldd	r24, Y+2	; 0x02
    1db6:	9b 81       	ldd	r25, Y+3	; 0x03
    1db8:	00 97       	sbiw	r24, 0x00	; 0
    1dba:	89 f0       	breq	.+34     	; 0x1dde <PWM_Timer0_Start+0x5c>
    1dbc:	2a 81       	ldd	r18, Y+2	; 0x02
    1dbe:	3b 81       	ldd	r19, Y+3	; 0x03
    1dc0:	29 31       	cpi	r18, 0x19	; 25
    1dc2:	31 05       	cpc	r19, r1
    1dc4:	81 f0       	breq	.+32     	; 0x1de6 <PWM_Timer0_Start+0x64>
    1dc6:	22 c0       	rjmp	.+68     	; 0x1e0c <PWM_Timer0_Start+0x8a>
    1dc8:	8a 81       	ldd	r24, Y+2	; 0x02
    1dca:	9b 81       	ldd	r25, Y+3	; 0x03
    1dcc:	8b 34       	cpi	r24, 0x4B	; 75
    1dce:	91 05       	cpc	r25, r1
    1dd0:	a1 f0       	breq	.+40     	; 0x1dfa <PWM_Timer0_Start+0x78>
    1dd2:	2a 81       	ldd	r18, Y+2	; 0x02
    1dd4:	3b 81       	ldd	r19, Y+3	; 0x03
    1dd6:	24 36       	cpi	r18, 0x64	; 100
    1dd8:	31 05       	cpc	r19, r1
    1dda:	a1 f0       	breq	.+40     	; 0x1e04 <PWM_Timer0_Start+0x82>
    1ddc:	17 c0       	rjmp	.+46     	; 0x1e0c <PWM_Timer0_Start+0x8a>
		{
		case 0 :
			OCR0  = 0;
    1dde:	ec e5       	ldi	r30, 0x5C	; 92
    1de0:	f0 e0       	ldi	r31, 0x00	; 0
    1de2:	10 82       	st	Z, r1
    1de4:	13 c0       	rjmp	.+38     	; 0x1e0c <PWM_Timer0_Start+0x8a>
			break;

		case 25 :
			OCR0  = 64;
    1de6:	ec e5       	ldi	r30, 0x5C	; 92
    1de8:	f0 e0       	ldi	r31, 0x00	; 0
    1dea:	80 e4       	ldi	r24, 0x40	; 64
    1dec:	80 83       	st	Z, r24
    1dee:	0e c0       	rjmp	.+28     	; 0x1e0c <PWM_Timer0_Start+0x8a>
			break;

		case 50 :
			OCR0  = 128;
    1df0:	ec e5       	ldi	r30, 0x5C	; 92
    1df2:	f0 e0       	ldi	r31, 0x00	; 0
    1df4:	80 e8       	ldi	r24, 0x80	; 128
    1df6:	80 83       	st	Z, r24
    1df8:	09 c0       	rjmp	.+18     	; 0x1e0c <PWM_Timer0_Start+0x8a>
			break;

		case 75 :
			OCR0  = 192;
    1dfa:	ec e5       	ldi	r30, 0x5C	; 92
    1dfc:	f0 e0       	ldi	r31, 0x00	; 0
    1dfe:	80 ec       	ldi	r24, 0xC0	; 192
    1e00:	80 83       	st	Z, r24
    1e02:	04 c0       	rjmp	.+8      	; 0x1e0c <PWM_Timer0_Start+0x8a>
			break;

		case 100 :
			OCR0  = 255;
    1e04:	ec e5       	ldi	r30, 0x5C	; 92
    1e06:	f0 e0       	ldi	r31, 0x00	; 0
    1e08:	8f ef       	ldi	r24, 0xFF	; 255
    1e0a:	80 83       	st	Z, r24
			break;

		}
		 // Set Compare Value

		GPIO_setupPinDirection(PORTB_ID, PIN3_ID, PIN_OUTPUT); //set PB3/OC0 as output pin --> pin where the PWM signal is generated from MC.
    1e0c:	81 e0       	ldi	r24, 0x01	; 1
    1e0e:	63 e0       	ldi	r22, 0x03	; 3
    1e10:	41 e0       	ldi	r20, 0x01	; 1
    1e12:	0e 94 01 0b 	call	0x1602	; 0x1602 <GPIO_setupPinDirection>
		 * 1. Fast PWM mode FOC0=0
		 * 2. Fast PWM Mode WGM01=1 & WGM00=1
		 * 3. Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
		 * 4. clock = F_CPU/8 CS00=0 CS01=1 CS02=0
		 */
		TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    1e16:	e3 e5       	ldi	r30, 0x53	; 83
    1e18:	f0 e0       	ldi	r31, 0x00	; 0
    1e1a:	8a e6       	ldi	r24, 0x6A	; 106
    1e1c:	80 83       	st	Z, r24

}
    1e1e:	0f 90       	pop	r0
    1e20:	0f 90       	pop	r0
    1e22:	0f 90       	pop	r0
    1e24:	cf 91       	pop	r28
    1e26:	df 91       	pop	r29
    1e28:	08 95       	ret

00001e2a <__vector_7>:
static volatile void (*g_callBackPtr)(void) = NULL_PTR;

/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/
ISR(TIMER1_COMPA_vect) {
    1e2a:	1f 92       	push	r1
    1e2c:	0f 92       	push	r0
    1e2e:	0f b6       	in	r0, 0x3f	; 63
    1e30:	0f 92       	push	r0
    1e32:	11 24       	eor	r1, r1
    1e34:	2f 93       	push	r18
    1e36:	3f 93       	push	r19
    1e38:	4f 93       	push	r20
    1e3a:	5f 93       	push	r21
    1e3c:	6f 93       	push	r22
    1e3e:	7f 93       	push	r23
    1e40:	8f 93       	push	r24
    1e42:	9f 93       	push	r25
    1e44:	af 93       	push	r26
    1e46:	bf 93       	push	r27
    1e48:	ef 93       	push	r30
    1e4a:	ff 93       	push	r31
    1e4c:	df 93       	push	r29
    1e4e:	cf 93       	push	r28
    1e50:	cd b7       	in	r28, 0x3d	; 61
    1e52:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) {
    1e54:	80 91 71 00 	lds	r24, 0x0071
    1e58:	90 91 72 00 	lds	r25, 0x0072
    1e5c:	00 97       	sbiw	r24, 0x00	; 0
    1e5e:	29 f0       	breq	.+10     	; 0x1e6a <__vector_7+0x40>
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1e60:	e0 91 71 00 	lds	r30, 0x0071
    1e64:	f0 91 72 00 	lds	r31, 0x0072
    1e68:	09 95       	icall
	}
}
    1e6a:	cf 91       	pop	r28
    1e6c:	df 91       	pop	r29
    1e6e:	ff 91       	pop	r31
    1e70:	ef 91       	pop	r30
    1e72:	bf 91       	pop	r27
    1e74:	af 91       	pop	r26
    1e76:	9f 91       	pop	r25
    1e78:	8f 91       	pop	r24
    1e7a:	7f 91       	pop	r23
    1e7c:	6f 91       	pop	r22
    1e7e:	5f 91       	pop	r21
    1e80:	4f 91       	pop	r20
    1e82:	3f 91       	pop	r19
    1e84:	2f 91       	pop	r18
    1e86:	0f 90       	pop	r0
    1e88:	0f be       	out	0x3f, r0	; 63
    1e8a:	0f 90       	pop	r0
    1e8c:	1f 90       	pop	r1
    1e8e:	18 95       	reti

00001e90 <Timer1_init>:
/*
 * Description : Function to initialize Timer 1 driver
 * Inputs: pointer to the configuration structure with type Timer1_ConfigType
 * Return: None
 */
void Timer1_init(const Timer1_ConfigType *Config_Ptr) {
    1e90:	df 93       	push	r29
    1e92:	cf 93       	push	r28
    1e94:	00 d0       	rcall	.+0      	; 0x1e96 <Timer1_init+0x6>
    1e96:	00 d0       	rcall	.+0      	; 0x1e98 <Timer1_init+0x8>
    1e98:	cd b7       	in	r28, 0x3d	; 61
    1e9a:	de b7       	in	r29, 0x3e	; 62
    1e9c:	9a 83       	std	Y+2, r25	; 0x02
    1e9e:	89 83       	std	Y+1, r24	; 0x01

	TCNT1 = Config_Ptr->initial_value; /* Set Timer1 initial value */
    1ea0:	ac e4       	ldi	r26, 0x4C	; 76
    1ea2:	b0 e0       	ldi	r27, 0x00	; 0
    1ea4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ea6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ea8:	80 81       	ld	r24, Z
    1eaa:	91 81       	ldd	r25, Z+1	; 0x01
    1eac:	11 96       	adiw	r26, 0x01	; 1
    1eae:	9c 93       	st	X, r25
    1eb0:	8e 93       	st	-X, r24
	 * 1. Set waveform generation mode to CTC (Clear timer on compare match) WGM12 =1
	 * 2. Set compare output to toggle OC01 on compare watch COM1A0 =1
	 * 3. Set the pre-scalar to 1024
	 * */

	TCCR1A = (1 << FOC1A) | (1 << FOC1B) | (1 << COM1A1);
    1eb2:	ef e4       	ldi	r30, 0x4F	; 79
    1eb4:	f0 e0       	ldi	r31, 0x00	; 0
    1eb6:	8c e8       	ldi	r24, 0x8C	; 140
    1eb8:	80 83       	st	Z, r24

	switch (Config_Ptr->mode) {
    1eba:	e9 81       	ldd	r30, Y+1	; 0x01
    1ebc:	fa 81       	ldd	r31, Y+2	; 0x02
    1ebe:	86 81       	ldd	r24, Z+6	; 0x06
    1ec0:	28 2f       	mov	r18, r24
    1ec2:	30 e0       	ldi	r19, 0x00	; 0
    1ec4:	3c 83       	std	Y+4, r19	; 0x04
    1ec6:	2b 83       	std	Y+3, r18	; 0x03
    1ec8:	8b 81       	ldd	r24, Y+3	; 0x03
    1eca:	9c 81       	ldd	r25, Y+4	; 0x04
    1ecc:	00 97       	sbiw	r24, 0x00	; 0
    1ece:	31 f0       	breq	.+12     	; 0x1edc <Timer1_init+0x4c>
    1ed0:	2b 81       	ldd	r18, Y+3	; 0x03
    1ed2:	3c 81       	ldd	r19, Y+4	; 0x04
    1ed4:	21 30       	cpi	r18, 0x01	; 1
    1ed6:	31 05       	cpc	r19, r1
    1ed8:	a9 f0       	breq	.+42     	; 0x1f04 <Timer1_init+0x74>
    1eda:	41 c0       	rjmp	.+130    	; 0x1f5e <Timer1_init+0xce>
	case NORMAL:
		TCCR1A = (TCCR1A & 0xFC) | (Config_Ptr->mode);
    1edc:	af e4       	ldi	r26, 0x4F	; 79
    1ede:	b0 e0       	ldi	r27, 0x00	; 0
    1ee0:	ef e4       	ldi	r30, 0x4F	; 79
    1ee2:	f0 e0       	ldi	r31, 0x00	; 0
    1ee4:	80 81       	ld	r24, Z
    1ee6:	98 2f       	mov	r25, r24
    1ee8:	9c 7f       	andi	r25, 0xFC	; 252
    1eea:	e9 81       	ldd	r30, Y+1	; 0x01
    1eec:	fa 81       	ldd	r31, Y+2	; 0x02
    1eee:	86 81       	ldd	r24, Z+6	; 0x06
    1ef0:	89 2b       	or	r24, r25
    1ef2:	8c 93       	st	X, r24
		TIMSK |= (1 << TOIE1);
    1ef4:	a9 e5       	ldi	r26, 0x59	; 89
    1ef6:	b0 e0       	ldi	r27, 0x00	; 0
    1ef8:	e9 e5       	ldi	r30, 0x59	; 89
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	80 81       	ld	r24, Z
    1efe:	84 60       	ori	r24, 0x04	; 4
    1f00:	8c 93       	st	X, r24
    1f02:	2d c0       	rjmp	.+90     	; 0x1f5e <Timer1_init+0xce>
		break;

	case COMPARE:
		TCCR1B = (TCCR1B & 0xE7) | (Config_Ptr->mode << 1);
    1f04:	ae e4       	ldi	r26, 0x4E	; 78
    1f06:	b0 e0       	ldi	r27, 0x00	; 0
    1f08:	ee e4       	ldi	r30, 0x4E	; 78
    1f0a:	f0 e0       	ldi	r31, 0x00	; 0
    1f0c:	80 81       	ld	r24, Z
    1f0e:	28 2f       	mov	r18, r24
    1f10:	27 7e       	andi	r18, 0xE7	; 231
    1f12:	e9 81       	ldd	r30, Y+1	; 0x01
    1f14:	fa 81       	ldd	r31, Y+2	; 0x02
    1f16:	86 81       	ldd	r24, Z+6	; 0x06
    1f18:	88 2f       	mov	r24, r24
    1f1a:	90 e0       	ldi	r25, 0x00	; 0
    1f1c:	88 0f       	add	r24, r24
    1f1e:	99 1f       	adc	r25, r25
    1f20:	82 2b       	or	r24, r18
    1f22:	8c 93       	st	X, r24
		/* Set compare value */
		OCR1A = Config_Ptr->compare_value;
    1f24:	aa e4       	ldi	r26, 0x4A	; 74
    1f26:	b0 e0       	ldi	r27, 0x00	; 0
    1f28:	e9 81       	ldd	r30, Y+1	; 0x01
    1f2a:	fa 81       	ldd	r31, Y+2	; 0x02
    1f2c:	82 81       	ldd	r24, Z+2	; 0x02
    1f2e:	93 81       	ldd	r25, Z+3	; 0x03
    1f30:	11 96       	adiw	r26, 0x01	; 1
    1f32:	9c 93       	st	X, r25
    1f34:	8e 93       	st	-X, r24
		/* Enable Compare Match A Interrupt */
		TIMSK |= (1 << OCIE1A);
    1f36:	a9 e5       	ldi	r26, 0x59	; 89
    1f38:	b0 e0       	ldi	r27, 0x00	; 0
    1f3a:	e9 e5       	ldi	r30, 0x59	; 89
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	80 81       	ld	r24, Z
    1f40:	80 61       	ori	r24, 0x10	; 16
    1f42:	8c 93       	st	X, r24
		/* Configure the pre-scalar for TIMER1 */
		TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->prescaler);
    1f44:	ae e4       	ldi	r26, 0x4E	; 78
    1f46:	b0 e0       	ldi	r27, 0x00	; 0
    1f48:	ee e4       	ldi	r30, 0x4E	; 78
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	80 81       	ld	r24, Z
    1f4e:	28 2f       	mov	r18, r24
    1f50:	28 7f       	andi	r18, 0xF8	; 248
    1f52:	e9 81       	ldd	r30, Y+1	; 0x01
    1f54:	fa 81       	ldd	r31, Y+2	; 0x02
    1f56:	84 81       	ldd	r24, Z+4	; 0x04
    1f58:	95 81       	ldd	r25, Z+5	; 0x05
    1f5a:	82 2b       	or	r24, r18
    1f5c:	8c 93       	st	X, r24
		break;
	}
}
    1f5e:	0f 90       	pop	r0
    1f60:	0f 90       	pop	r0
    1f62:	0f 90       	pop	r0
    1f64:	0f 90       	pop	r0
    1f66:	cf 91       	pop	r28
    1f68:	df 91       	pop	r29
    1f6a:	08 95       	ret

00001f6c <Timer1_deInit>:

/* Description: Function to disable the Timer1.
 * Inputs: None
 * Return: None
 */
void Timer1_deInit(void) {
    1f6c:	df 93       	push	r29
    1f6e:	cf 93       	push	r28
    1f70:	cd b7       	in	r28, 0x3d	; 61
    1f72:	de b7       	in	r29, 0x3e	; 62
	/* Clear initial value and reset all bits of Timer1 registers*/
	TCNT1 = 0;
    1f74:	ec e4       	ldi	r30, 0x4C	; 76
    1f76:	f0 e0       	ldi	r31, 0x00	; 0
    1f78:	11 82       	std	Z+1, r1	; 0x01
    1f7a:	10 82       	st	Z, r1
	TCCR1A = 0x00;
    1f7c:	ef e4       	ldi	r30, 0x4F	; 79
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    1f82:	ee e4       	ldi	r30, 0x4E	; 78
    1f84:	f0 e0       	ldi	r31, 0x00	; 0
    1f86:	10 82       	st	Z, r1

	/* Disable all Input Capture interrupts */
	TIMSK = 0x3C;
    1f88:	e9 e5       	ldi	r30, 0x59	; 89
    1f8a:	f0 e0       	ldi	r31, 0x00	; 0
    1f8c:	8c e3       	ldi	r24, 0x3C	; 60
    1f8e:	80 83       	st	Z, r24

}
    1f90:	cf 91       	pop	r28
    1f92:	df 91       	pop	r29
    1f94:	08 95       	ret

00001f96 <Timer1_setCallBack>:

/* Description: Function to set the Call Back function address.
 * Inputs: pointer to Call Back function.
 * Return: None
 */
void Timer1_setCallBack(void (*a_ptr)(void)) {
    1f96:	df 93       	push	r29
    1f98:	cf 93       	push	r28
    1f9a:	00 d0       	rcall	.+0      	; 0x1f9c <Timer1_setCallBack+0x6>
    1f9c:	cd b7       	in	r28, 0x3d	; 61
    1f9e:	de b7       	in	r29, 0x3e	; 62
    1fa0:	9a 83       	std	Y+2, r25	; 0x02
    1fa2:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    1fa4:	89 81       	ldd	r24, Y+1	; 0x01
    1fa6:	9a 81       	ldd	r25, Y+2	; 0x02
    1fa8:	90 93 72 00 	sts	0x0072, r25
    1fac:	80 93 71 00 	sts	0x0071, r24
}
    1fb0:	0f 90       	pop	r0
    1fb2:	0f 90       	pop	r0
    1fb4:	cf 91       	pop	r28
    1fb6:	df 91       	pop	r29
    1fb8:	08 95       	ret

00001fba <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    1fba:	df 93       	push	r29
    1fbc:	cf 93       	push	r28
    1fbe:	00 d0       	rcall	.+0      	; 0x1fc0 <UART_init+0x6>
    1fc0:	00 d0       	rcall	.+0      	; 0x1fc2 <UART_init+0x8>
    1fc2:	cd b7       	in	r28, 0x3d	; 61
    1fc4:	de b7       	in	r29, 0x3e	; 62
    1fc6:	9c 83       	std	Y+4, r25	; 0x04
    1fc8:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    1fca:	1a 82       	std	Y+2, r1	; 0x02
    1fcc:	19 82       	std	Y+1, r1	; 0x01

	/*Enable double transmission speed */
	UCSRA = (1<<U2X);
    1fce:	eb e2       	ldi	r30, 0x2B	; 43
    1fd0:	f0 e0       	ldi	r31, 0x00	; 0
    1fd2:	82 e0       	ldi	r24, 0x02	; 2
    1fd4:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1fd6:	ea e2       	ldi	r30, 0x2A	; 42
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	88 e1       	ldi	r24, 0x18	; 24
    1fdc:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC = (1<<URSEL) | ((Config_Ptr->bit_data & 0x0B)<<UCSZ1);
    1fde:	a0 e4       	ldi	r26, 0x40	; 64
    1fe0:	b0 e0       	ldi	r27, 0x00	; 0
    1fe2:	eb 81       	ldd	r30, Y+3	; 0x03
    1fe4:	fc 81       	ldd	r31, Y+4	; 0x04
    1fe6:	80 81       	ld	r24, Z
    1fe8:	88 2f       	mov	r24, r24
    1fea:	90 e0       	ldi	r25, 0x00	; 0
    1fec:	8b 70       	andi	r24, 0x0B	; 11
    1fee:	90 70       	andi	r25, 0x00	; 0
    1ff0:	88 0f       	add	r24, r24
    1ff2:	99 1f       	adc	r25, r25
    1ff4:	88 0f       	add	r24, r24
    1ff6:	99 1f       	adc	r25, r25
    1ff8:	80 68       	ori	r24, 0x80	; 128
    1ffa:	8c 93       	st	X, r24
	/* 9-bit character size configuration */
	if (Config_Ptr->bit_data == NINE){
    1ffc:	eb 81       	ldd	r30, Y+3	; 0x03
    1ffe:	fc 81       	ldd	r31, Y+4	; 0x04
    2000:	80 81       	ld	r24, Z
    2002:	87 30       	cpi	r24, 0x07	; 7
    2004:	39 f4       	brne	.+14     	; 0x2014 <UART_init+0x5a>
		UCSRB |= (1<< UCSZ2);
    2006:	aa e2       	ldi	r26, 0x2A	; 42
    2008:	b0 e0       	ldi	r27, 0x00	; 0
    200a:	ea e2       	ldi	r30, 0x2A	; 42
    200c:	f0 e0       	ldi	r31, 0x00	; 0
    200e:	80 81       	ld	r24, Z
    2010:	84 60       	ori	r24, 0x04	; 4
    2012:	8c 93       	st	X, r24
	}
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baudrate * 8UL))) - 1);
    2014:	eb 81       	ldd	r30, Y+3	; 0x03
    2016:	fc 81       	ldd	r31, Y+4	; 0x04
    2018:	83 81       	ldd	r24, Z+3	; 0x03
    201a:	88 2f       	mov	r24, r24
    201c:	90 e0       	ldi	r25, 0x00	; 0
    201e:	a0 e0       	ldi	r26, 0x00	; 0
    2020:	b0 e0       	ldi	r27, 0x00	; 0
    2022:	88 0f       	add	r24, r24
    2024:	99 1f       	adc	r25, r25
    2026:	aa 1f       	adc	r26, r26
    2028:	bb 1f       	adc	r27, r27
    202a:	88 0f       	add	r24, r24
    202c:	99 1f       	adc	r25, r25
    202e:	aa 1f       	adc	r26, r26
    2030:	bb 1f       	adc	r27, r27
    2032:	88 0f       	add	r24, r24
    2034:	99 1f       	adc	r25, r25
    2036:	aa 1f       	adc	r26, r26
    2038:	bb 1f       	adc	r27, r27
    203a:	9c 01       	movw	r18, r24
    203c:	ad 01       	movw	r20, r26
    203e:	80 e0       	ldi	r24, 0x00	; 0
    2040:	92 e1       	ldi	r25, 0x12	; 18
    2042:	aa e7       	ldi	r26, 0x7A	; 122
    2044:	b0 e0       	ldi	r27, 0x00	; 0
    2046:	bc 01       	movw	r22, r24
    2048:	cd 01       	movw	r24, r26
    204a:	0e 94 d0 10 	call	0x21a0	; 0x21a0 <__udivmodsi4>
    204e:	da 01       	movw	r26, r20
    2050:	c9 01       	movw	r24, r18
    2052:	01 97       	sbiw	r24, 0x01	; 1
    2054:	9a 83       	std	Y+2, r25	; 0x02
    2056:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    2058:	e0 e4       	ldi	r30, 0x40	; 64
    205a:	f0 e0       	ldi	r31, 0x00	; 0
    205c:	89 81       	ldd	r24, Y+1	; 0x01
    205e:	9a 81       	ldd	r25, Y+2	; 0x02
    2060:	89 2f       	mov	r24, r25
    2062:	99 27       	eor	r25, r25
    2064:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    2066:	e9 e2       	ldi	r30, 0x29	; 41
    2068:	f0 e0       	ldi	r31, 0x00	; 0
    206a:	89 81       	ldd	r24, Y+1	; 0x01
    206c:	80 83       	st	Z, r24
}
    206e:	0f 90       	pop	r0
    2070:	0f 90       	pop	r0
    2072:	0f 90       	pop	r0
    2074:	0f 90       	pop	r0
    2076:	cf 91       	pop	r28
    2078:	df 91       	pop	r29
    207a:	08 95       	ret

0000207c <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    207c:	df 93       	push	r29
    207e:	cf 93       	push	r28
    2080:	0f 92       	push	r0
    2082:	cd b7       	in	r28, 0x3d	; 61
    2084:	de b7       	in	r29, 0x3e	; 62
    2086:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2088:	eb e2       	ldi	r30, 0x2B	; 43
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	80 81       	ld	r24, Z
    208e:	88 2f       	mov	r24, r24
    2090:	90 e0       	ldi	r25, 0x00	; 0
    2092:	80 72       	andi	r24, 0x20	; 32
    2094:	90 70       	andi	r25, 0x00	; 0
    2096:	00 97       	sbiw	r24, 0x00	; 0
    2098:	b9 f3       	breq	.-18     	; 0x2088 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    209a:	ec e2       	ldi	r30, 0x2C	; 44
    209c:	f0 e0       	ldi	r31, 0x00	; 0
    209e:	89 81       	ldd	r24, Y+1	; 0x01
    20a0:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    20a2:	0f 90       	pop	r0
    20a4:	cf 91       	pop	r28
    20a6:	df 91       	pop	r29
    20a8:	08 95       	ret

000020aa <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    20aa:	df 93       	push	r29
    20ac:	cf 93       	push	r28
    20ae:	cd b7       	in	r28, 0x3d	; 61
    20b0:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    20b2:	eb e2       	ldi	r30, 0x2B	; 43
    20b4:	f0 e0       	ldi	r31, 0x00	; 0
    20b6:	80 81       	ld	r24, Z
    20b8:	88 23       	and	r24, r24
    20ba:	dc f7       	brge	.-10     	; 0x20b2 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    20bc:	ec e2       	ldi	r30, 0x2C	; 44
    20be:	f0 e0       	ldi	r31, 0x00	; 0
    20c0:	80 81       	ld	r24, Z
}
    20c2:	cf 91       	pop	r28
    20c4:	df 91       	pop	r29
    20c6:	08 95       	ret

000020c8 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    20c8:	df 93       	push	r29
    20ca:	cf 93       	push	r28
    20cc:	00 d0       	rcall	.+0      	; 0x20ce <UART_sendString+0x6>
    20ce:	0f 92       	push	r0
    20d0:	cd b7       	in	r28, 0x3d	; 61
    20d2:	de b7       	in	r29, 0x3e	; 62
    20d4:	9b 83       	std	Y+3, r25	; 0x03
    20d6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    20d8:	19 82       	std	Y+1, r1	; 0x01
    20da:	0e c0       	rjmp	.+28     	; 0x20f8 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    20dc:	89 81       	ldd	r24, Y+1	; 0x01
    20de:	28 2f       	mov	r18, r24
    20e0:	30 e0       	ldi	r19, 0x00	; 0
    20e2:	8a 81       	ldd	r24, Y+2	; 0x02
    20e4:	9b 81       	ldd	r25, Y+3	; 0x03
    20e6:	fc 01       	movw	r30, r24
    20e8:	e2 0f       	add	r30, r18
    20ea:	f3 1f       	adc	r31, r19
    20ec:	80 81       	ld	r24, Z
    20ee:	0e 94 3e 10 	call	0x207c	; 0x207c <UART_sendByte>
		i++;
    20f2:	89 81       	ldd	r24, Y+1	; 0x01
    20f4:	8f 5f       	subi	r24, 0xFF	; 255
    20f6:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    20f8:	89 81       	ldd	r24, Y+1	; 0x01
    20fa:	28 2f       	mov	r18, r24
    20fc:	30 e0       	ldi	r19, 0x00	; 0
    20fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2100:	9b 81       	ldd	r25, Y+3	; 0x03
    2102:	fc 01       	movw	r30, r24
    2104:	e2 0f       	add	r30, r18
    2106:	f3 1f       	adc	r31, r19
    2108:	80 81       	ld	r24, Z
    210a:	88 23       	and	r24, r24
    210c:	39 f7       	brne	.-50     	; 0x20dc <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    210e:	0f 90       	pop	r0
    2110:	0f 90       	pop	r0
    2112:	0f 90       	pop	r0
    2114:	cf 91       	pop	r28
    2116:	df 91       	pop	r29
    2118:	08 95       	ret

0000211a <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    211a:	0f 93       	push	r16
    211c:	1f 93       	push	r17
    211e:	df 93       	push	r29
    2120:	cf 93       	push	r28
    2122:	00 d0       	rcall	.+0      	; 0x2124 <UART_receiveString+0xa>
    2124:	0f 92       	push	r0
    2126:	cd b7       	in	r28, 0x3d	; 61
    2128:	de b7       	in	r29, 0x3e	; 62
    212a:	9b 83       	std	Y+3, r25	; 0x03
    212c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    212e:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    2130:	89 81       	ldd	r24, Y+1	; 0x01
    2132:	28 2f       	mov	r18, r24
    2134:	30 e0       	ldi	r19, 0x00	; 0
    2136:	8a 81       	ldd	r24, Y+2	; 0x02
    2138:	9b 81       	ldd	r25, Y+3	; 0x03
    213a:	8c 01       	movw	r16, r24
    213c:	02 0f       	add	r16, r18
    213e:	13 1f       	adc	r17, r19
    2140:	0e 94 55 10 	call	0x20aa	; 0x20aa <UART_recieveByte>
    2144:	f8 01       	movw	r30, r16
    2146:	80 83       	st	Z, r24
    2148:	0f c0       	rjmp	.+30     	; 0x2168 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    214a:	89 81       	ldd	r24, Y+1	; 0x01
    214c:	8f 5f       	subi	r24, 0xFF	; 255
    214e:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    2150:	89 81       	ldd	r24, Y+1	; 0x01
    2152:	28 2f       	mov	r18, r24
    2154:	30 e0       	ldi	r19, 0x00	; 0
    2156:	8a 81       	ldd	r24, Y+2	; 0x02
    2158:	9b 81       	ldd	r25, Y+3	; 0x03
    215a:	8c 01       	movw	r16, r24
    215c:	02 0f       	add	r16, r18
    215e:	13 1f       	adc	r17, r19
    2160:	0e 94 55 10 	call	0x20aa	; 0x20aa <UART_recieveByte>
    2164:	f8 01       	movw	r30, r16
    2166:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2168:	89 81       	ldd	r24, Y+1	; 0x01
    216a:	28 2f       	mov	r18, r24
    216c:	30 e0       	ldi	r19, 0x00	; 0
    216e:	8a 81       	ldd	r24, Y+2	; 0x02
    2170:	9b 81       	ldd	r25, Y+3	; 0x03
    2172:	fc 01       	movw	r30, r24
    2174:	e2 0f       	add	r30, r18
    2176:	f3 1f       	adc	r31, r19
    2178:	80 81       	ld	r24, Z
    217a:	83 32       	cpi	r24, 0x23	; 35
    217c:	31 f7       	brne	.-52     	; 0x214a <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    217e:	89 81       	ldd	r24, Y+1	; 0x01
    2180:	28 2f       	mov	r18, r24
    2182:	30 e0       	ldi	r19, 0x00	; 0
    2184:	8a 81       	ldd	r24, Y+2	; 0x02
    2186:	9b 81       	ldd	r25, Y+3	; 0x03
    2188:	fc 01       	movw	r30, r24
    218a:	e2 0f       	add	r30, r18
    218c:	f3 1f       	adc	r31, r19
    218e:	10 82       	st	Z, r1
}
    2190:	0f 90       	pop	r0
    2192:	0f 90       	pop	r0
    2194:	0f 90       	pop	r0
    2196:	cf 91       	pop	r28
    2198:	df 91       	pop	r29
    219a:	1f 91       	pop	r17
    219c:	0f 91       	pop	r16
    219e:	08 95       	ret

000021a0 <__udivmodsi4>:
    21a0:	a1 e2       	ldi	r26, 0x21	; 33
    21a2:	1a 2e       	mov	r1, r26
    21a4:	aa 1b       	sub	r26, r26
    21a6:	bb 1b       	sub	r27, r27
    21a8:	fd 01       	movw	r30, r26
    21aa:	0d c0       	rjmp	.+26     	; 0x21c6 <__udivmodsi4_ep>

000021ac <__udivmodsi4_loop>:
    21ac:	aa 1f       	adc	r26, r26
    21ae:	bb 1f       	adc	r27, r27
    21b0:	ee 1f       	adc	r30, r30
    21b2:	ff 1f       	adc	r31, r31
    21b4:	a2 17       	cp	r26, r18
    21b6:	b3 07       	cpc	r27, r19
    21b8:	e4 07       	cpc	r30, r20
    21ba:	f5 07       	cpc	r31, r21
    21bc:	20 f0       	brcs	.+8      	; 0x21c6 <__udivmodsi4_ep>
    21be:	a2 1b       	sub	r26, r18
    21c0:	b3 0b       	sbc	r27, r19
    21c2:	e4 0b       	sbc	r30, r20
    21c4:	f5 0b       	sbc	r31, r21

000021c6 <__udivmodsi4_ep>:
    21c6:	66 1f       	adc	r22, r22
    21c8:	77 1f       	adc	r23, r23
    21ca:	88 1f       	adc	r24, r24
    21cc:	99 1f       	adc	r25, r25
    21ce:	1a 94       	dec	r1
    21d0:	69 f7       	brne	.-38     	; 0x21ac <__udivmodsi4_loop>
    21d2:	60 95       	com	r22
    21d4:	70 95       	com	r23
    21d6:	80 95       	com	r24
    21d8:	90 95       	com	r25
    21da:	9b 01       	movw	r18, r22
    21dc:	ac 01       	movw	r20, r24
    21de:	bd 01       	movw	r22, r26
    21e0:	cf 01       	movw	r24, r30
    21e2:	08 95       	ret

000021e4 <__prologue_saves__>:
    21e4:	2f 92       	push	r2
    21e6:	3f 92       	push	r3
    21e8:	4f 92       	push	r4
    21ea:	5f 92       	push	r5
    21ec:	6f 92       	push	r6
    21ee:	7f 92       	push	r7
    21f0:	8f 92       	push	r8
    21f2:	9f 92       	push	r9
    21f4:	af 92       	push	r10
    21f6:	bf 92       	push	r11
    21f8:	cf 92       	push	r12
    21fa:	df 92       	push	r13
    21fc:	ef 92       	push	r14
    21fe:	ff 92       	push	r15
    2200:	0f 93       	push	r16
    2202:	1f 93       	push	r17
    2204:	cf 93       	push	r28
    2206:	df 93       	push	r29
    2208:	cd b7       	in	r28, 0x3d	; 61
    220a:	de b7       	in	r29, 0x3e	; 62
    220c:	ca 1b       	sub	r28, r26
    220e:	db 0b       	sbc	r29, r27
    2210:	0f b6       	in	r0, 0x3f	; 63
    2212:	f8 94       	cli
    2214:	de bf       	out	0x3e, r29	; 62
    2216:	0f be       	out	0x3f, r0	; 63
    2218:	cd bf       	out	0x3d, r28	; 61
    221a:	09 94       	ijmp

0000221c <__epilogue_restores__>:
    221c:	2a 88       	ldd	r2, Y+18	; 0x12
    221e:	39 88       	ldd	r3, Y+17	; 0x11
    2220:	48 88       	ldd	r4, Y+16	; 0x10
    2222:	5f 84       	ldd	r5, Y+15	; 0x0f
    2224:	6e 84       	ldd	r6, Y+14	; 0x0e
    2226:	7d 84       	ldd	r7, Y+13	; 0x0d
    2228:	8c 84       	ldd	r8, Y+12	; 0x0c
    222a:	9b 84       	ldd	r9, Y+11	; 0x0b
    222c:	aa 84       	ldd	r10, Y+10	; 0x0a
    222e:	b9 84       	ldd	r11, Y+9	; 0x09
    2230:	c8 84       	ldd	r12, Y+8	; 0x08
    2232:	df 80       	ldd	r13, Y+7	; 0x07
    2234:	ee 80       	ldd	r14, Y+6	; 0x06
    2236:	fd 80       	ldd	r15, Y+5	; 0x05
    2238:	0c 81       	ldd	r16, Y+4	; 0x04
    223a:	1b 81       	ldd	r17, Y+3	; 0x03
    223c:	aa 81       	ldd	r26, Y+2	; 0x02
    223e:	b9 81       	ldd	r27, Y+1	; 0x01
    2240:	ce 0f       	add	r28, r30
    2242:	d1 1d       	adc	r29, r1
    2244:	0f b6       	in	r0, 0x3f	; 63
    2246:	f8 94       	cli
    2248:	de bf       	out	0x3e, r29	; 62
    224a:	0f be       	out	0x3f, r0	; 63
    224c:	cd bf       	out	0x3d, r28	; 61
    224e:	ed 01       	movw	r28, r26
    2250:	08 95       	ret

00002252 <_exit>:
    2252:	f8 94       	cli

00002254 <__stop_program>:
    2254:	ff cf       	rjmp	.-2      	; 0x2254 <__stop_program>
