
optiboot_atmega328.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00007d4c  000004c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000044c  00007900  00007900  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .version      00000002  00007ffe  00007ffe  000004c2  2**0
                  CONTENTS, READONLY
  3 .stab         00001c44  00000000  00000000  000004c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001186  00000000  00000000  00002108  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  0000328e  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00007900 <main>:
    7900:	f8 94       	cli
    7902:	11 24       	eor	r1, r1
    7904:	8f ed       	ldi	r24, 0xDF	; 223
    7906:	98 e0       	ldi	r25, 0x08	; 8
    7908:	9e bf       	out	0x3e, r25	; 62
    790a:	8d bf       	out	0x3d, r24	; 61
    790c:	cd b7       	in	r28, 0x3d	; 61
    790e:	de b7       	in	r29, 0x3e	; 62
    7910:	84 b7       	in	r24, 0x34	; 52
    7912:	14 be       	out	0x34, r1	; 52
    7914:	83 ff       	sbrs	r24, 3
    7916:	18 c0       	rjmp	.+48     	; 0x7948 <main+0x48>
    7918:	40 91 ec 08 	lds	r20, 0x08EC	; 0x8008ec <__data_end+0x7ea>
    791c:	50 91 ed 08 	lds	r21, 0x08ED	; 0x8008ed <__data_end+0x7eb>
    7920:	60 91 ee 08 	lds	r22, 0x08EE	; 0x8008ee <__data_end+0x7ec>
    7924:	70 91 ef 08 	lds	r23, 0x08EF	; 0x8008ef <__data_end+0x7ed>
    7928:	4f 3e       	cpi	r20, 0xEF	; 239
    792a:	5e 4b       	sbci	r21, 0xBE	; 190
    792c:	6d 4a       	sbci	r22, 0xAD	; 173
    792e:	7e 4d       	sbci	r23, 0xDE	; 222
    7930:	59 f4       	brne	.+22     	; 0x7948 <main+0x48>
    7932:	10 92 ec 08 	sts	0x08EC, r1	; 0x8008ec <__data_end+0x7ea>
    7936:	10 92 ed 08 	sts	0x08ED, r1	; 0x8008ed <__data_end+0x7eb>
    793a:	10 92 ee 08 	sts	0x08EE, r1	; 0x8008ee <__data_end+0x7ec>
    793e:	10 92 ef 08 	sts	0x08EF, r1	; 0x8008ef <__data_end+0x7ed>
    7942:	80 91 eb 08 	lds	r24, 0x08EB	; 0x8008eb <__data_end+0x7e9>
    7946:	5c d0       	rcall	.+184    	; 0x7a00 <appStart>
    7948:	80 93 eb 08 	sts	0x08EB, r24	; 0x8008eb <__data_end+0x7e9>
    794c:	8f ee       	ldi	r24, 0xEF	; 239
    794e:	9e eb       	ldi	r25, 0xBE	; 190
    7950:	ad ea       	ldi	r26, 0xAD	; 173
    7952:	be ed       	ldi	r27, 0xDE	; 222
    7954:	80 93 ec 08 	sts	0x08EC, r24	; 0x8008ec <__data_end+0x7ea>
    7958:	90 93 ed 08 	sts	0x08ED, r25	; 0x8008ed <__data_end+0x7eb>
    795c:	a0 93 ee 08 	sts	0x08EE, r26	; 0x8008ee <__data_end+0x7ec>
    7960:	b0 93 ef 08 	sts	0x08EF, r27	; 0x8008ef <__data_end+0x7ed>
    7964:	11 e0       	ldi	r17, 0x01	; 1
    7966:	a0 e0       	ldi	r26, 0x00	; 0
    7968:	b1 e0       	ldi	r27, 0x01	; 1
    796a:	ec e4       	ldi	r30, 0x4C	; 76
    796c:	fd e7       	ldi	r31, 0x7D	; 125
    796e:	02 c0       	rjmp	.+4      	; 0x7974 <cpchk>

00007970 <copy>:
    7970:	05 90       	lpm	r0, Z+
    7972:	0d 92       	st	X+, r0

00007974 <cpchk>:
    7974:	a2 30       	cpi	r26, 0x02	; 2
    7976:	b1 07       	cpc	r27, r17
    7978:	d9 f7       	brne	.-10     	; 0x7970 <copy>
    797a:	11 e0       	ldi	r17, 0x01	; 1
    797c:	a2 e0       	ldi	r26, 0x02	; 2
    797e:	b1 e0       	ldi	r27, 0x01	; 1
    7980:	01 c0       	rjmp	.+2      	; 0x7984 <clchk>

00007982 <clear>:
    7982:	1d 92       	st	X+, r1

00007984 <clchk>:
    7984:	a2 30       	cpi	r26, 0x02	; 2
    7986:	b1 07       	cpc	r27, r17
    7988:	e1 f7       	brne	.-8      	; 0x7982 <clear>
    798a:	8a b1       	in	r24, 0x0a	; 10
    798c:	83 60       	ori	r24, 0x03	; 3
    798e:	8a b9       	out	0x0a, r24	; 10
    7990:	8b b1       	in	r24, 0x0b	; 11
    7992:	8c 7f       	andi	r24, 0xFC	; 252
    7994:	8b b9       	out	0x0b, r24	; 11
    7996:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
    799a:	80 e1       	ldi	r24, 0x10	; 16
    799c:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
    79a0:	86 e0       	ldi	r24, 0x06	; 6
    79a2:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
    79a6:	88 e1       	ldi	r24, 0x18	; 24
    79a8:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
    79ac:	82 e0       	ldi	r24, 0x02	; 2
    79ae:	80 93 c0 00 	sts	0x00C0, r24	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
    79b2:	81 e6       	ldi	r24, 0x61	; 97
    79b4:	81 11       	cpse	r24, r1
    79b6:	02 d0       	rcall	.+4      	; 0x79bc <putch>
    79b8:	08 d0       	rcall	.+16     	; 0x79ca <getch>
    79ba:	fc cf       	rjmp	.-8      	; 0x79b4 <clchk+0x30>

000079bc <putch>:
	}
}

void putch(char ch) {

	while (( UCSR0A & _BV(UDRE0)) == 0);
    79bc:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
    79c0:	95 ff       	sbrs	r25, 5
    79c2:	fc cf       	rjmp	.-8      	; 0x79bc <putch>
	UDR0 = ch;
    79c4:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
    79c8:	08 95       	ret

000079ca <getch>:
}


// Watchdog functions. These are only safe with interrupts turned off.
void watchdogReset() {
	__asm__ __volatile__ (
    79ca:	a8 95       	wdr
	static uint8_t rx_pkt_ptr = 1; /* Start of data in the buffer */
	static uint8_t rx_pkt_buf[32]; /* Local buffer to store bytes before sending */

	watchdogReset();

	while (( UCSR0A & (1<<RXC0)) == 0) {};
    79cc:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
    79d0:	87 ff       	sbrs	r24, 7
    79d2:	fc cf       	rjmp	.-8      	; 0x79cc <getch+0x2>
	ch = UDR0;
    79d4:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
		}
		
	}
	#endif
	return ch;
}
    79d8:	08 95       	ret

000079da <wait_timeout>:
	   "wdr\n"
	);
}

void watchdogConfig(uint8_t x) {
	WDTCSR = _BV(WDCE) | _BV(WDE);
    79da:	88 e1       	ldi	r24, 0x18	; 24
    79dc:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
	WDTCSR = x;
    79e0:	88 e0       	ldi	r24, 0x08	; 8
    79e2:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
    79e6:	ff cf       	rjmp	.-2      	; 0x79e6 <wait_timeout+0xc>

000079e8 <verifySpace>:
	while (1)			      // and busy-loop so that WD causes
		;				      //  a reset and app start.
}

void verifySpace(void) {
	if (getch() != CRC_EOP)
    79e8:	f0 df       	rcall	.-32     	; 0x79ca <getch>
    79ea:	80 32       	cpi	r24, 0x20	; 32
    79ec:	09 f0       	breq	.+2      	; 0x79f0 <verifySpace+0x8>
		wait_timeout();
    79ee:	f5 df       	rcall	.-22     	; 0x79da <wait_timeout>
	putch(STK_INSYNC);
    79f0:	84 e1       	ldi	r24, 0x14	; 20
    79f2:	e4 cf       	rjmp	.-56     	; 0x79bc <putch>

000079f4 <watchdogConfig>:
	   "wdr\n"
	);
}

void watchdogConfig(uint8_t x) {
	WDTCSR = _BV(WDCE) | _BV(WDE);
    79f4:	e0 e6       	ldi	r30, 0x60	; 96
    79f6:	f0 e0       	ldi	r31, 0x00	; 0
    79f8:	98 e1       	ldi	r25, 0x18	; 24
    79fa:	90 83       	st	Z, r25
	WDTCSR = x;
    79fc:	80 83       	st	Z, r24
    79fe:	08 95       	ret

00007a00 <appStart>:
	   "wdr\n"
	);
}

void watchdogConfig(uint8_t x) {
	WDTCSR = _BV(WDCE) | _BV(WDE);
    7a00:	e0 e6       	ldi	r30, 0x60	; 96
    7a02:	f0 e0       	ldi	r31, 0x00	; 0
    7a04:	98 e1       	ldi	r25, 0x18	; 24
    7a06:	90 83       	st	Z, r25
	WDTCSR = x;
    7a08:	9e e0       	ldi	r25, 0x0E	; 14
    7a0a:	90 83       	st	Z, r25
	watchdogConfig(WATCHDOG_SELECTION); /* Re-enable watchdog for user app */

	//  save the reset flags in the designated register
	//  This can be saved in a main program by putting code in .init0 (which
	//  executes before normal c init code) to save R2 to a global variable.
	__asm__ __volatile__ ("mov r2, %0\n" :: "r" (rstFlags));
    7a0c:	28 2e       	mov	r2, r24
	__asm__ __volatile__ (
    7a0e:	ee 27       	eor	r30, r30
    7a10:	ff 27       	eor	r31, r31
    7a12:	09 94       	ijmp

00007a14 <nrf24_ce_digitalWrite>:
	return data;
}

void nrf24_ce_digitalWrite(uint8_t state)
{
	if(state){
    7a14:	88 23       	and	r24, r24
    7a16:	31 f0       	breq	.+12     	; 0x7a24 <nrf24_ce_digitalWrite+0x10>
		set_bit(NRF24_PORT,NRF24_CE);
    7a18:	28 9a       	sbi	0x05, 0	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    7a1a:	85 e3       	ldi	r24, 0x35	; 53
    7a1c:	8a 95       	dec	r24
    7a1e:	f1 f7       	brne	.-4      	; 0x7a1c <nrf24_ce_digitalWrite+0x8>
    7a20:	00 00       	nop
    7a22:	08 95       	ret
    7a24:	8f e1       	ldi	r24, 0x1F	; 31
    7a26:	93 e0       	ldi	r25, 0x03	; 3
    7a28:	01 97       	sbiw	r24, 0x01	; 1
    7a2a:	f1 f7       	brne	.-4      	; 0x7a28 <nrf24_ce_digitalWrite+0x14>
    7a2c:	00 c0       	rjmp	.+0      	; 0x7a2e <nrf24_ce_digitalWrite+0x1a>
    7a2e:	00 00       	nop
		_delay_us(10); /* Minimum CE High period for stuff to work */
	}
	else{
		_delay_us(200); /* Minimum CE interval from last edge */
		clr_bit(NRF24_PORT,NRF24_CE);
    7a30:	28 98       	cbi	0x05, 0	; 5
    7a32:	08 95       	ret

00007a34 <nrf24_csn_digitalWrite>:
	}
}

void nrf24_csn_digitalWrite(uint8_t state)
{
	if(state)
    7a34:	88 23       	and	r24, r24
    7a36:	11 f0       	breq	.+4      	; 0x7a3c <nrf24_csn_digitalWrite+0x8>
		set_bit(NRF24_PORT, NRF24_CS);
    7a38:	2a 9a       	sbi	0x05, 2	; 5
    7a3a:	08 95       	ret
	else
		clr_bit(NRF24_PORT, NRF24_CS);
    7a3c:	2a 98       	cbi	0x05, 2	; 5
    7a3e:	08 95       	ret

00007a40 <nrf24_rx_address>:
	return NRF24_CHIP_NOMINAL;
}

/* Set the RX address */
void nrf24_rx_address(uint8_t adr[])
{
    7a40:	0f 93       	push	r16
    7a42:	1f 93       	push	r17
    7a44:	cf 93       	push	r28
    7a46:	df 93       	push	r29
    7a48:	ec 01       	movw	r28, r24
	nrf24_csn_digitalWrite(LOW);
    7a4a:	80 e0       	ldi	r24, 0x00	; 0
    7a4c:	f3 df       	rcall	.-26     	; 0x7a34 <nrf24_csn_digitalWrite>
	spi_exchange(RX_ADDR_P1 | W_REGISTER);
    7a4e:	8b e2       	ldi	r24, 0x2B	; 43
    7a50:	6e d1       	rcall	.+732    	; 0x7d2e <spi_exchange>
    7a52:	8e 01       	movw	r16, r28
    7a54:	0d 5f       	subi	r16, 0xFD	; 253
    7a56:	1f 4f       	sbci	r17, 0xFF	; 255
	for(uint8_t i=0; i<NRF24_ADDR_WIDTH; i++)
	{
		spi_exchange(adr[i]);
    7a58:	89 91       	ld	r24, Y+
    7a5a:	69 d1       	rcall	.+722    	; 0x7d2e <spi_exchange>
/* Set the RX address */
void nrf24_rx_address(uint8_t adr[])
{
	nrf24_csn_digitalWrite(LOW);
	spi_exchange(RX_ADDR_P1 | W_REGISTER);
	for(uint8_t i=0; i<NRF24_ADDR_WIDTH; i++)
    7a5c:	c0 17       	cp	r28, r16
    7a5e:	d1 07       	cpc	r29, r17
    7a60:	d9 f7       	brne	.-10     	; 0x7a58 <nrf24_rx_address+0x18>
	{
		spi_exchange(adr[i]);
	}
	nrf24_csn_digitalWrite(HIGH);
    7a62:	81 e0       	ldi	r24, 0x01	; 1
}
    7a64:	df 91       	pop	r29
    7a66:	cf 91       	pop	r28
    7a68:	1f 91       	pop	r17
    7a6a:	0f 91       	pop	r16
	spi_exchange(RX_ADDR_P1 | W_REGISTER);
	for(uint8_t i=0; i<NRF24_ADDR_WIDTH; i++)
	{
		spi_exchange(adr[i]);
	}
	nrf24_csn_digitalWrite(HIGH);
    7a6c:	e3 cf       	rjmp	.-58     	; 0x7a34 <nrf24_csn_digitalWrite>

00007a6e <nrf24_tx_address>:
}

/* Set the TX address */
void nrf24_tx_address(uint8_t adr[])
{
    7a6e:	ef 92       	push	r14
    7a70:	ff 92       	push	r15
    7a72:	0f 93       	push	r16
    7a74:	1f 93       	push	r17
    7a76:	cf 93       	push	r28
    7a78:	df 93       	push	r29
	nrf24_ce_digitalWrite(LOW);
    7a7a:	ec 01       	movw	r28, r24
    7a7c:	80 e0       	ldi	r24, 0x00	; 0
	
	/* Flush required if we need to change address on the fly */
	/* Flush TX FIFO */
	nrf24_csn_digitalWrite(LOW);
    7a7e:	ca df       	rcall	.-108    	; 0x7a14 <nrf24_ce_digitalWrite>
    7a80:	80 e0       	ldi	r24, 0x00	; 0
	spi_exchange(FLUSH_TX);
    7a82:	d8 df       	rcall	.-80     	; 0x7a34 <nrf24_csn_digitalWrite>
    7a84:	81 ee       	ldi	r24, 0xE1	; 225
	nrf24_csn_digitalWrite(HIGH);
    7a86:	53 d1       	rcall	.+678    	; 0x7d2e <spi_exchange>
    7a88:	81 e0       	ldi	r24, 0x01	; 1
	
	nrf24_csn_digitalWrite(LOW);
    7a8a:	d4 df       	rcall	.-88     	; 0x7a34 <nrf24_csn_digitalWrite>
    7a8c:	80 e0       	ldi	r24, 0x00	; 0
	spi_exchange(TX_ADDR | W_REGISTER);
    7a8e:	d2 df       	rcall	.-92     	; 0x7a34 <nrf24_csn_digitalWrite>
    7a90:	80 e3       	ldi	r24, 0x30	; 48
    7a92:	4d d1       	rcall	.+666    	; 0x7d2e <spi_exchange>
    7a94:	7e 01       	movw	r14, r28
    7a96:	83 e0       	ldi	r24, 0x03	; 3
    7a98:	e8 0e       	add	r14, r24
    7a9a:	f1 1c       	adc	r15, r1
	for(uint8_t i=0; i<NRF24_ADDR_WIDTH; i++)
	{
		spi_exchange(adr[i]);
    7a9c:	8e 01       	movw	r16, r28
    7a9e:	f8 01       	movw	r30, r16
    7aa0:	81 91       	ld	r24, Z+
    7aa2:	8f 01       	movw	r16, r30
    7aa4:	44 d1       	rcall	.+648    	; 0x7d2e <spi_exchange>
	spi_exchange(FLUSH_TX);
	nrf24_csn_digitalWrite(HIGH);
	
	nrf24_csn_digitalWrite(LOW);
	spi_exchange(TX_ADDR | W_REGISTER);
	for(uint8_t i=0; i<NRF24_ADDR_WIDTH; i++)
    7aa6:	0e 15       	cp	r16, r14
    7aa8:	1f 05       	cpc	r17, r15
	{
		spi_exchange(adr[i]);
	}
	nrf24_csn_digitalWrite(HIGH);
    7aaa:	c9 f7       	brne	.-14     	; 0x7a9e <nrf24_tx_address+0x30>
    7aac:	81 e0       	ldi	r24, 0x01	; 1
    7aae:	c2 df       	rcall	.-124    	; 0x7a34 <nrf24_csn_digitalWrite>
    7ab0:	f5 e3       	ldi	r31, 0x35	; 53
    7ab2:	fa 95       	dec	r31
    7ab4:	f1 f7       	brne	.-4      	; 0x7ab2 <nrf24_tx_address+0x44>
    In terms of the delay functions, the CPU frequency can be given as
    a floating-point constant (e.g. 3.6864E6 for 3.6864 MHz).
    However, the macros in <util/setbaud.h> require it to be an
    integer value.
 */
# define F_CPU 1000000UL
    7ab6:	00 00       	nop
    7ab8:	80 e0       	ldi	r24, 0x00	; 0
#endif
    7aba:	bc df       	rcall	.-136    	; 0x7a34 <nrf24_csn_digitalWrite>
    7abc:	8a e2       	ldi	r24, 0x2A	; 42

#ifndef __OPTIMIZE__
# warning "Compiler optimizations disabled; functions from <util/delay.h> won't work as designed"
    7abe:	37 d1       	rcall	.+622    	; 0x7d2e <spi_exchange>
    7ac0:	89 91       	ld	r24, Y+
    7ac2:	35 d1       	rcall	.+618    	; 0x7d2e <spi_exchange>
    However, the macros in <util/setbaud.h> require it to be an
    integer value.
 */
# define F_CPU 1000000UL
#endif

    7ac4:	ec 16       	cp	r14, r28
    7ac6:	fd 06       	cpc	r15, r29
    7ac8:	d9 f7       	brne	.-10     	; 0x7ac0 <nrf24_tx_address+0x52>
#ifndef __OPTIMIZE__
# warning "Compiler optimizations disabled; functions from <util/delay.h> won't work as designed"
#endif

    7aca:	81 e0       	ldi	r24, 0x01	; 1
#if __HAS_DELAY_CYCLES && defined(__OPTIMIZE__) && \
    7acc:	df 91       	pop	r29
    7ace:	cf 91       	pop	r28
    7ad0:	1f 91       	pop	r17
    7ad2:	0f 91       	pop	r16
    7ad4:	ff 90       	pop	r15
#endif

#ifndef __OPTIMIZE__
# warning "Compiler optimizations disabled; functions from <util/delay.h> won't work as designed"
#endif

    7ad6:	ef 90       	pop	r14
    7ad8:	ad cf       	rjmp	.-166    	; 0x7a34 <nrf24_csn_digitalWrite>

00007ada <nrf24_getStatus>:
	}
}

/* Get status register data */
uint8_t nrf24_getStatus()
{
    7ada:	cf 93       	push	r28
	uint8_t rv;
	nrf24_csn_digitalWrite(LOW);
    7adc:	80 e0       	ldi	r24, 0x00	; 0
    7ade:	aa df       	rcall	.-172    	; 0x7a34 <nrf24_csn_digitalWrite>
	rv = spi_exchange(NOP);
    7ae0:	8f ef       	ldi	r24, 0xFF	; 255
    7ae2:	25 d1       	rcall	.+586    	; 0x7d2e <spi_exchange>
    7ae4:	c8 2f       	mov	r28, r24
	nrf24_csn_digitalWrite(HIGH);
    7ae6:	81 e0       	ldi	r24, 0x01	; 1
    7ae8:	a5 df       	rcall	.-182    	; 0x7a34 <nrf24_csn_digitalWrite>
    7aea:	8c 2f       	mov	r24, r28
	return rv;
}
    7aec:	cf 91       	pop	r28
    7aee:	08 95       	ret

00007af0 <nrf24_payloadLength>:
/* Returns the length of data waiting in the RX FIFO */
uint8_t nrf24_payloadLength()
{
	uint8_t payload_len;
	
	nrf24_csn_digitalWrite(LOW);
    7af0:	cf 93       	push	r28
    7af2:	80 e0       	ldi	r24, 0x00	; 0
    7af4:	9f df       	rcall	.-194    	; 0x7a34 <nrf24_csn_digitalWrite>
	spi_exchange(R_RX_PL_WID);
    7af6:	80 e6       	ldi	r24, 0x60	; 96
    7af8:	1a d1       	rcall	.+564    	; 0x7d2e <spi_exchange>
    7afa:	80 e0       	ldi	r24, 0x00	; 0
	payload_len=spi_exchange(0);
    7afc:	18 d1       	rcall	.+560    	; 0x7d2e <spi_exchange>
    7afe:	c8 2f       	mov	r28, r24
    7b00:	81 e0       	ldi	r24, 0x01	; 1
    7b02:	98 df       	rcall	.-208    	; 0x7a34 <nrf24_csn_digitalWrite>
	nrf24_csn_digitalWrite(HIGH);
    7b04:	8f ef       	ldi	r24, 0xFF	; 255
    7b06:	8c 0f       	add	r24, r28
	
	/* If payload is larger than 32 or equal to 0, an error has 
	 * occurred in transmission and payload must be discarded */
	if( (payload_len == 0) | (payload_len > NRF24_MAX_PAYLOAD)){
    7b08:	80 32       	cpi	r24, 0x20	; 32
    7b0a:	38 f0       	brcs	.+14     	; 0x7b1a <nrf24_payloadLength+0x2a>
    7b0c:	80 e0       	ldi	r24, 0x00	; 0
		/* Flush RX FIFO */
		nrf24_csn_digitalWrite(LOW);
    7b0e:	92 df       	rcall	.-220    	; 0x7a34 <nrf24_csn_digitalWrite>
    7b10:	82 ee       	ldi	r24, 0xE2	; 226
		spi_exchange(FLUSH_RX);
    7b12:	0d d1       	rcall	.+538    	; 0x7d2e <spi_exchange>
    7b14:	81 e0       	ldi	r24, 0x01	; 1
    7b16:	8e df       	rcall	.-228    	; 0x7a34 <nrf24_csn_digitalWrite>
		nrf24_csn_digitalWrite(HIGH);
    7b18:	c0 e0       	ldi	r28, 0x00	; 0
    7b1a:	8c 2f       	mov	r24, r28
		payload_len = 0;
    7b1c:	cf 91       	pop	r28
	}
	return payload_len;
}
    7b1e:	08 95       	ret

00007b20 <nrf24_configRegister>:
	}
}

/* Write a single byte to register */
void nrf24_configRegister(uint8_t reg, uint8_t data)
{
    7b20:	cf 93       	push	r28
    7b22:	df 93       	push	r29
    7b24:	c8 2f       	mov	r28, r24
	nrf24_csn_digitalWrite(LOW);
    7b26:	d6 2f       	mov	r29, r22
    7b28:	80 e0       	ldi	r24, 0x00	; 0
    7b2a:	84 df       	rcall	.-248    	; 0x7a34 <nrf24_csn_digitalWrite>
	spi_exchange(W_REGISTER | (REGISTER_MASK & reg));
    7b2c:	8c 2f       	mov	r24, r28
    7b2e:	8f 71       	andi	r24, 0x1F	; 31
    7b30:	80 62       	ori	r24, 0x20	; 32
    7b32:	fd d0       	rcall	.+506    	; 0x7d2e <spi_exchange>
	spi_exchange(data);
    7b34:	8d 2f       	mov	r24, r29
    7b36:	fb d0       	rcall	.+502    	; 0x7d2e <spi_exchange>
    7b38:	81 e0       	ldi	r24, 0x01	; 1
	nrf24_csn_digitalWrite(HIGH);
    7b3a:	df 91       	pop	r29
}
    7b3c:	cf 91       	pop	r28
    7b3e:	7a cf       	rjmp	.-268    	; 0x7a34 <nrf24_csn_digitalWrite>

00007b40 <nrf24_resetStatus>:
	return rv;
}

/* Resets status register */
void nrf24_resetStatus(){
	nrf24_configRegister(STATUS, (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT));
    7b40:	60 e7       	ldi	r22, 0x70	; 112
    7b42:	87 e0       	ldi	r24, 0x07	; 7
    7b44:	ed cf       	rjmp	.-38     	; 0x7b20 <nrf24_configRegister>

00007b46 <nrf24_setMode_RX>:
}

/* Set chip as receiver */
void nrf24_setMode_RX()
{
	if(rf24_mode != MODE_RX){
    7b46:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    7b4a:	88 23       	and	r24, r24
    7b4c:	81 f0       	breq	.+32     	; 0x7b6e <nrf24_setMode_RX+0x28>
		/* Config RF24 as receiver */
		nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(1<<PRIM_RX)));
    7b4e:	6f e7       	ldi	r22, 0x7F	; 127
    7b50:	80 e0       	ldi	r24, 0x00	; 0
	
		/* Enable receiver address on Pipe 1. Pipe 0 is for transmitting ACKs */
		nrf24_configRegister(EN_RXADDR,(0<<ERX_P0)|(1<<ERX_P1));
    7b52:	e6 df       	rcall	.-52     	; 0x7b20 <nrf24_configRegister>
    7b54:	62 e0       	ldi	r22, 0x02	; 2
    7b56:	82 e0       	ldi	r24, 0x02	; 2
    7b58:	e3 df       	rcall	.-58     	; 0x7b20 <nrf24_configRegister>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    7b5a:	8f e8       	ldi	r24, 0x8F	; 143
    7b5c:	91 e0       	ldi	r25, 0x01	; 1
    7b5e:	01 97       	sbiw	r24, 0x01	; 1
    7b60:	f1 f7       	brne	.-4      	; 0x7b5e <nrf24_setMode_RX+0x18>
    7b62:	00 c0       	rjmp	.+0      	; 0x7b64 <nrf24_setMode_RX+0x1e>
    7b64:	00 00       	nop
	
		/* Settling time */
		_delay_us(100);
	
		/* Turn on chip */
		nrf24_ce_digitalWrite(HIGH);
    7b66:	81 e0       	ldi	r24, 0x01	; 1
    7b68:	55 df       	rcall	.-342    	; 0x7a14 <nrf24_ce_digitalWrite>
	
		rf24_mode=MODE_RX;
    7b6a:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    7b6e:	08 95       	ret

00007b70 <nrf24_wait_tx_result>:
	return payload_len;
}

/* Waits until transmission is complete or timeout is reached */
uint8_t nrf24_wait_tx_result()
{
    7b70:	0f 93       	push	r16
    7b72:	1f 93       	push	r17
    7b74:	cf 93       	push	r28
	uint16_t timeout = 10000; /* ~100ms timeout with 10us delay each assertion */
	uint8_t status = nrf24_getStatus();
    7b76:	b1 df       	rcall	.-158    	; 0x7ada <nrf24_getStatus>
    7b78:	b0 df       	rcall	.-160    	; 0x7ada <nrf24_getStatus>
	
	/* Waits while packet is being sent 
	 * TS_DS: Data sent. If auto_ack is on, this is only set when ACK is received.
	 * TX_FULL: Transmission FIFO is full.
	 * MAX_RT: Maximum retries reached. */
	status = nrf24_getStatus();
    7b7a:	c8 2f       	mov	r28, r24
    7b7c:	c0 72       	andi	r28, 0x20	; 32
	uint8_t msg_sent = status & (1 << TX_DS);
    7b7e:	00 e1       	ldi	r16, 0x10	; 16
    7b80:	17 e2       	ldi	r17, 0x27	; 39
	
	while ((!msg_sent || (status & (1 << TX_FULL))) && !(status & (1 << MAX_RT)) && --timeout) {
    7b82:	cc 23       	and	r28, r28
    7b84:	59 f0       	breq	.+22     	; 0x7b9c <nrf24_wait_tx_result+0x2c>
    7b86:	80 fd       	sbrc	r24, 0
    7b88:	09 c0       	rjmp	.+18     	; 0x7b9c <nrf24_wait_tx_result+0x2c>
    7b8a:	60 e6       	ldi	r22, 0x60	; 96
    7b8c:	87 e0       	ldi	r24, 0x07	; 7
		msg_sent = status & (1 << TX_DS);
		_delay_us(10);
	} /* Transmission will end here */
	
	/* Reset status register */
	nrf24_configRegister(STATUS,(1<<RX_DR) | (1<<TX_DS));
    7b8e:	c8 df       	rcall	.-112    	; 0x7b20 <nrf24_configRegister>
    7b90:	da df       	rcall	.-76     	; 0x7b46 <nrf24_setMode_RX>
	
	/* Switch back to RX mode */
	nrf24_setMode_RX();
    7b92:	81 e0       	ldi	r24, 0x01	; 1
    7b94:	cc 23       	and	r28, r28
    7b96:	79 f0       	breq	.+30     	; 0x7bb6 <nrf24_wait_tx_result+0x46>
    7b98:	80 e0       	ldi	r24, 0x00	; 0
    7b9a:	0d c0       	rjmp	.+26     	; 0x7bb6 <nrf24_wait_tx_result+0x46>
    7b9c:	84 fd       	sbrc	r24, 4
	 * TX_FULL: Transmission FIFO is full.
	 * MAX_RT: Maximum retries reached. */
	status = nrf24_getStatus();
	uint8_t msg_sent = status & (1 << TX_DS);
	
	while ((!msg_sent || (status & (1 << TX_FULL))) && !(status & (1 << MAX_RT)) && --timeout) {
    7b9e:	f5 cf       	rjmp	.-22     	; 0x7b8a <nrf24_wait_tx_result+0x1a>
    7ba0:	01 50       	subi	r16, 0x01	; 1
    7ba2:	11 09       	sbc	r17, r1
    7ba4:	91 f3       	breq	.-28     	; 0x7b8a <nrf24_wait_tx_result+0x1a>
		status = nrf24_getStatus();
    7ba6:	99 df       	rcall	.-206    	; 0x7ada <nrf24_getStatus>
    7ba8:	c8 2f       	mov	r28, r24
		msg_sent = status & (1 << TX_DS);
    7baa:	c0 72       	andi	r28, 0x20	; 32
    7bac:	95 e3       	ldi	r25, 0x35	; 53
    7bae:	9a 95       	dec	r25
    7bb0:	f1 f7       	brne	.-4      	; 0x7bae <nrf24_wait_tx_result+0x3e>
    7bb2:	00 00       	nop
    7bb4:	e6 cf       	rjmp	.-52     	; 0x7b82 <nrf24_wait_tx_result+0x12>
	/* Finally check if data was sent or if conditions weren't met */
	if(msg_sent)
		return NRF24_MESSAGE_SENT;
	else
		return NRF24_MESSAGE_LOST;
}
    7bb6:	cf 91       	pop	r28
    7bb8:	1f 91       	pop	r17
    7bba:	0f 91       	pop	r16
    7bbc:	08 95       	ret

00007bbe <nrf24_getData>:
	nrf24_ce_digitalWrite(HIGH);
}

/* Reads payload bytes into data array */
void nrf24_getData(uint8_t * data, uint8_t * pkt_len)
{
    7bbe:	cf 92       	push	r12
    7bc0:	df 92       	push	r13
    7bc2:	ef 92       	push	r14
    7bc4:	ff 92       	push	r15
    7bc6:	0f 93       	push	r16
    7bc8:	1f 93       	push	r17
    7bca:	cf 93       	push	r28
    7bcc:	7c 01       	movw	r14, r24
	/* Reset Received Data flag bit */
	nrf24_configRegister(STATUS,(1<<RX_DR));
    7bce:	8b 01       	movw	r16, r22
    7bd0:	60 e4       	ldi	r22, 0x40	; 64
    7bd2:	87 e0       	ldi	r24, 0x07	; 7

	/* Number of bytes in the RX FIFO */
	*pkt_len = nrf24_payloadLength();
    7bd4:	a5 df       	rcall	.-182    	; 0x7b20 <nrf24_configRegister>
    7bd6:	8c df       	rcall	.-232    	; 0x7af0 <nrf24_payloadLength>
    7bd8:	f8 01       	movw	r30, r16
	
	/* Pull down chip select */
	nrf24_csn_digitalWrite(LOW);
    7bda:	80 83       	st	Z, r24
    7bdc:	80 e0       	ldi	r24, 0x00	; 0

	/* Send cmd to read RX payload */
	spi_exchange(R_RX_PAYLOAD);
    7bde:	2a df       	rcall	.-428    	; 0x7a34 <nrf24_csn_digitalWrite>
    7be0:	81 e6       	ldi	r24, 0x61	; 97
	
	/* Read payload */
	for (uint8_t i=0; i<*pkt_len; i++)
    7be2:	a5 d0       	rcall	.+330    	; 0x7d2e <spi_exchange>
    7be4:	c0 e0       	ldi	r28, 0x00	; 0
    7be6:	f8 01       	movw	r30, r16
    7be8:	80 81       	ld	r24, Z
	{
		data[i]=spi_exchange(0);
    7bea:	c8 17       	cp	r28, r24
    7bec:	48 f4       	brcc	.+18     	; 0x7c00 <nrf24_getData+0x42>
    7bee:	67 01       	movw	r12, r14
    7bf0:	cc 0e       	add	r12, r28
    7bf2:	d1 1c       	adc	r13, r1
    7bf4:	80 e0       	ldi	r24, 0x00	; 0
    7bf6:	9b d0       	rcall	.+310    	; 0x7d2e <spi_exchange>
    7bf8:	f6 01       	movw	r30, r12

	/* Send cmd to read RX payload */
	spi_exchange(R_RX_PAYLOAD);
	
	/* Read payload */
	for (uint8_t i=0; i<*pkt_len; i++)
    7bfa:	80 83       	st	Z, r24
    7bfc:	cf 5f       	subi	r28, 0xFF	; 255
	{
		data[i]=spi_exchange(0);
	}
	
	/* Pull up chip select */
	nrf24_csn_digitalWrite(HIGH);
    7bfe:	f3 cf       	rjmp	.-26     	; 0x7be6 <nrf24_getData+0x28>
}
    7c00:	81 e0       	ldi	r24, 0x01	; 1
    7c02:	cf 91       	pop	r28
    7c04:	1f 91       	pop	r17
    7c06:	0f 91       	pop	r16
    7c08:	ff 90       	pop	r15
	{
		data[i]=spi_exchange(0);
	}
	
	/* Pull up chip select */
	nrf24_csn_digitalWrite(HIGH);
    7c0a:	ef 90       	pop	r14
    7c0c:	df 90       	pop	r13
    7c0e:	cf 90       	pop	r12
    7c10:	11 cf       	rjmp	.-478    	; 0x7a34 <nrf24_csn_digitalWrite>

00007c12 <nrf24_setMode_TX>:
}

/* Set chip as transmitter */
void nrf24_setMode_TX()
{
	if(rf24_mode != MODE_TX){
    7c12:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    7c16:	81 30       	cpi	r24, 0x01	; 1
		/* Turn on chip in TX mode*/
		nrf24_configRegister(CONFIG, nrf24_CONFIG | (1<<PWR_UP) | (0<<PRIM_RX) );
    7c18:	a9 f0       	breq	.+42     	; 0x7c44 <nrf24_setMode_TX+0x32>
    7c1a:	6e e7       	ldi	r22, 0x7E	; 126
    7c1c:	80 e0       	ldi	r24, 0x00	; 0
	
		/* Enable receiver address on pipe 0 for ACKs*/
		nrf24_configRegister(EN_RXADDR,(1<<ERX_P0)|(0<<ERX_P1));
    7c1e:	80 df       	rcall	.-256    	; 0x7b20 <nrf24_configRegister>
    7c20:	61 e0       	ldi	r22, 0x01	; 1
    7c22:	82 e0       	ldi	r24, 0x02	; 2
    7c24:	7d df       	rcall	.-262    	; 0x7b20 <nrf24_configRegister>
	
		/* Flush TX FIFO */
		nrf24_csn_digitalWrite(LOW);
    7c26:	80 e0       	ldi	r24, 0x00	; 0
    7c28:	05 df       	rcall	.-502    	; 0x7a34 <nrf24_csn_digitalWrite>
		spi_exchange(FLUSH_TX);
    7c2a:	81 ee       	ldi	r24, 0xE1	; 225
    7c2c:	80 d0       	rcall	.+256    	; 0x7d2e <spi_exchange>
    7c2e:	81 e0       	ldi	r24, 0x01	; 1
		nrf24_csn_digitalWrite(HIGH);
    7c30:	01 df       	rcall	.-510    	; 0x7a34 <nrf24_csn_digitalWrite>
    7c32:	8f e8       	ldi	r24, 0x8F	; 143
    7c34:	91 e0       	ldi	r25, 0x01	; 1
    7c36:	01 97       	sbiw	r24, 0x01	; 1
    7c38:	f1 f7       	brne	.-4      	; 0x7c36 <nrf24_setMode_TX+0x24>
    7c3a:	00 c0       	rjmp	.+0      	; 0x7c3c <nrf24_setMode_TX+0x2a>

#endif /* _UTIL_DELAY_H_ */
    7c3c:	00 00       	nop
    7c3e:	81 e0       	ldi	r24, 0x01	; 1
    7c40:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    7c44:	08 95       	ret

00007c46 <nrf24_sendData>:
	nrf24_csn_digitalWrite(HIGH);
}

/* Sends a packet of data with dynamic length */
void nrf24_sendData(uint8_t* data, uint8_t pkt_len)
{
    7c46:	0f 93       	push	r16
    7c48:	1f 93       	push	r17
    7c4a:	cf 93       	push	r28
    7c4c:	df 93       	push	r29
	/* Go to Standby first */
	nrf24_ce_digitalWrite(LOW);
    7c4e:	ec 01       	movw	r28, r24
    7c50:	16 2f       	mov	r17, r22
    7c52:	80 e0       	ldi	r24, 0x00	; 0
	
	/* Set to transmitter mode */
	nrf24_setMode_TX();
    7c54:	df de       	rcall	.-578    	; 0x7a14 <nrf24_ce_digitalWrite>
    7c56:	dd df       	rcall	.-70     	; 0x7c12 <nrf24_setMode_TX>

	/* Pull down chip select */
	nrf24_csn_digitalWrite(LOW);
    7c58:	80 e0       	ldi	r24, 0x00	; 0
    7c5a:	ec de       	rcall	.-552    	; 0x7a34 <nrf24_csn_digitalWrite>
    7c5c:	80 ea       	ldi	r24, 0xA0	; 160

	/* Write cmd to write payload */
	spi_exchange(W_TX_PAYLOAD);
    7c5e:	67 d0       	rcall	.+206    	; 0x7d2e <spi_exchange>
    7c60:	ce 01       	movw	r24, r28
    7c62:	81 0f       	add	r24, r17
    7c64:	91 1d       	adc	r25, r1
    7c66:	8c 01       	movw	r16, r24
    7c68:	c0 17       	cp	r28, r16
	
	/* Write payload */
	for (uint8_t i=0; i<pkt_len; i++)
    7c6a:	d1 07       	cpc	r29, r17
    7c6c:	19 f0       	breq	.+6      	; 0x7c74 <nrf24_sendData+0x2e>
	{
		spi_exchange(data[i]);
    7c6e:	89 91       	ld	r24, Y+
    7c70:	5e d0       	rcall	.+188    	; 0x7d2e <spi_exchange>
    7c72:	fa cf       	rjmp	.-12     	; 0x7c68 <nrf24_sendData+0x22>
    7c74:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	/* Pull up chip select */
	nrf24_csn_digitalWrite(HIGH);
    7c76:	de de       	rcall	.-580    	; 0x7a34 <nrf24_csn_digitalWrite>
    7c78:	81 e0       	ldi	r24, 0x01	; 1
    7c7a:	df 91       	pop	r29

	/* Start the transmission */
	nrf24_ce_digitalWrite(HIGH);
}
    7c7c:	cf 91       	pop	r28
    7c7e:	1f 91       	pop	r17
    7c80:	0f 91       	pop	r16
	
	/* Pull up chip select */
	nrf24_csn_digitalWrite(HIGH);

	/* Start the transmission */
	nrf24_ce_digitalWrite(HIGH);
    7c82:	c8 ce       	rjmp	.-624    	; 0x7a14 <nrf24_ce_digitalWrite>

00007c84 <nrf24_readRegister>:
	nrf24_csn_digitalWrite(HIGH);
}

/* Read byte from nrf24 register */
uint8_t nrf24_readRegister(uint8_t reg)
{
    7c84:	cf 93       	push	r28
	uint8_t data;
	nrf24_csn_digitalWrite(LOW);
    7c86:	c8 2f       	mov	r28, r24
    7c88:	80 e0       	ldi	r24, 0x00	; 0
	spi_exchange(R_REGISTER | (REGISTER_MASK & reg));
    7c8a:	d4 de       	rcall	.-600    	; 0x7a34 <nrf24_csn_digitalWrite>
    7c8c:	8c 2f       	mov	r24, r28
    7c8e:	8f 71       	andi	r24, 0x1F	; 31
	data=spi_exchange(0);
    7c90:	4e d0       	rcall	.+156    	; 0x7d2e <spi_exchange>
    7c92:	80 e0       	ldi	r24, 0x00	; 0
    7c94:	4c d0       	rcall	.+152    	; 0x7d2e <spi_exchange>
	nrf24_csn_digitalWrite(HIGH);
    7c96:	c8 2f       	mov	r28, r24
    7c98:	81 e0       	ldi	r24, 0x01	; 1
    7c9a:	cc de       	rcall	.-616    	; 0x7a34 <nrf24_csn_digitalWrite>
	return data;
}
    7c9c:	8c 2f       	mov	r24, r28
    7c9e:	cf 91       	pop	r28
    7ca0:	08 95       	ret

00007ca2 <nrf24_rxFifoEmpty>:
}

/* Checks if RX FIFO is empty or not */
uint8_t nrf24_rxFifoEmpty()
{
	uint8_t fifoStatus=nrf24_readRegister(FIFO_STATUS);
    7ca2:	87 e1       	ldi	r24, 0x17	; 23
    7ca4:	ef df       	rcall	.-34     	; 0x7c84 <nrf24_readRegister>
    7ca6:	80 95       	com	r24
		return NRF24_DATA_UNAVAILABLE;
	}
	else{
		return NRF24_DATA_AVAILABLE;
	}
}
    7ca8:	81 70       	andi	r24, 0x01	; 1
    7caa:	08 95       	ret

00007cac <nrf24_dataReady>:
}

/* Checks if data was received or if there is data in the FIFO */
uint8_t nrf24_dataReady()
{
	uint8_t status = nrf24_getStatus();
    7cac:	16 df       	rcall	.-468    	; 0x7ada <nrf24_getStatus>
    7cae:	86 ff       	sbrs	r24, 6
	/* Check if Data Ready flag is set.*/
	/* RX_DR just means data has arrived in the FIFO,
	 * but we still need to verify if there is already
	 * data in the FIFO in the occasions where RX_DR
	 * isn't set. */
	if ( status & (1 << RX_DR) ) {
    7cb0:	f8 cf       	rjmp	.-16     	; 0x7ca2 <nrf24_rxFifoEmpty>
		return NRF24_DATA_AVAILABLE;
	}
	return nrf24_rxFifoEmpty();
    7cb2:	81 e0       	ldi	r24, 0x01	; 1
    7cb4:	08 95       	ret

00007cb6 <nrf24_config>:
/* Current mode of operation of the rf24 chip */
static volatile uint8_t rf24_mode = MODE_IDLE;

/* Setup the module */
uint8_t nrf24_config(uint8_t *TX_addr, uint8_t *RX_addr)
{
    7cb6:	0f 93       	push	r16
    7cb8:	1f 93       	push	r17
    7cba:	cf 93       	push	r28
    7cbc:	df 93       	push	r29
    7cbe:	8c 01       	movw	r16, r24
    7cc0:	eb 01       	movw	r28, r22
	/* Set pins as output  */
	NRF24_DDR |= (_BV(NRF24_CE) | _BV(NRF24_CS));
    7cc2:	84 b1       	in	r24, 0x04	; 4
    7cc4:	85 60       	ori	r24, 0x05	; 5
    7cc6:	84 b9       	out	0x04, r24	; 4
	
	/* Initialize pins */
	nrf24_ce_digitalWrite(LOW);
    7cc8:	80 e0       	ldi	r24, 0x00	; 0
    7cca:	a4 de       	rcall	.-696    	; 0x7a14 <nrf24_ce_digitalWrite>
    7ccc:	81 e0       	ldi	r24, 0x01	; 1
	nrf24_csn_digitalWrite(HIGH);
    7cce:	b2 de       	rcall	.-668    	; 0x7a34 <nrf24_csn_digitalWrite>
    7cd0:	8f e1       	ldi	r24, 0x1F	; 31
    7cd2:	9e e4       	ldi	r25, 0x4E	; 78
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    7cd4:	01 97       	sbiw	r24, 0x01	; 1
    7cd6:	f1 f7       	brne	.-4      	; 0x7cd4 <nrf24_config+0x1e>
    7cd8:	00 c0       	rjmp	.+0      	; 0x7cda <nrf24_config+0x24>
    7cda:	00 00       	nop
    7cdc:	61 e0       	ldi	r22, 0x01	; 1
    7cde:	83 e0       	ldi	r24, 0x03	; 3
	
	_delay_ms(5); /* Some startup settling time */
	
	/* Address width */
	nrf24_configRegister(SETUP_AW, (NRF24_ADDR_WIDTH-2) << AW); 
    7ce0:	1f df       	rcall	.-450    	; 0x7b20 <nrf24_configRegister>
    7ce2:	83 e0       	ldi	r24, 0x03	; 3
    7ce4:	cf df       	rcall	.-98     	; 0x7c84 <nrf24_readRegister>
    7ce6:	81 30       	cpi	r24, 0x01	; 1
	
	/* Check the register we just configured */
	uint8_t regval = nrf24_readRegister(SETUP_AW);
    7ce8:	e1 f4       	brne	.+56     	; 0x7d22 <nrf24_config+0x6c>
    7cea:	c8 01       	movw	r24, r16
    7cec:	c0 de       	rcall	.-640    	; 0x7a6e <nrf24_tx_address>
	if (regval != (NRF24_ADDR_WIDTH-2) << AW)  /* There may be no nRF24 connected */
    7cee:	ce 01       	movw	r24, r28
    7cf0:	a7 de       	rcall	.-690    	; 0x7a40 <nrf24_rx_address>
		return NRF24_CHIP_DISCONNECTED;

	/* Config addresses */
	nrf24_tx_address(TX_addr);
    7cf2:	62 e0       	ldi	r22, 0x02	; 2
    7cf4:	85 e0       	ldi	r24, 0x05	; 5
    7cf6:	14 df       	rcall	.-472    	; 0x7b20 <nrf24_configRegister>
	nrf24_rx_address(RX_addr);
    7cf8:	63 e0       	ldi	r22, 0x03	; 3
    7cfa:	8c e1       	ldi	r24, 0x1C	; 28
    7cfc:	11 df       	rcall	.-478    	; 0x7b20 <nrf24_configRegister>
	
	// Set RF channel
	nrf24_configRegister(RF_CH, NRF24_CHANNEL);
    7cfe:	64 e0       	ldi	r22, 0x04	; 4
    7d00:	8d e1       	ldi	r24, 0x1D	; 29
    7d02:	0e df       	rcall	.-484    	; 0x7b20 <nrf24_configRegister>
    7d04:	66 e0       	ldi	r22, 0x06	; 6

	/* Dynamic payload length for TX & RX (pipes 0 and 1) */
	nrf24_configRegister(DYNPD,(1<<DPL_P0)|(1<<DPL_P1)|(0<<DPL_P2)|(0<<DPL_P3)|(0<<DPL_P4)|(0<<DPL_P5));
    7d06:	86 e0       	ldi	r24, 0x06	; 6
    7d08:	0b df       	rcall	.-490    	; 0x7b20 <nrf24_configRegister>
    7d0a:	63 e0       	ldi	r22, 0x03	; 3
    7d0c:	81 e0       	ldi	r24, 0x01	; 1
	
	/* Enable dynamic payload feature */
	nrf24_configRegister(FEATURE, 1 << EN_DPL);
    7d0e:	08 df       	rcall	.-496    	; 0x7b20 <nrf24_configRegister>
    7d10:	6f e7       	ldi	r22, 0x7F	; 127
    7d12:	84 e0       	ldi	r24, 0x04	; 4
    7d14:	05 df       	rcall	.-502    	; 0x7b20 <nrf24_configRegister>
	
	/* Speed: 250kbps, TX gain: 0dbm */
	nrf24_configRegister(RF_SETUP, (1 << RF_PWR_LOW) | (1 << RF_PWR_HIGH) | (0 << RF_DR_LOW) | (0 << RF_DR_HIGH));
    7d16:	60 e7       	ldi	r22, 0x70	; 112
    7d18:	87 e0       	ldi	r24, 0x07	; 7
    7d1a:	02 df       	rcall	.-508    	; 0x7b20 <nrf24_configRegister>
    7d1c:	14 df       	rcall	.-472    	; 0x7b46 <nrf24_setMode_RX>

	/* Enable ACKing on pipes 0 & 1 */
	nrf24_configRegister(EN_AA,(1<<ENAA_P0)|(1<<ENAA_P1)|(0<<ENAA_P2)|(0<<ENAA_P3)|(0<<ENAA_P4)|(0<<ENAA_P5));
    7d1e:	80 e0       	ldi	r24, 0x00	; 0
    7d20:	01 c0       	rjmp	.+2      	; 0x7d24 <nrf24_config+0x6e>
    7d22:	81 e0       	ldi	r24, 0x01	; 1
    7d24:	df 91       	pop	r29

	/* Auto retransmit delay: 2000 us and Up to 15 retransmissions */
	nrf24_configRegister(SETUP_RETR,(0x07<<ARD)|(0x0F<<ARC));
    7d26:	cf 91       	pop	r28
    7d28:	1f 91       	pop	r17
    7d2a:	0f 91       	pop	r16
    7d2c:	08 95       	ret

00007d2e <spi_exchange>:

/* File includes */
#include "spi.h"

uint8_t spi_exchange(uint8_t data) {
    SPDR = data;
    7d2e:	8e bd       	out	0x2e, r24	; 46
    while (!(SPSR & _BV(SPIF))); /* Waits until SPIF is set */
    7d30:	0d b4       	in	r0, 0x2d	; 45
    7d32:	07 fe       	sbrs	r0, 7
    7d34:	fd cf       	rjmp	.-6      	; 0x7d30 <spi_exchange+0x2>
    return SPDR; /* Reading the data register after reading SPIF clears SPIF */
    7d36:	8e b5       	in	r24, 0x2e	; 46
}
    7d38:	08 95       	ret

00007d3a <spi_init>:

void spi_init(void) {
	SPI_DDR |= _BV(SPI_SS_NRF24) |_BV(SPI_SS_POT) | _BV(SPI_MOSI) |  _BV(SPI_SCK); /* Set pins as output */
    7d3a:	84 b1       	in	r24, 0x04	; 4
    7d3c:	8e 62       	ori	r24, 0x2E	; 46
    7d3e:	84 b9       	out	0x04, r24	; 4
	SPI_DDR &= ~_BV(SPI_MISO); /* Set MISO as input */
    7d40:	24 98       	cbi	0x04, 4	; 4
    SPCR = _BV(SPE) | _BV(MSTR) | (SPI_MODE0 & SPI_MODE_MASK) | (SPI_CLOCK_DIV4 & SPI_CLOCK_MASK);
    7d42:	80 e5       	ldi	r24, 0x50	; 80
    7d44:	8c bd       	out	0x2c, r24	; 44
	SPSR = 1 << SPI2X; /* Double speed */
    7d46:	81 e0       	ldi	r24, 0x01	; 1
    7d48:	8d bd       	out	0x2d, r24	; 45
    7d4a:	08 95       	ret
