Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 00:04:59 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_26_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.880ns (27.664%)  route 2.301ns (72.336%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 7.131 - 4.000 ) 
    Source Clock Delay      (SCD):    3.683ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.746ns (routing 1.802ns, distribution 0.944ns)
  Clock Net Delay (Destination): 2.484ns (routing 1.636ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=10151, routed)       2.746     3.683    Delay1No15_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X176Y167       FDCE                                         r  Delay1No15_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y167       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.761 r  Delay1No15_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.568     4.329    Delay1No14_instance/Y_reg[33]_0[3]
    SLICE_X175Y202       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.052     4.381 r  Delay1No14_instance/geqOp_carry_i_15__2/O
                         net (fo=1, routed)           0.016     4.397    Sum10_3_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X175Y202       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.587 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.613    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X175Y203       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.628 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.654    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X175Y204       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.706 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.356     5.062    Delay1No14_instance/CO[0]
    SLICE_X177Y206       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     5.172 r  Delay1No14_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.136     5.308    Delay1No14_instance/Sum10_3_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X176Y206       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     5.458 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.196     5.654    Delay1No14_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X175Y205       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     5.744 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=34, routed)          0.292     6.036    Delay1No15_instance/shiftVal__5[0]
    SLICE_X176Y201       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.089 r  Delay1No15_instance/shiftedFracY_d1[8]_i_3__2/O
                         net (fo=4, routed)           0.284     6.373    Delay1No15_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X179Y201       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     6.463 r  Delay1No15_instance/shiftedFracY_d1[4]_i_1__2/O
                         net (fo=2, routed)           0.401     6.864    Sum10_3_impl_instance/FPAddSubOp_instance/level4__0[4]
    SLICE_X183Y201       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=10151, routed)       2.484     7.131    Sum10_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X183Y201       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/C
                         clock pessimism              0.457     7.587    
                         clock uncertainty           -0.035     7.552    
    SLICE_X183Y201       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.577    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.577    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  0.713    




