VPR FPGA Placement and Routing.
Version: 8.1.0-dev+109c5adcc
Revision: v8.0.0-9695-g109c5adcc
Compiled: 2024-02-23T09:38:13
Compiler: GNU 11.2.0 on Linux-4.18.0-348.el8.0.2.x86_64 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

Warning 1: To use RLPlace for WLdriven placements, the reward function should be basic or nonPenalizing_basic.
you can specify the reward function using --place_reward_fun.
Setting the placement reward function to "basic"
VPR was run with the following command-line:
/packages/apps/vtr/8.0.0-git/vpr/vpr k6_frac_N10_mem32K_40nm.xml alu4 --circuit_file alu4.pre-vpr.blif --place_algorithm bounding_box --max_router_iterations 150 --route --route_chan_width 46


Architecture file: k6_frac_N10_mem32K_40nm.xml
Circuit name: alu4

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 15.5 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: alu4.net
Circuit placement file: alu4.place
Circuit routing file: alu4.route
Circuit SDC file: alu4.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: BOUNDING_BOX_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 46
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 46
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 150
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 2: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.01 seconds (max_rss 22.2 MiB, delta_rss +6.7 MiB)
Circuit file: alu4.pre-vpr.blif
# Load circuit
# Load circuit took 0.01 seconds (max_rss 24.5 MiB, delta_rss +2.3 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 24.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 24.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1195
    .input :      14
    .output:       8
    6-LUT  :    1173
  Nets  : 1187
    Avg Fanout:     4.9
    Max Fanout:   358.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 7016
  Timing Graph Edges: 11650
  Timing Graph Levels: 14
# Build Timing Graph took 0.01 seconds (max_rss 26.0 MiB, delta_rss +1.5 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'alu4.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 26.0 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'alu4.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.108224 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.12 seconds (max_rss 71.2 MiB, delta_rss +45.2 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 22
   inpad         : 14
   outpad        : 8
  clb            : 107
   fle           : 1030
    lut5inter    : 539
     ble5        : 682
      lut5       : 682
       lut       : 682
    ble6         : 491
     lut6        : 491
      lut        : 491

# Create Device
## Build Device Grid
FPGA sized to 14 x 14: 196 grid tiles (auto)

Resource usage...
	Netlist
		22	blocks of type: io
	Architecture
		384	blocks of type: io
	Netlist
		107	blocks of type: clb
	Architecture
		108	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		3	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.56 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.99 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:8816
OPIN->CHANX/CHANY edge count before creating direct connections: 14412
OPIN->CHANX/CHANY edge count after creating direct connections: 14412
CHAN->CHAN type edge count:64044
## Build routing resource graph took 0.05 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 17904
  RR Graph Edges: 87272
# Create Device took 0.05 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading alu4.place.

Successfully read alu4.place.

# Load Placement took 0.00 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.14 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 5: Found no sample locations for EMPTY
Warning 6: Found no more sample locations for SOURCE in io
Warning 7: Found no more sample locations for OPIN in io
Warning 8: Found no more sample locations for SOURCE in clb
Warning 9: Found no more sample locations for OPIN in clb
Warning 10: Found no more sample locations for SOURCE in mult_36
Warning 11: Found no more sample locations for OPIN in mult_36
Warning 12: Found no more sample locations for SOURCE in memory
Warning 13: Found no more sample locations for OPIN in memory
## Computing src/opin lookahead took 0.00 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.14 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)   9 (  0.5%) |*
[      0.4:      0.5)  48 (  2.5%) |***
[      0.5:      0.6) 128 (  6.6%) |*********
[      0.6:      0.7) 475 ( 24.4%) |********************************
[      0.7:      0.8) 692 ( 35.6%) |***********************************************
[      0.8:      0.9) 509 ( 26.2%) |***********************************
[      0.9:        1)  83 (  4.3%) |******
## Initializing router criticalities took 0.02 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   45461     553    1945     852 ( 4.759%)    6462 (45.0%)    4.929     -32.18     -4.929      0.000      0.000      N/A
   2    0.0     0.5    3   39593     405    1643     461 ( 2.575%)    6368 (44.4%)    4.922     -31.64     -4.922      0.000      0.000      N/A
   3    0.0     0.6    1   30884     292    1225     390 ( 2.178%)    6481 (45.2%)    4.917     -31.67     -4.917      0.000      0.000      N/A
   4    0.0     0.8    0   27150     268    1000     301 ( 1.681%)    6495 (45.3%)    4.847     -31.49     -4.847      0.000      0.000      N/A
   5    0.0     1.1    1   26470     240     967     282 ( 1.575%)    6557 (45.7%)    4.839     -31.32     -4.839      0.000      0.000      N/A
   6    0.0     1.4    0   18921     173     607     182 ( 1.017%)    6622 (46.1%)    4.839     -31.39     -4.839      0.000      0.000      N/A
   7    0.0     1.9    2   14685     158     448     149 ( 0.832%)    6711 (46.8%)    4.839     -31.40     -4.839      0.000      0.000      N/A
   8    0.0     2.4    1    9670     105     299      96 ( 0.536%)    6711 (46.8%)    4.839     -31.54     -4.839      0.000      0.000      N/A
   9    0.0     3.1    2    8327      76     248      73 ( 0.408%)    6723 (46.8%)    4.847     -31.65     -4.847      0.000      0.000      N/A
  10    0.0     4.1    1    9006      56     227      43 ( 0.240%)    6822 (47.5%)    4.847     -31.61     -4.847      0.000      0.000       22
  11    0.0     5.3    0    7349      46     169      22 ( 0.123%)    6863 (47.8%)    4.847     -31.61     -4.847      0.000      0.000       21
  12    0.0     6.9    1    6006      32     134      12 ( 0.067%)    6867 (47.8%)    4.847     -31.61     -4.847      0.000      0.000       19
  13    0.0     9.0    0    4878      23     107       4 ( 0.022%)    6867 (47.8%)    4.847     -31.61     -4.847      0.000      0.000       17
  14    0.0    11.6    0    4810      20      97       3 ( 0.017%)    6866 (47.8%)    4.847     -31.61     -4.847      0.000      0.000       16
  15    0.0    15.1    0    4917      18      95       0 ( 0.000%)    6888 (48.0%)    4.847     -31.61     -4.847      0.000      0.000       16
Restoring best routing
Critical path: 4.84659 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   8 (  0.4%) |*
[      0.4:      0.5)  24 (  1.2%) |**
[      0.5:      0.6)  60 (  3.1%) |****
[      0.6:      0.7) 305 ( 15.7%) |*********************
[      0.7:      0.8) 679 ( 34.9%) |***********************************************
[      0.8:      0.9) 655 ( 33.7%) |*********************************************
[      0.9:        1) 214 ( 11.0%) |***************
Router Stats: total_nets_routed: 2465 total_connections_routed: 9211 total_heap_pushes: 258127 total_heap_pops: 46765 
# Routing took 0.11 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -371938318
Circuit successfully routed with a channel width factor of 46.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)
Found 2700 mismatches between routing and packing results.
Fixed 1880 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 71.2 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         22                               0.363636                     0.636364   
       clb        107                                18.1028                      5.03738   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 634 out of 1187 nets, 553 nets not absorbed.


Average number of bends per net: 1.11754  Maximum # of bends: 13

Number of global nets: 0
Number of routed nets (nonglobal): 553
Wire length results (in units of 1 clb segments)...
	Total wirelength: 6888, average net length: 12.4557
	Maximum net length: 188

Wire length results in terms of physical segments...
	Total wiring segments used: 1896, average wire segments per net: 3.42857
	Maximum segments used by a net: 54
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9) 12 (  3.6%) |********
[      0.7:      0.8) 76 ( 22.5%) |************************************************
[      0.5:      0.6) 54 ( 16.0%) |**********************************
[      0.4:      0.5) 66 ( 19.5%) |******************************************
[      0.3:      0.4) 46 ( 13.6%) |*****************************
[      0.2:      0.3) 36 ( 10.7%) |***********************
[      0.1:      0.2) 20 (  5.9%) |*************
[        0:      0.1) 28 (  8.3%) |******************
Maximum routing channel utilization:      0.85 at (7,5)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      32  19.357       46
                         1      29  19.643       46
                         2      29  17.714       46
                         3      33  19.857       46
                         4      37  21.929       46
                         5      39  25.929       46
                         6      33  21.286       46
                         7      32  19.071       46
                         8      31  17.500       46
                         9      27  15.929       46
                        10      31  17.286       46
                        11      29  17.286       46
                        12      20  12.571       46
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      14   8.571       46
                         1      25  15.571       46
                         2      30  18.714       46
                         3      32  21.857       46
                         4      37  23.643       46
                         5      31  21.643       46
                         6      33  20.286       46
                         7      41  27.000       46
                         8      39  26.857       46
                         9      28  17.429       46
                        10      29  17.143       46
                        11      30  18.429       46
                        12      16   9.500       46

Total tracks in x-direction: 598, in y-direction: 598

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 9.20055e+06
	Total used logic block area: 5.76666e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 553101., per logic tile: 2821.94

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4   2242
                                                      Y      4   2242

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.417

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.429

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.423

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.423

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.2e-09:  1.2e-09) 2 ( 25.0%) |*************************************************
[  1.2e-09:  1.3e-09) 1 ( 12.5%) |*************************
[  1.3e-09:  1.4e-09) 0 (  0.0%) |
[  1.4e-09:  1.4e-09) 0 (  0.0%) |
[  1.4e-09:  1.5e-09) 2 ( 25.0%) |*************************************************
[  1.5e-09:  1.5e-09) 1 ( 12.5%) |*************************
[  1.5e-09:  1.6e-09) 0 (  0.0%) |
[  1.6e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.7e-09) 1 ( 12.5%) |*************************
[  1.7e-09:  1.8e-09) 1 ( 12.5%) |*************************

Final critical path delay (least slack): 4.84659 ns, Fmax: 206.33 MHz
Final setup Worst Negative Slack (sWNS): -4.84659 ns
Final setup Total Negative Slack (sTNS): -31.6055 ns

Final setup slack histogram:
[ -4.8e-09: -4.6e-09) 2 ( 25.0%) |*********************************
[ -4.6e-09: -4.3e-09) 1 ( 12.5%) |****************
[ -4.3e-09:   -4e-09) 3 ( 37.5%) |*************************************************
[   -4e-09: -3.8e-09) 0 (  0.0%) |
[ -3.8e-09: -3.5e-09) 0 (  0.0%) |
[ -3.5e-09: -3.2e-09) 0 (  0.0%) |
[ -3.2e-09:   -3e-09) 0 (  0.0%) |
[   -3e-09: -2.7e-09) 1 ( 12.5%) |****************
[ -2.7e-09: -2.4e-09) 0 (  0.0%) |
[ -2.4e-09: -2.1e-09) 1 ( 12.5%) |****************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 5.9912e-05 sec
Full Max Req/Worst Slack updates 1 in 1.463e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00011181 sec
Flow timing analysis took 0.0754788 seconds (0.0700154 STA, 0.00546344 slack) (17 full updates: 0 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 0.62 seconds (max_rss 71.2 MiB)
Incr Slack updates 16 in 0.00113073 sec
Full Max Req/Worst Slack updates 6 in 6.661e-06 sec
Incr Max Req/Worst Slack updates 10 in 9.629e-06 sec
Incr Criticality updates 9 in 0.000908136 sec
Full Criticality updates 7 in 0.000831863 sec
