Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Dec 27 00:13:12 2019
| Host         : shubham-HP-Desktop-Pro-G1-MT running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file first_zynq_system_wrapper_control_sets_placed.rpt
| Design       : first_zynq_system_wrapper
| Device       : xczu9eg
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    74 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            4 |
|      4 |            6 |
|      5 |            2 |
|      6 |            5 |
|      8 |            7 |
|      9 |            7 |
|     10 |            6 |
|     11 |            1 |
|     12 |            3 |
|     13 |            1 |
|     15 |            1 |
|    16+ |           30 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           42 |
| No           | No                    | Yes                    |              42 |           11 |
| No           | Yes                   | No                     |              76 |           41 |
| Yes          | No                    | No                     |             438 |          101 |
| Yes          | No                    | Yes                    |              60 |            9 |
| Yes          | Yes                   | No                     |             426 |          137 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                                                                                          Enable Signal                                                                                                                                         |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                            |                1 |              1 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                1 |              2 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                            |                2 |              2 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                3 |              4 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                1 |              4 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                1 |              4 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                2 |              4 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                4 |              4 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                4 |              4 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              6 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | first_zynq_system_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                           |                1 |              6 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |              6 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                            |                1 |              8 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                4 |              8 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                              |                4 |              8 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                            |                2 |              9 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                4 |              9 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                            |                3 |              9 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                            |                5 |              9 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                            |                6 |              9 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                            |                4 |              9 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                            |                1 |              9 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             11 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             12 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             13 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             15 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             16 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             16 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |                8 |             16 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                            |                1 |             16 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                            |                5 |             21 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                            |                7 |             21 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                            |                6 |             21 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                            |                7 |             21 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                            |                7 |             21 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                            |                9 |             21 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                 |               13 |             22 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               13 |             24 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                            |                3 |             28 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                            |                8 |             28 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                            |                3 |             29 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                            |                6 |             29 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               22 |             32 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                            |                5 |             32 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               20 |             32 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               19 |             32 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               21 |             32 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                            |               11 |             33 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                            |               11 |             33 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                            |               14 |             38 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                            |               18 |             38 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                            |                3 |             48 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                            |                3 |             48 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             60 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 | first_zynq_system_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | first_zynq_system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             60 |
|  first_zynq_system_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                            |               42 |             90 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


