"filename", "language", "Verilog", "Markdown", "comment", "blank", "total"
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\RBFU.v", "Verilog", 137, 0, 43, 17, 197
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\RBFU_E.v", "Verilog", 80, 0, 64, 19, 163
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\RBFU_O.v", "Verilog", 80, 0, 63, 19, 162
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\addr_gen.v", "Verilog", 58, 0, 48, 15, 121
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\arbiter.v", "Verilog", 31, 0, 60, 13, 104
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\auxiliary.v", "Verilog", 47, 0, 19, 9, 75
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\bank.v", "Verilog", 38, 0, 19, 6, 63
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\Div2.v", "Verilog", 8, 0, 19, 6, 33
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\MA.v", "Verilog", 16, 0, 19, 4, 39
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\MS.v", "Verilog", 14, 0, 19, 7, 40
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\Modmul.v", "Verilog", 17, 0, 20, 4, 41
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\bitmod_wocsa3\CSA1.v", "Verilog", 6, 0, 19, 3, 28
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\bitmod_wocsa3\CSA2.v", "Verilog", 6, 0, 19, 4, 29
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\bitmod_wocsa3\Hybrid_compress_wocsa3.v", "Verilog", 154, 0, 90, 18, 262
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\bitmod_wocsa3\bitmod_wocsa3.v", "Verilog", 43, 0, 159, 32, 234
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\bitmod_wocsa3\sel_n2q.v", "Verilog", 82, 0, 25, 7, 114
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\bitmod_wocsa3\sel_nq.v", "Verilog", 81, 0, 25, 9, 115
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\bitmod_wocsa3\sel_q.v", "Verilog", 81, 0, 23, 6, 110
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\basic_unit\intmul.v", "Verilog", 10, 0, 23, 4, 37
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\fsm.v", "Verilog", 134, 0, 21, 12, 167
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\memory_map.v", "Verilog", 49, 0, 31, 12, 92
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\network_RBFU_in.v", "Verilog", 49, 0, 0, 8, 57
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\network_RBFU_out.v", "Verilog", 54, 0, 0, 7, 61
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\network_bank_in.v", "Verilog", 32, 0, 49, 12, 93
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\parameter.v", "Verilog", 20, 0, 3, 7, 30
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\polytop.v", "Verilog", 250, 0, 68, 42, 360
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\polytop_RE.v", "Verilog", 199, 0, 34, 28, 261
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\readme.md", "Markdown", 0, 2, 0, 0, 2
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\tf_ROM.v", "Verilog", 1039, 0, 8, 5, 1052
"d:\VivadoProject\Multlane_RENTT\Multlane_RENTT.srcs\sources_1\RTL\tf_address_generator.v", "Verilog", 20, 0, 1, 4, 25
"Total", "-", 2835, 2, 991, 339, 4167