[2025-09-18 01:51:43] START suite=qualcomm_srv trace=srv465_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv465_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2827120 heartbeat IPC: 3.537 cumulative IPC: 3.537 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5444962 heartbeat IPC: 3.82 cumulative IPC: 3.673 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5444962 cumulative IPC: 3.673 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5444962 cumulative IPC: 3.673 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 11407883 heartbeat IPC: 1.677 cumulative IPC: 1.677 (Simulation time: 00 hr 02 min 16 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17240952 heartbeat IPC: 1.714 cumulative IPC: 1.695 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 23344156 heartbeat IPC: 1.638 cumulative IPC: 1.676 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 29094622 heartbeat IPC: 1.739 cumulative IPC: 1.691 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 34852409 heartbeat IPC: 1.737 cumulative IPC: 1.7 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 40567163 heartbeat IPC: 1.75 cumulative IPC: 1.708 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 46252597 heartbeat IPC: 1.759 cumulative IPC: 1.715 (Simulation time: 00 hr 08 min 07 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 51965448 heartbeat IPC: 1.75 cumulative IPC: 1.72 (Simulation time: 00 hr 09 min 08 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv465_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 57682496 heartbeat IPC: 1.749 cumulative IPC: 1.723 (Simulation time: 00 hr 10 min 07 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 57922670 cumulative IPC: 1.726 (Simulation time: 00 hr 11 min 02 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 57922670 cumulative IPC: 1.726 (Simulation time: 00 hr 11 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv465_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.726 instructions: 100000003 cycles: 57922670
CPU 0 Branch Prediction Accuracy: 96.63% MPKI: 5.792 Average ROB Occupancy at Mispredict: 66.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00216
BRANCH_INDIRECT: 0.06094
BRANCH_CONDITIONAL: 5.396
BRANCH_DIRECT_CALL: 0.00561
BRANCH_INDIRECT_CALL: 0.3028
BRANCH_RETURN: 0.02425


====Backend Stall Breakdown====
ROB_STALL: 263816
LQ_STALL: 0
SQ_STALL: 46601


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 218.71213
REPLAY_LOAD: 57.36345
NON_REPLAY_LOAD: 16.465956

== Total ==
ADDR_TRANS: 28870
REPLAY_LOAD: 27936
NON_REPLAY_LOAD: 207010

== Counts ==
ADDR_TRANS: 132
REPLAY_LOAD: 487
NON_REPLAY_LOAD: 12572

cpu0->cpu0_STLB TOTAL        ACCESS:    2210995 HIT:    2199623 MISS:      11372 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2210995 HIT:    2199623 MISS:      11372 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 300.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9042837 HIT:    8663891 MISS:     378946 MSHR_MERGE:       4311
cpu0->cpu0_L2C LOAD         ACCESS:    8443989 HIT:    8148421 MISS:     295568 MSHR_MERGE:       1285
cpu0->cpu0_L2C RFO          ACCESS:     109042 HIT:      57331 MISS:      51711 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      10829 HIT:       3097 MISS:       7732 MSHR_MERGE:       3026
cpu0->cpu0_L2C WRITE        ACCESS:     453788 HIT:     452544 MISS:       1244 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25189 HIT:       2498 MISS:      22691 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:       9232 ISSUED:       9232 USEFUL:       2262 USELESS:        734
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.07 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17153080 HIT:    6304266 MISS:   10848814 MSHR_MERGE:    3148111
cpu0->cpu0_L1I LOAD         ACCESS:   17153080 HIT:    6304266 MISS:   10848814 MSHR_MERGE:    3148111
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.33 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26983757 HIT:   25490749 MISS:    1493008 MSHR_MERGE:     613892
cpu0->cpu0_L1D LOAD         ACCESS:   14722980 HIT:   13561778 MISS:    1161202 MSHR_MERGE:     417916
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:      40337 HIT:      38144 MISS:       2193 MSHR_MERGE:        594
cpu0->cpu0_L1D WRITE        ACCESS:   12193707 HIT:   11890012 MISS:     303695 MSHR_MERGE:     194653
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26733 HIT:        815 MISS:      25918 MSHR_MERGE:        729
cpu0->cpu0_L1D PREFETCH REQUESTED:      63946 ISSUED:      40337 USEFUL:        548 USELESS:        887
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13846049 HIT:   11140315 MISS:    2705734 MSHR_MERGE:    1498983
cpu0->cpu0_ITLB LOAD         ACCESS:   13846049 HIT:   11140315 MISS:    2705734 MSHR_MERGE:    1498983
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.086 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25252275 HIT:   23726873 MISS:    1525402 MSHR_MERGE:     521157
cpu0->cpu0_DTLB LOAD         ACCESS:   25252275 HIT:   23726873 MISS:    1525402 MSHR_MERGE:     521157
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.281 cycles
cpu0->LLC TOTAL        ACCESS:     580269 HIT:     522717 MISS:      57552 MSHR_MERGE:       1274
cpu0->LLC LOAD         ACCESS:     294283 HIT:     264443 MISS:      29840 MSHR_MERGE:        200
cpu0->LLC RFO          ACCESS:      51711 HIT:      41136 MISS:      10575 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:       4706 HIT:        361 MISS:       4345 MSHR_MERGE:       1074
cpu0->LLC WRITE        ACCESS:     206878 HIT:     206402 MISS:        476 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22691 HIT:      10375 MISS:      12316 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.73 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1015
  ROW_BUFFER_MISS:      54782
  AVG DBUS CONGESTED CYCLE: 5.207
Channel 0 WQ ROW_BUFFER_HIT:       1127
  ROW_BUFFER_MISS:      13462
  FULL:          0
Channel 0 REFRESHES ISSUED:       4827

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1021548       158954        72953        12259
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          189          427          522
  STLB miss resolved @ L2C                0           93          302          926         2601
  STLB miss resolved @ LLC                0           97          716         2973         8006
  STLB miss resolved @ MEM                0            3          845         5571        11176

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             267066        38853      1790667         7676          196
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          101           77           59
  STLB miss resolved @ L2C                0           72          172           83           20
  STLB miss resolved @ LLC                0           10          120          184           63
  STLB miss resolved @ MEM                0            4           28           64          222
[2025-09-18 02:02:46] END   suite=qualcomm_srv trace=srv465_ap (rc=0)
